Fitter report for DE2_D5M
Fri May 31 05:37:38 2013
Quartus II 64-Bit Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Fitter Summary
  3. Fitter Settings
  4. Parallel Compilation
  5. Fitter Netlist Optimizations
  6. Ignored Assignments
  7. Incremental Compilation Preservation Summary
  8. Incremental Compilation Partition Settings
  9. Incremental Compilation Placement Preservation
 10. Pin-Out File
 11. Fitter Resource Usage Summary
 12. Fitter Partition Statistics
 13. Input Pins
 14. Output Pins
 15. Bidir Pins
 16. I/O Bank Usage
 17. All Package Pins
 18. PLL Summary
 19. PLL Usage
 20. Output Pin Default Load For Reported TCO
 21. Fitter Resource Utilization by Entity
 22. Delay Chain Summary
 23. Pad To Core Delay Chain Fanout
 24. Control Signals
 25. Global & Other Fast Signals
 26. Non-Global High Fan-Out Signals
 27. Fitter RAM Summary
 28. Fitter DSP Block Usage Summary
 29. DSP Block Details
 30. Interconnect Usage Summary
 31. LAB Logic Elements
 32. LAB-wide Signals
 33. LAB Signals Sourced
 34. LAB Signals Sourced Out
 35. LAB Distinct Inputs
 36. Fitter Device Options
 37. Operating Settings and Conditions
 38. Fitter Messages
 39. Fitter Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2011 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-------------------------------------------------------------------------------------+
; Fitter Summary                                                                      ;
+------------------------------------+------------------------------------------------+
; Fitter Status                      ; Successful - Fri May 31 05:37:37 2013          ;
; Quartus II 64-Bit Version          ; 11.0 Build 208 07/03/2011 SP 1 SJ Full Version ;
; Revision Name                      ; DE2_D5M                                        ;
; Top-level Entity Name              ; DE2_D5M                                        ;
; Family                             ; Cyclone II                                     ;
; Device                             ; EP2C35F672C6                                   ;
; Timing Models                      ; Final                                          ;
; Total logic elements               ; 18,089 / 33,216 ( 54 % )                       ;
;     Total combinational functions  ; 13,926 / 33,216 ( 42 % )                       ;
;     Dedicated logic registers      ; 10,760 / 33,216 ( 32 % )                       ;
; Total registers                    ; 10776                                          ;
; Total pins                         ; 425 / 475 ( 89 % )                             ;
; Total virtual pins                 ; 0                                              ;
; Total memory bits                  ; 363,539 / 483,840 ( 75 % )                     ;
; Embedded Multiplier 9-bit elements ; 42 / 70 ( 60 % )                               ;
; Total PLLs                         ; 1 / 4 ( 25 % )                                 ;
+------------------------------------+------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------------------+
; Fitter Settings                                                                                                                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Option                                                                     ; Setting            ; Default Value                  ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+
; Device                                                                     ; EP2C35F672C6       ;                                ;
; Use smart compilation                                                      ; On                 ; Off                            ;
; Minimum Core Junction Temperature                                          ; 0                  ;                                ;
; Maximum Core Junction Temperature                                          ; 85                 ;                                ;
; Router Timing Optimization Level                                           ; MAXIMUM            ; Normal                         ;
; Fit Attempts to Skip                                                       ; 0                  ; 0.0                            ;
; Optimize Hold Timing                                                       ; All Paths          ; IO Paths and Minimum TPD Paths ;
; Optimize Multi-Corner Timing                                               ; On                 ; Off                            ;
; Auto Packed Registers                                                      ; Normal             ; Auto                           ;
; Perform Physical Synthesis for Combinational Logic for Performance         ; On                 ; Off                            ;
; Perform Register Duplication for Performance                               ; On                 ; Off                            ;
; Perform Register Retiming for Performance                                  ; On                 ; Off                            ;
; Fitter Effort                                                              ; Standard Fit       ; Auto Fit                       ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                             ;
; Enable compact report table                                                ; Off                ; Off                            ;
; Use TimeQuest Timing Analyzer                                              ; Off                ; Off                            ;
; Auto Merge PLLs                                                            ; On                 ; On                             ;
; Ignore PLL Mode When Merging PLLs                                          ; Off                ; Off                            ;
; Placement Effort Multiplier                                                ; 1.0                ; 1.0                            ;
; Router Effort Multiplier                                                   ; 1.0                ; 1.0                            ;
; Always Enable Input Buffers                                                ; Off                ; Off                            ;
; PowerPlay Power Optimization                                               ; Normal compilation ; Normal compilation             ;
; Optimize Timing                                                            ; Normal compilation ; Normal compilation             ;
; Optimize Timing for ECOs                                                   ; Off                ; Off                            ;
; Regenerate full fit report during ECO compiles                             ; Off                ; Off                            ;
; Optimize IOC Register Placement for Timing                                 ; Normal             ; Normal                         ;
; Limit to One Fitting Attempt                                               ; Off                ; Off                            ;
; Final Placement Optimizations                                              ; Automatically      ; Automatically                  ;
; Fitter Aggressive Routability Optimizations                                ; Automatically      ; Automatically                  ;
; Fitter Initial Placement Seed                                              ; 1                  ; 1                              ;
; PCI I/O                                                                    ; Off                ; Off                            ;
; Weak Pull-Up Resistor                                                      ; Off                ; Off                            ;
; Enable Bus-Hold Circuitry                                                  ; Off                ; Off                            ;
; Auto Global Memory Control Signals                                         ; Off                ; Off                            ;
; Auto Delay Chains                                                          ; On                 ; On                             ;
; Perform Physical Synthesis for Combinational Logic for Fitting             ; Off                ; Off                            ;
; Perform Logic to Memory Mapping for Fitting                                ; Off                ; Off                            ;
; Perform Asynchronous Signal Pipelining                                     ; Off                ; Off                            ;
; Physical Synthesis Effort Level                                            ; Normal             ; Normal                         ;
; Auto Global Clock                                                          ; On                 ; On                             ;
; Auto Global Register Control Signals                                       ; On                 ; On                             ;
; Force Fitter to Avoid Periphery Placement Warnings                         ; Off                ; Off                            ;
+----------------------------------------------------------------------------+--------------------+--------------------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 2           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.33        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     1 processor            ; 100.0%      ;
;     2 processors           ;  19.5%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Netlist Optimizations                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+--------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; Node                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Action           ; Operation          ; Reason                         ; Node Port ; Node Port Name ; Destination Node                                                                                                                                                                                     ; Destination Port ; Destination Port Name ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+--------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[0]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[0]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[1]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[1]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[2]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[2]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[3]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[3]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[4]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[4]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[4]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[5]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[5]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[5]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[6]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[6]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[6]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[7]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[7]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[7]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[8]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[8]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[8]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[9]                                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[9]                                                                                                                                                                                                                                                                                                                                                                                          ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[9]~_Duplicate_1                                                                                  ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                             ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[10]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[10]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[10]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[11]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[11]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[11]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[12]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[12]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[12]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[13]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[13]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[13]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[14]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[14]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[14]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[15]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[15]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[15]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[16]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[16]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[16]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[17]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[17]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[17]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[18]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[18]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[18]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[19]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[19]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[19]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[20]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[20]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[20]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[21]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[21]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[21]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[22]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[22]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[22]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                                                                                                                                                                                                                                                                                                                                                                                         ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]                                                                                                                                                                                                                                                                                                                                                                                         ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                                                                 ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl1_tbl2_prod_dffe12[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                            ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAA            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[0]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[0]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[1]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[1]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[2]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[2]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[2]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[3]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[3]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[3]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[4]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[4]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[4]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[5]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[5]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[5]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[6]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[6]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[6]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[7]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[7]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[7]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[8]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[8]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[8]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[9]                                                                                                                                                                                                                                                                                                                                                                                        ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[9]                                                                                                                                                                                                                                                                                                                                                                                        ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[9]~_Duplicate_1                                                                                ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                           ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[10]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[10]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[10]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[11]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[11]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[11]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[12]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[12]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[12]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[13]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[13]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[13]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[14]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[14]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[14]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[15]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[15]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[15]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[16]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[16]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[16]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[16]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[17]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[17]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[17]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[17]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[18]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[18]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[18]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[18]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[19]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[19]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[19]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[19]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[20]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[20]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[20]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[20]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[21]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[21]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[21]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[21]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[22]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[22]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[22]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[22]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[23]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[23]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[23]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[23]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[24]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[24]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[24]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[24]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[25]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[25]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[25]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[25]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[26]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[27]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[28]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[29]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]                                                                                                                                                                                                                                                                                                                                                                                       ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]~_Duplicate_1                                                                               ; REGOUT           ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|tbl3_taylor_prod_dffe12[30]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                          ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                    ; DATAB            ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[11]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[12]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[13]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[14]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[15]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[16]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[17]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xi_prod_dffe3[18]                                                                                                                                                                                                                                                                                                                                                                                                 ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                     ; DATAOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[0]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[1]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[2]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[3]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[4]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[5]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[6]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[7]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[8]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[9]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[10]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[11]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[12]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[13]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[14]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[15]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[16]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[17]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[18]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[19]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[20]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[21]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[22]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[23]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[24]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[25]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[26]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[27]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[28]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[29]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[30]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src1[31]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAA            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[0]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[0]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[1]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[1]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[2]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[2]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[3]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[3]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[4]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[4]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[5]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[5]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[5]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[6]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[6]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[7]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[7]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[7]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[8]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[8]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[8]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[9]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[9]~_Duplicate_1                                                                                                            ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[9]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                       ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[10]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[10]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[10]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[11]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[11]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[11]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[12]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[12]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[12]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[13]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[13]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[13]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[14]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[14]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[14]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[15]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Duplicated       ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[15]~_Duplicate_1                                                                                                           ; REGOUT           ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_src2[15]~_Duplicate_1                                                                                                                                                                                                                                                                                                                                                                                                      ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2 ; DATAB            ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|q_b[0]                                            ; PORTBDATAOUT     ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; Packed Register  ; Register Packing   ; Timing optimization            ; REGOUT    ;                ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|q_b[1]                                            ; PORTBDATAOUT     ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[0]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[0]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[1]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[2]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[2]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[3]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[3]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[4]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[4]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[5]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[5]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[6]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[6]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[7]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[7]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[8]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[8]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[9]                                                                                                                                                                                                                                                                                                                                                                                                                   ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[9]                                                                                                                                                                                           ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[10]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[10]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[11]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[11]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[12]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[12]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[13]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[13]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[14]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[14]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_data[15]                                                                                                                                                                                                                                                                                                                                                                                                                  ; Packed Register  ; Register Packing   ; Fast Input Register assignment ; REGOUT    ;                ; DRAM_DQ[15]                                                                                                                                                                                          ; COMBOUT          ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:man_round|add_sub_3se:auto_generated|result[0]~1                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:one_minus_xf|add_sub_1ji:auto_generated|pipeline_dffe[28]~82                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_two|mux_3qc:auto_generated|result_node[0]~7                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_two|mux_3qc:auto_generated|result_node[0]~8                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_two|mux_3qc:auto_generated|result_node[0]~8_RESYN424_BDD425                                                                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_extra_ln2_muxa_dataout[28]~0                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_man_result_muxa_dataout[0]~25                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; CCD_Capture:u3|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; CCD_Capture:u3|Add0~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Add6~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Add8~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Add9~0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Add11~0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add4~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~1                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|timer~14                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|_~1                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated|op_1~22                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|romout[0][1]~23                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|romout[0][2]~22                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|romout[0][4]~12                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Add1~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Add1~46                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Add1~47                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Add4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; I2C_CCD_Config:u8|Mux9~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add4~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add9~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add9~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add11~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add11~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add13~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add13~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|ST[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|control_interface:control1|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|control_interface:control1|timer~14                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[0]_OTERM257                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM255                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM327                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM329                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[1]_OTERM331                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM253                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM333                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset[2]_OTERM335                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset_nxt[0]~0                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_rd_addr_offset_nxt[1]~1                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[1]_OTERM249                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM251                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM315                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM317_OTERM387                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM317_OTERM389                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wr_data_cnt[2]_OTERM319                                                                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM37                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM39                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM41                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_stall_OTERM43                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Add8~3                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Add8~4                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_starting~1_wirecell                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_rot_left_mask~0                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[0]~1                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc_plus_one[0]~0                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_mask[6]~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[0]~31                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[1]~23                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[2]~15                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[4]~30                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[5]~22                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[6]~14                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[7]~6                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[8]~29                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[9]~21                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[10]~13                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[11]~5                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[12]~28                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[13]~20                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[14]~12                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[15]~4                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[16]~27                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[17]~19                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[18]~11                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[19]~3                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[20]~26                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[21]~18                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[22]~10                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[23]~2                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[24]~25                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[25]~17                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[26]~9                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[27]~1                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[28]~24                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[29]~16                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[30]~8                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_step1[31]~0                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|Add0~1                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg~2                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[4]_OTERM177                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[5]_OTERM179                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[6]_OTERM181                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[7]_OTERM183                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[0]_OTERM187                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[1]_OTERM189                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[2]_OTERM191                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[3]_OTERM185                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[4]_OTERM193                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[5]_OTERM195                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[6]_OTERM199                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[7]_OTERM197                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[8]_OTERM201                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[9]_OTERM203                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[10]_OTERM205                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field[11]_OTERM207                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[0]_OTERM173                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[1]_OTERM157                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[2]_OTERM153                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[3]_OTERM149                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[4]_OTERM145                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[5]_OTERM141                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[6]_OTERM137                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[7]_OTERM133                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[8]_OTERM129                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[9]_OTERM175                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[10]_OTERM123                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[11]_OTERM119                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[12]_OTERM115                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[13]_OTERM111                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[14]_OTERM107                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[15]_OTERM103                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[16]_OTERM161                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[17]_OTERM159                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[18]_OTERM155                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[19]_OTERM151                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[20]_OTERM147                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[21]_OTERM143                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[22]_OTERM139                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[23]_OTERM135                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[24]_OTERM131                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[25]_OTERM127                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[26]_OTERM125                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[27]_OTERM121                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[28]_OTERM117                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[29]_OTERM113                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[30]_OTERM109                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_writedata[31]_OTERM105                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[0]~0                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[1]~1                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_offset[2]~2                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[4]_OTERM271                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[7]_OTERM261                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_tag[8]_OTERM263                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress[1]~0                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress[2]~1                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress[3]~2                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress[4]~3                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress[5]~4                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|q[1]~4                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|q[1]~5                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|q[1]~5_RESYN422_BDD423                                                                                             ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated|result[0]~1                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated|op_1~1                                                                                                              ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated|op_1~0                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_res_dffe4[14]~8                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|add_1_w~0                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|add_1_w~0_RESYN418_BDD419                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|add_1_w~0_RESYN420_BDD421                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|exp_res_int_w[0]~6                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower|add_sub_mlf:auto_generated|op_1~1                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1|add_sub_mlf:auto_generated|op_1~1                                                                              ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower|add_sub_saf:auto_generated|result_int[0]~1  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper0|add_sub_r6f:auto_generated|op_1~1          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper1|add_sub_r6f:auto_generated|result_int[1]~1 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|remain[0]~5                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10|add_sub_bnf:auto_generated|result_int[0]~0                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|remainder_pipe1a[12]~11                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[13]_OTERM83                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[14]_OTERM85                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[15]_OTERM87                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[16]_OTERM89                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[17]_OTERM91                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[18]_OTERM93                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[19]_OTERM95                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[20]_OTERM97                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[21]_OTERM99                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_pipe2a[22]_OTERM101                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|rnded_man_w~12                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|sticky_bit_quo_msb_m1~4                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|sticky_bit_quo_msb_m1~5                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~4                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~5                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~6                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~7                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~7_RESYN406_BDD407                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~7_RESYN408_BDD409                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~7_RESYN410_BDD411                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_run~10                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_0~2                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_0~5                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_0~5_RESYN412_BDD413                                                                                                                                                                                                                                                                                                                                                                         ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|r_1~0                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|pre_dbs_count_enable~1_OTERM65                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_arbiterlock~0_OTERM385                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~0_OTERM55                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_OTERM301                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_NEW_REG14_OTERM265                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~0_OTERM15                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_non_bursting_master_requests~1_OTERM299                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_register_enable~0                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]_OTERM215                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]_OTERM365                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[0]~5                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[1]_OTERM219                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[2]_OTERM217                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg[3]_OTERM221                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|upstream_waitrequest~5                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[0]_NEW212_RESYN426_BDD427                                                                                                                                                                                                                                                                                                                                     ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[0]_OTERM213                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[1]_OTERM211                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset[2]_OTERM209                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|write_address_offset~1                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|fifo_contains_ones_n_OTERM283                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|Add4~0                                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM29                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM31                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM33                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|atomic_counter_OTERM35                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_arbitrationshare[3]~2_Duplicate_4                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_arbitrationshare[3]~2_Duplicate_6                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_arbitrationshare[3]~2_Duplicate_8                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_burstcount~0                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_burstcount~0_Duplicate_2                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_burstcount~0_Duplicate_4                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_burstcount~0_Duplicate_6                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_burstdone~2_OTERM311                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg~0                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg~1                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg~1_RESYN414_BDD415                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_write_reg~1_RESYN416_BDD417                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|enable_state_change~0                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle                                                                                                                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle_RTM081                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle~0                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle~0_RTM080                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle~0_RTM080                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg_OTERM21                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg_OTERM23                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg_OTERM25                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_upstream_read_reg_OTERM27                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[1]                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[1]_OTERM57                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[1]_OTERM59                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[1]_OTERM61                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[1]_OTERM63                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[2]                                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[2]_OTERM45                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[2]_OTERM47                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[2]_OTERM49                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset[2]_OTERM51                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_idle                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_idle_OTERM73                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_idle_OTERM75                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_idle_OTERM77                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|state_idle_OTERM79                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[0]_OTERM225                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[0]~5                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[1]_OTERM229                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]_OTERM227                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[2]_OTERM341                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_NEW_REG322_OTERM393                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_NEW_REG324_OTERM391                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM231                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM321                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM323                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg[3]_OTERM325                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[0]_OTERM223                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]_NEW_REG8_NEW360_RESYN434_BDD435                                                                                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]_NEW_REG8_OTERM361                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]_NEW_REG10_OTERM363                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]_OTERM9                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[1]_OTERM11                                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]                                                                                                                                                                                                                                                                                                                                                            ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_NEW_REG0_OTERM353                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_NEW_REG2_OTERM355                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_NEW_REG4_OTERM357                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_NEW_REG6_NEW358_RESYN432_BDD433                                                                                                                                                                                                                                                                                                                            ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_NEW_REG6_OTERM359                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM1                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM3                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM5                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7                                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_in_a_read_cycle~0_OTERM313                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|fifo_contains_ones_n_OTERM273                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|fifo_contains_ones_n_OTERM277                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|fifo_contains_ones_n_OTERM287                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|fifo_contains_ones_n_OTERM279                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|registered_upstream_write_OTERM395                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[0]_OTERM351                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[0]~6                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]_NEW342_RESYN428_BDD429                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]_OTERM343                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[2]_OTERM347                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[3]_OTERM345                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[4]_NEW348_RESYN430_BDD431                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[4]_OTERM349                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset[0]_OTERM259                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset[0]~5                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset[1]_OTERM247                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset[2]_OTERM245                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset[3]_OTERM243                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~0_OTERM307                                                                                                                                                                                                                                                                                                                                    ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~0_RTM0309                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~0_RTM0309                                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~1                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~1_RTM0308                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~2                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_5_upstream~0_OTERM67                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|fifo_contains_ones_n_OTERM295                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_6_upstream~0                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|fifo_contains_ones_n_OTERM291                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|fifo_contains_ones_n_OTERM293                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|fifo_contains_ones_n_OTERM289                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|fifo_contains_ones_n_OTERM281                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[0]_OTERM375                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[0]~6                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[1]_OTERM165                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[1]_OTERM367                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[2]_OTERM371                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[3]_OTERM369                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[4]_OTERM169                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|transactions_remaining_reg[4]_OTERM373                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|write_address_offset[0]_OTERM383                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|write_address_offset[0]~6                                                                                                                                                                                                                                                                                                                                                        ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|write_address_offset[1]_OTERM381                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|write_address_offset[2]_OTERM379                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|write_address_offset[3]_OTERM377                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_10_upstream~0_OTERM337                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|fifo_contains_ones_n_OTERM275                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_NEW_REG18_OTERM269                                                                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~0_OTERM19                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM297                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_counter~5                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|Add1~1                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|Add1~2                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM53                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~0                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM303                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_RTM0305                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_RTM0305                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~1                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~1_RTM070                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_qualified_request_sram_16bit_512k_0_avalon_slave_0~1_RTM0304                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_requests_sram_16bit_512k_0_avalon_slave_0~0                                                                                                                                                                                                                                                                             ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_requests_sram_16bit_512k_0_avalon_slave_0~0_OTERM69                                                                                                                                                                                                                                                                     ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_requests_sram_16bit_512k_0_avalon_slave_0~0_RTM071                                                                                                                                                                                                                                                                      ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|niosSystemCamControl_burst_5_downstream_requests_sram_16bit_512k_0_avalon_slave_0~0_RTM071                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_NEW_REG12_OTERM267                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~0_OTERM13                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_NEW_REG16_OTERM285                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~1_OTERM17                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|baud_rate_counter~9                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|Add0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~5                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~8                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~11                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~14                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~17                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~20                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~23                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~26                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~29                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~32                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~35                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~42                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~43                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add7~44                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~14                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~17                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~20                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~23                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~26                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add9~35                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~5                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~8                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~11                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~14                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~17                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~20                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~23                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~26                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~29                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~32                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~35                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~42                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~43                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add11~44                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~5                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~8                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~11                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~14                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~17                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~20                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~23                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~26                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~29                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~32                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~35                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~42                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Add13~43                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]~3                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]~3_RESYN1800_BDD1801                                                                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]~3_RESYN1802_BDD1803                                                                                                                                                                                                                                                                                                                                                                                                                ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1]_NEW1024_RESYN1808_BDD1809                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1]_NEW1024_RESYN1810_BDD1811                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1]_NEW1024_RESYN1812_BDD1813                                                                                                                                                                                                                                                                                                                                                                                                          ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1]_OTERM1025                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK~1                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]~12                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]~12_RESYN1796_BDD1797                                                                                                                                                                                                                                                                                                                                                                                                               ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|always3~2                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|always3~2_RESYN2150_BDD2151                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]_OTERM1023                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]_OTERM1233                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]_OTERM1021                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[9]_OTERM1231                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]_OTERM1019                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[10]_OTERM1217                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]_OTERM1017                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[11]_OTERM1227                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]_OTERM1015                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[12]_OTERM1241                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]_OTERM1013                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[13]_OTERM1229                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]_OTERM1011                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[14]_OTERM1225                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]_OTERM1009                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[15]_OTERM1211                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]_OTERM1007                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[16]_OTERM1223                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]_OTERM1005                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[17]_OTERM1221                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1003                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1207_OTERM1296                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1207_OTERM1298                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1207_OTERM1300                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1207_OTERM1302                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[18]_OTERM1209                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]_OTERM1001                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[19]_OTERM1219                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]_OTERM997                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[20]_OTERM1235                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]_OTERM995                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[21]_OTERM1239                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]_OTERM999                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[22]_OTERM1237                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_NEW1026_RESYN1786_BDD1787                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_NEW1026_RESYN1788_BDD1789                                                                                                                                                                                                                                                                                                                                                                                                                 ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_OTERM1027                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD~1                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR~0                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR~0_RESYN1790_BDD1791                                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[8]_NEW1169_RESYN2054_BDD2055                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[8]_NEW1169_RESYN2056_BDD2057                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[8]_NEW1169_RTM01171                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[8]_OTERM1170                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[9]_NEW1160_RESYN2038_BDD2039                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[9]_NEW1160_RESYN2040_BDD2041                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[9]_NEW1160_RESYN2042_BDD2043                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[9]_NEW1160_RTM01162                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[9]_OTERM1161                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[10]_NEW1151_RESYN2022_BDD2023                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[10]_NEW1151_RESYN2024_BDD2025                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[10]_NEW1151_RESYN2026_BDD2027                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[10]_NEW1151_RTM01153                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[10]_OTERM1152                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[11]_NEW1142_RESYN2006_BDD2007                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[11]_NEW1142_RESYN2008_BDD2009                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[11]_NEW1142_RESYN2010_BDD2011                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[11]_NEW1142_RTM01144                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[11]_OTERM1143                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[12]_NEW1130_RESYN1986_BDD1987                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[12]_NEW1130_RESYN1988_BDD1989                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[12]_NEW1130_RESYN1990_BDD1991                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[12]_NEW1130_RTM01132                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[12]_OTERM1131                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[13]_NEW1118_RESYN1966_BDD1967                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[13]_NEW1118_RESYN1968_BDD1969                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[13]_NEW1118_RESYN1970_BDD1971                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[13]_NEW1118_RTM01120                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[13]_OTERM1119                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[14]_NEW1106_RESYN1946_BDD1947                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[14]_NEW1106_RESYN1948_BDD1949                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[14]_NEW1106_RESYN1950_BDD1951                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[14]_NEW1106_RTM01108                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[14]_OTERM1107                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[15]_NEW1094_RESYN1926_BDD1927                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[15]_NEW1094_RESYN1928_BDD1929                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[15]_NEW1094_RESYN1930_BDD1931                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[15]_NEW1094_RTM01096                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[15]_OTERM1095                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[16]_NEW1082_RESYN1906_BDD1907                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[16]_NEW1082_RESYN1908_BDD1909                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[16]_NEW1082_RESYN1910_BDD1911                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[16]_NEW1082_RTM01084                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[16]_OTERM1083                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[17]_NEW1073_RESYN1890_BDD1891                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[17]_NEW1073_RESYN1892_BDD1893                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[17]_NEW1073_RESYN1894_BDD1895                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[17]_NEW1073_RTM01075                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[17]_OTERM1074                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[18]_NEW1064_RESYN1878_BDD1879                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[18]_NEW1064_RESYN1880_BDD1881                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[18]_NEW1064_RTM01066                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[18]_OTERM1065                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[19]_NEW1052_RESYN1858_BDD1859                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[19]_NEW1052_RESYN1860_BDD1861                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[19]_NEW1052_RESYN1862_BDD1863                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[19]_NEW1052_RTM01054                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[19]_OTERM1053                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[20]_NEW1037_RESYN1830_BDD1831                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[20]_NEW1037_RESYN1832_BDD1833                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[20]_NEW1037_RESYN1834_BDD1835                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[20]_NEW1037_RTM01039                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[20]_OTERM1038                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[21]_NEW1028_RESYN1814_BDD1815                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[21]_NEW1028_RESYN1816_BDD1817                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[21]_NEW1028_RESYN1818_BDD1819                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[21]_NEW1028_RTM01030                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[21]_OTERM1029                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[22]_NEW1043_RESYN1842_BDD1843                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[22]_NEW1043_RESYN1844_BDD1845                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[22]_NEW1043_RESYN1846_BDD1847                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[22]_NEW1043_RTM01045                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[22]_OTERM1044                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[8]_NEW1172_RESYN2058_BDD2059                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[8]_NEW1172_RTM01174                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[8]_OTERM1173                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[9]_NEW1163_RESYN2044_BDD2045                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[9]_NEW1163_RESYN2046_BDD2047                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[9]_NEW1163_RTM01165                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[9]_OTERM1164                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[10]_NEW1154_RESYN2028_BDD2029                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[10]_NEW1154_RESYN2030_BDD2031                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[10]_NEW1154_RTM01156                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[10]_OTERM1155                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[11]_NEW1145_RESYN2012_BDD2013                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[11]_NEW1145_RESYN2014_BDD2015                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[11]_NEW1145_RTM01147                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[11]_OTERM1146                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[12]_NEW1133_RESYN1992_BDD1993                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[12]_NEW1133_RESYN1994_BDD1995                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[12]_NEW1133_RTM01135                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[12]_OTERM1134                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[13]_NEW1121_RESYN1972_BDD1973                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[13]_NEW1121_RESYN1974_BDD1975                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[13]_NEW1121_RTM01123                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[13]_OTERM1122                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[14]_NEW1109_RESYN1952_BDD1953                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[14]_NEW1109_RESYN1954_BDD1955                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[14]_NEW1109_RTM01111                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[14]_OTERM1110                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[15]_NEW1097_RESYN1932_BDD1933                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[15]_NEW1097_RESYN1934_BDD1935                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[15]_NEW1097_RTM01099                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[15]_OTERM1098                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[16]_NEW1085_RESYN1912_BDD1913                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[16]_NEW1085_RESYN1914_BDD1915                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[16]_NEW1085_RTM01087                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[16]_OTERM1086                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[17]_NEW1076_RESYN1896_BDD1897                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[17]_NEW1076_RESYN1898_BDD1899                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[17]_NEW1076_RTM01078                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[17]_OTERM1077                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[18]_NEW1067_RESYN1882_BDD1883                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[18]_NEW1067_RESYN1884_BDD1885                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[18]_NEW1067_RTM01069                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[18]_OTERM1068                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[19]_NEW1055_RESYN1864_BDD1865                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[19]_NEW1055_RESYN1866_BDD1867                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[19]_NEW1055_RTM01057                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[19]_OTERM1056                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM903                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM905                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM907_OTERM1304                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM907_OTERM1306                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM907_OTERM1308                                                                                                                                                                                                                                                                                                                                                                                                              ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[20]_OTERM909                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[21]_NEW1031_RESYN1820_BDD1821                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[21]_NEW1031_RESYN1822_BDD1823                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[21]_NEW1031_RTM01033                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[21]_OTERM1032                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[22]_NEW1046_RESYN1848_BDD1849                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[22]_NEW1046_RESYN1850_BDD1851                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[22]_NEW1046_RTM01048                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[22]_OTERM1047                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR~0_RTM01310                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1175_RESYN2060_BDD2061                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1175_RESYN2062_BDD2063                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1175_RTM01177                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[8]_OTERM1176                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1166_RESYN2048_BDD2049                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1166_RESYN2050_BDD2051                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1166_RESYN2052_BDD2053                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1166_RTM01168                                                                                                                                                                                                                                                                                                                                                                                                                 ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[9]_OTERM1167                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1157_RESYN2032_BDD2033                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1157_RESYN2034_BDD2035                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1157_RESYN2036_BDD2037                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1157_RTM01159                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[10]_OTERM1158                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1148_RESYN2016_BDD2017                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1148_RESYN2018_BDD2019                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1148_RESYN2020_BDD2021                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1148_RTM01150                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[11]_OTERM1149                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1139_RESYN2000_BDD2001                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1139_RESYN2002_BDD2003                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1139_RESYN2004_BDD2005                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1139_RTM01141                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[12]_OTERM1140                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1127_RESYN1980_BDD1981                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1127_RESYN1982_BDD1983                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1127_RESYN1984_BDD1985                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1127_RTM01129                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[13]_OTERM1128                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1115_RESYN1960_BDD1961                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1115_RESYN1962_BDD1963                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1115_RESYN1964_BDD1965                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1115_RTM01117                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[14]_OTERM1116                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1103_RESYN1940_BDD1941                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1103_RESYN1942_BDD1943                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1103_RESYN1944_BDD1945                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1103_RTM01105                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[15]_OTERM1104                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1091_RESYN1920_BDD1921                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1091_RESYN1922_BDD1923                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1091_RESYN1924_BDD1925                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1091_RTM01093                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[16]_OTERM1092                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1079_RESYN1900_BDD1901                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1079_RESYN1902_BDD1903                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1079_RESYN1904_BDD1905                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1079_RTM01081                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[17]_OTERM1080                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1070_RESYN1886_BDD1887                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1070_RESYN1888_BDD1889                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1070_RTM01072                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[18]_OTERM1071                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1061_RESYN1872_BDD1873                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1061_RESYN1874_BDD1875                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1061_RESYN1876_BDD1877                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1061_RTM01063                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[19]_OTERM1062                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1040_RESYN1836_BDD1837                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1040_RESYN1838_BDD1839                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1040_RESYN1840_BDD1841                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1040_RTM01042                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[20]_OTERM1041                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1034_RESYN1824_BDD1825                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1034_RESYN1826_BDD1827                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1034_RESYN1828_BDD1829                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1034_RTM01036                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[21]_OTERM1035                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1049_RESYN1852_BDD1853                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1049_RESYN1854_BDD1855                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1049_RESYN1856_BDD1857                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1049_RTM01051                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[22]_OTERM1050                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[12]_NEW1136_RESYN1996_BDD1997                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[12]_NEW1136_RESYN1998_BDD1999                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[12]_NEW1136_RTM01138                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[12]_OTERM1137                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[13]_NEW1124_RESYN1976_BDD1977                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[13]_NEW1124_RESYN1978_BDD1979                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[13]_NEW1124_RTM01126                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[13]_OTERM1125                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[14]_NEW1112_RESYN1956_BDD1957                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[14]_NEW1112_RESYN1958_BDD1959                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[14]_NEW1112_RTM01114                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[14]_OTERM1113                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[15]_NEW1100_RESYN1936_BDD1937                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[15]_NEW1100_RESYN1938_BDD1939                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[15]_NEW1100_RTM01102                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[15]_OTERM1101                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[16]_NEW1088_RESYN1916_BDD1917                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[16]_NEW1088_RESYN1918_BDD1919                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[16]_NEW1088_RTM01090                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[16]_OTERM1089                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[19]_NEW1058_RESYN1868_BDD1869                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[19]_NEW1058_RESYN1870_BDD1871                                                                                                                                                                                                                                                                                                                                                                                                       ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[19]_NEW1058_RTM01060                                                                                                                                                                                                                                                                                                                                                                                                                ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[19]_OTERM1059                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[20]~1                                                                                                                                                                                                                                                                                                                                                                                                                               ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[20]~2                                                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[20]~2_RESYN2152_BDD2153                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[20]~2_RESYN2154_BDD2155                                                                                                                                                                                                                                                                                                                                                                                                             ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Duplicated       ; Physical Synthesis ; Timing optimization            ; REGOUT    ;                ; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                                                                                   ; REGOUT           ;                       ;
; Reset_Delay:u2|oRST_0_RTM01309                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Reset_Delay:u2|oRST_0_RTM01309                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM939                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM941                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_OTERM943                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode                                                                                                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_OTERM945                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM929                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_OTERM931                                                                                                                                                                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM947                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_OTERM949                                                                                                                                                                                                                                                                                                                                                                                                                         ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_RTM0936                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_RTM0936                                                                                                                                                                                                                                                                                                                                                                                                                          ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM933                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_OTERM935                                                                                                                                                                                                                                                                                                                                                                                                                                ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Next_State.State_NiosHasControl~0                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Next_State.State_NiosHasControl~0_RTM0951                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Next_State.State_NiosNOP~0                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Arbiter:sdramArbiter0|Next_State.State_NiosNOP~0_RTM0937                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~20                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~23                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~26                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~32                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~35                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~42                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~43                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|Add7~44                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|RD_MASK[1]_OTERM991                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|WR_MASK[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|WR_MASK[0]~0_RESYN1798_BDD1799                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[8]_OTERM989                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[8]_OTERM1203                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[9]_OTERM987                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[9]_OTERM1201                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[10]_OTERM985                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[10]_OTERM1199                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[11]_OTERM983                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[11]_OTERM1191                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[12]_OTERM981                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[12]_OTERM1197                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[13]_OTERM979                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[13]_OTERM1195                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[14]_OTERM977                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[14]_OTERM1189                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[15]_OTERM975                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[15]_OTERM1187                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[16]_OTERM973                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[16]_OTERM1185                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[17]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[17]_OTERM971                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[17]_OTERM1183                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[18]_OTERM969                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[18]_OTERM1193                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM967                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM1179_OTERM1288                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM1179_OTERM1290                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM1179_OTERM1292                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM1179_OTERM1294                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[19]_OTERM1181                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[20]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[20]_OTERM963                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[20]_OTERM1205                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[21]_OTERM961                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[21]_OTERM1213                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[22]                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[22]_OTERM965                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mADDR[22]_OTERM1215                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mRD_OTERM993                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mRD~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mRD~1_RESYN1792_BDD1793                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mWR~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mWR~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|mWR~2_RESYN1794_BDD1795                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rRD2_ADDR[20]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rRD2_ADDR[20]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rRD2_ADDR[20]~2_RESYN1804_BDD1805                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rRD2_ADDR[20]~2_RESYN1806_BDD1807                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1242_RESYN2064_BDD2065                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1242_RESYN2066_BDD2067                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[8]_NEW1242_RTM01244                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[8]_OTERM1243                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1245_RESYN2068_BDD2069                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1245_RESYN2070_BDD2071                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1245_RESYN2072_BDD2073                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[9]_NEW1245_RTM01247                                                                                                                                                                                                                                                                                                                                                                                                                                            ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[9]_OTERM1246                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1248_RESYN2074_BDD2075                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1248_RESYN2076_BDD2077                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1248_RESYN2078_BDD2079                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[10]_NEW1248_RTM01250                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[10]_OTERM1249                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1251_RESYN2080_BDD2081                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1251_RESYN2082_BDD2083                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1251_RESYN2084_BDD2085                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[11]_NEW1251_RTM01253                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[11]_OTERM1252                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1254_RESYN2086_BDD2087                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1254_RESYN2088_BDD2089                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1254_RESYN2090_BDD2091                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[12]_NEW1254_RTM01256                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[12]_OTERM1255                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1257_RESYN2092_BDD2093                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1257_RESYN2094_BDD2095                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1257_RESYN2096_BDD2097                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[13]_NEW1257_RTM01259                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[13]_OTERM1258                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1260_RESYN2098_BDD2099                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1260_RESYN2100_BDD2101                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1260_RESYN2102_BDD2103                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[14]_NEW1260_RTM01262                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[14]_OTERM1261                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1263_RESYN2104_BDD2105                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1263_RESYN2106_BDD2107                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1263_RESYN2108_BDD2109                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[15]_NEW1263_RTM01265                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[15]_OTERM1264                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1266_RESYN2110_BDD2111                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1266_RESYN2112_BDD2113                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1266_RESYN2114_BDD2115                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[16]_NEW1266_RTM01268                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[16]_OTERM1267                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1269_RESYN2116_BDD2117                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1269_RESYN2118_BDD2119                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1269_RESYN2120_BDD2121                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[17]_NEW1269_RTM01271                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[17]_OTERM1270                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1272_RESYN2122_BDD2123                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1272_RESYN2124_BDD2125                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[18]_NEW1272_RTM01274                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[18]_OTERM1273                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1275_RESYN2126_BDD2127                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1275_RESYN2128_BDD2129                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1275_RESYN2130_BDD2131                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[19]_NEW1275_RTM01277                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[19]_OTERM1276                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1281_RESYN2138_BDD2139                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1281_RESYN2140_BDD2141                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1281_RESYN2142_BDD2143                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[20]_NEW1281_RTM01283                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[20]_OTERM1282                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1284_RESYN2144_BDD2145                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1284_RESYN2146_BDD2147                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1284_RESYN2148_BDD2149                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[21]_NEW1284_RTM01286                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[21]_OTERM1285                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1278_RESYN2132_BDD2133                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1278_RESYN2134_BDD2135                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1278_RESYN2136_BDD2137                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[22]_NEW1278_RTM01280                                                                                                                                                                                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR[22]_OTERM1279                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR1_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR2_ADDR[20]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR2_ADDR[20]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR2_ADDR[20]~2_RESYN2156_BDD2157                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; Sdram_Control_4Port:u7|rWR2_ADDR[20]~2_RESYN2158_BDD2159                                                                                                                                                                                                                                                                                                                                                                                                                                        ; Created          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_0_upstream~0                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7                                                                                                                                                                                                                                                                                                                                                     ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7_OTERM911                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7_OTERM913                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7_OTERM915                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|write_address_offset[2]_OTERM7_OTERM917                                                                                                                                                                                                                                                                                                                                            ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_1_upstream~1_OTERM959                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_3_upstream~0                                                                                                                                                                                                                                                                           ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_3_upstream~0_OTERM953                                                                                                                                                                                                                                                                  ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_3_upstream~0_RTM0955                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_3_upstream~0_RTM0955                                                                                                                                                                                                                                                                   ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_3_upstream~2                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]_OTERM919                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]_OTERM921                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[1]_OTERM923                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[4]                                                                                                                                                                                                                                                                                                                                                      ; Deleted          ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[4]_OTERM925                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|transactions_remaining_reg[4]_OTERM927                                                                                                                                                                                                                                                                                                                                             ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_5_upstream~1                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_5_upstream~1_RTM0954                                                                                                                                                                                                                                                                   ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_5_upstream~1_OTERM957                                                                                                                                                                                                                                                                           ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_9_upstream~2                                                                                                                                                                                                                                                                           ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out_RTM0950                                                                                                                                                                                                                                                                                                                                                                                               ; Modified         ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
; niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl|data_out_RTM0950                                                                                                                                                                                                                                                                                                                                                                                               ; Retimed Register ; Physical Synthesis ; Timing optimization            ;           ;                ;                                                                                                                                                                                                      ;                  ;                       ;
+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+--------------------+--------------------------------+-----------+----------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+-----------------------+


+-----------------------------------------------------------------------------------------------------------------------+
; Ignored Assignments                                                                                                   ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+
; Name                        ; Ignored Entity ; Ignored From ; Ignored To ; Ignored Value ; Ignored Source             ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+
; Fast Output Register        ; sdram_0        ;              ; m_addr[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[10] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[11] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[2]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[3]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[4]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[5]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[6]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[7]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[8]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_addr[9]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_bank[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_bank[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[0]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[1]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[2]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_cmd[3]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[10] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[11] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[12] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[13] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[14] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[15] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[2]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[3]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[4]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[5]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[6]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[7]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[8]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_data[9]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_dqm[0]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Register        ; sdram_0        ;              ; m_dqm[1]   ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[0]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[10] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[11] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[12] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[13] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[14] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[15] ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[1]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[2]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[3]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[4]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[5]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[6]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[7]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[8]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; m_data[9]  ; ON            ; Compiler or HDL Assignment ;
; Fast Output Enable Register ; sdram_0        ;              ; oe         ; ON            ; Compiler or HDL Assignment ;
+-----------------------------+----------------+--------------+------------+---------------+----------------------------+


+----------------------------------------------+
; Incremental Compilation Preservation Summary ;
+---------------------+------------------------+
; Type                ; Value                  ;
+---------------------+------------------------+
; Placement (by node) ;                        ;
;     -- Requested    ; 0 / 25355 ( 0.00 % )   ;
;     -- Achieved     ; 0 / 25355 ( 0.00 % )   ;
;                     ;                        ;
; Routing (by net)    ;                        ;
;     -- Requested    ; 0 / 0 ( 0.00 % )       ;
;     -- Achieved     ; 0 / 0 ( 0.00 % )       ;
+---------------------+------------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Partition Settings                                                                                                                                             ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Partition Name                 ; Partition Type ; Netlist Type Used ; Preservation Level Used ; Netlist Type Requested ; Preservation Level Requested ; Contents                       ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+
; Top                            ; User-created   ; Source File       ; N/A                     ; Source File            ; N/A                          ;                                ;
; sld_hub:auto_hub               ; Auto-generated ; Post-Synthesis    ; N/A                     ; Post-Synthesis         ; N/A                          ; sld_hub:auto_hub               ;
; hard_block:auto_generated_inst ; Auto-generated ; Source File       ; N/A                     ; Source File            ; N/A                          ; hard_block:auto_generated_inst ;
+--------------------------------+----------------+-------------------+-------------------------+------------------------+------------------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Incremental Compilation Placement Preservation                                                             ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Partition Name                 ; # Nodes ; # Preserved Nodes ; Preservation Level Used ; Netlist Type Used ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+
; Top                            ; 25141   ; 0                 ; N/A                     ; Source File       ;
; sld_hub:auto_hub               ; 207     ; 0                 ; N/A                     ; Post-Synthesis    ;
; hard_block:auto_generated_inst ; 7       ; 0                 ; N/A                     ; Source File       ;
+--------------------------------+---------+-------------------+-------------------------+-------------------+


+--------------+
; Pin-Out File ;
+--------------+
The pin-out file can be found in C:/Users/Justin/Documents/eec181/project/niosControl3CamOnly/DE2_D5M.pin.


+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Usage Summary                                                                                                 ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                           ;
+---------------------------------------------+---------------------------------------------------------------------------------+
; Total logic elements                        ; 18,089 / 33,216 ( 54 % )                                                        ;
;     -- Combinational with no register       ; 7329                                                                            ;
;     -- Register only                        ; 4163                                                                            ;
;     -- Combinational with a register        ; 6597                                                                            ;
;                                             ;                                                                                 ;
; Logic element usage by number of LUT inputs ;                                                                                 ;
;     -- 4 input functions                    ; 4934                                                                            ;
;     -- 3 input functions                    ; 6571                                                                            ;
;     -- <=2 input functions                  ; 2421                                                                            ;
;     -- Register only                        ; 4163                                                                            ;
;                                             ;                                                                                 ;
; Logic elements by mode                      ;                                                                                 ;
;     -- normal mode                          ; 10154                                                                           ;
;     -- arithmetic mode                      ; 3772                                                                            ;
;                                             ;                                                                                 ;
; Total registers*                            ; 10,776 / 34,593 ( 31 % )                                                        ;
;     -- Dedicated logic registers            ; 10,760 / 33,216 ( 32 % )                                                        ;
;     -- I/O registers                        ; 16 / 1,377 ( 1 % )                                                              ;
;                                             ;                                                                                 ;
; Total LABs:  partially or completely used   ; 1,364 / 2,076 ( 66 % )                                                          ;
; User inserted logic elements                ; 0                                                                               ;
; Virtual pins                                ; 0                                                                               ;
; I/O pins                                    ; 425 / 475 ( 89 % )                                                              ;
;     -- Clock pins                           ; 8 / 8 ( 100 % )                                                                 ;
; Global signals                              ; 16                                                                              ;
; M4Ks                                        ; 105 / 105 ( 100 % )                                                             ;
; Total block memory bits                     ; 363,539 / 483,840 ( 75 % )                                                      ;
; Total block memory implementation bits      ; 483,840 / 483,840 ( 100 % )                                                     ;
; Embedded Multiplier 9-bit elements          ; 42 / 70 ( 60 % )                                                                ;
; PLLs                                        ; 1 / 4 ( 25 % )                                                                  ;
; Global clocks                               ; 16 / 16 ( 100 % )                                                               ;
; JTAGs                                       ; 1 / 1 ( 100 % )                                                                 ;
; ASMI blocks                                 ; 0 / 1 ( 0 % )                                                                   ;
; CRC blocks                                  ; 0 / 1 ( 0 % )                                                                   ;
; Average interconnect usage (total/H/V)      ; 17% / 16% / 17%                                                                 ;
; Peak interconnect usage (total/H/V)         ; 32% / 30% / 36%                                                                 ;
; Maximum fan-out node                        ; sdram_pll2:unew|altpll:altpll_component|_clk1~clkctrl                           ;
; Maximum fan-out                             ; 8442                                                                            ;
; Highest non-global fan-out signal           ; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall ;
; Highest non-global fan-out                  ; 4597                                                                            ;
; Total fan-out                               ; 90984                                                                           ;
; Average fan-out                             ; 3.19                                                                            ;
+---------------------------------------------+---------------------------------------------------------------------------------+
*  Register count does not include registers inside RAM blocks or DSP blocks.



+-------------------------------------------------------------------------------------------------------------------------------+
; Fitter Partition Statistics                                                                                                   ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+
; Statistic                                   ; Top                    ; sld_hub:auto_hub      ; hard_block:auto_generated_inst ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+
; Difficulty Clustering Region                ; Low                    ; Low                   ; Low                            ;
;                                             ;                        ;                       ;                                ;
; Total logic elements                        ; 17945 / 33216 ( 54 % ) ; 144 / 33216 ( < 1 % ) ; 0 / 33216 ( 0 % )              ;
;     -- Combinational with no register       ; 7261                   ; 68                    ; 0                              ;
;     -- Register only                        ; 4149                   ; 14                    ; 0                              ;
;     -- Combinational with a register        ; 6535                   ; 62                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Logic element usage by number of LUT inputs ;                        ;                       ;                                ;
;     -- 4 input functions                    ; 4867                   ; 67                    ; 0                              ;
;     -- 3 input functions                    ; 6539                   ; 32                    ; 0                              ;
;     -- <=2 input functions                  ; 2390                   ; 31                    ; 0                              ;
;     -- Register only                        ; 4149                   ; 14                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Logic elements by mode                      ;                        ;                       ;                                ;
;     -- normal mode                          ; 10028                  ; 126                   ; 0                              ;
;     -- arithmetic mode                      ; 3768                   ; 4                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Total registers                             ; 10700                  ; 76                    ; 0                              ;
;     -- Dedicated logic registers            ; 10684 / 33216 ( 32 % ) ; 76 / 33216 ( < 1 % )  ; 0 / 33216 ( 0 % )              ;
;     -- I/O registers                        ; 16                     ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Total LABs:  partially or completely used   ; 1354 / 2076 ( 65 % )   ; 11 / 2076 ( < 1 % )   ; 0 / 2076 ( 0 % )               ;
;                                             ;                        ;                       ;                                ;
; Virtual pins                                ; 0                      ; 0                     ; 0                              ;
; I/O pins                                    ; 425                    ; 0                     ; 0                              ;
; Embedded Multiplier 9-bit elements          ; 42 / 70 ( 60 % )       ; 0 / 70 ( 0 % )        ; 0 / 70 ( 0 % )                 ;
; Total memory bits                           ; 363539                 ; 0                     ; 0                              ;
; Total RAM block bits                        ; 483840                 ; 0                     ; 0                              ;
; JTAG                                        ; 1 / 1 ( 100 % )        ; 0 / 1 ( 0 % )         ; 0 / 1 ( 0 % )                  ;
; PLL                                         ; 0 / 4 ( 0 % )          ; 0 / 4 ( 0 % )         ; 1 / 4 ( 25 % )                 ;
; M4K                                         ; 105 / 105 ( 100 % )    ; 0 / 105 ( 0 % )       ; 0 / 105 ( 0 % )                ;
; Clock control block                         ; 12 / 20 ( 60 % )       ; 1 / 20 ( 5 % )        ; 4 / 20 ( 20 % )                ;
;                                             ;                        ;                       ;                                ;
; Connections                                 ;                        ;                       ;                                ;
;     -- Input Connections                    ; 10136                  ; 120                   ; 1                              ;
;     -- Registered Input Connections         ; 9884                   ; 83                    ; 0                              ;
;     -- Output Connections                   ; 213                    ; 203                   ; 9841                           ;
;     -- Registered Output Connections        ; 4                      ; 166                   ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Internal Connections                        ;                        ;                       ;                                ;
;     -- Total Connections                    ; 91514                  ; 898                   ; 9846                           ;
;     -- Registered Connections               ; 47267                  ; 585                   ; 0                              ;
;                                             ;                        ;                       ;                                ;
; External Connections                        ;                        ;                       ;                                ;
;     -- Top                                  ; 186                    ; 321                   ; 9842                           ;
;     -- sld_hub:auto_hub                     ; 321                    ; 2                     ; 0                              ;
;     -- hard_block:auto_generated_inst       ; 9842                   ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Partition Interface                         ;                        ;                       ;                                ;
;     -- Input Ports                          ; 88                     ; 22                    ; 1                              ;
;     -- Output Ports                         ; 225                    ; 39                    ; 3                              ;
;     -- Bidir Ports                          ; 159                    ; 0                     ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Registered Ports                            ;                        ;                       ;                                ;
;     -- Registered Input Ports               ; 0                      ; 2                     ; 0                              ;
;     -- Registered Output Ports              ; 0                      ; 29                    ; 0                              ;
;                                             ;                        ;                       ;                                ;
; Port Connectivity                           ;                        ;                       ;                                ;
;     -- Input Ports driven by GND            ; 0                      ; 9                     ; 0                              ;
;     -- Output Ports driven by GND           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports driven by VCC            ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports driven by VCC           ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Source           ; 0                      ; 0                     ; 0                              ;
;     -- Output Ports with no Source          ; 0                      ; 0                     ; 0                              ;
;     -- Input Ports with no Fanout           ; 0                      ; 1                     ; 0                              ;
;     -- Output Ports with no Fanout          ; 0                      ; 25                    ; 0                              ;
+---------------------------------------------+------------------------+-----------------------+--------------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Input Pins                                                                                                                                                                                                                                                       ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; Name       ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Power Up High ; PCI I/O Enabled ; Bus Hold ; Weak Pull Up ; I/O Standard ; Termination ; Location assigned by ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+
; AUD_ADCDAT ; B5    ; 3        ; 3            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_27   ; D13   ; 3        ; 31           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; CLOCK_50   ; N2    ; 2        ; 0            ; 18           ; 0           ; 5                     ; 0                  ; yes    ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; ENET_INT   ; B21   ; 4        ; 59           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; EXT_CLOCK  ; P26   ; 6        ; 65           ; 19           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; IRDA_RXD   ; AE25  ; 6        ; 65           ; 2            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[0]     ; G26   ; 5        ; 65           ; 27           ; 1           ; 49                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[1]     ; N23   ; 5        ; 65           ; 20           ; 2           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[2]     ; P23   ; 6        ; 65           ; 18           ; 0           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; KEY[3]     ; W26   ; 6        ; 65           ; 10           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; OTG_DREQ0  ; F6    ; 2        ; 0            ; 33           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; OTG_DREQ1  ; E5    ; 2        ; 0            ; 34           ; 4           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; OTG_INT0   ; B3    ; 2        ; 0            ; 34           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; OTG_INT1   ; C3    ; 2        ; 0            ; 33           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PS2_CLK    ; D26   ; 5        ; 65           ; 31           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; PS2_DAT    ; C24   ; 5        ; 65           ; 32           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[0]      ; N25   ; 5        ; 65           ; 19           ; 0           ; 15                    ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[10]     ; N1    ; 2        ; 0            ; 18           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[11]     ; P1    ; 1        ; 0            ; 18           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[12]     ; P2    ; 1        ; 0            ; 18           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[13]     ; T7    ; 1        ; 0            ; 11           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[14]     ; U3    ; 1        ; 0            ; 12           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[15]     ; U4    ; 1        ; 0            ; 12           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[16]     ; V1    ; 1        ; 0            ; 12           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[17]     ; V2    ; 1        ; 0            ; 12           ; 3           ; 2                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[1]      ; N26   ; 5        ; 65           ; 19           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[2]      ; P25   ; 6        ; 65           ; 19           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[3]      ; AE14  ; 7        ; 33           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[4]      ; AF14  ; 7        ; 33           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[5]      ; AD13  ; 8        ; 33           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[6]      ; AC13  ; 8        ; 33           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[7]      ; C13   ; 3        ; 31           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[8]      ; B13   ; 4        ; 31           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; SW[9]      ; A13   ; 4        ; 31           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TCK        ; D14   ; 4        ; 33           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TCS        ; A14   ; 4        ; 33           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TDI        ; B14   ; 4        ; 33           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[0] ; J9    ; 3        ; 5            ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[1] ; E8    ; 3        ; 7            ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[2] ; H8    ; 3        ; 7            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[3] ; H10   ; 3        ; 7            ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[4] ; G9    ; 3        ; 7            ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[5] ; F9    ; 3        ; 9            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[6] ; D7    ; 3        ; 9            ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_DATA[7] ; C7    ; 3        ; 9            ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_HS      ; D5    ; 3        ; 5            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; TD_VS      ; K9    ; 3        ; 5            ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
; UART_RXD   ; C25   ; 5        ; 65           ; 32           ; 2           ; 1                     ; 0                  ; no     ; no             ; no            ; no              ; no       ; Off          ; 3.3-V LVTTL  ; Off         ; User                 ;
+------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+---------------+-----------------+----------+--------------+--------------+-------------+----------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Output Pins                                                                                                                                                                                                                                                                                                                                 ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; TRI Primitive ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+
; AUD_DACDAT    ; A4    ; 3        ; 1            ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; AUD_XCK       ; A5    ; 3        ; 3            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[0]  ; T6    ; 1        ; 0            ; 11           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[10] ; Y1    ; 1        ; 0            ; 9            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[11] ; V5    ; 1        ; 0            ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[1]  ; V4    ; 1        ; 0            ; 11           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[2]  ; V3    ; 1        ; 0            ; 11           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[3]  ; W2    ; 1        ; 0            ; 10           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[4]  ; W1    ; 1        ; 0            ; 10           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[5]  ; U6    ; 1        ; 0            ; 10           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[6]  ; U7    ; 1        ; 0            ; 10           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[7]  ; U5    ; 1        ; 0            ; 9            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[8]  ; W4    ; 1        ; 0            ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_ADDR[9]  ; W3    ; 1        ; 0            ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_BA_0     ; AE2   ; 1        ; 0            ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_BA_1     ; AE3   ; 1        ; 0            ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CAS_N    ; AB3   ; 1        ; 0            ; 3            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CKE      ; AA6   ; 1        ; 0            ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CLK      ; AA7   ; 1        ; 0            ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_CS_N     ; AC3   ; 1        ; 0            ; 2            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_LDQM     ; AD2   ; 1        ; 0            ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_RAS_N    ; AB4   ; 1        ; 0            ; 3            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_UDQM     ; Y5    ; 1        ; 0            ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; DRAM_WE_N     ; AD3   ; 1        ; 0            ; 4            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_CLK      ; B24   ; 5        ; 65           ; 32           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_CMD      ; A21   ; 4        ; 59           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_CS_N     ; A23   ; 4        ; 61           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_RD_N     ; A22   ; 4        ; 61           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_RST_N    ; B23   ; 4        ; 61           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; ENET_WR_N     ; B22   ; 4        ; 61           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[0]    ; AC18  ; 7        ; 48           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[10]   ; AE17  ; 7        ; 44           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[11]   ; AF17  ; 7        ; 44           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[12]   ; W16   ; 7        ; 42           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[13]   ; W15   ; 7        ; 42           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[14]   ; AC16  ; 7        ; 42           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[15]   ; AD16  ; 7        ; 42           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[16]   ; AE16  ; 7        ; 40           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[17]   ; AC15  ; 7        ; 40           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[18]   ; AB15  ; 7        ; 40           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[19]   ; AA15  ; 7        ; 40           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[1]    ; AB18  ; 7        ; 48           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[20]   ; Y15   ; 7        ; 37           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[21]   ; Y14   ; 7        ; 37           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[2]    ; AE19  ; 7        ; 48           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[3]    ; AF19  ; 7        ; 48           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[4]    ; AE18  ; 7        ; 46           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[5]    ; AF18  ; 7        ; 46           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[6]    ; Y16   ; 7        ; 46           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[7]    ; AA16  ; 7        ; 46           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[8]    ; AD17  ; 7        ; 44           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_ADDR[9]    ; AC17  ; 7        ; 44           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_CE_N       ; V17   ; 7        ; 50           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_OE_N       ; W17   ; 7        ; 50           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_RST_N      ; AA18  ; 7        ; 50           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; FL_WE_N       ; AA17  ; 7        ; 50           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[0]       ; AF10  ; 8        ; 24           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[1]       ; AB12  ; 8        ; 24           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[2]       ; AC12  ; 8        ; 24           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[3]       ; AD11  ; 8        ; 27           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[4]       ; AE11  ; 8        ; 27           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[5]       ; V14   ; 8        ; 27           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX0[6]       ; V13   ; 8        ; 27           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[0]       ; V20   ; 6        ; 65           ; 3            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[1]       ; V21   ; 6        ; 65           ; 3            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[2]       ; W21   ; 6        ; 65           ; 4            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[3]       ; Y22   ; 6        ; 65           ; 4            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[4]       ; AA24  ; 6        ; 65           ; 4            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[5]       ; AA23  ; 6        ; 65           ; 5            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX1[6]       ; AB24  ; 6        ; 65           ; 5            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[0]       ; AB23  ; 6        ; 65           ; 5            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[1]       ; V22   ; 6        ; 65           ; 6            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[2]       ; AC25  ; 6        ; 65           ; 6            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[3]       ; AC26  ; 6        ; 65           ; 6            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[4]       ; AB26  ; 6        ; 65           ; 7            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[5]       ; AB25  ; 6        ; 65           ; 7            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX2[6]       ; Y24   ; 6        ; 65           ; 7            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[0]       ; Y23   ; 6        ; 65           ; 7            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[1]       ; AA25  ; 6        ; 65           ; 8            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[2]       ; AA26  ; 6        ; 65           ; 8            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[3]       ; Y26   ; 6        ; 65           ; 8            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[4]       ; Y25   ; 6        ; 65           ; 8            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[5]       ; U22   ; 6        ; 65           ; 9            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX3[6]       ; W24   ; 6        ; 65           ; 9            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[0]       ; U9    ; 1        ; 0            ; 13           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[1]       ; U1    ; 1        ; 0            ; 13           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[2]       ; U2    ; 1        ; 0            ; 13           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[3]       ; T4    ; 1        ; 0            ; 14           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[4]       ; R7    ; 1        ; 0            ; 14           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[5]       ; R6    ; 1        ; 0            ; 14           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX4[6]       ; T3    ; 1        ; 0            ; 15           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[0]       ; T2    ; 1        ; 0            ; 15           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[1]       ; P6    ; 1        ; 0            ; 15           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[2]       ; P7    ; 1        ; 0            ; 15           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[3]       ; T9    ; 1        ; 0            ; 16           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[4]       ; R5    ; 1        ; 0            ; 16           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[5]       ; R4    ; 1        ; 0            ; 16           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX5[6]       ; R3    ; 1        ; 0            ; 17           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[0]       ; R2    ; 1        ; 0            ; 17           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[1]       ; P4    ; 1        ; 0            ; 17           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[2]       ; P3    ; 1        ; 0            ; 17           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[3]       ; M2    ; 2        ; 0            ; 23           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[4]       ; M3    ; 2        ; 0            ; 23           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[5]       ; M5    ; 2        ; 0            ; 23           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX6[6]       ; M4    ; 2        ; 0            ; 23           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[0]       ; L3    ; 2        ; 0            ; 24           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[1]       ; L2    ; 2        ; 0            ; 24           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[2]       ; L9    ; 2        ; 0            ; 24           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[3]       ; L6    ; 2        ; 0            ; 24           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[4]       ; L7    ; 2        ; 0            ; 24           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[5]       ; P9    ; 2        ; 0            ; 25           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; HEX7[6]       ; N9    ; 2        ; 0            ; 25           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; I2C_SCLK      ; A6    ; 3        ; 3            ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; IRDA_TXD      ; AE24  ; 6        ; 65           ; 2            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_BLON      ; K2    ; 2        ; 0            ; 25           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_EN        ; K3    ; 2        ; 0            ; 26           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_ON        ; L4    ; 2        ; 0            ; 25           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_RS        ; K1    ; 2        ; 0            ; 25           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LCD_RW        ; K4    ; 2        ; 0            ; 26           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[0]       ; AE22  ; 7        ; 59           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[1]       ; AF22  ; 7        ; 59           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[2]       ; W19   ; 7        ; 59           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[3]       ; V18   ; 7        ; 59           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[4]       ; U18   ; 7        ; 57           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[5]       ; U17   ; 7        ; 57           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[6]       ; AA20  ; 7        ; 57           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[7]       ; Y18   ; 7        ; 57           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDG[8]       ; Y12   ; 8        ; 29           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[0]       ; AE23  ; 7        ; 63           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[10]      ; AA13  ; 7        ; 35           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[11]      ; AC14  ; 7        ; 35           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[12]      ; AD15  ; 7        ; 35           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[13]      ; AE15  ; 7        ; 35           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[14]      ; AF13  ; 8        ; 31           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[15]      ; AE13  ; 8        ; 31           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[16]      ; AE12  ; 8        ; 31           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[17]      ; AD12  ; 8        ; 31           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[1]       ; AF23  ; 7        ; 63           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[2]       ; AB21  ; 7        ; 63           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[3]       ; AC22  ; 7        ; 63           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[4]       ; AD22  ; 7        ; 61           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[5]       ; AD23  ; 7        ; 61           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[6]       ; AD21  ; 7        ; 61           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[7]       ; AC21  ; 7        ; 61           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[8]       ; AA14  ; 7        ; 37           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; LEDR[9]       ; Y13   ; 7        ; 37           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_ADDR[0]   ; K7    ; 2        ; 0            ; 29           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_ADDR[1]   ; F2    ; 2        ; 0            ; 28           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_CS_N      ; F1    ; 2        ; 0            ; 28           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_DACK0_N   ; C2    ; 2        ; 0            ; 33           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_DACK1_N   ; B2    ; 2        ; 0            ; 34           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_FSPEED    ; F3    ; 2        ; 0            ; 32           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_LSPEED    ; G6    ; 2        ; 0            ; 33           ; 4           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_RD_N      ; G2    ; 2        ; 0            ; 28           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_RST_N     ; G5    ; 2        ; 0            ; 33           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; OTG_WR_N      ; G1    ; 2        ; 0            ; 28           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SD_CLK        ; AD25  ; 6        ; 65           ; 2            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[0]  ; AE4   ; 8        ; 1            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[10] ; V10   ; 8        ; 5            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[11] ; V9    ; 8        ; 5            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[12] ; AC7   ; 8        ; 7            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[13] ; W8    ; 8        ; 7            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[14] ; W10   ; 8        ; 7            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[15] ; Y10   ; 8        ; 7            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[16] ; AB8   ; 8        ; 9            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[17] ; AC8   ; 8        ; 9            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[1]  ; AF4   ; 8        ; 1            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[2]  ; AC5   ; 8        ; 1            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[3]  ; AC6   ; 8        ; 1            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[4]  ; AD4   ; 8        ; 3            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[5]  ; AD5   ; 8        ; 3            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[6]  ; AE5   ; 8        ; 3            ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[7]  ; AF5   ; 8        ; 3            ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[8]  ; AD6   ; 8        ; 5            ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_ADDR[9]  ; AD7   ; 8        ; 5            ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_CE_N     ; AC11  ; 8        ; 22           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_LB_N     ; AE9   ; 8        ; 20           ; 0            ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_OE_N     ; AD10  ; 8        ; 22           ; 0            ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_UB_N     ; AF9   ; 8        ; 22           ; 0            ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; SRAM_WE_N     ; AE10  ; 8        ; 24           ; 0            ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; TDO           ; F14   ; 4        ; 35           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; TD_RESET      ; C4    ; 3        ; 5            ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; UART_TXD      ; B25   ; 5        ; 65           ; 32           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_BLANK     ; D6    ; 3        ; 11           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[0]      ; J13   ; 3        ; 24           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[1]      ; J14   ; 3        ; 24           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[2]      ; F12   ; 3        ; 27           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[3]      ; G12   ; 3        ; 27           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[4]      ; J10   ; 3        ; 27           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[5]      ; J11   ; 3        ; 27           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[6]      ; C11   ; 3        ; 29           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[7]      ; B11   ; 3        ; 29           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[8]      ; C12   ; 3        ; 29           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_B[9]      ; B12   ; 3        ; 29           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_CLK       ; B8    ; 3        ; 16           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[0]      ; B9    ; 3        ; 20           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[1]      ; A9    ; 3        ; 20           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[2]      ; C10   ; 3        ; 20           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[3]      ; D10   ; 3        ; 20           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[4]      ; B10   ; 3        ; 22           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[5]      ; A10   ; 3        ; 22           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[6]      ; G11   ; 3        ; 22           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[7]      ; D11   ; 3        ; 22           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[8]      ; E12   ; 3        ; 24           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_G[9]      ; D12   ; 3        ; 24           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_HS        ; A7    ; 3        ; 11           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[0]      ; C8    ; 3        ; 14           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[1]      ; F10   ; 3        ; 14           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[2]      ; G10   ; 3        ; 14           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[3]      ; D9    ; 3        ; 16           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[4]      ; C9    ; 3        ; 16           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[5]      ; A8    ; 3        ; 16           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[6]      ; H11   ; 3        ; 18           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[7]      ; H12   ; 3        ; 18           ; 36           ; 2           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[8]      ; F11   ; 3        ; 18           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_R[9]      ; E10   ; 3        ; 18           ; 36           ; 0           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_SYNC      ; B7    ; 3        ; 11           ; 36           ; 1           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
; VGA_VS        ; D8    ; 3        ; 14           ; 36           ; 3           ; no              ; no                     ; no            ; no              ; no         ; no            ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                    ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------+------------------------+---------------+-----------------+------------+---------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------+---------------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Bidir Pins                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; Name          ; Pin # ; I/O Bank ; X coordinate ; Y coordinate ; Cell number ; Combinational Fan-Out ; Registered Fan-Out ; Global ; Input Register ; Output Register ; Output Enable Register ; Power Up High ; PCI I/O Enabled ; Open Drain ; Bus Hold ; Weak Pull Up ; I/O Standard ; Current Strength ; Termination ; Location assigned by ; Load ; Output Enable Source                                                                                                                                                       ; Output Enable Group ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+
; AUD_ADCLRCK   ; C5    ; 3        ; 1            ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; AUD_BCLK      ; B4    ; 3        ; 1            ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; AUD_DACLRCK   ; C6    ; 3        ; 1            ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; DRAM_DQ[0]    ; V6    ; 1        ; 0            ; 8            ; 1           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[10]   ; AB1   ; 1        ; 0            ; 6            ; 3           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[11]   ; AA4   ; 1        ; 0            ; 5            ; 0           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[12]   ; AA3   ; 1        ; 0            ; 5            ; 1           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[13]   ; AC2   ; 1        ; 0            ; 5            ; 2           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[14]   ; AC1   ; 1        ; 0            ; 5            ; 3           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[15]   ; AA5   ; 1        ; 0            ; 4            ; 0           ; 0                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[1]    ; AA2   ; 1        ; 0            ; 8            ; 2           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[2]    ; AA1   ; 1        ; 0            ; 8            ; 3           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[3]    ; Y3    ; 1        ; 0            ; 7            ; 0           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[4]    ; Y4    ; 1        ; 0            ; 7            ; 1           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[5]    ; R8    ; 1        ; 0            ; 7            ; 2           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[6]    ; T8    ; 1        ; 0            ; 7            ; 3           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[7]    ; V7    ; 1        ; 0            ; 6            ; 0           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[8]    ; W6    ; 1        ; 0            ; 6            ; 1           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; DRAM_DQ[9]    ; AB2   ; 1        ; 0            ; 6            ; 2           ; 1                     ; 2                  ; no     ; yes            ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                            ; -                   ;
; ENET_DATA[0]  ; D17   ; 4        ; 46           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[10] ; C19   ; 4        ; 53           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[11] ; D19   ; 4        ; 53           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[12] ; B19   ; 4        ; 53           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[13] ; A19   ; 4        ; 53           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[14] ; E18   ; 4        ; 50           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[15] ; D18   ; 4        ; 50           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[1]  ; C17   ; 4        ; 46           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[2]  ; B18   ; 4        ; 46           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[3]  ; A18   ; 4        ; 46           ; 36           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[4]  ; B17   ; 4        ; 42           ; 36           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[5]  ; A17   ; 4        ; 42           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[6]  ; B16   ; 4        ; 37           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[7]  ; B15   ; 4        ; 37           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[8]  ; B20   ; 4        ; 55           ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; ENET_DATA[9]  ; A20   ; 4        ; 55           ; 36           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[0]      ; AD19  ; 7        ; 53           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[1]      ; AC19  ; 7        ; 53           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[2]      ; AF20  ; 7        ; 53           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[3]      ; AE20  ; 7        ; 53           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[4]      ; AB20  ; 7        ; 55           ; 0            ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[5]      ; AC20  ; 7        ; 55           ; 0            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[6]      ; AF21  ; 7        ; 55           ; 0            ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; FL_DQ[7]      ; AE21  ; 7        ; 55           ; 0            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[0]     ; D25   ; 5        ; 65           ; 31           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[10]    ; N18   ; 5        ; 65           ; 29           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[11]    ; P18   ; 5        ; 65           ; 29           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[12]    ; G23   ; 5        ; 65           ; 28           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[13]    ; G24   ; 5        ; 65           ; 28           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[14]    ; K22   ; 5        ; 65           ; 28           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[15]    ; G25   ; 5        ; 65           ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[16]    ; H23   ; 5        ; 65           ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[17]    ; H24   ; 5        ; 65           ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[18]    ; J23   ; 5        ; 65           ; 26           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[19]    ; J24   ; 5        ; 65           ; 26           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[1]     ; J22   ; 5        ; 65           ; 31           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[20]    ; H25   ; 5        ; 65           ; 26           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[21]    ; H26   ; 5        ; 65           ; 26           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[22]    ; H19   ; 5        ; 65           ; 26           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[23]    ; K18   ; 5        ; 65           ; 25           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[24]    ; K19   ; 5        ; 65           ; 25           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[25]    ; K21   ; 5        ; 65           ; 25           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[26]    ; K23   ; 5        ; 65           ; 25           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[27]    ; K24   ; 5        ; 65           ; 25           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[28]    ; L21   ; 5        ; 65           ; 24           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[29]    ; L20   ; 5        ; 65           ; 24           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[2]     ; E26   ; 5        ; 65           ; 31           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[30]    ; J25   ; 5        ; 65           ; 24           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[31]    ; J26   ; 5        ; 65           ; 24           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[32]    ; L23   ; 5        ; 65           ; 23           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[33]    ; L24   ; 5        ; 65           ; 23           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[34]    ; L25   ; 5        ; 65           ; 23           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[35]    ; L19   ; 5        ; 65           ; 23           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[3]     ; E25   ; 5        ; 65           ; 31           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[4]     ; F24   ; 5        ; 65           ; 30           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[5]     ; F23   ; 5        ; 65           ; 30           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[6]     ; J21   ; 5        ; 65           ; 30           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[7]     ; J20   ; 5        ; 65           ; 30           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[8]     ; F25   ; 5        ; 65           ; 29           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_0[9]     ; F26   ; 5        ; 65           ; 29           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[0]     ; K25   ; 5        ; 65           ; 22           ; 0           ; 254                   ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[10]    ; N24   ; 5        ; 65           ; 20           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[11]    ; P24   ; 6        ; 65           ; 18           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[12]    ; R25   ; 6        ; 65           ; 17           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[13]    ; R24   ; 6        ; 65           ; 17           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[14]    ; R20   ; 6        ; 65           ; 16           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[15]    ; T22   ; 6        ; 65           ; 16           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[16]    ; T23   ; 6        ; 65           ; 16           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[17]    ; T24   ; 6        ; 65           ; 15           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[18]    ; T25   ; 6        ; 65           ; 15           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[19]    ; T18   ; 6        ; 65           ; 14           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[1]     ; K26   ; 5        ; 65           ; 22           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[20]    ; T21   ; 6        ; 65           ; 14           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[21]    ; T20   ; 6        ; 65           ; 14           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[22]    ; U26   ; 6        ; 65           ; 13           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[23]    ; U25   ; 6        ; 65           ; 13           ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; I2C_CCD_Config:u8|I2C_Controller:u0|SDO                                                                                                                                    ; -                   ;
; GPIO_1[24]    ; U23   ; 6        ; 65           ; 13           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[25]    ; U24   ; 6        ; 65           ; 13           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[26]    ; R19   ; 6        ; 65           ; 12           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[27]    ; T19   ; 6        ; 65           ; 12           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[28]    ; U20   ; 6        ; 65           ; 12           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[29]    ; U21   ; 6        ; 65           ; 11           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[2]     ; M22   ; 5        ; 65           ; 22           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[30]    ; V26   ; 6        ; 65           ; 11           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[31]    ; V25   ; 6        ; 65           ; 11           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[32]    ; V24   ; 6        ; 65           ; 10           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[33]    ; V23   ; 6        ; 65           ; 10           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[34]    ; W25   ; 6        ; 65           ; 10           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[35]    ; W23   ; 6        ; 65           ; 9            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[3]     ; M23   ; 5        ; 65           ; 22           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[4]     ; M19   ; 5        ; 65           ; 21           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[5]     ; M20   ; 5        ; 65           ; 21           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[6]     ; N20   ; 5        ; 65           ; 21           ; 2           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[7]     ; M21   ; 5        ; 65           ; 21           ; 3           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[8]     ; M24   ; 5        ; 65           ; 20           ; 0           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; GPIO_1[9]     ; M25   ; 5        ; 65           ; 20           ; 1           ; 1                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; I2C_SDAT      ; B6    ; 3        ; 3            ; 36           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[0]   ; J1    ; 2        ; 0            ; 26           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[1]   ; J2    ; 2        ; 0            ; 26           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[2]   ; H1    ; 2        ; 0            ; 27           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[3]   ; H2    ; 2        ; 0            ; 27           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[4]   ; J4    ; 2        ; 0            ; 27           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[5]   ; J3    ; 2        ; 0            ; 27           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[6]   ; H4    ; 2        ; 0            ; 27           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; LCD_DATA[7]   ; H3    ; 2        ; 0            ; 28           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[0]   ; F4    ; 2        ; 0            ; 32           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[10]  ; K6    ; 2        ; 0            ; 30           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[11]  ; K5    ; 2        ; 0            ; 30           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[12]  ; G4    ; 2        ; 0            ; 30           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[13]  ; G3    ; 2        ; 0            ; 29           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[14]  ; J6    ; 2        ; 0            ; 29           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[15]  ; K8    ; 2        ; 0            ; 29           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[1]   ; D2    ; 2        ; 0            ; 32           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[2]   ; D1    ; 2        ; 0            ; 32           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[3]   ; F7    ; 2        ; 0            ; 32           ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[4]   ; J5    ; 2        ; 0            ; 31           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[5]   ; J8    ; 2        ; 0            ; 31           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[6]   ; J7    ; 2        ; 0            ; 31           ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[7]   ; H6    ; 2        ; 0            ; 31           ; 3           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[8]   ; E2    ; 2        ; 0            ; 30           ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; OTG_DATA[9]   ; E1    ; 2        ; 0            ; 30           ; 1           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; SD_CMD        ; Y21   ; 6        ; 65           ; 3            ; 2           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; SD_DAT        ; AD24  ; 6        ; 65           ; 2            ; 0           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; SD_DAT3       ; AC23  ; 6        ; 65           ; 2            ; 4           ; 0                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; yes        ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; -                                                                                                                                                                          ; -                   ;
; SRAM_DQ[0]    ; AD8   ; 8        ; 9            ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[10]   ; AE8   ; 8        ; 18           ; 0            ; 3           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[11]   ; AF8   ; 8        ; 18           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[12]   ; W11   ; 8        ; 18           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[13]   ; W12   ; 8        ; 18           ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[14]   ; AC9   ; 8        ; 20           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[15]   ; AC10  ; 8        ; 20           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[1]    ; AE6   ; 8        ; 11           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[2]    ; AF6   ; 8        ; 11           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[3]    ; AA9   ; 8        ; 11           ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[4]    ; AA10  ; 8        ; 14           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[5]    ; AB10  ; 8        ; 14           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[6]    ; AA11  ; 8        ; 14           ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[7]    ; Y11   ; 8        ; 16           ; 0            ; 2           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[8]    ; AE7   ; 8        ; 16           ; 0            ; 1           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
; SRAM_DQ[9]    ; AF7   ; 8        ; 16           ; 0            ; 0           ; 4                     ; 0                  ; no     ; no             ; no              ; no                     ; no            ; no              ; no         ; no       ; Off          ; 3.3-V LVTTL  ; 24mA             ; Off         ; User                 ; 0 pF ; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0 ; -                   ;
+---------------+-------+----------+--------------+--------------+-------------+-----------------------+--------------------+--------+----------------+-----------------+------------------------+---------------+-----------------+------------+----------+--------------+--------------+------------------+-------------+----------------------+------+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------------------+


+-------------------------------------------------------------+
; I/O Bank Usage                                              ;
+----------+-------------------+---------------+--------------+
; I/O Bank ; Usage             ; VCCIO Voltage ; VREF Voltage ;
+----------+-------------------+---------------+--------------+
; 1        ; 62 / 64 ( 97 % )  ; 3.3V          ; --           ;
; 2        ; 58 / 59 ( 98 % )  ; 3.3V          ; --           ;
; 3        ; 56 / 56 ( 100 % ) ; 3.3V          ; --           ;
; 4        ; 28 / 58 ( 48 % )  ; 3.3V          ; --           ;
; 5        ; 56 / 65 ( 86 % )  ; 3.3V          ; --           ;
; 6        ; 56 / 59 ( 95 % )  ; 3.3V          ; --           ;
; 7        ; 58 / 58 ( 100 % ) ; 3.3V          ; --           ;
; 8        ; 53 / 56 ( 95 % )  ; 3.3V          ; --           ;
+----------+-------------------+---------------+--------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; All Package Pins                                                                                                                                                       ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; Location ; Pad Number ; I/O Bank ; Pin Name/Usage                           ; Dir.   ; I/O Standard ; Voltage ; I/O Type   ; User Assignment ; Bus Hold ; Weak Pull Up ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
; A2       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A3       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A4       ; 484        ; 3        ; AUD_DACDAT                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A5       ; 482        ; 3        ; AUD_XCK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A6       ; 479        ; 3        ; I2C_SCLK                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A7       ; 465        ; 3        ; VGA_HS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A8       ; 457        ; 3        ; VGA_R[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A9       ; 451        ; 3        ; VGA_G[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A10      ; 447        ; 3        ; VGA_G[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A11      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A13      ; 430        ; 4        ; SW[9]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A14      ; 427        ; 4        ; TCS                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; A16      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A17      ; 412        ; 4        ; ENET_DATA[5]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A18      ; 406        ; 4        ; ENET_DATA[3]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A19      ; 394        ; 4        ; ENET_DATA[13]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A20      ; 390        ; 4        ; ENET_DATA[9]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A21      ; 382        ; 4        ; ENET_CMD                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A22      ; 379        ; 4        ; ENET_RD_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A23      ; 378        ; 4        ; ENET_CS_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; A24      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; A25      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA1      ; 107        ; 1        ; DRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA2      ; 106        ; 1        ; DRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA3      ; 117        ; 1        ; DRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA4      ; 116        ; 1        ; DRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA5      ; 120        ; 1        ; DRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA6      ; 130        ; 1        ; DRAM_CKE                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA7      ; 129        ; 1        ; DRAM_CLK                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA8      ;            ;          ; VCCA_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA9      ; 152        ; 8        ; SRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA10     ; 153        ; 8        ; SRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA11     ; 155        ; 8        ; SRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA12     ; 179        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; AA13     ; 192        ; 7        ; LEDR[10]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA14     ; 194        ; 7        ; LEDR[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA15     ; 197        ; 7        ; FL_ADDR[19]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA16     ; 209        ; 7        ; FL_ADDR[7]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA17     ; 219        ; 7        ; FL_WE_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA18     ; 220        ; 7        ; FL_RST_N                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA19     ;            ;          ; VCCA_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; AA20     ; 230        ; 7        ; LEDG[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AA21     ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AA22     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AA23     ; 256        ; 6        ; HEX1[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA24     ; 255        ; 6        ; HEX1[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA25     ; 266        ; 6        ; HEX3[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AA26     ; 267        ; 6        ; HEX3[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB1      ; 115        ; 1        ; DRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB2      ; 114        ; 1        ; DRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB3      ; 126        ; 1        ; DRAM_CAS_N                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB4      ; 127        ; 1        ; DRAM_RAS_N                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB5      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB6      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB7      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB8      ; 147        ; 8        ; SRAM_ADDR[16]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB9      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB10     ; 154        ; 8        ; SRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB11     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB12     ; 171        ; 8        ; HEX0[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB13     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB14     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB15     ; 198        ; 7        ; FL_ADDR[18]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB16     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB17     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB18     ; 215        ; 7        ; FL_ADDR[1]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB19     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AB20     ; 225        ; 7        ; FL_DQ[4]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB21     ; 242        ; 7        ; LEDR[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AB22     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AB23     ; 258        ; 6        ; HEX2[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB24     ; 257        ; 6        ; HEX1[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB25     ; 263        ; 6        ; HEX2[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AB26     ; 262        ; 6        ; HEX2[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC1      ; 119        ; 1        ; DRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC2      ; 118        ; 1        ; DRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC3      ; 128        ; 1        ; DRAM_CS_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC4      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AC5      ; 133        ; 8        ; SRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC6      ; 134        ; 8        ; SRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC7      ; 143        ; 8        ; SRAM_ADDR[12]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC8      ; 148        ; 8        ; SRAM_ADDR[17]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC9      ; 163        ; 8        ; SRAM_DQ[14]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC10     ; 164        ; 8        ; SRAM_DQ[15]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC11     ; 168        ; 8        ; SRAM_CE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC12     ; 172        ; 8        ; HEX0[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC13     ; 185        ; 8        ; SW[6]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC14     ; 191        ; 7        ; LEDR[11]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC15     ; 199        ; 7        ; FL_ADDR[17]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC16     ; 202        ; 7        ; FL_ADDR[14]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC17     ; 207        ; 7        ; FL_ADDR[9]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC18     ; 216        ; 7        ; FL_ADDR[0]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC19     ; 222        ; 7        ; FL_DQ[1]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC20     ; 226        ; 7        ; FL_DQ[5]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC21     ; 237        ; 7        ; LEDR[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC22     ; 241        ; 7        ; LEDR[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AC23     ; 245        ; 6        ; SD_DAT3                                  ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC24     ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; AC25     ; 260        ; 6        ; HEX2[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AC26     ; 261        ; 6        ; HEX2[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD1      ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD2      ; 122        ; 1        ; DRAM_LDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD3      ; 123        ; 1        ; DRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD4      ; 135        ; 8        ; SRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD5      ; 136        ; 8        ; SRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD6      ; 139        ; 8        ; SRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD7      ; 140        ; 8        ; SRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD8      ; 149        ; 8        ; SRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD9      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD10     ; 167        ; 8        ; SRAM_OE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD11     ; 173        ; 8        ; HEX0[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD12     ; 181        ; 8        ; LEDR[17]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD13     ; 186        ; 8        ; SW[5]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD14     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD15     ; 190        ; 7        ; LEDR[12]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD16     ; 201        ; 7        ; FL_ADDR[15]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD17     ; 208        ; 7        ; FL_ADDR[8]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD18     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AD19     ; 221        ; 7        ; FL_DQ[0]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD20     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AD21     ; 238        ; 7        ; LEDR[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD22     ; 240        ; 7        ; LEDR[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD23     ; 239        ; 7        ; LEDR[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AD24     ; 249        ; 6        ; SD_DAT                                   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD25     ; 248        ; 6        ; SD_CLK                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AD26     ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AE1      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AE2      ; 124        ; 1        ; DRAM_BA_0                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE3      ; 125        ; 1        ; DRAM_BA_1                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE4      ; 131        ; 8        ; SRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE5      ; 137        ; 8        ; SRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE6      ; 150        ; 8        ; SRAM_DQ[1]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE7      ; 157        ; 8        ; SRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE8      ; 159        ; 8        ; SRAM_DQ[10]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE9      ; 165        ; 8        ; SRAM_LB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE10     ; 169        ; 8        ; SRAM_WE_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE11     ; 174        ; 8        ; HEX0[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE12     ; 182        ; 8        ; LEDR[16]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE13     ; 183        ; 8        ; LEDR[15]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE14     ; 188        ; 7        ; SW[3]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE15     ; 189        ; 7        ; LEDR[13]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE16     ; 200        ; 7        ; FL_ADDR[16]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE17     ; 206        ; 7        ; FL_ADDR[10]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE18     ; 212        ; 7        ; FL_ADDR[4]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE19     ; 214        ; 7        ; FL_ADDR[2]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE20     ; 224        ; 7        ; FL_DQ[3]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE21     ; 228        ; 7        ; FL_DQ[7]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE22     ; 236        ; 7        ; LEDG[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE23     ; 244        ; 7        ; LEDR[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AE24     ; 247        ; 6        ; IRDA_TXD                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE25     ; 246        ; 6        ; IRDA_RXD                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; AE26     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF2      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF3      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF4      ; 132        ; 8        ; SRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF5      ; 138        ; 8        ; SRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF6      ; 151        ; 8        ; SRAM_DQ[2]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF7      ; 158        ; 8        ; SRAM_DQ[9]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF8      ; 160        ; 8        ; SRAM_DQ[11]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF9      ; 166        ; 8        ; SRAM_UB_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF10     ; 170        ; 8        ; HEX0[0]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF11     ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF12     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF13     ; 184        ; 8        ; LEDR[14]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF14     ; 187        ; 7        ; SW[4]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF15     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; AF16     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF17     ; 205        ; 7        ; FL_ADDR[11]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF18     ; 211        ; 7        ; FL_ADDR[5]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF19     ; 213        ; 7        ; FL_ADDR[3]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF20     ; 223        ; 7        ; FL_DQ[2]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF21     ; 227        ; 7        ; FL_DQ[6]                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF22     ; 235        ; 7        ; LEDG[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF23     ; 243        ; 7        ; LEDR[1]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; AF24     ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; AF25     ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; B2       ; 2          ; 2        ; OTG_DACK1_N                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B3       ; 3          ; 2        ; OTG_INT0                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B4       ; 483        ; 3        ; AUD_BCLK                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B5       ; 481        ; 3        ; AUD_ADCDAT                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B6       ; 480        ; 3        ; I2C_SDAT                                 ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B7       ; 466        ; 3        ; VGA_SYNC                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B8       ; 458        ; 3        ; VGA_CLK                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B9       ; 452        ; 3        ; VGA_G[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B10      ; 448        ; 3        ; VGA_G[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B11      ; 435        ; 3        ; VGA_B[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B12      ; 433        ; 3        ; VGA_B[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B13      ; 429        ; 4        ; SW[8]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B14      ; 428        ; 4        ; TDI                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B15      ; 420        ; 4        ; ENET_DATA[7]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B16      ; 419        ; 4        ; ENET_DATA[6]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B17      ; 411        ; 4        ; ENET_DATA[4]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B18      ; 405        ; 4        ; ENET_DATA[2]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B19      ; 393        ; 4        ; ENET_DATA[12]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B20      ; 389        ; 4        ; ENET_DATA[8]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B21      ; 381        ; 4        ; ENET_INT                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B22      ; 380        ; 4        ; ENET_WR_N                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B23      ; 377        ; 4        ; ENET_RST_N                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; B24      ; 363        ; 5        ; ENET_CLK                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B25      ; 362        ; 5        ; UART_TXD                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; B26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C2       ; 6          ; 2        ; OTG_DACK0_N                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C3       ; 7          ; 2        ; OTG_INT1                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C4       ; 478        ; 3        ; TD_RESET                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C5       ; 486        ; 3        ; AUD_ADCLRCK                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C6       ; 485        ; 3        ; AUD_DACLRCK                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C7       ; 468        ; 3        ; TD_DATA[7]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C8       ; 463        ; 3        ; VGA_R[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C9       ; 459        ; 3        ; VGA_R[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C10      ; 450        ; 3        ; VGA_G[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C11      ; 436        ; 3        ; VGA_B[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C12      ; 434        ; 3        ; VGA_B[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C13      ; 431        ; 3        ; SW[7]                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C15      ; 421        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C16      ; 418        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C17      ; 404        ; 4        ; ENET_DATA[1]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C18      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; C19      ; 391        ; 4        ; ENET_DATA[10]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; C20      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; C21      ; 375        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C22      ; 374        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C23      ; 373        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; C24      ; 360        ; 5        ; PS2_DAT                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C25      ; 361        ; 5        ; UART_RXD                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; C26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D1       ; 13         ; 2        ; OTG_DATA[2]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D2       ; 12         ; 2        ; OTG_DATA[1]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D3       ; 1          ; 2        ; ~nCSO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; D4       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D5       ; 477        ; 3        ; TD_HS                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D6       ; 467        ; 3        ; VGA_BLANK                                ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D7       ; 469        ; 3        ; TD_DATA[6]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D8       ; 464        ; 3        ; VGA_VS                                   ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D9       ; 460        ; 3        ; VGA_R[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D10      ; 449        ; 3        ; VGA_G[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D11      ; 445        ; 3        ; VGA_G[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D12      ; 443        ; 3        ; VGA_G[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D13      ; 432        ; 3        ; CLOCK_27                                 ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D14      ; 426        ; 4        ; TCK                                      ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D15      ; 417        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D16      ; 415        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D17      ; 403        ; 4        ; ENET_DATA[0]                             ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D18      ; 396        ; 4        ; ENET_DATA[15]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D19      ; 392        ; 4        ; ENET_DATA[11]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; D20      ; 387        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D21      ; 376        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; D22      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; D23      ; 369        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; D24      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; D25      ; 358        ; 5        ; GPIO_0[0]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; D26      ; 359        ; 5        ; PS2_CLK                                  ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E1       ; 20         ; 2        ; OTG_DATA[9]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E2       ; 19         ; 2        ; OTG_DATA[8]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E3       ; 0          ; 2        ; ~ASDO~ / RESERVED_INPUT_WITH_WEAK_PULLUP ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; N               ; no       ; On           ;
; E4       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E5       ; 4          ; 2        ; OTG_DREQ1                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E6       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E7       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E8       ; 474        ; 3        ; TD_DATA[1]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E10      ; 453        ; 3        ; VGA_R[9]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E12      ; 444        ; 3        ; VGA_G[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E13      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E14      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E15      ; 416        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E17      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; E18      ; 395        ; 4        ; ENET_DATA[14]                            ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; E19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E20      ; 388        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; E21      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; E22      ; 370        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E23      ; 365        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E24      ; 364        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; E25      ; 355        ; 5        ; GPIO_0[3]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; E26      ; 356        ; 5        ; GPIO_0[2]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F1       ; 29         ; 2        ; OTG_CS_N                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F2       ; 28         ; 2        ; OTG_ADDR[1]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F3       ; 10         ; 2        ; OTG_FSPEED                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F4       ; 11         ; 2        ; OTG_DATA[0]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F6       ; 5          ; 2        ; OTG_DREQ0                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F7       ; 14         ; 2        ; OTG_DATA[3]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F8       ;            ;          ; GNDA_PLL3                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F9       ; 470        ; 3        ; TD_DATA[5]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F10      ; 462        ; 3        ; VGA_R[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F11      ; 454        ; 3        ; VGA_R[8]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F12      ; 440        ; 3        ; VGA_B[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F13      ; 423        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F14      ; 425        ; 4        ; TDO                                      ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; F15      ; 409        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F16      ; 408        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F17      ; 401        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F18      ; 398        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; F19      ;            ;          ; GNDA_PLL2                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; F20      ; 372        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F21      ; 371        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; F22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; F23      ; 353        ; 5        ; GPIO_0[5]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F24      ; 354        ; 5        ; GPIO_0[4]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F25      ; 350        ; 5        ; GPIO_0[8]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; F26      ; 349        ; 5        ; GPIO_0[9]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G1       ; 30         ; 2        ; OTG_WR_N                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G2       ; 31         ; 2        ; OTG_RD_N                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G3       ; 24         ; 2        ; OTG_DATA[13]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G4       ; 23         ; 2        ; OTG_DATA[12]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G5       ; 8          ; 2        ; OTG_RST_N                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G6       ; 9          ; 2        ; OTG_LSPEED                               ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G7       ;            ;          ; GND_PLL3                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G8       ;            ;          ; VCCA_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G9       ; 471        ; 3        ; TD_DATA[4]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G10      ; 461        ; 3        ; VGA_R[2]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G11      ; 446        ; 3        ; VGA_G[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G12      ; 439        ; 3        ; VGA_B[3]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; G13      ; 422        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G14      ; 424        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G15      ; 410        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G16      ; 407        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G17      ; 402        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G18      ; 397        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; G19      ;            ;          ; VCCA_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; G20      ;            ;          ; GND_PLL2                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; G21      ; 368        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G22      ; 367        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; G23      ; 346        ; 5        ; GPIO_0[12]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G24      ; 345        ; 5        ; GPIO_0[13]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G25      ; 343        ; 5        ; GPIO_0[15]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; G26      ; 342        ; 5        ; KEY[0]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H1       ; 37         ; 2        ; LCD_DATA[2]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H2       ; 36         ; 2        ; LCD_DATA[3]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H3       ; 32         ; 2        ; LCD_DATA[7]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H4       ; 33         ; 2        ; LCD_DATA[6]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H6       ; 18         ; 2        ; OTG_DATA[7]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H7       ;            ;          ; VCCD_PLL3                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H8       ; 473        ; 3        ; TD_DATA[2]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H9       ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H10      ; 472        ; 3        ; TD_DATA[3]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H11      ; 456        ; 3        ; VGA_R[6]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H12      ; 455        ; 3        ; VGA_R[7]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; H13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H15      ; 414        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H16      ; 413        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H17      ; 400        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; H18      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; H19      ; 335        ; 5        ; GPIO_0[22]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H20      ;            ;          ; VCCD_PLL2                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; H21      ; 366        ; 5        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; H22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; H23      ; 341        ; 5        ; GPIO_0[16]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H24      ; 340        ; 5        ; GPIO_0[17]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H25      ; 337        ; 5        ; GPIO_0[20]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; H26      ; 336        ; 5        ; GPIO_0[21]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J1       ; 39         ; 2        ; LCD_DATA[0]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J2       ; 38         ; 2        ; LCD_DATA[1]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J3       ; 34         ; 2        ; LCD_DATA[5]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J4       ; 35         ; 2        ; LCD_DATA[4]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J5       ; 15         ; 2        ; OTG_DATA[4]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J6       ; 25         ; 2        ; OTG_DATA[14]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J7       ; 17         ; 2        ; OTG_DATA[6]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J8       ; 16         ; 2        ; OTG_DATA[5]                              ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J9       ; 475        ; 3        ; TD_DATA[0]                               ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J10      ; 438        ; 3        ; VGA_B[4]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J11      ; 437        ; 3        ; VGA_B[5]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J12      ;            ; 3        ; VCCIO3                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J13      ; 442        ; 3        ; VGA_B[0]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J14      ; 441        ; 3        ; VGA_B[1]                                 ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; J15      ;            ; 4        ; VCCIO4                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J16      ; 385        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J17      ; 399        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J18      ; 383        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; J19      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; J20      ; 351        ; 5        ; GPIO_0[7]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J21      ; 352        ; 5        ; GPIO_0[6]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J22      ; 357        ; 5        ; GPIO_0[1]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J23      ; 339        ; 5        ; GPIO_0[18]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J24      ; 338        ; 5        ; GPIO_0[19]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J25      ; 327        ; 5        ; GPIO_0[30]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; J26      ; 326        ; 5        ; GPIO_0[31]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K1       ; 42         ; 2        ; LCD_RS                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K2       ; 43         ; 2        ; LCD_BLON                                 ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K3       ; 41         ; 2        ; LCD_EN                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K4       ; 40         ; 2        ; LCD_RW                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K5       ; 22         ; 2        ; OTG_DATA[11]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K6       ; 21         ; 2        ; OTG_DATA[10]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K7       ; 27         ; 2        ; OTG_ADDR[0]                              ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K8       ; 26         ; 2        ; OTG_DATA[15]                             ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K9       ; 476        ; 3        ; TD_VS                                    ; input  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; K10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K12      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; K16      ; 386        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K17      ; 384        ; 4        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; K18      ; 334        ; 5        ; GPIO_0[23]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K19      ; 333        ; 5        ; GPIO_0[24]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K20      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; K21      ; 332        ; 5        ; GPIO_0[25]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K22      ; 344        ; 5        ; GPIO_0[14]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K23      ; 331        ; 5        ; GPIO_0[26]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K24      ; 330        ; 5        ; GPIO_0[27]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K25      ; 321        ; 5        ; GPIO_1[0]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; K26      ; 320        ; 5        ; GPIO_1[1]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L1       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; L2       ; 50         ; 2        ; HEX7[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L3       ; 51         ; 2        ; HEX7[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L4       ; 44         ; 2        ; LCD_ON                                   ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L6       ; 48         ; 2        ; HEX7[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L7       ; 47         ; 2        ; HEX7[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L8       ; 59         ; 2        ; altera_reserved_tms                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; L9       ; 49         ; 2        ; HEX7[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L10      ; 52         ; 2        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; L11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L18      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; L19      ; 322        ; 5        ; GPIO_0[35]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L20      ; 328        ; 5        ; GPIO_0[29]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L21      ; 329        ; 5        ; GPIO_0[28]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; L23      ; 325        ; 5        ; GPIO_0[32]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L24      ; 324        ; 5        ; GPIO_0[33]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L25      ; 323        ; 5        ; GPIO_0[34]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; L26      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M2       ; 56         ; 2        ; HEX6[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M3       ; 55         ; 2        ; HEX6[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M4       ; 53         ; 2        ; HEX6[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M5       ; 54         ; 2        ; HEX6[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M6       ; 58         ; 2        ; altera_reserved_tck                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M7       ; 60         ; 2        ; altera_reserved_tdo                      ; output ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M8       ; 57         ; 2        ; altera_reserved_tdi                      ; input  ; 3.3-V LVTTL  ;         ; --         ; N               ; no       ; Off          ;
; M9       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; M16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; M18      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; M19      ; 317        ; 5        ; GPIO_1[4]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M20      ; 316        ; 5        ; GPIO_1[5]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M21      ; 314        ; 5        ; GPIO_1[7]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M22      ; 319        ; 5        ; GPIO_1[2]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M23      ; 318        ; 5        ; GPIO_1[3]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M24      ; 313        ; 5        ; GPIO_1[8]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M25      ; 312        ; 5        ; GPIO_1[9]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; M26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N1       ; 65         ; 2        ; SW[10]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N2       ; 64         ; 2        ; CLOCK_50                                 ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N3       ; 62         ; 2        ; ^DATA0                                   ; input  ;              ;         ; --         ;                 ; --       ; --           ;
; N4       ; 63         ; 2        ; ^nCE                                     ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N5       ;            ; 2        ; VCCIO2                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N6       ; 61         ; 2        ; ^DCLK                                    ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N7       ; 66         ; 2        ; ^nCONFIG                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N9       ; 45         ; 2        ; HEX7[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N17      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; N18      ; 348        ; 5        ; GPIO_0[10]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; N20      ; 315        ; 5        ; GPIO_1[6]                                ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N21      ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; N22      ;            ; 5        ; VCCIO5                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; N23      ; 311        ; 5        ; KEY[1]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N24      ; 310        ; 5        ; GPIO_1[10]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N25      ; 309        ; 5        ; SW[0]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; N26      ; 308        ; 5        ; SW[1]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P1       ; 68         ; 1        ; SW[11]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P2       ; 67         ; 1        ; SW[12]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P3       ; 69         ; 1        ; HEX6[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P4       ; 70         ; 1        ; HEX6[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P5       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P6       ; 78         ; 1        ; HEX5[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P7       ; 77         ; 1        ; HEX5[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P9       ; 46         ; 2        ; HEX7[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; P11      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P16      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P17      ; 293        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; P18      ; 347        ; 5        ; GPIO_0[11]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; P20      ; 301        ; 6        ; ^MSEL0                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P21      ; 300        ; 6        ; ^MSEL1                                   ;        ;              ;         ; --         ;                 ; --       ; --           ;
; P22      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; P23      ; 305        ; 6        ; KEY[2]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P24      ; 304        ; 6        ; GPIO_1[11]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P25      ; 307        ; 6        ; SW[2]                                    ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; P26      ; 306        ; 6        ; EXT_CLOCK                                ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R1       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R2       ; 71         ; 1        ; HEX6[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R3       ; 72         ; 1        ; HEX5[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R4       ; 73         ; 1        ; HEX5[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R5       ; 74         ; 1        ; HEX5[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R6       ; 81         ; 1        ; HEX4[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R7       ; 82         ; 1        ; HEX4[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R8       ; 110        ; 1        ; DRAM_DQ[5]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R9       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R10      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; R17      ; 294        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; R18      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; R19      ; 282        ; 6        ; GPIO_1[26]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R20      ; 297        ; 6        ; GPIO_1[14]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R21      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; R22      ; 298        ; 6        ; ^nSTATUS                                 ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R23      ; 299        ; 6        ; ^CONF_DONE                               ;        ;              ;         ; --         ;                 ; --       ; --           ;
; R24      ; 302        ; 6        ; GPIO_1[13]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R25      ; 303        ; 6        ; GPIO_1[12]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; R26      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T1       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; T2       ; 79         ; 1        ; HEX5[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T3       ; 80         ; 1        ; HEX4[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T4       ; 83         ; 1        ; HEX4[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T6       ; 93         ; 1        ; DRAM_ADDR[0]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T7       ; 92         ; 1        ; SW[13]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T8       ; 111        ; 1        ; DRAM_DQ[6]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T9       ; 76         ; 1        ; HEX5[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T10      ; 75         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T12      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T15      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; T16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; T17      ; 289        ; 6        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; T18      ; 290        ; 6        ; GPIO_1[19]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T19      ; 281        ; 6        ; GPIO_1[27]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T20      ; 287        ; 6        ; GPIO_1[21]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T21      ; 288        ; 6        ; GPIO_1[20]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T22      ; 296        ; 6        ; GPIO_1[15]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T23      ; 295        ; 6        ; GPIO_1[16]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T24      ; 292        ; 6        ; GPIO_1[17]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T25      ; 291        ; 6        ; GPIO_1[18]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; T26      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; U1       ; 85         ; 1        ; HEX4[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U2       ; 84         ; 1        ; HEX4[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U3       ; 88         ; 1        ; SW[14]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U4       ; 89         ; 1        ; SW[15]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U5       ; 100        ; 1        ; DRAM_ADDR[7]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U6       ; 98         ; 1        ; DRAM_ADDR[5]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U7       ; 99         ; 1        ; DRAM_ADDR[6]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U8       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U9       ; 86         ; 1        ; HEX4[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U10      ; 87         ; 1        ; GND*                                     ;        ;              ;         ; Row I/O    ;                 ; no       ; Off          ;
; U11      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U12      ; 178        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; U13      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U14      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U15      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; U17      ; 231        ; 7        ; LEDG[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U18      ; 232        ; 7        ; LEDG[4]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; U19      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; U20      ; 280        ; 6        ; GPIO_1[28]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U21      ; 279        ; 6        ; GPIO_1[29]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U22      ; 270        ; 6        ; HEX3[5]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U23      ; 284        ; 6        ; GPIO_1[24]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U24      ; 283        ; 6        ; GPIO_1[25]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U25      ; 285        ; 6        ; GPIO_1[23]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; U26      ; 286        ; 6        ; GPIO_1[22]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V1       ; 90         ; 1        ; SW[16]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V2       ; 91         ; 1        ; SW[17]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V3       ; 95         ; 1        ; DRAM_ADDR[2]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V4       ; 94         ; 1        ; DRAM_ADDR[1]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V5       ; 104        ; 1        ; DRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V6       ; 105        ; 1        ; DRAM_DQ[0]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V7       ; 112        ; 1        ; DRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V8       ;            ; 1        ; VCCIO1                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V9       ; 142        ; 8        ; SRAM_ADDR[11]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V10      ; 141        ; 8        ; SRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V11      ; 177        ; 8        ; GND*                                     ;        ;              ;         ; Column I/O ;                 ; no       ; Off          ;
; V12      ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V13      ; 176        ; 8        ; HEX0[6]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V14      ; 175        ; 8        ; HEX0[5]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V15      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V16      ;            ;          ; VCCINT                                   ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; V17      ; 218        ; 7        ; FL_CE_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V18      ; 233        ; 7        ; LEDG[3]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; V19      ;            ; 6        ; VCCIO6                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; V20      ; 251        ; 6        ; HEX1[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V21      ; 252        ; 6        ; HEX1[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V22      ; 259        ; 6        ; HEX2[1]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V23      ; 275        ; 6        ; GPIO_1[33]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V24      ; 276        ; 6        ; GPIO_1[32]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V25      ; 277        ; 6        ; GPIO_1[31]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; V26      ; 278        ; 6        ; GPIO_1[30]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W1       ; 97         ; 1        ; DRAM_ADDR[4]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W2       ; 96         ; 1        ; DRAM_ADDR[3]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W3       ; 102        ; 1        ; DRAM_ADDR[9]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W4       ; 101        ; 1        ; DRAM_ADDR[8]                             ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W5       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W6       ; 113        ; 1        ; DRAM_DQ[8]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W7       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W8       ; 144        ; 8        ; SRAM_ADDR[13]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W9       ;            ; 8        ; VCCIO8                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W10      ; 145        ; 8        ; SRAM_ADDR[14]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W11      ; 161        ; 8        ; SRAM_DQ[12]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W12      ; 162        ; 8        ; SRAM_DQ[13]                              ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W13      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W14      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W15      ; 203        ; 7        ; FL_ADDR[13]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W16      ; 204        ; 7        ; FL_ADDR[12]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W17      ; 217        ; 7        ; FL_OE_N                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W18      ;            ; 7        ; VCCIO7                                   ; power  ;              ; 3.3V    ; --         ;                 ; --       ; --           ;
; W19      ; 234        ; 7        ; LEDG[2]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; W20      ;            ;          ; GND_PLL4                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W21      ; 253        ; 6        ; HEX1[2]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W22      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; W23      ; 272        ; 6        ; GPIO_1[35]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W24      ; 271        ; 6        ; HEX3[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W25      ; 273        ; 6        ; GPIO_1[34]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; W26      ; 274        ; 6        ; KEY[3]                                   ; input  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y1       ; 103        ; 1        ; DRAM_ADDR[10]                            ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y2       ;            ;          ; NC                                       ;        ;              ;         ; --         ;                 ; --       ; --           ;
; Y3       ; 108        ; 1        ; DRAM_DQ[3]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y4       ; 109        ; 1        ; DRAM_DQ[4]                               ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y5       ; 121        ; 1        ; DRAM_UDQM                                ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y6       ;            ;          ; GND_PLL1                                 ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y7       ;            ;          ; VCCD_PLL1                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y8       ;            ;          ; GNDA_PLL1                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y9       ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y10      ; 146        ; 8        ; SRAM_ADDR[15]                            ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y11      ; 156        ; 8        ; SRAM_DQ[7]                               ; bidir  ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y12      ; 180        ; 8        ; LEDG[8]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y13      ; 193        ; 7        ; LEDR[9]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y14      ; 195        ; 7        ; FL_ADDR[21]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y15      ; 196        ; 7        ; FL_ADDR[20]                              ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y16      ; 210        ; 7        ; FL_ADDR[6]                               ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y17      ;            ;          ; GND                                      ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y18      ; 229        ; 7        ; LEDG[7]                                  ; output ; 3.3-V LVTTL  ;         ; Column I/O ; Y               ; no       ; Off          ;
; Y19      ;            ;          ; GNDA_PLL4                                ; gnd    ;              ;         ; --         ;                 ; --       ; --           ;
; Y20      ;            ;          ; VCCD_PLL4                                ; power  ;              ; 1.2V    ; --         ;                 ; --       ; --           ;
; Y21      ; 250        ; 6        ; SD_CMD                                   ; bidir  ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y22      ; 254        ; 6        ; HEX1[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y23      ; 265        ; 6        ; HEX3[0]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y24      ; 264        ; 6        ; HEX2[6]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y25      ; 269        ; 6        ; HEX3[4]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
; Y26      ; 268        ; 6        ; HEX3[3]                                  ; output ; 3.3-V LVTTL  ;         ; Row I/O    ; Y               ; no       ; Off          ;
+----------+------------+----------+------------------------------------------+--------+--------------+---------+------------+-----------------+----------+--------------+
Note: Pin directions (input, output or bidir) are based on device operating in user mode.


+--------------------------------------------------------------------------------+
; PLL Summary                                                                    ;
+----------------------------------+---------------------------------------------+
; Name                             ; sdram_pll2:unew|altpll:altpll_component|pll ;
+----------------------------------+---------------------------------------------+
; SDC pin name                     ; unew|altpll_component|pll                   ;
; PLL mode                         ; Normal                                      ;
; Compensate clock                 ; clock0                                      ;
; Compensated input/output pins    ; --                                          ;
; Self reset on gated loss of lock ; Off                                         ;
; Gate lock counter                ; --                                          ;
; Input frequency 0                ; 50.0 MHz                                    ;
; Input frequency 1                ; --                                          ;
; Nominal PFD frequency            ; 50.0 MHz                                    ;
; Nominal VCO frequency            ; 900.1 MHz                                   ;
; VCO post scale                   ; --                                          ;
; VCO multiply                     ; --                                          ;
; VCO divide                       ; --                                          ;
; Freq min lock                    ; 27.78 MHz                                   ;
; Freq max lock                    ; 55.56 MHz                                   ;
; M VCO Tap                        ; 6                                           ;
; M Initial                        ; 3                                           ;
; M value                          ; 18                                          ;
; N value                          ; 1                                           ;
; Preserve PLL counter order       ; Off                                         ;
; PLL location                     ; PLL_1                                       ;
; Inclk0 signal                    ; CLOCK_50                                    ;
; Inclk1 signal                    ; --                                          ;
; Inclk0 signal type               ; Dedicated Pin                               ;
; Inclk1 signal type               ; --                                          ;
+----------------------------------+---------------------------------------------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; PLL Usage                                                                                                                                                                                                                ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------+
; Name                                          ; Output Clock ; Mult ; Div ; Output Frequency ; Phase Shift    ; Duty Cycle ; Counter ; Counter Value ; High / Low ; Initial ; VCO Tap ; SDC Pin Name                     ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------+
; sdram_pll2:unew|altpll:altpll_component|_clk0 ; clock0       ; 9    ; 5   ; 90.0 MHz         ; -99 (-3056 ps) ; 50/50      ; C2      ; 10            ; 5/5 Even   ; 1       ; 0       ; unew|altpll_component|pll|clk[0] ;
; sdram_pll2:unew|altpll:altpll_component|_clk1 ; clock1       ; 2    ; 1   ; 100.0 MHz        ; 0 (0 ps)       ; 50/50      ; C0      ; 9             ; 5/4 Odd    ; 3       ; 6       ; unew|altpll_component|pll|clk[1] ;
; sdram_pll2:unew|altpll:altpll_component|_clk2 ; clock2       ; 9    ; 5   ; 90.0 MHz         ; 0 (0 ps)       ; 50/50      ; C1      ; 10            ; 5/5 Even   ; 3       ; 6       ; unew|altpll_component|pll|clk[2] ;
+-----------------------------------------------+--------------+------+-----+------------------+----------------+------------+---------+---------------+------------+---------+---------+----------------------------------+


+-------------------------------------------------------------------------------+
; Output Pin Default Load For Reported TCO                                      ;
+----------------------------------+-------+------------------------------------+
; I/O Standard                     ; Load  ; Termination Resistance             ;
+----------------------------------+-------+------------------------------------+
; 3.3-V LVTTL                      ; 0 pF  ; Not Available                      ;
; 3.3-V LVCMOS                     ; 0 pF  ; Not Available                      ;
; 2.5 V                            ; 0 pF  ; Not Available                      ;
; 1.8 V                            ; 0 pF  ; Not Available                      ;
; 1.5 V                            ; 0 pF  ; Not Available                      ;
; 3.3-V PCI                        ; 10 pF ; 25 Ohm (Parallel)                  ;
; 3.3-V PCI-X                      ; 10 pF ; 25 Ohm (Parallel)                  ;
; SSTL-2 Class I                   ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-2 Class II                  ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class I                  ; 0 pF  ; 50 Ohm (Parallel), 25 Ohm (Serial) ;
; SSTL-18 Class II                 ; 0 pF  ; 25 Ohm (Parallel), 25 Ohm (Serial) ;
; 1.5-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.5-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; 1.8-V HSTL Class I               ; 0 pF  ; 50 Ohm (Parallel)                  ;
; 1.8-V HSTL Class II              ; 0 pF  ; 25 Ohm (Parallel)                  ;
; Differential SSTL-2              ; 0 pF  ; (See SSTL-2)                       ;
; Differential 2.5-V SSTL Class II ; 0 pF  ; (See SSTL-2 Class II)              ;
; Differential 1.8-V SSTL Class I  ; 0 pF  ; (See 1.8-V SSTL Class I)           ;
; Differential 1.8-V SSTL Class II ; 0 pF  ; (See 1.8-V SSTL Class II)          ;
; Differential 1.5-V HSTL Class I  ; 0 pF  ; (See 1.5-V HSTL Class I)           ;
; Differential 1.5-V HSTL Class II ; 0 pF  ; (See 1.5-V HSTL Class II)          ;
; Differential 1.8-V HSTL Class I  ; 0 pF  ; (See 1.8-V HSTL Class I)           ;
; Differential 1.8-V HSTL Class II ; 0 pF  ; (See 1.8-V HSTL Class II)          ;
; LVDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; mini-LVDS                        ; 0 pF  ; 100 Ohm (Differential)             ;
; RSDS                             ; 0 pF  ; 100 Ohm (Differential)             ;
; Simple RSDS                      ; 0 pF  ; Not Available                      ;
; Differential LVPECL              ; 0 pF  ; 100 Ohm (Differential)             ;
+----------------------------------+-------+------------------------------------+
Note: User assignments will override these defaults. The user specified values are listed in the Output Pins and Bidir Pins tables.


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                                                                                                                                          ; Logic Cells ; Dedicated Logic Registers ; I/O Registers ; Memory Bits ; M4Ks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Full Hierarchy Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; Library Name ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |DE2_D5M                                                                                                                                                            ; 18089 (19)  ; 10760 (16)                ; 16 (16)       ; 363539      ; 105  ; 42           ; 2       ; 20        ; 425  ; 0            ; 7329 (3)     ; 4163 (14)         ; 6597 (3)         ; |DE2_D5M                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;    |ALTFP_EXa:exp_unit0|                                                                                                                                            ; 1486 (0)    ; 828 (0)                   ; 0 (0)         ; 0           ; 0    ; 31           ; 1       ; 15        ; 0    ; 0            ; 655 (0)      ; 459 (0)           ; 372 (0)          ; |DE2_D5M|ALTFP_EXa:exp_unit0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|                                                                                                   ; 1486 (769)  ; 828 (604)                 ; 0 (0)         ; 0           ; 0    ; 31           ; 1       ; 15        ; 0    ; 0            ; 655 (181)    ; 459 (436)         ; 372 (134)        ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |lpm_add_sub:exp_value_add_bias|                                                                                                                           ; 10 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:exp_value_add_bias                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |add_sub_fri:auto_generated|                                                                                                                            ; 10 (10)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 10 (10)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:exp_value_add_bias|add_sub_fri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_add_sub:exp_value_man_over|                                                                                                                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:exp_value_man_over                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |add_sub_nqe:auto_generated|                                                                                                                            ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:exp_value_man_over|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_add_sub:invert_exp_value|                                                                                                                             ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:invert_exp_value                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |add_sub_vti:auto_generated|                                                                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:invert_exp_value|add_sub_vti:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;          |lpm_add_sub:man_round|                                                                                                                                    ; 23 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 9 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:man_round                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;             |add_sub_3se:auto_generated|                                                                                                                            ; 23 (23)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 9 (9)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:man_round|add_sub_3se:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |lpm_add_sub:one_minus_xf|                                                                                                                                 ; 28 (0)      ; 28 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:one_minus_xf                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |add_sub_1ji:auto_generated|                                                                                                                            ; 28 (28)     ; 28 (28)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:one_minus_xf|add_sub_1ji:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_add_sub:x_fixed_minus_xiln2|                                                                                                                          ; 38 (0)      ; 30 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:x_fixed_minus_xiln2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;             |add_sub_8ji:auto_generated|                                                                                                                            ; 38 (38)     ; 30 (30)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 38 (38)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:x_fixed_minus_xiln2|add_sub_8ji:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |lpm_add_sub:xf_minus_ln2|                                                                                                                                 ; 28 (0)      ; 27 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:xf_minus_ln2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |add_sub_1ji:auto_generated|                                                                                                                            ; 28 (28)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 28 (28)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:xf_minus_ln2|add_sub_1ji:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |lpm_add_sub:xi_add_one|                                                                                                                                   ; 7 (0)       ; 7 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:xi_add_one                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |add_sub_kgi:auto_generated|                                                                                                                            ; 7 (7)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_add_sub:xi_add_one|add_sub_kgi:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_clshift:rbarrel_shift|                                                                                                                                ; 278 (0)     ; 79 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (0)      ; 14 (0)            ; 76 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |lpm_clshift_vhe:auto_generated|                                                                                                                        ; 278 (278)   ; 79 (79)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 188 (188)    ; 14 (14)           ; 76 (76)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |lpm_compare:distance_overflow_comp|                                                                                                                       ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:distance_overflow_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |cmpr_fhg:auto_generated|                                                                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:distance_overflow_comp|cmpr_fhg:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |lpm_compare:tbl1_compare|                                                                                                                                 ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:tbl1_compare                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;             |cmpr_hkg:auto_generated|                                                                                                                               ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:tbl1_compare|cmpr_hkg:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |lpm_compare:underflow_compare|                                                                                                                            ; 3 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 2 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:underflow_compare                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;             |cmpr_fhg:auto_generated|                                                                                                                               ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_compare:underflow_compare|cmpr_fhg:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |lpm_mult:man_prod|                                                                                                                                        ; 32 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 32 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |mult_19r:auto_generated|                                                                                                                               ; 32 (32)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 32 (32)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;          |lpm_mult:tbl1_tbl2_prod|                                                                                                                                  ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |mult_59r:auto_generated|                                                                                                                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |lpm_mult:tbl3_taylor_prod|                                                                                                                                ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |mult_29r:auto_generated|                                                                                                                               ; 33 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 8            ; 0       ; 4         ; 0    ; 0            ; 33 (33)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |lpm_mult:xi_ln2_prod|                                                                                                                                     ; 37 (0)      ; 37 (0)                    ; 0 (0)         ; 0           ; 0    ; 5            ; 1       ; 2         ; 0    ; 0            ; 0 (0)        ; 9 (0)             ; 28 (0)           ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |mult_v7r:auto_generated|                                                                                                                               ; 37 (37)     ; 37 (37)                   ; 0 (0)         ; 0           ; 0    ; 5            ; 1       ; 2         ; 0    ; 0            ; 0 (0)        ; 9 (9)             ; 28 (28)          ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |lpm_mult:xi_prod|                                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |mult_o9p:auto_generated|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |lpm_mux:table_one|                                                                                                                                        ; 91 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_one                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |mux_0qc:auto_generated|                                                                                                                                ; 91 (91)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 90 (90)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_one|mux_0qc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;          |lpm_mux:table_three|                                                                                                                                      ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_three                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |mux_upc:auto_generated|                                                                                                                                ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_three|mux_upc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |lpm_mux:table_two|                                                                                                                                        ; 61 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (0)       ; 0 (0)             ; 2 (0)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_two                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |mux_3qc:auto_generated|                                                                                                                                ; 61 (61)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 59 (59)      ; 0 (0)             ; 2 (2)            ; |DE2_D5M|ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_two|mux_3qc:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;    |CCD_Capture:u3|                                                                                                                                                 ; 99 (99)     ; 75 (75)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 2 (2)             ; 73 (73)          ; |DE2_D5M|CCD_Capture:u3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |HWAcceleration:HWAccelUnit|                                                                                                                                     ; 1620 (262)  ; 830 (142)                 ; 0 (0)         ; 53200       ; 18   ; 0            ; 0       ; 0         ; 0    ; 0            ; 790 (120)    ; 305 (67)          ; 525 (74)         ; |DE2_D5M|HWAcceleration:HWAccelUnit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |Line_Buffer:u0|                                                                                                                                              ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                                                    ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |shift_taps_nv11:auto_generated|                                                                                                                        ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_4ia1:altsyncram2|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |cntr_3rf:cntr1|                                                                                                                                     ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |cmpr_mdc:cmpr5|                                                                                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |Sdram_Control_4Port:u7|                                                                                                                                      ; 1146 (439)  ; 677 (142)                 ; 0 (0)         ; 22528       ; 6    ; 0            ; 0       ; 0         ; 0    ; 0            ; 469 (297)    ; 238 (18)          ; 439 (139)        ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |Sdram_FIFO:read_fifo1|                                                                                                                                    ; 136 (0)     ; 108 (0)                   ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 55 (0)            ; 53 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |dcfifo:dcfifo_component|                                                                                                                               ; 136 (0)     ; 108 (0)                   ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 55 (0)            ; 53 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |dcfifo_m2o1:auto_generated|                                                                                                                         ; 136 (35)    ; 108 (21)                  ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (11)      ; 55 (20)           ; 53 (4)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                                                                      ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                                                                     ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 6144        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |dffpipe_oe9:ws_brp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |dffpipe_oe9:ws_bwp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |Sdram_FIFO:read_fifo2|                                                                                                                                    ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;             |dcfifo:dcfifo_component|                                                                                                                               ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |dcfifo_m2o1:auto_generated|                                                                                                                         ; 135 (32)    ; 108 (21)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (9)       ; 54 (18)           ; 54 (5)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                                                                      ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                                                                     ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 14 (14)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 1 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                                                                         ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |dffpipe_oe9:ws_brp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |dffpipe_oe9:ws_bwp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 7 (7)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |Sdram_FIFO:write_fifo1|                                                                                                                                   ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 53 (0)            ; 55 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |dcfifo:dcfifo_component|                                                                                                                               ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 53 (0)            ; 55 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |dcfifo_m2o1:auto_generated|                                                                                                                         ; 139 (37)    ; 108 (21)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (12)      ; 53 (19)           ; 55 (5)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                                                                      ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                                                                     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 2 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 2 (2)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                                                                         ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |dffpipe_kec:rs_brp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |dffpipe_kec:rs_bwp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |Sdram_FIFO:write_fifo2|                                                                                                                                   ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |dcfifo:dcfifo_component|                                                                                                                               ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |dcfifo_m2o1:auto_generated|                                                                                                                         ; 139 (36)    ; 108 (21)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (11)      ; 54 (19)           ; 54 (5)           ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                                                                 ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |a_graycounter_egc:wrptr_gp|                                                                                                                      ; 20 (20)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                   |a_graycounter_o96:rdptr_g1p|                                                                                                                     ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 14 (14)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                   |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (0)            ; 1 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |dffpipe_pe9:dffpipe18|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 19 (19)           ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                   |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                      ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (0)            ; 6 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |dffpipe_qe9:dffpipe22|                                                                                                                        ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 14 (14)           ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                   |altsyncram_1l81:fifo_ram|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |altsyncram_drg1:altsyncram14|                                                                                                                 ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |cmpr_536:rdempty_eq_comp|                                                                                                                        ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |cmpr_536:wrfull_eq_comp|                                                                                                                         ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |dffpipe_kec:rs_brp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |dffpipe_kec:rs_bwp|                                                                                                                              ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |dffpipe_ngh:rdaclr|                                                                                                                              ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |command:command1|                                                                                                                                         ; 63 (63)     ; 48 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 3 (3)             ; 45 (45)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |control_interface:control1|                                                                                                                               ; 95 (95)     ; 55 (55)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 1 (1)             ; 54 (54)          ; |DE2_D5M|HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |lpm_mult:Mult0|                                                                                                                                              ; 69 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |multcore:mult_core|                                                                                                                                       ; 69 (33)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (33)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |mpar_add:padder|                                                                                                                                       ; 36 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |lpm_add_sub:adder[0]|                                                                                                                               ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |add_sub_3ch:auto_generated|                                                                                                                      ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_3ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |lpm_add_sub:adder[1]|                                                                                                                               ; 10 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |add_sub_3ch:auto_generated|                                                                                                                      ; 10 (10)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_3ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |mpar_add:sub_par_add|                                                                                                                               ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                                                            ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |add_sub_7ch:auto_generated|                                                                                                                   ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult0|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_7ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lpm_mult:Mult1|                                                                                                                                              ; 62 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |multcore:mult_core|                                                                                                                                       ; 62 (29)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 62 (29)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |mpar_add:padder|                                                                                                                                       ; 33 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 33 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |lpm_add_sub:adder[0]|                                                                                                                               ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |add_sub_4ch:auto_generated|                                                                                                                      ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_4ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |lpm_add_sub:adder[1]|                                                                                                                               ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |add_sub_4ch:auto_generated|                                                                                                                      ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[1]|add_sub_4ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |mpar_add:sub_par_add|                                                                                                                               ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                                                            ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |add_sub_8ch:auto_generated|                                                                                                                   ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult1|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_8ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |lpm_mult:Mult2|                                                                                                                                              ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |multcore:mult_core|                                                                                                                                       ; 66 (36)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (35)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;             |mpar_add:padder|                                                                                                                                       ; 30 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |lpm_add_sub:adder[0]|                                                                                                                               ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |add_sub_6ch:auto_generated|                                                                                                                      ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|lpm_add_sub:adder[0]|add_sub_6ch:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |mpar_add:sub_par_add|                                                                                                                               ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                   |lpm_add_sub:adder[0]|                                                                                                                            ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                      |add_sub_ach:auto_generated|                                                                                                                   ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|HWAcceleration:HWAccelUnit|lpm_mult:Mult2|multcore:mult_core|mpar_add:padder|mpar_add:sub_par_add|lpm_add_sub:adder[0]|add_sub_ach:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |I2C_CCD_Config:u8|                                                                                                                                              ; 259 (189)   ; 132 (94)                  ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 127 (95)     ; 16 (4)            ; 116 (90)         ; |DE2_D5M|I2C_CCD_Config:u8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |I2C_Controller:u0|                                                                                                                                           ; 70 (70)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (32)      ; 12 (12)           ; 26 (26)          ; |DE2_D5M|I2C_CCD_Config:u8|I2C_Controller:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;    |RAW2RGB:u4|                                                                                                                                                     ; 128 (112)   ; 61 (50)                   ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 67 (62)      ; 20 (20)           ; 41 (30)          ; |DE2_D5M|RAW2RGB:u4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;       |Line_Buffer:u0|                                                                                                                                              ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |altshift_taps:ALTSHIFT_TAPS_component|                                                                                                                    ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |shift_taps_nv11:auto_generated|                                                                                                                        ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 11 (0)           ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |altsyncram_4ia1:altsyncram2|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 30672       ; 12   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |cntr_3rf:cntr1|                                                                                                                                     ; 16 (13)     ; 11 (11)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (2)        ; 0 (0)             ; 11 (11)          ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |cmpr_mdc:cmpr5|                                                                                                                                  ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cmpr_mdc:cmpr5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;    |Reset_Delay:u2|                                                                                                                                                 ; 51 (51)     ; 36 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 1 (1)             ; 36 (36)          ; |DE2_D5M|Reset_Delay:u2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;    |SEG7_LUT_8:u5|                                                                                                                                                  ; 56 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 56 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |SEG7_LUT:u0|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u1|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u2|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u3|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u4|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u5|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u6|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |SEG7_LUT:u7|                                                                                                                                                 ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|SEG7_LUT_8:u5|SEG7_LUT:u7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;    |Sdram_Arbiter:sdramArbiter0|                                                                                                                                    ; 60 (60)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (45)      ; 4 (4)             ; 11 (11)          ; |DE2_D5M|Sdram_Arbiter:sdramArbiter0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;    |Sdram_Control_4Port:u7|                                                                                                                                         ; 1033 (370)  ; 642 (128)                 ; 0 (0)         ; 31744       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 391 (242)    ; 238 (19)          ; 404 (124)        ; |DE2_D5M|Sdram_Control_4Port:u7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |Sdram_FIFO:read_fifo1|                                                                                                                                       ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |dcfifo:dcfifo_component|                                                                                                                                  ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 54 (0)            ; 54 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |dcfifo_m2o1:auto_generated|                                                                                                                            ; 135 (36)    ; 108 (21)                  ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (10)      ; 54 (20)           ; 54 (6)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                                                                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                                                                                         ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                                                                                        ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (0)            ; 3 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 17 (17)           ; 3 (3)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |altsyncram_1l81:fifo_ram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |dffpipe_ngh:rdaclr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_brp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |Sdram_FIFO:read_fifo2|                                                                                                                                       ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 58 (0)            ; 50 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |dcfifo:dcfifo_component|                                                                                                                                  ; 139 (0)     ; 108 (0)                   ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (0)       ; 58 (0)            ; 50 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |dcfifo_m2o1:auto_generated|                                                                                                                            ; 139 (35)    ; 108 (21)                  ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 31 (12)      ; 58 (19)           ; 50 (4)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_gray2bin_kdb:wrptr_g_gray2bin|                                                                                                                    ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:wrptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_gray2bin_kdb:ws_dgrp_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:ws_dgrp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                                                                                         ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                                                                                        ; 18 (18)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |altsyncram_1l81:fifo_ram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 7680        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                |dffpipe_ngh:rdaclr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_brp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                |dffpipe_oe9:ws_bwp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 8 (8)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_oe9:ws_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |Sdram_FIFO:write_fifo1|                                                                                                                                      ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 52 (0)            ; 56 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                                                                                  ; 135 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 52 (0)            ; 56 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |dcfifo_m2o1:auto_generated|                                                                                                                            ; 135 (36)    ; 108 (21)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (11)      ; 52 (16)           ; 56 (5)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 8 (8)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                                                                                         ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 15 (15)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                                                                                        ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (0)            ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 20 (20)           ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |altsyncram_1l81:fifo_ram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |dffpipe_kec:rs_brp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |dffpipe_kec:rs_bwp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |dffpipe_ngh:rdaclr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |Sdram_FIFO:write_fifo2|                                                                                                                                      ; 136 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 53 (0)            ; 55 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;          |dcfifo:dcfifo_component|                                                                                                                                  ; 136 (0)     ; 108 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (0)       ; 53 (0)            ; 55 (0)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |dcfifo_m2o1:auto_generated|                                                                                                                            ; 136 (34)    ; 108 (21)                  ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (10)      ; 53 (18)           ; 55 (6)           ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:rdptr_g_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rdptr_g_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_gray2bin_kdb:rs_dgwp_gray2bin|                                                                                                                    ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_gray2bin_kdb:rs_dgwp_gray2bin                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                |a_graycounter_egc:wrptr_gp|                                                                                                                         ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |a_graycounter_o96:rdptr_g1p|                                                                                                                        ; 19 (19)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 13 (13)          ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |alt_synch_pipe_rdb:rs_dgwp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (0)            ; 2 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |dffpipe_pe9:dffpipe18|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 18 (18)           ; 2 (2)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_rdb:rs_dgwp|dffpipe_pe9:dffpipe18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |alt_synch_pipe_vd8:ws_dgrp|                                                                                                                         ; 20 (0)      ; 20 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (0)            ; 5 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |dffpipe_qe9:dffpipe22|                                                                                                                           ; 20 (20)     ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 15 (15)           ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                |altsyncram_1l81:fifo_ram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                   |altsyncram_drg1:altsyncram14|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                |cmpr_536:rdempty_eq_comp|                                                                                                                           ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:rdempty_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |cmpr_536:wrfull_eq_comp|                                                                                                                            ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|cmpr_536:wrfull_eq_comp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                |dffpipe_kec:rs_brp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_brp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |dffpipe_kec:rs_bwp|                                                                                                                                 ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_kec:rs_bwp                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |dffpipe_ngh:rdaclr|                                                                                                                                 ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |command:command1|                                                                                                                                            ; 62 (62)     ; 47 (47)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 2 (2)             ; 45 (45)          ; |DE2_D5M|Sdram_Control_4Port:u7|command:command1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |control_interface:control1|                                                                                                                                  ; 56 (56)     ; 35 (35)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 0 (0)             ; 35 (35)          ; |DE2_D5M|Sdram_Control_4Port:u7|control_interface:control1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |VGA_Controller:u1|                                                                                                                                              ; 85 (85)     ; 62 (62)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 2 (2)             ; 60 (60)          ; |DE2_D5M|VGA_Controller:u1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |niosSystemCamControl:niosSystemCamControl_inst|                                                                                                                 ; 13057 (0)   ; 7990 (0)                  ; 0 (0)         ; 247923      ; 67   ; 11           ; 1       ; 5         ; 0    ; 0            ; 5066 (0)     ; 3088 (0)          ; 4903 (1)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |cpu_0:the_cpu_0|                                                                                                                                             ; 3020 (2617) ; 1642 (1459)               ; 0 (0)         ; 115584      ; 32   ; 4            ; 0       ; 2         ; 0    ; 0            ; 1374 (1157)  ; 630 (578)         ; 1016 (881)       ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |cpu_0_bht_module:cpu_0_bht|                                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                |altsyncram_8pf1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |cpu_0_dc_data_module:cpu_0_dc_data|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_0ff1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 65536       ; 16   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_dc_tag_module:cpu_0_dc_tag|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_8hf1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 3584        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_8hf1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |cpu_0_dc_victim_module:cpu_0_dc_victim|                                                                                                                   ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;                |altsyncram_9vc1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 256         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;          |cpu_0_ic_data_module:cpu_0_ic_data|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_qed1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 32768       ; 8    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_ic_tag_module:cpu_0_ic_tag|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |altsyncram_d5g1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 2688        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |cpu_0_mult_cell:the_cpu_0_mult_cell|                                                                                                                      ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 4            ; 0       ; 2         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |altmult_add:the_altmult_add_part_1|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_4cr2:auto_generated|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |altmult_add:the_altmult_add_part_2|                                                                                                                    ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |mult_add_6cr2:auto_generated|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |ded_mult_2o81:ded_mult1|                                                                                                                         ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 2            ; 0       ; 1         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_nios2_oci:the_cpu_0_nios2_oci|                                                                                                                      ; 327 (38)    ; 183 (0)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 143 (38)     ; 52 (0)            ; 132 (0)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|                                                                                   ; 161 (0)     ; 96 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 65 (0)       ; 50 (0)            ; 46 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                |cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|                                                                                  ; 53 (49)     ; 49 (45)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 43 (40)           ; 6 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                |cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|                                                                                        ; 105 (101)   ; 47 (43)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 58 (58)      ; 7 (3)             ; 40 (40)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                            ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;                   |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                             ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;                |sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|                                                                                                 ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;             |cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|                                                                                                     ; 13 (13)     ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 4 (4)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;             |cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|                                                                                                       ; 33 (33)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 33 (33)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|                                                                                                       ; 9 (9)       ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;             |cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|                                                                                                             ; 76 (76)     ; 44 (44)                   ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 29 (29)      ; 1 (1)             ; 46 (46)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;                |cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                   |altsyncram:the_altsyncram|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |altsyncram_c572:auto_generated|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 8192        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |cpu_0_register_bank_a_module:cpu_0_register_bank_a|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_87f1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_register_bank_b_module:cpu_0_register_bank_b|                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;             |altsyncram:the_altsyncram|                                                                                                                             ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                |altsyncram_97f1:auto_generated|                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 1024        ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |cpu_0_test_bench:the_cpu_0_test_bench|                                                                                                                    ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_test_bench:the_cpu_0_test_bench                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |lpm_add_sub:Add15|                                                                                                                                        ; 66 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (0)       ; 0 (0)             ; 3 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|lpm_add_sub:Add15                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;             |add_sub_8ri:auto_generated|                                                                                                                            ; 66 (66)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 63 (63)      ; 0 (0)             ; 3 (3)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|lpm_add_sub:Add15|add_sub_8ri:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;       |cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|                                                   ; 6848 (0)    ; 4590 (0)                  ; 0 (0)         ; 243         ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2258 (0)     ; 1834 (0)          ; 2756 (0)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|                                                                                        ; 6848 (0)    ; 4590 (0)                  ; 0 (0)         ; 243         ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2258 (0)     ; 1834 (0)          ; 2756 (0)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;             |fpoint_hw_qsys:fpoint_instance|                                                                                                                        ; 6848 (104)  ; 4590 (70)                 ; 0 (0)         ; 243         ; 1    ; 7            ; 1       ; 3         ; 0    ; 0            ; 2258 (34)    ; 1834 (53)         ; 2756 (7)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                |fpoint_hw_qsys_addsub_single:the_fp_addsub|                                                                                                         ; 880 (426)   ; 459 (325)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 417 (113)    ; 92 (91)           ; 371 (203)        ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift|                                                                                  ; 100 (100)   ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 98 (98)      ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altbarrel_shift_44e:rbarrel_shift                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift|                                                                                  ; 107 (107)   ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (68)      ; 0 (0)             ; 39 (39)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altbarrel_shift_fjg:lbarrel_shift                                                                                                                                                                                                                                                                                                                      ;              ;
;                   |fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|                                                                         ; 26 (21)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (16)      ; 0 (0)             ; 6 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt                                                                                                                                                                                                                                                                                                             ;              ;
;                      |fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|                                                                    ; 4 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8                                                                                                                                                                                                                                   ;              ;
;                         |fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|                                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19                                                                                                                                                        ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder19|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                             ;              ;
;                         |fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|                                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20                                                                                                                                                        ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_a2b:altpriority_encoder8|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder20|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                             ;              ;
;                      |fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|                                                                    ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7                                                                                                                                                                                                                                   ;              ;
;                         |fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|                                                                ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10                                                                                                                                                        ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_9u8:leading_zeroes_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_aja:altpriority_encoder7|fpoint_hw_qsys_addsub_single_altpriority_encoder_q0b:altpriority_encoder10|fpoint_hw_qsys_addsub_single_altpriority_encoder_l0b:altpriority_encoder12                                                                             ;              ;
;                   |fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|                                                                         ; 27 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (15)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt                                                                                                                                                                                                                                                                                                             ;              ;
;                      |fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|                                                                   ; 12 (8)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (8)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21                                                                                                                                                                                                                                  ;              ;
;                         |fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|                                                                ; 2 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23                                                                                                                                                       ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder23|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                            ;              ;
;                         |fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|                                                                ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24                                                                                                                                                       ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25|                                                             ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder25                                                                            ;              ;
;                            |fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|                                                             ; 1 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26                                                                            ;              ;
;                               |fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27|                                                          ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|fpoint_hw_qsys_addsub_single_altpriority_encoder_tma:trailing_zeros_cnt|fpoint_hw_qsys_addsub_single_altpriority_encoder_u5b:altpriority_encoder21|fpoint_hw_qsys_addsub_single_altpriority_encoder_e4b:altpriority_encoder24|fpoint_hw_qsys_addsub_single_altpriority_encoder_94b:altpriority_encoder26|fpoint_hw_qsys_addsub_single_altpriority_encoder_64b:altpriority_encoder27 ;              ;
;                   |lpm_add_sub:add_sub1|                                                                                                                            ; 11 (0)      ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 1 (0)             ; 9 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_voh:auto_generated|                                                                                                                   ; 11 (11)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:add_sub2|                                                                                                                            ; 10 (0)      ; 8 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 9 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_voh:auto_generated|                                                                                                                   ; 10 (10)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub2|add_sub_voh:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:add_sub3|                                                                                                                            ; 6 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_lre:auto_generated|                                                                                                                   ; 6 (6)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub3|add_sub_lre:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:add_sub4|                                                                                                                            ; 7 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_nqe:auto_generated|                                                                                                                   ; 7 (7)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub4|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:add_sub5|                                                                                                                            ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_unh:auto_generated|                                                                                                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_unh:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:add_sub6|                                                                                                                            ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6                                                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |add_sub_nqe:auto_generated|                                                                                                                   ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub6|add_sub_nqe:auto_generated                                                                                                                                                                                                                                                                                                                                     ;              ;
;                   |lpm_add_sub:man_2comp_res_lower|                                                                                                                 ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_ugh:auto_generated|                                                                                                                   ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_ugh:auto_generated                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:man_2comp_res_upper0|                                                                                                                ; 25 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |add_sub_32h:auto_generated|                                                                                                                   ; 25 (25)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper0|add_sub_32h:auto_generated                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:man_2comp_res_upper1|                                                                                                                ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |add_sub_32h:auto_generated|                                                                                                                   ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_upper1|add_sub_32h:auto_generated                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:man_add_sub_lower|                                                                                                                   ; 30 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 16 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |add_sub_ugh:auto_generated|                                                                                                                   ; 30 (30)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 0 (0)             ; 16 (16)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_ugh:auto_generated                                                                                                                                                                                                                                                                                                                            ;              ;
;                   |lpm_add_sub:man_add_sub_upper0|                                                                                                                  ; 26 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_32h:auto_generated|                                                                                                                   ; 26 (26)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 14 (14)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper0|add_sub_32h:auto_generated                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:man_add_sub_upper1|                                                                                                                  ; 14 (0)      ; 14 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_32h:auto_generated|                                                                                                                   ; 14 (14)     ; 14 (14)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 14 (14)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_upper1|add_sub_32h:auto_generated                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_lower|                                                                                                      ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower                                                                                                                                                                                                                                                                                                                                          ;              ;
;                      |add_sub_taf:auto_generated|                                                                                                                   ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated                                                                                                                                                                                                                                                                                                               ;              ;
;                   |lpm_add_sub:man_res_rounding_add_sub_upper1|                                                                                                     ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |add_sub_6jf:auto_generated|                                                                                                                   ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated                                                                                                                                                                                                                                                                                                              ;              ;
;                   |lpm_compare:trailing_zeros_limit_comparator|                                                                                                     ; 2 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator                                                                                                                                                                                                                                                                                                                                         ;              ;
;                      |cmpr_aag:auto_generated|                                                                                                                      ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_compare:trailing_zeros_limit_comparator|cmpr_aag:auto_generated                                                                                                                                                                                                                                                                                                                 ;              ;
;                |fpoint_hw_qsys_div_single:the_fp_div|                                                                                                               ; 5419 (517)  ; 3631 (450)                ; 0 (0)         ; 243         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1784 (60)    ; 1465 (293)        ; 2170 (138)       ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;                   |altshift_taps:exp_pipeline0c_rtl_0|                                                                                                              ; 16 (0)      ; 11 (0)                    ; 0 (0)         ; 243         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (0)             ; 10 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0                                                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |shift_taps_j1n:auto_generated|                                                                                                                ; 16 (1)      ; 11 (1)                    ; 0 (0)         ; 243         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 1 (1)             ; 10 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated                                                                                                                                                                                                                                                                                                                          ;              ;
;                         |altsyncram_4ua1:altsyncram2|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 243         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2                                                                                                                                                                                                                                                                                              ;              ;
;                         |cntr_46h:cntr3|                                                                                                                            ; 7 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|cntr_46h:cntr3                                                                                                                                                                                                                                                                                                           ;              ;
;                         |cntr_emf:cntr1|                                                                                                                            ; 8 (7)       ; 5 (5)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (2)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|cntr_emf:cntr1                                                                                                                                                                                                                                                                                                           ;              ;
;                            |cmpr_9cc:cmpr7|                                                                                                                         ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|cntr_emf:cntr1|cmpr_9cc:cmpr7                                                                                                                                                                                                                                                                                            ;              ;
;                   |fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|                                                                                      ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 25 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8                                                                                                                                                                                                                                                                                                                                ;              ;
;                      |lpm_add_sub:csa_lower|                                                                                                                        ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower                                                                                                                                                                                                                                                                                                          ;              ;
;                         |add_sub_mlf:auto_generated|                                                                                                                ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower|add_sub_mlf:auto_generated                                                                                                                                                                                                                                                                               ;              ;
;                      |lpm_add_sub:csa_upper1|                                                                                                                       ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                                                                                         ;              ;
;                         |add_sub_mlf:auto_generated|                                                                                                                ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1|add_sub_mlf:auto_generated                                                                                                                                                                                                                                                                              ;              ;
;                   |fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|                                                                              ; 4872 (570)  ; 3161 (508)                ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1685 (46)    ; 1171 (461)        ; 2016 (61)        ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1                                                                                                                                                                                                                                                                                                                        ;              ;
;                      |fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|                                                                                  ; 53 (12)     ; 41 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 41 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26                                                                                                                                                                                                                                                            ;              ;
;                         |lpm_add_sub:csa_lower|                                                                                                                     ; 15 (0)      ; 15 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_lower                                                                                                                                                                                                                                      ;              ;
;                            |add_sub_69i:auto_generated|                                                                                                             ; 15 (15)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 15 (15)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_lower|add_sub_69i:auto_generated                                                                                                                                                                                                           ;              ;
;                         |lpm_add_sub:csa_upper0|                                                                                                                    ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                     ;              ;
;                            |add_sub_55i:auto_generated|                                                                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper0|add_sub_55i:auto_generated                                                                                                                                                                                                          ;              ;
;                         |lpm_add_sub:csa_upper1|                                                                                                                    ; 13 (0)      ; 13 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                     ;              ;
;                            |add_sub_55i:auto_generated|                                                                                                             ; 13 (13)     ; 13 (13)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_upper1|add_sub_55i:auto_generated                                                                                                                                                                                                          ;              ;
;                      |fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|                                                                                  ; 37 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 11 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25                                                                                                                                                                                                                                                            ;              ;
;                         |lpm_add_sub:csa_lower|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 7 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower                                                                                                                                                                                                                                      ;              ;
;                            |add_sub_saf:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 7 (7)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower|add_sub_saf:auto_generated                                                                                                                                                                                                           ;              ;
;                         |lpm_add_sub:csa_upper0|                                                                                                                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 4 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper0                                                                                                                                                                                                                                     ;              ;
;                            |add_sub_r6f:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 4 (4)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper0|add_sub_r6f:auto_generated                                                                                                                                                                                                          ;              ;
;                         |lpm_add_sub:csa_upper1|                                                                                                                    ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper1                                                                                                                                                                                                                                     ;              ;
;                            |add_sub_r6f:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_upper1|add_sub_r6f:auto_generated                                                                                                                                                                                                          ;              ;
;                      |fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|                                                                                  ; 16 (1)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (1)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27                                                                                                                                                                                                                                                            ;              ;
;                         |lpm_add_sub:csa_lower|                                                                                                                     ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_lower                                                                                                                                                                                                                                      ;              ;
;                            |add_sub_vbf:auto_generated|                                                                                                             ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                                                                                           ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|                                                                                  ; 171 (115)   ; 144 (142)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (0)       ; 67 (67)           ; 77 (43)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|                                                                               ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 14 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 15 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 14 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 15 (15)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 14 (14)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|                                                                                       ; 5 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 2 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr38|                                                                                                                     ; 4 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr38                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 4 (4)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|lpm_compare:cmpr38|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                         |lpm_mux:mux33|                                                                                                                             ; 5 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|lpm_mux:mux33                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 5 (5)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|lpm_mux:mux33|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 48 (47)           ; 146 (69)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 47 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 50 (49)           ; 145 (67)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 47 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (4)       ; 1 (1)             ; 4 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 2 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 48 (47)           ; 145 (69)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 47 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|                                                                                  ; 308 (140)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 113 (0)      ; 46 (46)           ; 149 (69)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 15 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 2 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 46 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (4)       ; 0 (0)             ; 3 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 26 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 26 (26)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 50 (49)           ; 145 (67)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 14 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 47 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 48 (47)           ; 145 (69)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 47 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|                                                                                  ; 310 (140)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 115 (0)      ; 47 (46)           ; 148 (69)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (4)       ; 1 (1)             ; 4 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|                                                                                  ; 311 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 49 (48)           ; 146 (68)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 43 (4)       ; 1 (1)             ; 4 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (0)        ; 0 (0)             ; 2 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|                                                                                  ; 310 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 116 (0)      ; 49 (48)           ; 145 (67)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (4)       ; 1 (1)             ; 3 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (0)        ; 0 (0)             ; 1 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 26 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 26 (26)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|                                                                                  ; 311 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 49 (48)           ; 144 (68)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|                                                                                  ; 311 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 117 (0)      ; 50 (49)           ; 144 (67)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (0)       ; 0 (0)             ; 26 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 0 (0)             ; 26 (26)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|                                                                                  ; 311 (141)   ; 193 (190)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 118 (0)      ; 50 (49)           ; 143 (67)         ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|                                                                               ; 24 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|                                                                               ; 25 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 11 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 11 (11)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux44|                                                                                                                             ; 49 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (0)       ; 0 (0)             ; 25 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|lpm_mux:mux44                                                                                                                                                                                                                                              ;              ;
;                            |mux_joc:auto_generated|                                                                                                                 ; 49 (49)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 24 (24)      ; 0 (0)             ; 25 (25)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|lpm_mux:mux44|mux_joc:auto_generated                                                                                                                                                                                                                       ;              ;
;                      |fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|                                                                                  ; 319 (137)   ; 152 (149)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 165 (37)     ; 59 (58)           ; 95 (17)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24                                                                                                                                                                                                                                                            ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|                                                                               ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|                                                                               ; 26 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_uaf:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_s6f:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_upper0|add_sub_s6f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|                                                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (0)       ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (0)        ; 0 (0)             ; 13 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 13 (13)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|                                                                               ; 27 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (0)       ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54                                                                                                                                                                                                ;              ;
;                            |lpm_add_sub:csa_lower|                                                                                                                  ; 14 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (0)        ; 0 (0)             ; 12 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower                                                                                                                                                                          ;              ;
;                               |add_sub_vbf:auto_generated|                                                                                                          ; 14 (14)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 12 (12)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated                                                                                                                                               ;              ;
;                            |lpm_add_sub:csa_upper0|                                                                                                                 ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper0                                                                                                                                                                         ;              ;
;                               |add_sub_t7f:auto_generated|                                                                                                          ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_upper0|add_sub_t7f:auto_generated                                                                                                                                              ;              ;
;                         |fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|                                                                                       ; 48 (7)      ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 45 (4)       ; 1 (1)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50                                                                                                                                                                                                        ;              ;
;                            |lpm_compare:cmpr46|                                                                                                                     ; 13 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr46                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 13 (13)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr46|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr47|                                                                                                                     ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr47                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr47|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_compare:cmpr49|                                                                                                                     ; 12 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (0)       ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr49                                                                                                                                                                                     ;              ;
;                               |cmpr_ndg:auto_generated|                                                                                                             ; 12 (12)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_compare:cmpr49|cmpr_ndg:auto_generated                                                                                                                                                             ;              ;
;                            |lpm_mux:mux45|                                                                                                                          ; 8 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_mux:mux45                                                                                                                                                                                          ;              ;
;                               |mux_1qc:auto_generated|                                                                                                              ; 8 (8)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|lpm_mux:mux45|mux_1qc:auto_generated                                                                                                                                                                   ;              ;
;                         |lpm_mux:mux55|                                                                                                                             ; 53 (0)      ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (0)       ; 0 (0)             ; 27 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|lpm_mux:mux55                                                                                                                                                                                                                                              ;              ;
;                            |mux_loc:auto_generated|                                                                                                                 ; 53 (53)     ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 26 (26)      ; 0 (0)             ; 27 (27)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|lpm_mux:mux55|mux_loc:auto_generated                                                                                                                                                                                                                       ;              ;
;                   |lpm_add_sub:add_sub10|                                                                                                                           ; 9 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;                      |add_sub_bnf:auto_generated|                                                                                                                   ; 9 (9)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10|add_sub_bnf:auto_generated                                                                                                                                                                                                                                                                                                                                          ;              ;
;                   |lpm_add_sub:add_sub9|                                                                                                                            ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;                      |add_sub_voh:auto_generated|                                                                                                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub9|add_sub_voh:auto_generated                                                                                                                                                                                                                                                                                                                                           ;              ;
;                |fpoint_hw_qsys_mult_single:the_fp_mult|                                                                                                             ; 457 (279)   ; 430 (252)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 23 (23)      ; 224 (116)         ; 210 (146)        ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |lpm_add_sub:exp_add_adder|                                                                                                                       ; 9 (0)       ; 9 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder                                                                                                                                                                                                                                                                                                                                                               ;              ;
;                      |add_sub_fjd:auto_generated|                                                                                                                   ; 9 (9)       ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_add_sub:exp_add_adder|add_sub_fjd:auto_generated                                                                                                                                                                                                                                                                                                                                    ;              ;
;                   |lpm_mult:man_product2_mult|                                                                                                                      ; 169 (0)     ; 169 (0)                   ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 108 (0)           ; 61 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                      |mult_5ft:auto_generated|                                                                                                                      ; 169 (169)   ; 169 (169)                 ; 0 (0)         ; 0           ; 0    ; 7            ; 1       ; 3         ; 0    ; 0            ; 0 (0)        ; 108 (108)         ; 61 (61)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated                                                                                                                                                                                                                                                                                                                                      ;              ;
;       |cpu_0_data_master_arbitrator:the_cpu_0_data_master|                                                                                                          ; 248 (248)   ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 146 (146)    ; 1 (1)             ; 101 (101)        ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|                                                                                            ; 124 (124)   ; 20 (20)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 69 (69)      ; 0 (0)             ; 55 (55)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|                                                                                              ; 62 (62)     ; 18 (18)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 42 (42)      ; 5 (5)             ; 15 (15)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |fp_op_type:the_fp_op_type|                                                                                                                                   ; 17 (17)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 6 (6)             ; 10 (10)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |fp_op_type_s1_arbitrator:the_fp_op_type_s1|                                                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_op_type_s1_arbitrator:the_fp_op_type_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |fp_operand:the_fp_operand|                                                                                                                                   ; 65 (65)     ; 32 (32)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 29 (29)           ; 35 (35)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_operand:the_fp_operand                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |fp_operand_s1_arbitrator:the_fp_operand_s1|                                                                                                                  ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_operand_s1_arbitrator:the_fp_operand_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |fp_result:the_fp_result|                                                                                                                                     ; 34 (34)     ; 31 (31)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 34 (34)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_result:the_fp_result                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;              ;
;       |fp_result_s1_arbitrator:the_fp_result_s1|                                                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|fp_result_s1_arbitrator:the_fp_result_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;       |jtag_uart_0:the_jtag_uart_0|                                                                                                                                 ; 163 (39)    ; 107 (13)                  ; 0 (0)         ; 1024        ; 2    ; 0            ; 0       ; 0         ; 0    ; 0            ; 47 (17)      ; 26 (4)            ; 90 (18)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|                                                                                                          ; 74 (74)     ; 54 (54)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 22 (22)           ; 32 (32)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
;          |jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|                                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |scfifo:rfifo|                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                      ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|                                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |scfifo:wfifo|                                                                                                                                          ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                |scfifo_1n21:auto_generated|                                                                                                                         ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;                   |a_dpfifo_8t21:dpfifo|                                                                                                                            ; 25 (0)      ; 20 (0)                    ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (0)        ; 0 (0)             ; 20 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |a_fefifo_7cf:fifo_state|                                                                                                                      ; 13 (7)      ; 8 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 8 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;                         |cntr_rj7:count_usedw|                                                                                                                      ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|cntr_rj7:count_usedw                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;                      |cntr_fjb:rd_ptr_count|                                                                                                                        ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:rd_ptr_count                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;                      |cntr_fjb:wr_ptr|                                                                                                                              ; 6 (6)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|cntr_fjb:wr_ptr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;                      |dpram_5h21:FIFOram|                                                                                                                           ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;                         |altsyncram_9tl1:altsyncram2|                                                                                                               ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 512         ; 1    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave|                                                                                  ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0_avalon_jtag_slave_arbitrator:the_jtag_uart_0_avalon_jtag_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;       |niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|                                                                                               ; 145 (145)   ; 93 (93)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 51 (51)      ; 46 (46)           ; 48 (48)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_0_downstream_arbitrator:the_niosSystemCamControl_burst_0_downstream|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_downstream_arbitrator:the_niosSystemCamControl_burst_0_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|                                                                  ; 64 (28)     ; 24 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (18)      ; 2 (0)             ; 26 (10)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream|                               ; 13 (13)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|   ; 24 (24)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 2 (2)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|                                                                                             ; 144 (144)   ; 94 (94)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 40 (40)           ; 54 (54)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;       |niosSystemCamControl_burst_10_downstream_arbitrator:the_niosSystemCamControl_burst_10_downstream|                                                            ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_downstream_arbitrator:the_niosSystemCamControl_burst_10_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|                                                                ; 100 (26)    ; 47 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (17)      ; 4 (0)             ; 46 (9)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|                             ; 31 (31)     ; 21 (21)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 2 (2)             ; 19 (19)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream| ; 43 (43)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 23 (23)      ; 2 (2)             ; 18 (18)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;       |niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|                                                                                               ; 165 (165)   ; 113 (113)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 52 (52)      ; 48 (48)           ; 65 (65)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_1_downstream_arbitrator:the_niosSystemCamControl_burst_1_downstream|                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_downstream_arbitrator:the_niosSystemCamControl_burst_1_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|                                                                  ; 73 (35)     ; 21 (7)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (20)      ; 3 (0)             ; 26 (15)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_1_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_1_upstream|                               ; 10 (10)     ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 4 (4)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|burstcount_fifo_for_niosSystemCamControl_burst_1_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|   ; 28 (28)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 20 (20)      ; 1 (1)             ; 7 (7)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|                                                                                               ; 43 (43)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 9 (9)             ; 29 (29)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_2_downstream_arbitrator:the_niosSystemCamControl_burst_2_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_downstream_arbitrator:the_niosSystemCamControl_burst_2_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|                                                                  ; 55 (24)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (17)      ; 0 (0)             ; 19 (7)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_2_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_2_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|burstcount_fifo_for_niosSystemCamControl_burst_2_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_2_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|   ; 25 (25)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 17 (17)      ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|                                                                                               ; 16 (16)     ; 10 (10)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 3 (3)             ; 7 (7)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_3_downstream_arbitrator:the_niosSystemCamControl_burst_3_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_downstream_arbitrator:the_niosSystemCamControl_burst_3_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|                                                                  ; 49 (23)     ; 20 (6)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 28 (14)      ; 0 (0)             ; 21 (9)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_3_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_3_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|burstcount_fifo_for_niosSystemCamControl_burst_3_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_3_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|                                                                                               ; 11 (11)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (4)        ; 2 (2)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_4_downstream_arbitrator:the_niosSystemCamControl_burst_4_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_downstream_arbitrator:the_niosSystemCamControl_burst_4_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|                                                                  ; 55 (27)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (21)      ; 1 (0)             ; 18 (6)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_4_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_4_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|burstcount_fifo_for_niosSystemCamControl_burst_4_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_4_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|   ; 21 (21)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 13 (13)      ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|                                                                                               ; 146 (146)   ; 91 (91)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 55 (55)      ; 35 (35)           ; 56 (56)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|                                                              ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|                                                                  ; 58 (31)     ; 22 (8)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 35 (21)      ; 1 (0)             ; 22 (10)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 1 (1)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|                                                                                               ; 78 (78)     ; 72 (72)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 34 (34)           ; 38 (38)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_6_downstream_arbitrator:the_niosSystemCamControl_burst_6_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_downstream_arbitrator:the_niosSystemCamControl_burst_6_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|                                                                  ; 51 (22)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 32 (17)      ; 0 (0)             ; 19 (5)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_6_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_6_upstream|                               ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|burstcount_fifo_for_niosSystemCamControl_burst_6_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 12 (12)      ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|                                                                                               ; 43 (43)     ; 38 (38)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 5 (5)        ; 1 (1)             ; 37 (37)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_7_downstream_arbitrator:the_niosSystemCamControl_burst_7_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_downstream_arbitrator:the_niosSystemCamControl_burst_7_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|                                                                  ; 49 (23)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 30 (17)      ; 0 (0)             ; 19 (6)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_7_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_7_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|burstcount_fifo_for_niosSystemCamControl_burst_7_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_7_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|   ; 20 (20)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|                                                                                               ; 30 (30)     ; 24 (24)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 10 (10)           ; 14 (14)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_8_downstream_arbitrator:the_niosSystemCamControl_burst_8_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_downstream_arbitrator:the_niosSystemCamControl_burst_8_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|                                                                  ; 48 (23)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 27 (15)      ; 0 (0)             ; 21 (8)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_8_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_8_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|burstcount_fifo_for_niosSystemCamControl_burst_8_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|   ; 19 (19)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|                                                                                               ; 35 (35)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 11 (11)           ; 18 (18)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |niosSystemCamControl_burst_9_downstream_arbitrator:the_niosSystemCamControl_burst_9_downstream|                                                              ; 1 (1)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_downstream_arbitrator:the_niosSystemCamControl_burst_9_downstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|                                                                  ; 55 (25)     ; 19 (5)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 36 (20)      ; 4 (0)             ; 15 (5)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ;              ;
;          |burstcount_fifo_for_niosSystemCamControl_burst_9_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_9_upstream|                               ; 8 (8)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 2 (2)             ; 4 (4)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|burstcount_fifo_for_niosSystemCamControl_burst_9_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|   ; 22 (22)     ; 8 (8)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 2 (2)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|                                                                                               ; 136 (113)   ; 130 (112)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (1)        ; 84 (76)           ; 46 (36)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |niosSystemCamControl_clock_0_edge_to_pulse:read_done_edge_to_pulse|                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse|                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |niosSystemCamControl_clock_0_master_FSM:master_FSM|                                                                                                       ; 9 (9)       ; 6 (6)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 6 (6)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |niosSystemCamControl_clock_0_slave_FSM:slave_FSM|                                                                                                         ; 5 (5)       ; 3 (3)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 1 (1)             ; 3 (3)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|niosSystemCamControl_clock_0_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_clock_0_in_arbitrator:the_niosSystemCamControl_clock_0_in|                                                                              ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0_in_arbitrator:the_niosSystemCamControl_clock_0_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_clock_0_out_arbitrator:the_niosSystemCamControl_clock_0_out|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0_out_arbitrator:the_niosSystemCamControl_clock_0_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|                                                                                               ; 139 (113)   ; 135 (112)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 4 (1)        ; 112 (103)         ; 23 (9)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer1|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer2|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer3|                                                                                                     ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;          |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                      ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |niosSystemCamControl_clock_1_edge_to_pulse:read_done_edge_to_pulse|                                                                                       ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse|                                                                                    ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:read_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |niosSystemCamControl_clock_1_edge_to_pulse:write_done_edge_to_pulse|                                                                                      ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_done_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse|                                                                                   ; 1 (1)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_edge_to_pulse:write_request_edge_to_pulse                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |niosSystemCamControl_clock_1_master_FSM:master_FSM|                                                                                                       ; 10 (10)     ; 7 (7)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 8 (8)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_master_FSM:master_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;          |niosSystemCamControl_clock_1_slave_FSM:slave_FSM|                                                                                                         ; 5 (5)       ; 4 (4)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 5 (5)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_slave_FSM:slave_FSM                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_clock_1_in_arbitrator:the_niosSystemCamControl_clock_1_in|                                                                              ; 3 (3)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1_in_arbitrator:the_niosSystemCamControl_clock_1_in                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |niosSystemCamControl_clock_1_out_arbitrator:the_niosSystemCamControl_clock_1_out|                                                                            ; 2 (2)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 2 (2)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1_out_arbitrator:the_niosSystemCamControl_clock_1_out                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 1 (1)             ; 1 (1)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|                                                          ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |onchip_memory2_0:the_onchip_memory2_0|                                                                                                                       ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ;              ;
;          |altsyncram:the_altsyncram|                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ;              ;
;             |altsyncram_94c1:auto_generated|                                                                                                                        ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 131072      ; 32   ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ;              ;
;       |onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|                                                                                                      ; 63 (63)     ; 15 (15)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 44 (44)      ; 3 (3)             ; 16 (16)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |procHasControl:the_procHasControl|                                                                                                                           ; 4 (4)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 0 (0)             ; 3 (3)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|procHasControl:the_procHasControl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |procHasControl_s1_arbitrator:the_procHasControl_s1|                                                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|procHasControl_s1_arbitrator:the_procHasControl_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;       |sdram_0:the_sdram_0|                                                                                                                                         ; 500 (374)   ; 224 (138)                 ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 273 (233)    ; 75 (3)            ; 152 (139)        ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|                                                                                                ; 126 (126)   ; 86 (86)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 40 (40)      ; 72 (72)           ; 14 (14)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;       |sdram_0_s1_arbitrator:the_sdram_0_s1|                                                                                                                        ; 103 (52)    ; 34 (3)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (25)      ; 5 (0)             ; 52 (27)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ;              ;
;          |rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|                           ; 25 (25)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 6 (6)        ; 2 (2)             ; 17 (17)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;          |rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|                           ; 27 (27)     ; 12 (12)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 15 (15)      ; 3 (3)             ; 9 (9)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ;              ;
;       |sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|                                                                            ; 79 (79)     ; 22 (22)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 50 (50)      ; 1 (1)             ; 28 (28)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |sysid_control_slave_arbitrator:the_sysid_control_slave|                                                                                                      ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|sysid_control_slave_arbitrator:the_sysid_control_slave                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ;              ;
;       |uart_0:the_uart_0|                                                                                                                                           ; 142 (0)     ; 94 (0)                    ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 46 (0)       ; 22 (0)            ; 74 (0)           ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;          |uart_0_regs:the_uart_0_regs|                                                                                                                              ; 52 (52)     ; 29 (29)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 14 (14)      ; 16 (16)           ; 22 (22)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |uart_0_rx:the_uart_0_rx|                                                                                                                                  ; 59 (57)     ; 38 (36)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 21 (21)      ; 5 (3)             ; 33 (33)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;             |altera_std_synchronizer:the_altera_std_synchronizer|                                                                                                   ; 2 (2)       ; 2 (2)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 2 (2)             ; 0 (0)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ;              ;
;          |uart_0_tx:the_uart_0_tx|                                                                                                                                  ; 38 (38)     ; 27 (27)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 11 (11)      ; 1 (1)             ; 26 (26)          ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |uart_0_s1_arbitrator:the_uart_0_s1|                                                                                                                          ; 2 (2)       ; 1 (1)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 2 (2)            ; |DE2_D5M|niosSystemCamControl:niosSystemCamControl_inst|uart_0_s1_arbitrator:the_uart_0_s1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;              ;
;    |sdram_pll2:unew|                                                                                                                                                ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|sdram_pll2:unew                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ;              ;
;       |altpll:altpll_component|                                                                                                                                     ; 0 (0)       ; 0 (0)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 0 (0)        ; 0 (0)             ; 0 (0)            ; |DE2_D5M|sdram_pll2:unew|altpll:altpll_component                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ;              ;
;    |sld_hub:auto_hub|                                                                                                                                               ; 144 (99)    ; 76 (48)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 68 (51)      ; 14 (11)           ; 62 (37)          ; |DE2_D5M|sld_hub:auto_hub                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ;              ;
;       |sld_rom_sr:hub_info_reg|                                                                                                                                     ; 25 (25)     ; 9 (9)                     ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 16 (16)      ; 0 (0)             ; 9 (9)            ; |DE2_D5M|sld_hub:auto_hub|sld_rom_sr:hub_info_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;              ;
;       |sld_shadow_jsm:shadow_jsm|                                                                                                                                   ; 20 (20)     ; 19 (19)                   ; 0 (0)         ; 0           ; 0    ; 0            ; 0       ; 0         ; 0    ; 0            ; 1 (1)        ; 3 (3)             ; 16 (16)          ; |DE2_D5M|sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;              ;
+---------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------+---------------------------+---------------+-------------+------+--------------+---------+-----------+------+--------------+--------------+-------------------+------------------+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+----------------------------------------------------------------------------------------+
; Delay Chain Summary                                                                    ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; Name          ; Pin Type ; Pad to Core 0 ; Pad to Core 1 ; Pad to Input Register ; TCO ;
+---------------+----------+---------------+---------------+-----------------------+-----+
; FL_DQ[0]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[1]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[2]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[3]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[4]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[5]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[6]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; FL_DQ[7]      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; OTG_DATA[0]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[1]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[2]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[3]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[4]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[5]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[6]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[7]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[8]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[9]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[10]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[11]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[12]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[13]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[14]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DATA[15]  ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[0]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[1]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[2]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[3]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[4]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[5]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[6]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; LCD_DATA[7]   ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SD_DAT        ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SD_DAT3       ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SD_CMD        ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; I2C_SDAT      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[0]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[1]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[2]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[3]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[4]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[5]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[6]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[7]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[8]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[9]  ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[10] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[11] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[12] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[13] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[14] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_DATA[15] ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; AUD_ADCLRCK   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; AUD_DACLRCK   ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; AUD_BCLK      ; Bidir    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; GPIO_0[0]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[1]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[2]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[3]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[4]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[5]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[6]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[7]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[8]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[9]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[10]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[11]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[12]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[13]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[14]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[15]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[16]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[17]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[18]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[19]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[20]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[21]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[22]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[23]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[24]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[25]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[26]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[27]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[28]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[29]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[30]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[31]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[32]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[33]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[34]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_0[35]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[2]     ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[14]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[15]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[18]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[20]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[25]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[26]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[27]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[28]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[29]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[30]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[31]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[32]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[33]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[34]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[35]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; DRAM_DQ[0]    ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[1]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[2]    ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[3]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[4]    ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[5]    ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[6]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[7]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[8]    ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[9]    ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[10]   ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[11]   ; Bidir    ; --            ; (6) 2523 ps   ; (0) 0 ps              ; --  ;
; DRAM_DQ[12]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[13]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[14]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; DRAM_DQ[15]   ; Bidir    ; --            ; (0) 171 ps    ; (0) 0 ps              ; --  ;
; SRAM_DQ[0]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[1]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[2]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[3]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[4]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[5]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[6]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[7]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[8]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[9]    ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[10]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[11]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[12]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[13]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[14]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; SRAM_DQ[15]   ; Bidir    ; (6) 2514 ps   ; (6) 2514 ps   ; --                    ; --  ;
; GPIO_1[0]     ; Bidir    ; (0) 171 ps    ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[1]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[3]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[4]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[5]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[6]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[7]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[8]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[9]     ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[10]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[11]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[12]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[13]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[16]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[17]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[19]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; GPIO_1[21]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[22]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[23]    ; Bidir    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; GPIO_1[24]    ; Bidir    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; CLOCK_27      ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; EXT_CLOCK     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[1]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[2]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[3]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[4]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[5]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[6]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[7]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[8]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[9]         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; SW[10]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[11]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[12]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[13]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[14]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; SW[15]        ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; HEX0[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX0[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX1[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX2[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX3[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX4[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX5[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX6[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; HEX7[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDG[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[0]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[1]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[2]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[3]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[4]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[5]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[6]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[7]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[8]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[9]       ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[10]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[11]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[12]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[13]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[14]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[15]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[16]      ; Output   ; --            ; --            ; --                    ; --  ;
; LEDR[17]      ; Output   ; --            ; --            ; --                    ; --  ;
; UART_TXD      ; Output   ; --            ; --            ; --                    ; --  ;
; IRDA_TXD      ; Output   ; --            ; --            ; --                    ; --  ;
; IRDA_RXD      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; DRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_LDQM     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_UDQM     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_CAS_N    ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_RAS_N    ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_CS_N     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_BA_0     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_BA_1     ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_CLK      ; Output   ; --            ; --            ; --                    ; --  ;
; DRAM_CKE      ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[0]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[1]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[2]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[3]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[4]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[5]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[6]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[7]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[8]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[9]    ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[10]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[11]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[12]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[13]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[14]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[15]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[16]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[17]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[18]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[19]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[20]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_ADDR[21]   ; Output   ; --            ; --            ; --                    ; --  ;
; FL_WE_N       ; Output   ; --            ; --            ; --                    ; --  ;
; FL_RST_N      ; Output   ; --            ; --            ; --                    ; --  ;
; FL_OE_N       ; Output   ; --            ; --            ; --                    ; --  ;
; FL_CE_N       ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[0]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[1]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[2]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[3]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[4]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[5]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[6]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[7]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[8]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[9]  ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[10] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[11] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[12] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[13] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[14] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[15] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[16] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_ADDR[17] ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_UB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_LB_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_WE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_CE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; SRAM_OE_N     ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_ADDR[0]   ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_ADDR[1]   ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_CS_N      ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_RD_N      ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_WR_N      ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_RST_N     ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_FSPEED    ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_LSPEED    ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_INT0      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_INT1      ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DREQ0     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DREQ1     ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; OTG_DACK0_N   ; Output   ; --            ; --            ; --                    ; --  ;
; OTG_DACK1_N   ; Output   ; --            ; --            ; --                    ; --  ;
; LCD_ON        ; Output   ; --            ; --            ; --                    ; --  ;
; LCD_BLON      ; Output   ; --            ; --            ; --                    ; --  ;
; LCD_RW        ; Output   ; --            ; --            ; --                    ; --  ;
; LCD_EN        ; Output   ; --            ; --            ; --                    ; --  ;
; LCD_RS        ; Output   ; --            ; --            ; --                    ; --  ;
; SD_CLK        ; Output   ; --            ; --            ; --                    ; --  ;
; TDI           ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TCK           ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TCS           ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TDO           ; Output   ; --            ; --            ; --                    ; --  ;
; I2C_SCLK      ; Output   ; --            ; --            ; --                    ; --  ;
; PS2_DAT       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; PS2_CLK       ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; VGA_CLK       ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_HS        ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_VS        ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_BLANK     ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_SYNC      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_R[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_G[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[0]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[1]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[2]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[3]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[4]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[5]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[6]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[7]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[8]      ; Output   ; --            ; --            ; --                    ; --  ;
; VGA_B[9]      ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_CMD      ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_CS_N     ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_WR_N     ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_RD_N     ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_RST_N    ; Output   ; --            ; --            ; --                    ; --  ;
; ENET_INT      ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; ENET_CLK      ; Output   ; --            ; --            ; --                    ; --  ;
; AUD_ADCDAT    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; AUD_DACDAT    ; Output   ; --            ; --            ; --                    ; --  ;
; AUD_XCK       ; Output   ; --            ; --            ; --                    ; --  ;
; TD_DATA[0]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[1]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[2]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[3]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[4]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[5]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[6]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_DATA[7]    ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_HS         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_VS         ; Input    ; (0) 170 ps    ; (0) 170 ps    ; --                    ; --  ;
; TD_RESET      ; Output   ; --            ; --            ; --                    ; --  ;
; SW[17]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[0]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; CLOCK_50      ; Input    ; --            ; --            ; --                    ; --  ;
; KEY[2]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; KEY[3]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[16]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; SW[0]         ; Input    ; (0) 171 ps    ; (0) 171 ps    ; --                    ; --  ;
; KEY[1]        ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
; UART_RXD      ; Input    ; (6) 2523 ps   ; (6) 2523 ps   ; --                    ; --  ;
+---------------+----------+---------------+---------------+-----------------------+-----+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Pad To Core Delay Chain Fanout                                                                                                                                                                            ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; Source Pin / Fanout                                                                                                                                                         ; Pad To Core Index ; Setting ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+
; FL_DQ[0]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[1]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[2]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[3]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[4]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[5]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[6]                                                                                                                                                                    ;                   ;         ;
; FL_DQ[7]                                                                                                                                                                    ;                   ;         ;
; OTG_DATA[0]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[1]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[2]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[3]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[4]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[5]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[6]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[7]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[8]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[9]                                                                                                                                                                 ;                   ;         ;
; OTG_DATA[10]                                                                                                                                                                ;                   ;         ;
; OTG_DATA[11]                                                                                                                                                                ;                   ;         ;
; OTG_DATA[12]                                                                                                                                                                ;                   ;         ;
; OTG_DATA[13]                                                                                                                                                                ;                   ;         ;
; OTG_DATA[14]                                                                                                                                                                ;                   ;         ;
; OTG_DATA[15]                                                                                                                                                                ;                   ;         ;
; LCD_DATA[0]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[1]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[2]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[3]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[4]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[5]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[6]                                                                                                                                                                 ;                   ;         ;
; LCD_DATA[7]                                                                                                                                                                 ;                   ;         ;
; SD_DAT                                                                                                                                                                      ;                   ;         ;
; SD_DAT3                                                                                                                                                                     ;                   ;         ;
; SD_CMD                                                                                                                                                                      ;                   ;         ;
; I2C_SDAT                                                                                                                                                                    ;                   ;         ;
; ENET_DATA[0]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[1]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[2]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[3]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[4]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[5]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[6]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[7]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[8]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[9]                                                                                                                                                                ;                   ;         ;
; ENET_DATA[10]                                                                                                                                                               ;                   ;         ;
; ENET_DATA[11]                                                                                                                                                               ;                   ;         ;
; ENET_DATA[12]                                                                                                                                                               ;                   ;         ;
; ENET_DATA[13]                                                                                                                                                               ;                   ;         ;
; ENET_DATA[14]                                                                                                                                                               ;                   ;         ;
; ENET_DATA[15]                                                                                                                                                               ;                   ;         ;
; AUD_ADCLRCK                                                                                                                                                                 ;                   ;         ;
; AUD_DACLRCK                                                                                                                                                                 ;                   ;         ;
; AUD_BCLK                                                                                                                                                                    ;                   ;         ;
; GPIO_0[0]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[1]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[2]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[3]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[4]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[5]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[6]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[7]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[8]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[9]                                                                                                                                                                   ;                   ;         ;
; GPIO_0[10]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[11]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[12]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[13]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[14]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[15]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[16]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[17]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[18]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[19]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[20]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[21]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[22]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[23]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[24]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[25]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[26]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[27]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[28]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[29]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[30]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[31]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[32]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[33]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[34]                                                                                                                                                                  ;                   ;         ;
; GPIO_0[35]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[2]                                                                                                                                                                   ;                   ;         ;
; GPIO_1[14]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[15]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[18]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[20]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[25]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[26]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[27]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[28]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[29]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[30]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[31]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[32]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[33]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[34]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[35]                                                                                                                                                                  ;                   ;         ;
; DRAM_DQ[0]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[0]~feeder                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[1]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[1]~feeder                                                                                                 ; 1                 ; 0       ;
; DRAM_DQ[2]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[2]                                                                                                        ; 0                 ; 0       ;
; DRAM_DQ[3]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[3]                                                                                                        ; 1                 ; 0       ;
; DRAM_DQ[4]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[4]~feeder                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[5]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[5]~feeder                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[6]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[6]~feeder                                                                                                 ; 1                 ; 0       ;
; DRAM_DQ[7]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[7]~feeder                                                                                                 ; 1                 ; 0       ;
; DRAM_DQ[8]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[8]~feeder                                                                                                 ; 1                 ; 0       ;
; DRAM_DQ[9]                                                                                                                                                                  ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[9]~feeder                                                                                                 ; 0                 ; 0       ;
; DRAM_DQ[10]                                                                                                                                                                 ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[10]~feeder                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[11]                                                                                                                                                                 ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mDATAOUT[11]~feeder                                                                                                ; 0                 ; 0       ;
; DRAM_DQ[12]                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Control_4Port:u7|mDATAOUT[12]~feeder                                                                                                                           ; 1                 ; 0       ;
; DRAM_DQ[13]                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Control_4Port:u7|mDATAOUT[13]~feeder                                                                                                                           ; 1                 ; 0       ;
; DRAM_DQ[14]                                                                                                                                                                 ;                   ;         ;
;      - Sdram_Control_4Port:u7|mDATAOUT[14]                                                                                                                                  ; 1                 ; 0       ;
; DRAM_DQ[15]                                                                                                                                                                 ;                   ;         ;
; SRAM_DQ[0]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[16]~30             ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[16]~88                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[0]~5                         ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[0]~15                               ; 0                 ; 6       ;
; SRAM_DQ[1]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[17]~83                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[17]~64             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[1]~3                         ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[1]~14                               ; 1                 ; 6       ;
; SRAM_DQ[2]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[18]~78                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[18]~70             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[2]~4                         ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[2]~13                               ; 1                 ; 6       ;
; SRAM_DQ[3]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[19]~73                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[19]~67             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[3]~0                         ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[3]~12                               ; 1                 ; 6       ;
; SRAM_DQ[4]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[20]~68                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[20]~76             ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[4]~1                         ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[4]~11                               ; 0                 ; 6       ;
; SRAM_DQ[5]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[21]~63                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[21]~73             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[5]~2                         ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[5]~10                               ; 1                 ; 6       ;
; SRAM_DQ[6]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[22]~33             ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[22]~58                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[6]~9                                ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[6]~14                        ; 0                 ; 6       ;
; SRAM_DQ[7]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[23]~36             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[23]~20                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[7]~1                                ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[7]~15                        ; 1                 ; 6       ;
; SRAM_DQ[8]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[24]~39             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[24]~54                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[8]~8                                ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[8]~13                        ; 1                 ; 6       ;
; SRAM_DQ[9]                                                                                                                                                                  ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[25]~42             ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[25]~50                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[9]~7                                ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[9]~12                        ; 0                 ; 6       ;
; SRAM_DQ[10]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[26]~45             ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[26]~47                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[10]~6                               ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[10]~11                       ; 0                 ; 6       ;
; SRAM_DQ[11]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[27]~1              ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[27]~44                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[11]~7                        ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[11]~5                               ; 0                 ; 6       ;
; SRAM_DQ[12]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[28]~4              ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[28]~41                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[12]~10                       ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[12]~4                               ; 1                 ; 6       ;
; SRAM_DQ[13]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[29]~7              ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[29]~37                                  ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[13]~8                        ; 0                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[13]~3                               ; 0                 ; 6       ;
; SRAM_DQ[14]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[30]~10             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[30]~33                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[14]~9                        ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[14]~2                               ; 1                 ; 6       ;
; SRAM_DQ[15]                                                                                                                                                                 ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~13             ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_readdata[31]~29                                  ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_dbs_16_reg_segment_0[15]~6                        ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|p1_dbs_latent_16_reg_segment_0[15]~0                               ; 1                 ; 6       ;
; GPIO_1[0]                                                                                                                                                                   ;                   ;         ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a0                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a1                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a3                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a5                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a7                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a8                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a9                              ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a10                             ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a12                             ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a14                             ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a15                             ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ram_block3a16                             ; 1                 ; 6       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[10]                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[9]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[8]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[7]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[6]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[5]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[4]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[3]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[2]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[1]                                   ; 0                 ; 0       ;
;      - RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|counter_reg_bit4a[0]                                   ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a0 ; 1                 ; 6       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ram_block15a9 ; 1                 ; 6       ;
;      - CCD_Capture:u3|X_Cont[15]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[14]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[13]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[12]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[11]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[10]                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[9]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[8]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[7]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[6]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[5]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[4]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[3]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[2]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[1]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|X_Cont[0]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[1]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[2]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[3]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[4]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[5]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[6]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[7]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[8]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[9]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[10]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[11]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[12]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[13]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[14]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[15]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[16]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[17]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[18]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[19]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[20]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[21]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[22]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[23]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[24]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[25]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[26]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[27]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[28]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[29]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[30]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[31]                                                                                                                                        ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[0]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[1]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[2]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[3]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[4]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[5]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[6]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[7]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[8]                                                                                                                                             ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[5]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[6]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[7]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[8]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[9]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[10]                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[11]                                                                                                                                                 ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[9]                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|Y_Cont[10]                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempG[1]                                                                                                                                                  ; 0                 ; 0       ;
;      - CCD_Capture:u3|Frame_Cont[0]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|Pre_FVAL                                                                                                                                              ; 0                 ; 0       ;
;      - rCCD_FVAL                                                                                                                                                            ; 0                 ; 0       ;
;      - CCD_Capture:u3|mSTART                                                                                                                                                ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_FVAL                                                                                                                                             ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_LVAL                                                                                                                                             ; 0                 ; 0       ;
;      - rCCD_LVAL                                                                                                                                                            ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDVAL                                                                                                                                                     ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]         ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[7]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[3]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[6]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[2]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[5]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[6]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[7]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[5]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[4]                                                                                                                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[0]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[1]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[8]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[9]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[9]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[8]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[6]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[7]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[4]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[5]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[2]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                            ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe24a[3]         ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[8]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[8]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[9]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[9]                                                                                                                                                  ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[10]                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[10]                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempR[11]                                                                                                                                                 ; 0                 ; 0       ;
;      - RAW2RGB:u4|tempB[11]                                                                                                                                                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]         ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[6]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[7]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[5]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[4]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[4]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[3]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[2]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[1]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[0]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[6]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[5]                                                                                                                                               ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|parity11                                 ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[0]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[1]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[9]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[8]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[6]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[7]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[4]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[5]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[2]         ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|alt_synch_pipe_vd8:ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a[3]         ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[8]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[7]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[9]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[8]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[10]                                                                                                                                              ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[9]                                                                                                                                               ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_0[11]                                                                                                                                              ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[10]                                                                                                                                              ; 0                 ; 0       ;
;      - RAW2RGB:u4|mDATAd_1[11]                                                                                                                                              ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[4]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[3]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[2]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[1]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[0]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[6]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[5]                                                                                                                                          ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[0]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[1]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[8]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[9]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[6]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[7]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[4]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[5]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[2]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|delayed_wrptr_g[3]                                                  ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a0                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a1                           ; 0                 ; 0       ;
;      - Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|sub_parity12a2                           ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[7]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[8]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[9]                                                                                                                                          ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[10]                                                                                                                                         ; 0                 ; 0       ;
;      - CCD_Capture:u3|mCCD_DATA[11]                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[4]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[3]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[2]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[1]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[0]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[6]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[5]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[7]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[8]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[9]                                                                                                                                                         ; 0                 ; 0       ;
;      - rCCD_DATA[10]                                                                                                                                                        ; 0                 ; 0       ;
;      - rCCD_DATA[11]                                                                                                                                                        ; 0                 ; 0       ;
; GPIO_1[1]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[11]~feeder                                                                                                                                                 ; 1                 ; 6       ;
; GPIO_1[3]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[10]~feeder                                                                                                                                                 ; 1                 ; 6       ;
; GPIO_1[4]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[9]~feeder                                                                                                                                                  ; 0                 ; 6       ;
; GPIO_1[5]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[8]~feeder                                                                                                                                                  ; 0                 ; 6       ;
; GPIO_1[6]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[7]                                                                                                                                                         ; 1                 ; 6       ;
; GPIO_1[7]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[6]                                                                                                                                                         ; 0                 ; 6       ;
; GPIO_1[8]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[5]~feeder                                                                                                                                                  ; 0                 ; 6       ;
; GPIO_1[9]                                                                                                                                                                   ;                   ;         ;
;      - rCCD_DATA[4]                                                                                                                                                         ; 1                 ; 6       ;
; GPIO_1[10]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[3]~feeder                                                                                                                                                  ; 0                 ; 6       ;
; GPIO_1[11]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[2]                                                                                                                                                         ; 1                 ; 6       ;
; GPIO_1[12]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[1]~feeder                                                                                                                                                  ; 0                 ; 6       ;
; GPIO_1[13]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_DATA[0]                                                                                                                                                         ; 0                 ; 6       ;
; GPIO_1[16]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[17]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[19]                                                                                                                                                                  ;                   ;         ;
; GPIO_1[21]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_LVAL~feeder                                                                                                                                                     ; 0                 ; 6       ;
; GPIO_1[22]                                                                                                                                                                  ;                   ;         ;
;      - rCCD_FVAL~feeder                                                                                                                                                     ; 0                 ; 6       ;
; GPIO_1[23]                                                                                                                                                                  ;                   ;         ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK1~0                                                                                                                           ; 1                 ; 6       ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK2~0                                                                                                                           ; 1                 ; 6       ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK3~2                                                                                                                           ; 1                 ; 6       ;
;      - I2C_CCD_Config:u8|I2C_Controller:u0|ACK4~2                                                                                                                           ; 1                 ; 6       ;
; GPIO_1[24]                                                                                                                                                                  ;                   ;         ;
; CLOCK_27                                                                                                                                                                    ;                   ;         ;
; EXT_CLOCK                                                                                                                                                                   ;                   ;         ;
; SW[1]                                                                                                                                                                       ;                   ;         ;
; SW[2]                                                                                                                                                                       ;                   ;         ;
; SW[3]                                                                                                                                                                       ;                   ;         ;
; SW[4]                                                                                                                                                                       ;                   ;         ;
; SW[5]                                                                                                                                                                       ;                   ;         ;
; SW[6]                                                                                                                                                                       ;                   ;         ;
; SW[7]                                                                                                                                                                       ;                   ;         ;
; SW[8]                                                                                                                                                                       ;                   ;         ;
; SW[9]                                                                                                                                                                       ;                   ;         ;
; SW[10]                                                                                                                                                                      ;                   ;         ;
; SW[11]                                                                                                                                                                      ;                   ;         ;
; SW[12]                                                                                                                                                                      ;                   ;         ;
; SW[13]                                                                                                                                                                      ;                   ;         ;
; SW[14]                                                                                                                                                                      ;                   ;         ;
; SW[15]                                                                                                                                                                      ;                   ;         ;
; IRDA_RXD                                                                                                                                                                    ;                   ;         ;
; OTG_INT0                                                                                                                                                                    ;                   ;         ;
; OTG_INT1                                                                                                                                                                    ;                   ;         ;
; OTG_DREQ0                                                                                                                                                                   ;                   ;         ;
; OTG_DREQ1                                                                                                                                                                   ;                   ;         ;
; TDI                                                                                                                                                                         ;                   ;         ;
; TCK                                                                                                                                                                         ;                   ;         ;
; TCS                                                                                                                                                                         ;                   ;         ;
; PS2_DAT                                                                                                                                                                     ;                   ;         ;
; PS2_CLK                                                                                                                                                                     ;                   ;         ;
; ENET_INT                                                                                                                                                                    ;                   ;         ;
; AUD_ADCDAT                                                                                                                                                                  ;                   ;         ;
; TD_DATA[0]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[1]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[2]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[3]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[4]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[5]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[6]                                                                                                                                                                  ;                   ;         ;
; TD_DATA[7]                                                                                                                                                                  ;                   ;         ;
; TD_HS                                                                                                                                                                       ;                   ;         ;
; TD_VS                                                                                                                                                                       ;                   ;         ;
; SW[17]                                                                                                                                                                      ;                   ;         ;
;      - Sdram_Arbiter:sdramArbiter0|Next_State.State_AccelHasControl~0                                                                                                       ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Next_State.State_CamHasControl~0                                                                                                         ; 1                 ; 6       ;
; KEY[0]                                                                                                                                                                      ;                   ;         ;
;      - Reset_Delay:u2|oRST_2                                                                                                                                                ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_CamHasControl                                                                                                        ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                                                                                                      ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[1]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[2]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[3]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[4]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[5]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[6]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[7]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[8]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[9]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[10]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[11]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[12]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[13]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[14]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[15]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[16]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[17]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[18]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[19]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[20]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[21]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[22]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[23]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[24]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[25]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[26]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[27]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[28]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[29]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[30]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[31]                                                                                                                                              ; 1                 ; 6       ;
;      - Reset_Delay:u2|Cont[0]                                                                                                                                               ; 1                 ; 6       ;
;      - Reset_Delay:u2|oRST_0                                                                                                                                                ; 1                 ; 6       ;
;      - niosSystemCamControl:niosSystemCamControl_inst|reset_n_sources~0                                                                                                     ; 1                 ; 6       ;
;      - Reset_Delay:u2|oRST_1                                                                                                                                                ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG928                                                                                              ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadNiosMode_NEW_REG930                                                                                              ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_NEW_REG932                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosNOP_NEW_REG934                                                                                                   ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_NEW_REG938                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_NEW_REG940                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_CamNOP_NEW_REG942                                                                                                    ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_LoadCamMode_NEW_REG944                                                                                               ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG946                                                                                            ; 1                 ; 6       ;
;      - Sdram_Arbiter:sdramArbiter0|Current_State.State_NiosHasControl_NEW_REG948                                                                                            ; 1                 ; 6       ;
;      - Reset_Delay:u2|oRST_0~_Duplicate                                                                                                                                     ; 1                 ; 6       ;
; CLOCK_50                                                                                                                                                                    ;                   ;         ;
; KEY[2]                                                                                                                                                                      ;                   ;         ;
;      - CCD_Capture:u3|mSTART~0                                                                                                                                              ; 1                 ; 6       ;
; KEY[3]                                                                                                                                                                      ;                   ;         ;
;      - CCD_Capture:u3|mSTART~0                                                                                                                                              ; 1                 ; 6       ;
; SW[16]                                                                                                                                                                      ;                   ;         ;
;      - HWAcceleration:HWAccelUnit|rGO                                                                                                                                       ; 1                 ; 6       ;
; SW[0]                                                                                                                                                                       ;                   ;         ;
; KEY[1]                                                                                                                                                                      ;                   ;         ;
;      - I2C_CCD_Config:u8|iexposure_adj_delay[0]                                                                                                                             ; 0                 ; 6       ;
;      - I2C_CCD_Config:u8|always1~8                                                                                                                                          ; 0                 ; 6       ;
; UART_RXD                                                                                                                                                                    ;                   ;         ;
;      - niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|din_s1~feeder           ; 0                 ; 6       ;
+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-------------------+---------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Control Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Location           ; Fan-Out ; Usage                                              ; Global ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|exp_value_dffe1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCFF_X30_Y19_N23   ; 99      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel5d1c                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X31_Y23_N9    ; 38      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_exp_value_to_compare_muxa_dataout[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X30_Y24_N16 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|Add0~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X55_Y3_N10  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|Add0~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X53_Y3_N2   ; 23      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y3_N8   ; 31      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X29_Y3_N19    ; 31      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X57_Y3_N9     ; 14      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_N2             ; 95      ; Clock                                              ; yes    ; Global Clock         ; GCLK2            ; --                        ;
; CLOCK_50                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; PIN_N2             ; 5       ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; GPIO_1[0]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; PIN_K25            ; 254     ; Clock                                              ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Going                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCFF_X36_Y2_N5     ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X51_Y25_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Read~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X35_Y2_N6   ; 133     ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Equal5~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y2_N2   ; 4       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X64_Y19_N1    ; 15      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK6            ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y32_N18 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y32_N16 ; 13      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y31_N20 ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X64_Y19_N15   ; 15      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK4            ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X23_Y2_N6   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X23_Y2_N4   ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y3_N28  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X25_Y1_N3     ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y1_N26  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X24_Y1_N0   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X28_Y4_N22  ; 7       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X23_Y3_N5     ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y3_N30  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X23_Y3_N0   ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X28_Y4_N2   ; 6       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X2_Y6_N23     ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X5_Y4_N9      ; 18      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|rp_shift~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X3_Y6_N0    ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X5_Y5_N1      ; 81      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|LessThan0~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X4_Y5_N6    ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y4_N12  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X46_Y23_N2  ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LUT_INDEX[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCFF_X49_Y22_N11   ; 33      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LUT_INDEX[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X45_Y23_N16 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X10_Y23_N16 ; 17      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|LessThan3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X49_Y22_N0  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|always1~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X2_Y17_N4   ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|i2c_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X2_Y17_N10  ; 43      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X2_Y17_N23    ; 26      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X28_Y18_N25   ; 72      ; Clock                                              ; yes    ; Global Clock         ; GCLK11           ; --                        ;
; I2C_CCD_Config:u8|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X45_Y23_N6  ; 24      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; I2C_CCD_Config:u8|mI2C_GO                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X45_Y23_N25   ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; PIN_G26            ; 49      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X51_Y7_N2   ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; RAW2RGB:u4|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X56_Y3_N16  ; 29      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|Equal0~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X9_Y2_N26   ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X9_Y4_N1      ; 131     ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X34_Y2_N17    ; 758     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK15           ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X9_Y2_N15     ; 21      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK7            ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X9_Y2_N15     ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Reset_Delay:u2|oRST_2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X9_Y2_N5      ; 180     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK14           ; --                        ;
; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X14_Y5_N16  ; 16      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Equal5~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X6_Y3_N22   ; 9       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCFF_X8_Y34_N11    ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y34_N10 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X12_Y34_N0  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X11_Y35_N22 ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCFF_X27_Y34_N1    ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y34_N18 ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X25_Y34_N28 ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X23_Y33_N12 ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCFF_X15_Y1_N15    ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X15_Y3_N6   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X15_Y3_N16  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y2_N24  ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCFF_X7_Y14_N3     ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCCOMB_X9_Y14_N16  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X9_Y14_N22  ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X12_Y13_N0  ; 8       ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X5_Y2_N13     ; 18      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X5_Y4_N7      ; 18      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|command:command1|rp_shift~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X6_Y4_N14   ; 1       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|rRD1_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X8_Y6_N6    ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|rRD2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X10_Y5_N30  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; Sdram_Control_4Port:u7|rWR2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X9_Y4_N18   ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X17_Y34_N0  ; 14      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y34_N16 ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; VGA_Controller:u1|LessThan9~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X17_Y34_N16 ; 13      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y19_N0     ; 159     ; Clock                                              ; yes    ; Global Clock         ; GCLK5            ; --                        ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; JTAG_X1_Y19_N0     ; 22      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X29_Y14_N5    ; 4597    ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_start                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; LCFF_X25_Y14_N11   ; 8       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ctrl_custom_multi                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X25_Y14_N23   ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt_nxt[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X20_Y15_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_rd_data_cnt_nxt[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X22_Y15_N16 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y18_N20 ; 2       ; Read enable                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X24_Y18_N24 ; 20      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCFF_X23_Y14_N7    ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X27_Y15_N1    ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ienable_reg_irq0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y12_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; LCFF_X37_Y9_N29    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X25_Y14_N12 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X29_Y11_N0  ; 805     ; Clock enable, Sync. clear                          ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_wr_dst_reg_from_M                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X20_Y7_N23    ; 4       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Add8~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X29_Y8_N20  ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X19_Y6_N25    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y13_N28 ; 38      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y7_N26  ; 33      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCFF_X20_Y8_N25    ; 52      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X19_Y13_N0  ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X21_Y13_N7    ; 19      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCFF_X22_Y11_N3    ; 34      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Equal263~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X22_Y10_N14 ; 4       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y8_N18  ; 172     ; Clock enable, Read enable, Sync. clear, Sync. load ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_bht_wr_en_unfiltered                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X21_Y7_N0   ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_br_cond_taken_history[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X21_Y7_N22  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCFF_X19_Y13_N13   ; 32      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCFF_X21_Y7_N11    ; 35      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X29_Y8_N25    ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|always134~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y15_N30 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|jxuir                                                                                                                                                                                                                                                                                                               ; LCFF_X24_Y29_N5    ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                                                ; LCCOMB_X25_Y27_N10 ; 15      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                                                                                   ; LCFF_X24_Y29_N11   ; 39      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_tck:the_cpu_0_jtag_debug_module_tck|sr~46                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X23_Y29_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X22_Y29_N14 ; 37      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_uir~0                                                                                                                                                                                                                                                                                                                ; LCCOMB_X24_Y29_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_avalon_reg:the_cpu_0_nios2_avalon_reg|take_action_oci_intr_mask_reg~0                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X19_Y16_N2  ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y27_N28 ; 31      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]~15                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X27_Y27_N16 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonWr                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X27_Y27_N25   ; 3       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|comb~2                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y19_N6  ; 2       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X22_Y15_N22 ; 16      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_tag_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X22_Y12_N28 ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCFF_X15_Y17_N29   ; 11      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_ap_cnt_nxt[3]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X16_Y17_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y10_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_valid_bits_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y12_N6  ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y13_N16 ; 6       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wraddress_nxt[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y12_N16 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_wren                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X12_Y12_N2  ; 1       ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated|pipeline_dffe[8]                                                                                                                                                                                        ; LCFF_X41_Y12_N23   ; 101     ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[26]~2                                                                                                                                                                                                                            ; LCCOMB_X49_Y10_N16 ; 32      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                             ; LCFF_X43_Y8_N27    ; 24      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|cntr_46h:cntr3|counter_reg_bit8a[4]~0                                                                                                                                                        ; LCCOMB_X51_Y18_N30 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|cntr_emf:cntr1|cout_actual                                                                                                                                                                   ; LCCOMB_X51_Y18_N28 ; 5       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|dffe4                                                                                                                                                                                        ; LCFF_X51_Y18_N1    ; 1       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|result_int[14]~28 ; LCCOMB_X47_Y15_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|result_int[14]~26 ; LCCOMB_X47_Y14_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|q_next_dffe[1]                                                             ; LCFF_X43_Y15_N1    ; 25      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X48_Y17_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X48_Y16_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X50_Y17_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X50_Y16_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X49_Y15_N25   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X53_Y13_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X55_Y13_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X54_Y13_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X55_Y14_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X55_Y10_N25   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X58_Y14_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X58_Y15_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X56_Y14_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X56_Y15_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X59_Y11_N1    ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X57_Y16_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X57_Y17_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X55_Y16_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X55_Y17_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X58_Y16_N9    ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X57_Y19_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X56_Y20_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X56_Y19_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y20_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X62_Y20_N11   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X55_Y22_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X55_Y23_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y22_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y23_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X61_Y22_N1    ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X56_Y24_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X56_Y25_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y24_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y25_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X60_Y24_N27   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X59_Y28_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X58_Y28_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X59_Y27_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X60_Y28_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X63_Y29_N19   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X58_Y29_N24 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X56_Y28_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X57_Y29_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X56_Y29_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X56_Y30_N21   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X53_Y28_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X53_Y29_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X54_Y28_N30 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X54_Y29_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X50_Y32_N13   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X48_Y29_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X48_Y31_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X49_Y30_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X50_Y31_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X44_Y30_N31   ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X46_Y31_N28 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X42_Y31_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X44_Y31_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X42_Y30_N26 ; 11      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; LCFF_X44_Y33_N1    ; 26      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; LCCOMB_X38_Y33_N30 ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; LCCOMB_X40_Y31_N24 ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X40_Y33_N30 ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; LCCOMB_X40_Y32_N28 ; 13      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|q_next_dffe[1]                                                             ; LCFF_X37_Y34_N17   ; 29      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|mux_remainder_w~0                                                                                                                                                                          ; LCCOMB_X37_Y31_N16 ; 50      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X15_Y21_N26 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X15_Y14_N4  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|p1_cpu_0_instruction_master_latency_counter~2                                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X16_Y17_N0  ; 3       ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_counter_enable~1                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y17_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_arb_winner~0                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X23_Y17_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|fp_op_type:the_fp_op_type|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X15_Y24_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|fp_operand:the_fp_operand|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X29_Y23_N28 ; 32      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|r_ena~0                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y27_N26 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|read_write~1                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X11_Y28_N30 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X14_Y28_N6  ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|write_stalled~1                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X11_Y28_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_rd~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X14_Y23_N22 ; 8       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCFF_X14_Y23_N27   ; 15      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|ien_AF~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y23_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X11_Y24_N28 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|a_fefifo_7cf:fifo_state|_~0                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X12_Y23_N6  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X11_Y27_N28 ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCFF_X14_Y23_N1    ; 16      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X11_Y24_N26 ; 12      ; Clock enable, Write enable                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|enable_state_change~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y21_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y21_N14 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|read_address_offset~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X22_Y21_N14 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|transactions_remaining_reg~9                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X25_Y21_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_downstream_arbitrator:the_niosSystemCamControl_burst_0_downstream|r_2~3                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y21_N8  ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X27_Y24_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X25_Y24_N10 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream|always1~0                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y24_N24 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y24_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|burstcount_fifo_for_niosSystemCamControl_burst_0_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_0_upstream|always4~0                                                                                                                                                                                                                                                                               ; LCCOMB_X27_Y24_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X24_Y24_N20 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|always7~0                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y24_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|enable_state_change~0                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y24_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y21_N0  ; 25      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|read_address_offset~6                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X18_Y24_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|upstream_read_run                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X19_Y22_N16 ; 31      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_downstream_arbitrator:the_niosSystemCamControl_burst_10_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y22_N18 ; 51      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X17_Y22_N24 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always0~0                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y23_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always10~0                                                                                                                                                                                                                                                                          ; LCCOMB_X21_Y24_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always12~0                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y25_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always1~0                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y25_N22 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always2~0                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y23_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always4~0                                                                                                                                                                                                                                                                           ; LCCOMB_X20_Y23_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always6~0                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y24_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|burstcount_fifo_for_niosSystemCamControl_burst_10_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_10_upstream|always8~0                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y24_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|always15~0                                                                                                                                                                                                                                              ; LCCOMB_X20_Y25_N30 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_10_upstream|always1~1                                                                                                                                                                                                                                               ; LCCOMB_X12_Y25_N4  ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|enable_state_change~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y20_N4  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X23_Y20_N2  ; 17      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X25_Y20_N30 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining_reg~7                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X19_Y20_N6  ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_downstream_arbitrator:the_niosSystemCamControl_burst_1_downstream|r_0~1                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y17_N22 ; 61      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X28_Y20_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|burstcount_fifo_for_niosSystemCamControl_burst_1_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_1_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X28_Y20_N14 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|burstcount_fifo_for_niosSystemCamControl_burst_1_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_1_upstream|always2~1                                                                                                                                                                                                                                                                               ; LCCOMB_X29_Y17_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X29_Y17_N20 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|always5~1                                                                                                                                                                                                                                                   ; LCCOMB_X25_Y20_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_downstream_arbitrator:the_niosSystemCamControl_burst_2_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y23_N30 ; 20      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y23_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|burstcount_fifo_for_niosSystemCamControl_burst_2_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_2_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y23_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|burstcount_fifo_for_niosSystemCamControl_burst_2_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_2_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y23_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|always1~1                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y23_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_2_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X18_Y23_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_downstream_arbitrator:the_niosSystemCamControl_burst_3_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X14_Y24_N28 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X16_Y25_N26 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|burstcount_fifo_for_niosSystemCamControl_burst_3_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_3_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y25_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|burstcount_fifo_for_niosSystemCamControl_burst_3_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_3_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y25_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y22_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_3_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y22_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_downstream_arbitrator:the_niosSystemCamControl_burst_4_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y27_N20 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y27_N2  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|burstcount_fifo_for_niosSystemCamControl_burst_4_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_4_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y27_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|burstcount_fifo_for_niosSystemCamControl_burst_4_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_4_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y27_N16 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|always1~1                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y27_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_4_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y27_N16 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|enable_state_change~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X21_Y18_N12 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCCOMB_X20_Y16_N22 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|read_address_offset~6                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y19_N10 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|upstream_read_run                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X22_Y19_N0  ; 21      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|write_address_offset~6                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X19_Y18_N16 ; 5       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~3                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y18_N30 ; 48      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X20_Y19_N2  ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X19_Y19_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|burstcount_fifo_for_niosSystemCamControl_burst_5_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_5_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X20_Y19_N22 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y19_N28 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y22_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_downstream_arbitrator:the_niosSystemCamControl_burst_6_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X25_Y23_N24 ; 40      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|always3~1                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y23_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|burstcount_fifo_for_niosSystemCamControl_burst_6_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_6_upstream|always0~1                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y23_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|burstcount_fifo_for_niosSystemCamControl_burst_6_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_6_upstream|always2~1                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y23_N18 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|always1~1                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y23_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_6_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X27_Y22_N28 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_downstream_arbitrator:the_niosSystemCamControl_burst_7_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y26_N10 ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X24_Y25_N4  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|burstcount_fifo_for_niosSystemCamControl_burst_7_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_7_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y25_N2  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|burstcount_fifo_for_niosSystemCamControl_burst_7_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_7_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X24_Y25_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X22_Y25_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_7_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y25_N18 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_downstream_arbitrator:the_niosSystemCamControl_burst_8_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X15_Y24_N28 ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X18_Y25_N24 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|burstcount_fifo_for_niosSystemCamControl_burst_8_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_8_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y25_N8  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|burstcount_fifo_for_niosSystemCamControl_burst_8_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_8_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y25_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|always1~0                                                                                                                                                                                                                                                   ; LCCOMB_X19_Y25_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_8_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y22_N6  ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_downstream_arbitrator:the_niosSystemCamControl_burst_9_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X22_Y26_N12 ; 21      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|always3~0                                                                                                                                                                                                                                                                                                                                                                                                          ; LCCOMB_X23_Y26_N20 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|burstcount_fifo_for_niosSystemCamControl_burst_9_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_9_upstream|always0~0                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y27_N0  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|burstcount_fifo_for_niosSystemCamControl_burst_9_upstream_module:burstcount_fifo_for_niosSystemCamControl_burst_9_upstream|always2~0                                                                                                                                                                                                                                                                               ; LCCOMB_X23_Y27_N6  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|always1~1                                                                                                                                                                                                                                                   ; LCCOMB_X23_Y27_N4  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_9_upstream|always5~0                                                                                                                                                                                                                                                   ; LCCOMB_X21_Y26_N16 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X5_Y18_N26  ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X7_Y18_N6   ; 16      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X25_Y28_N13   ; 7384    ; Async. clear                                       ; yes    ; Global Clock         ; GCLK8            ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X23_Y28_N17   ; 46      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                   ; LCFF_X23_Y28_N17   ; 284     ; Async. clear                                       ; yes    ; Global Clock         ; GCLK9            ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_counter_enable~0                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X18_Y13_N30 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_arb_winner~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; LCCOMB_X17_Y13_N26 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X20_Y21_N20 ; 32      ; Write enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|reset_n_sources~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X23_Y28_N16 ; 4       ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X3_Y12_N19    ; 28      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X5_Y15_N18  ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X5_Y15_N16  ; 41      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_0_out_to_sdram_0_s1|always1~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y18_N2   ; 7       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always0~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y18_N6   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always10~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X4_Y18_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always12~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X4_Y18_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always15~0                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X5_Y18_N0   ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always2~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X5_Y17_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always4~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y17_N14  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always6~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y17_N12  ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always8~0                                                                                                                                                                                                                                                                                                                                 ; LCCOMB_X4_Y18_N8   ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_counter_enable~1                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X19_Y14_N14 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_arb_winner~0                                                                                                                                                                                                                                                                                                                                                                                ; LCCOMB_X18_Y14_N28 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X16_Y14_N10 ; 17      ; Output enable                                      ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X16_Y26_N6  ; 10      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; LCCOMB_X16_Y26_N22 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X14_Y26_N4  ; 11      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X12_Y26_N8  ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X18_Y26_N6  ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|unxshiftxtx_shift_register_contentsxtx_shift_reg_outxx5_in[0]~1                                                                                                                                                                                                                                                                                                                                                                                                     ; LCCOMB_X18_Y26_N26 ; 9       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; rClk[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCFF_X32_Y2_N1     ; 158     ; Clock                                              ; yes    ; Global Clock         ; GCLK12           ; --                        ;
; rClk[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCFF_X32_Y2_N3     ; 351     ; Clock                                              ; yes    ; Global Clock         ; GCLK13           ; --                        ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X35_Y8_N30  ; 10      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; rtl~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X42_Y24_N30 ; 11      ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PLL_1              ; 12      ; Clock                                              ; yes    ; Global Clock         ; GCLK1            ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PLL_1              ; 8437    ; Clock                                              ; yes    ; Global Clock         ; GCLK3            ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; PLL_1              ; 1386    ; Clock                                              ; yes    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; LCFF_X15_Y29_N19   ; 67      ; Async. clear                                       ; yes    ; Global Clock         ; GCLK10           ; --                        ;
; sld_hub:auto_hub|irf_reg[1][4]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; LCCOMB_X18_Y29_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irf_reg[2][4]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; LCCOMB_X18_Y29_N20 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|irsr_reg[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; LCCOMB_X17_Y28_N24 ; 6       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|node_ena~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; LCCOMB_X16_Y29_N30 ; 2       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[1][4]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y29_N10 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|shadow_irf_reg[2][4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X17_Y29_N18 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|WORD_SR~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; LCCOMB_X19_Y29_N14 ; 4       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|clear_signal                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; LCCOMB_X20_Y29_N30 ; 7       ; Sync. clear                                        ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_rom_sr:hub_info_reg|word_counter~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; LCCOMB_X19_Y29_N16 ; 5       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCFF_X15_Y29_N29   ; 15      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X15_Y29_N7    ; 12      ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCFF_X15_Y29_N17   ; 38      ; Sync. load                                         ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCFF_X17_Y28_N5    ; 42      ; Sync. clear, Sync. load                            ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; LCFF_X17_Y28_N21   ; 12      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_dr_scan_proc~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; LCCOMB_X15_Y29_N24 ; 3       ; Clock enable                                       ; no     ; --                   ; --               ; --                        ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; LCFF_X14_Y29_N5    ; 29      ; Async. clear                                       ; no     ; --                   ; --               ; --                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+--------------------+---------+----------------------------------------------------+--------+----------------------+------------------+---------------------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Global & Other Fast Signals                                                                                                                                                                                                                                   ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; Name                                                                                                                                                       ; Location         ; Fan-Out ; Global Resource Used ; Global Line Name ; Enable Signal Source Name ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+
; CLOCK_50                                                                                                                                                   ; PIN_N2           ; 95      ; Global Clock         ; GCLK2            ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]   ; LCFF_X64_Y19_N1  ; 15      ; Global Clock         ; GCLK6            ; --                        ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]   ; LCFF_X64_Y19_N15 ; 15      ; Global Clock         ; GCLK4            ; --                        ;
; I2C_CCD_Config:u8|mI2C_CTRL_CLK                                                                                                                            ; LCFF_X28_Y18_N25 ; 72      ; Global Clock         ; GCLK11           ; --                        ;
; Reset_Delay:u2|oRST_0~_Duplicate_2                                                                                                                         ; LCFF_X34_Y2_N17  ; 758     ; Global Clock         ; GCLK15           ; --                        ;
; Reset_Delay:u2|oRST_1                                                                                                                                      ; LCFF_X9_Y2_N15   ; 21      ; Global Clock         ; GCLK7            ; --                        ;
; Reset_Delay:u2|oRST_2                                                                                                                                      ; LCFF_X9_Y2_N5    ; 180     ; Global Clock         ; GCLK14           ; --                        ;
; altera_internal_jtag~TCKUTAP                                                                                                                               ; JTAG_X1_Y19_N0   ; 159     ; Global Clock         ; GCLK5            ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out ; LCFF_X25_Y28_N13 ; 7384    ; Global Clock         ; GCLK8            ; --                        ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out ; LCFF_X23_Y28_N17 ; 284     ; Global Clock         ; GCLK9            ; --                        ;
; rClk[0]                                                                                                                                                    ; LCFF_X32_Y2_N1   ; 158     ; Global Clock         ; GCLK12           ; --                        ;
; rClk[1]                                                                                                                                                    ; LCFF_X32_Y2_N3   ; 351     ; Global Clock         ; GCLK13           ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk0                                                                                                              ; PLL_1            ; 12      ; Global Clock         ; GCLK1            ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk1                                                                                                              ; PLL_1            ; 8437    ; Global Clock         ; GCLK3            ; --                        ;
; sdram_pll2:unew|altpll:altpll_component|_clk2                                                                                                              ; PLL_1            ; 1386    ; Global Clock         ; GCLK0            ; --                        ;
; sld_hub:auto_hub|clr_reg                                                                                                                                   ; LCFF_X15_Y29_N19 ; 67      ; Global Clock         ; GCLK10           ; --                        ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------+------------------+---------+----------------------+------------------+---------------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Non-Global High Fan-Out Signals                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; Fan-Out ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ci_multi_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 4597    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_stall~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 805     ;
; GPIO_1[0]~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 254     ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 173     ;
; HWAcceleration:HWAccelUnit|Read~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 133     ;
; Reset_Delay:u2|oRST_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 131     ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 109     ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub1|add_sub_voh:auto_generated|pipeline_dffe[8]                                                                                                                                                                                        ; 101     ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|exp_value_dffe1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 99      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_b_not_src                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 98      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|rd_address                                                                                                                                                                                                                                                                                                                                                                                                                      ; 98      ;
; ~GND                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 90      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|direction_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                      ; 85      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|INIT_REQ                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 81      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 70      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_a_not_src                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 66      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mRD_DONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 62      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_downstream_arbitrator:the_niosSystemCamControl_burst_0_downstream|r_2~3                                                                                                                                                                                                                                                                                                                                                                                                          ; 61      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_downstream_arbitrator:the_niosSystemCamControl_burst_1_downstream|r_0~1                                                                                                                                                                                                                                                                                                                                                                                                          ; 61      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[27]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 60      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[25]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[26]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 59      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1_in_arbitrator:the_niosSystemCamControl_clock_1_in|niosSystemCamControl_burst_10_downstream_read_data_valid_niosSystemCamControl_clock_1_in~0                                                                                                                                                                                                                                                                                                                                     ; 59      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|Selector114~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 59      ;
; sld_hub:auto_hub|irf_reg[1][1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 58      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[24]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 57      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|dataa_sign_dffe1                                                                                                                                                                                                                                        ; 56      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 56      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|niosSystemCamControl_clock_0_out_granted_sdram_0_s1~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; 56      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|datab_sign_dffe1                                                                                                                                                                                                                                        ; 55      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|add_sub_dffe1                                                                                                                                                                                                                                           ; 55      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|q_next_dffe[2]                                                             ; 55      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel3d1c                                                                                                                                                                                                                                                                                                                                                                                                         ; 53      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_shift_rot_right                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 52      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 52      ;
; Sdram_Control_4Port:u7|WR_MASK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 51      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_downstream_arbitrator:the_niosSystemCamControl_burst_10_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                        ; 51      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|mux_remainder_w~0                                                                                                                                                                          ; 50      ;
; KEY[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 49      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 49      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[2]                                                             ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ctrl_shift_rot                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_in_a_read_cycle~0                                                                                                                                                                                                                                                                                                                                                                                                      ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_downstream_arbitrator:the_niosSystemCamControl_burst_5_downstream|r_2~3                                                                                                                                                                                                                                                                                                                                                                                                          ; 48      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out                                                                                                                                                                                                                                                                                                                                                                                                   ; 45      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[4]                                                                                                                                                                                                                            ; 44      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 44      ;
; I2C_CCD_Config:u8|i2c_reset                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 43      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_5_upstream|updated_one_count~2                                                                                                                                                                                                                                         ; 43      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 42      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|sign_dffe10[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 42      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_en_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 42      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_valid_st_bypass_hit                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 42      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_1_upstream|updated_one_count~2                                                                                                                                                                                                                                         ; 42      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state~22                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 42      ;
; sld_hub:auto_hub|irf_reg[1][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ctrl_ld_signed                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_read_data_valid_onchip_memory2_0_s1_shift_register                                                                                                                                                                                                                                                                                                                                                             ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_burstcount[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|Selector42~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|Selector42~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_0[40]~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entry_1[40]~0                                                                                                                                                                                                                                                                                                                                                                                                                   ; 41      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_instruction_master_qualified_request_cpu_0_jtag_debug_module~1_OTERM301                                                                                                                                                                                                                                                                                                                                                                  ; 40      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel4d1c                                                                                                                                                                                                                                                                                                                                                                                                         ; 40      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[28]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_align_sh16                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 40      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mem_bypass_pending                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_downstream_arbitrator:the_niosSystemCamControl_burst_6_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; 40      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_write                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 40      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|readdata[5]~0                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 39      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|update_jdo_strobe                                                                                                                                                                                                                                                                                                   ; 39      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|hbreak_enabled                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 39      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 39      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 38      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_clshift:rbarrel_shift|lpm_clshift_vhe:auto_generated|sel_pipel5d1c                                                                                                                                                                                                                                                                                                                                                                                                         ; 38      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[20]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 38      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_starting~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 38      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_exp_value_to_compare_muxa_dataout[1]~4                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 37      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[19]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 37      ;
; Sdram_Control_4Port:u7|mWR_DONE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 37      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 37      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_10_upstream~1                                                                                                                                                                                                                                                                                                                                               ; 37      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_sdr~0                                                                                                                                                                                                                                                                                                                ; 37      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|sld_virtual_jtag_basic:cpu_0_jtag_debug_module_phy|virtual_state_cdr~0                                                                                                                                                                                                                                                                                                                ; 37      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|exp_value_dffe1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 37      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[2]                                                                                                                                                                                                                             ; 36      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[21]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 35      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_iw[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 35      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|latched_oci_tb_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 35      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7:the_niosSystemCamControl_burst_7|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 35      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_pipe_flush                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 35      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[3]                                                                                                                                                                                                                            ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ctrl_custom_multi                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[10]                                                                                                                                                                                                                                                                                                                                                                                                     ; 34      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_alu_subtract                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_valid_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_burstcount[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 34      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 34      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[23]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[0]                                                                                                                                                                                                                            ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|reg_downstream_nativeaddress[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|reg_downstream_nativeaddress[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Add8~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 33      ;
; I2C_CCD_Config:u8|LUT_INDEX[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_break_a~0                                                                                                                                                                                                                                                                                               ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|norm_intr_req~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_read_data_valid_onchip_memory2_0_s1_shift_register                                                                                                                                                                                                                                                                                                                                                                            ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_logic                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 33      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|RD_MASK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_src2_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_src1_hazard_E                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_src1_hazard_M                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 33      ;
; HWAcceleration:HWAccelUnit|Going                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 33      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 33      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_exp_value_to_compare_muxa_dataout[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[22]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[1]                                                                                                                                                                                                                            ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_add_sub_res_mag_w2[26]~2                                                                                                                                                                                                                            ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|fp_operand:the_fp_operand|always0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[3]                                                                                                                                                                                                                             ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[1]                                                                                                                                                                                                                             ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[0]                                                                                                                                                                                                                             ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[11]~11                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[10]~10                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[9]~9                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[8]~8                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[7]~7                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[6]~6                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[5]~5                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[4]~4                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[3]~3                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[2]~2                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[1]~1                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_address[0]~0                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_in_a_write_cycle                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_offset_match                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|nan_w~3                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_rot_rn[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; I2C_CCD_Config:u8|LUT_INDEX[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; I2C_CCD_Config:u8|LUT_INDEX[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_ctrl_rdctl_inst                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_ctrl_mem                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_slow_inst_result_en~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|result[31]~1                                                                                                                                                                                                                                                                                       ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_rot_fill_bit                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_mul_stall_d3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_update_av_writedata                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[31]~15                                                                                                                                                                                                                                                                                                                                                                                                  ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_break:the_cpu_0_nios2_oci_break|break_readreg~0                                                                                                                                                                                                                                                                                                                                                                                           ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_align_sh8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_src2_choose_imm                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ctrl_mul_lsw                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_align_byte2_byte3_fill                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_alu_result~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 32      ;
; Reset_Delay:u2|Equal0~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_logic_op[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_logic_op[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000001                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Add8~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_regnum_b_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_slow_inst_sel                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|W_regnum_a_cmp_D                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 32      ;
; niosSystemCamControl:niosSystemCamControl_inst|fp_result:the_fp_result|read_mux_out[0]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|denormal_res_dffe4                                                                                                                                                                                                                                      ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_res_is_not_zero_dffe4                                                                                                                                                                                                                               ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonDReg[0]~16                                                                                                                                                                                                                                                                                                                                                                                                   ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_hi_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 31      ;
; Reset_Delay:u2|oRST_1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|upstream_read_run                                                                                                                                                                                                                                                                                                                                                                                                                             ; 31      ;
; VGA_Controller:u1|always1~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 31      ;
; CCD_Capture:u3|mCCD_FVAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; CCD_Capture:u3|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|reg_downstream_address[10]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 31      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|rshift_distance_dffe13_wo[2]                                                                                                                                                                                                                            ; 30      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|denormal_flag_w~0                                                                                                                                                                                                                                       ; 30      ;
; I2C_CCD_Config:u8|LUT_INDEX[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 30      ;
; I2C_CCD_Config:u8|LUT_INDEX[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 30      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_0_upstream                                                                                                                                                                                                                                                                                                                                                    ; 30      ;
; VGA_Controller:u1|mVGA_R~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 30      ;
; sld_hub:auto_hub|virtual_ir_scan_reg                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 29      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|extra_ln2_dffe_0                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|q_next_dffe[0]                                                             ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block50|q_next_dffe[1]                                                             ; 29      ;
; RAW2RGB:u4|always0~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[21]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_hbreak_req                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|state_idle                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 29      ;
; Sdram_Arbiter:sdramArbiter0|Next_State.State_NiosHasControl~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_grant_vector[1]~0                                                                                                                                                                                                                                                                                                                                                                           ; 29      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|dataa_man_not_zero[10]~7                                                                                                                                                                                                                                    ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|dataa_man_not_zero[22]~3                                                                                                                                                                                                                                    ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|datab_man_not_zero[10]~7                                                                                                                                                                                                                                    ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|datab_man_not_zero[22]~3                                                                                                                                                                                                                                    ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_add_sub_w[27]~0                                                                                                                                                                                                                                     ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_issue                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|init_done                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000010000                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 28      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|dffe176                                                                                                                                                                                                  ; 27      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|state_idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 27      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|implied_bit                                                                                                                                                                                                                                                   ; 27      ;
; sld_hub:auto_hub|irsr_reg[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|exp_a_not_zero_w[7]                                                                                                                                                                                                                                     ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|exp_b_not_zero_w[7]                                                                                                                                                                                                                                     ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[0]                                                             ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_qds_block_ls9:qds_block39|q_next_dffe[1]                                                             ; 26      ;
; I2C_CCD_Config:u8|iexposure_adj_delay[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_bht_data[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[10]                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[6]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[10]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[9]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[8]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[7]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[6]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[5]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[4]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[3]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[2]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|safe_q[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 26      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_qds_block_mab:qds_block28|q_next_dffe[1]                                                             ; 25      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                       ; 25      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_valid_from_E                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 25      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_non_bursting_master_requests~2                                                                                                                                                                                                                                                                                                                                                              ; 25      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|man_prod_dffe14[59]                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 25      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|man_round_p2[24]                                                                                                                                                                                                                                            ; 25      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|man_leading_zeros_dffe31[4]                                                                                                                                                                                                                             ; 24      ;
; I2C_CCD_Config:u8|mI2C_DATA[23]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|input_is_nan_ff4                                                                                                                                                                                                                                            ; 24      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD[23]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_slow_ld_data_sign_bit~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_br_cond_nxt~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_retaddr                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_refetch                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_lower|add_sub_mlf:auto_generated|op_1~24                                                                                                                                           ; 24      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_lower|add_sub_taf:auto_generated|result_int[13]~26                                                                                                                                                                 ; 24      ;
; sld_hub:auto_hub|irsr_reg[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|mux_zero_non_zero_S0~1                                                                                                                                                                                                                                        ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|norm_zero_or_w[7]~1                                                                                                                                                                                                                                           ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|norm_zero_or_w[7]~0                                                                                                                                                                                                                                           ; 23      ;
; CCD_Capture:u3|Add0~49                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|man_result_ff~1                                                                                                                                                                                                                                             ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|mux_2_res_w~0                                                                                                                                                                                                                                                 ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_jmp_indirect                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_crst                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_break                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_ctrl_exception                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_pc_nxt~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_jmp_direct                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_nativeaddress[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|cpu_0_data_master_dbs_address[1]                                                                                                                                                                                                                                                                                                                                                                                                                           ; 23      ;
; Sdram_Arbiter:sdramArbiter0|Current_State.State_AccelHasControl                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 23      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|cpu_0_instruction_master_qualified_request_sram_16bit_512k_0_avalon_slave_0~0_OTERM53                                                                                                                                                                                                                                                                                                                                        ; 22      ;
; altera_internal_jtag~TMSUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[20]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[19]                                                                                                               ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[20]                                                                                                               ; 22      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|wire_man_result_muxa_dataout~2                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|za_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[14]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0_in_arbitrator:the_niosSystemCamControl_clock_0_in|cpu_0_instruction_master_requests_niosSystemCamControl_clock_0_in~0                                                                                                                                                                                                                                                                                                                                                            ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|refresh_request                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 22      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 22      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_data_starting                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|WR_MASK[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_read~0                                                                                                                                                                                                                                                                                                                                                                       ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_in_a_read_cycle~0                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_downstream_arbitrator:the_niosSystemCamControl_burst_9_downstream|r_2~0                                                                                                                                                                                                                                                                                                                                                                                                          ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|upstream_read_run                                                                                                                                                                                                                                                                                                                                                                                                                               ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|state_idle                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 21      ;
; Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 21      ;
; Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 21      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_writea                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 21      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_reada                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|td_shift[10]~4                                                                                                                                                                                                                                                                                                                                                                                                                    ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000010                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[0]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_latency_counter                                                                                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 21      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_5_upstream~0_OTERM67                                                                                                                                                                                                                                                                                                                                         ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[21]                                                                                                               ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|Equal172~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_grant_vector[0]~1                                                                                                                                                                                                                                                                                                                                                                                                      ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_wr_want_dmaster                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_tag_field_nxt~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_downstream_arbitrator:the_niosSystemCamControl_burst_2_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|entries[1]                                                                                                                                                                                                                                                                                                                                                                                                                      ; 20      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 20      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 20      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16                                                                                                                                                                                                                                                                                                                                                                                                                          ; 20      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16                                                                                                                                                                                                                                                                                                                                                                                                                           ; 20      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[13]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_6_upstream                                                                                                                                                                                                                                                                                                                                                    ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_1_upstream~2                                                                                                                                                                                                                                                                                                                                        ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_offset_field[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|comb~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 19      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0_in_arbitrator:the_niosSystemCamControl_clock_0_in|cpu_0_instruction_master_granted_niosSystemCamControl_clock_0_in~0                                                                                                                                                                                                                                                                                                                                                             ; 19      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_1~16                                                                                                                                                                                                                                                                                                                                                                                                                          ; 19      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|op_2~16                                                                                                                                                                                                                                                                                                                                                                                                                           ; 19      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 19      ;
; Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 18      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|REF_ACK                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[15]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_grant_vector[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                  ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream_module:rdv_fifo_for_cpu_0_data_master_to_niosSystemCamControl_burst_0_upstream|updated_one_count~0                                                                                                                                                                                                                                         ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_3_upstream                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|comb~0                                                                                                                                                                                                                                                                                                                                                                                                             ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|cpu_0_instruction_master_arbiterlock                                                                                                                                                                                                                                                                                                                                                                                                                   ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_5_upstream                                                                                                                                                                                                                                                                                                                                                    ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 18      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 18      ;
; Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 18      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_load_mode                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 18      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[22]                                                                                                               ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[31]~14                                                                                                                                                                                                                                                                                                                                                                                                     ; 17      ;
; I2C_CCD_Config:u8|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_ld_align_byte1_fill                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_data_ram_ld_align_sign_bit                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|p1_state_idle                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|pending_register_enable                                                                                                                                                                                                                                                                                                                                                                                                                         ; 17      ;
; Sdram_Control_4Port:u7|command:command1|OE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|OE                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[16]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|comb~0                                                                                                                                                                                                                                                                                                                                                                                                             ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_1_upstream                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_offset_field[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 17      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Equal5~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; Sdram_Control_4Port:u7|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; CCD_Capture:u3|LessThan0~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_write_n~0                                                                                                                                                                                                                                                                                                                                                                                   ; 17      ;
; Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 17      ;
; Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 17      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[18]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 17      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|oe                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 17      ;
; altera_internal_jtag~TDIUTAP                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_0:the_niosSystemCamControl_clock_0|always0~2                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_data_master_arbitrator:the_cpu_0_data_master|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|always2~0                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[10]~21                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[9]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[8]~17                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[7]~15                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[6]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[5]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[4]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[3]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_rd_port_addr[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[10]~13                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[9]~12                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[8]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[7]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[6]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[5]~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[4]~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[3]~6                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[2]~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[1]~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_addr[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_data_wr_port_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|read_0                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_instruction_master_arbitrator:the_cpu_0_instruction_master|cpu_0_instruction_master_readdata[5]~16                                                                                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|control_interface:control1|LessThan0~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|fifo_wr                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 16      ;
; Sdram_Control_4Port:u7|mADDR[8]~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|Selector112~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ctrl_unsigned_lo_imm16                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_iw_custom_readra~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a~0                                                                                                                                                                                                                                                                                              ; 16      ;
; Sdram_Control_4Port:u7|DQ[0]~18                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_move_on_to_next_transaction~0                                                                                                                                                                                                                                                                                                                                             ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_downstream_arbitrator:the_niosSystemCamControl_burst_8_downstream|r_0~0                                                                                                                                                                                                                                                                                                                                                                                                          ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|transactions_remaining[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|niosSystemCamControl_clock_1_out_granted_sdram_0_s1~0                                                                                                                                                                                                                                                                                                                                                                                                                    ; 16      ;
; CCD_Capture:u3|Add0~33                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|pending~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[19]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[20]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[17]                                                                                                               ; 16      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[19]                                                                                                               ; 16      ;
; SW[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 15      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[22]                                                                                                               ; 15      ;
; I2C_CCD_Config:u8|always1~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 15      ;
; Sdram_Control_4Port:u7|rRD1_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan3~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan4~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan1~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; Sdram_Control_4Port:u7|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan3~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan4~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan2~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan1~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|LessThan1~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; Sdram_Control_4Port:u7|mWR~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mWR~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 15      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|mADDR[8]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0]                                                                                                                                                                                                                                                                                                                                                                                                                                ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|transactions_remaining~1                                                                                                                                                                                                                                                                                                                                                                                                                        ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_jtag_debug_module_wrapper:the_cpu_0_jtag_debug_module_wrapper|cpu_0_jtag_debug_module_sysclk:the_cpu_0_jtag_debug_module_sysclk|take_action_ocimem_a                                                                                                                                                                                                                                                                                                ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|niosSystemCamControl_burst_2_upstream_read                                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|cpu_0_data_master_requests_niosSystemCamControl_burst_1_upstream~2                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_nativeaddress[2]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9:the_niosSystemCamControl_burst_9|reg_downstream_nativeaddress[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_kill                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw_valid                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|niosSystemCamControl_burst_0_downstream_requests_onchip_memory2_0_s1                                                                                                                                                                                                                                                                                                                                                                                   ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.100000000                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_line[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 15      ;
; Sdram_Arbiter:sdramArbiter0|WideOr2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[18]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[21]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[22]                                                                                                               ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_add_sub_lower|add_sub_ugh:auto_generated|pipeline_dffe[14]                                                                                                                                                                              ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_res_rounding_add_sub_upper1|add_sub_6jf:auto_generated|op_1~20                                                                                                                                                                          ; 15      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|altera_std_synchronizer:the_altera_std_synchronizer|dreg[0]                                                                                                                                                                                                                                                                                                                                                                                                         ; 14      ;
; I2C_CCD_Config:u8|always1~7                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; I2C_CCD_Config:u8|always1~3                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_xfer_rd_addr_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 14      ;
; Sdram_Control_4Port:u7|rRD2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 14      ;
; Sdram_Control_4Port:u7|rWR2_ADDR~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 14      ;
; HWAcceleration:HWAccelUnit|Row1Col1[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; HWAcceleration:HWAccelUnit|Row1Col1[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; HWAcceleration:HWAccelUnit|Row1Col1[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|transactions_remaining[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|transactions_remaining[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; VGA_Controller:u1|Equal0~5                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_9_upstream                                                                                                                                                                                                                                                                                                                                                    ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|cpu_0_data_master_granted_niosSystemCamControl_burst_8_upstream                                                                                                                                                                                                                                                                                                                                                    ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_read                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2:the_niosSystemCamControl_burst_2|transactions_remaining[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_wb_active                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.011                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 14      ;
; Sdram_Control_4Port:u7|ST[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 14      ;
; CCD_Capture:u3|mCCD_LVAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_read                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_rle:altfp_div_csa27|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~28                                                                       ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_csa_vhf:altfp_div_csa8|lpm_add_sub:csa_upper1|add_sub_mlf:auto_generated|op_1~22                                                                                                                                          ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 14      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_line_field[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 14      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|wr_rfifo                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 13      ;
; HWAcceleration:HWAccelUnit|Row1Col1[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; HWAcceleration:HWAccelUnit|Row1Col1[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; HWAcceleration:HWAccelUnit|Row1Col1[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|do_load_shifter                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 13      ;
; VGA_Controller:u1|LessThan9~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 13      ;
; VGA_Controller:u1|LessThan7~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_ic_fill_starting_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_this_cycle_is_the_last_burst~2                                                                                                                                                                                                                                                                                                                                            ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|niosSystemCamControl_burst_7_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_downstream_arbitrator:the_niosSystemCamControl_burst_0_downstream|r_2~2                                                                                                                                                                                                                                                                                                                                                                                                          ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.000                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|sdram_0_input_efifo_module:the_sdram_0_input_efifo_module|Equal0~0                                                                                                                                                                                                                                                                                                                                                                                                                        ; 13      ;
; rCCD_LVAL                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|m_state.000000100                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_grant_vector[0]~1                                                                                                                                                                                                                                                                                                                                                                           ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa53|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa51|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa52|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_fum:srt_block_int24|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa54|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[23]                                                                                                               ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|Rk_next_dffe[24]                                                                                                               ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:man_2comp_res_lower|add_sub_ugh:auto_generated|pipeline_dffe[14]                                                                                                                                                                            ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_2jh:altfp_div_csa26|lpm_add_sub:csa_lower|add_sub_69i:auto_generated|pipeline_dffe[14]                                                             ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 13      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 13      ;
; Sdram_Control_4Port:u7|ST[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 13      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; sld_hub:auto_hub|sld_shadow_jsm:shadow_jsm|state[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 12      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mux:table_three|mux_upc:auto_generated|_~0                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|delayed_unxsync_rxdxx1                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                      ; 12      ;
; HWAcceleration:HWAccelUnit|Row1Col1[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 12      ;
; HWAcceleration:HWAccelUnit|Row1Col1[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; HWAcceleration:HWAccelUnit|Row1Col1[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                      ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_this_cycle_is_the_last_burst~2                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[9]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[6]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[10]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_iw[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|D_iw[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|reg_downstream_read                                                                                                                                                                                                                                                                                                                                                                                                                           ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|niosSystemCamControl_burst_5_upstream_read~0                                                                                                                                                                                                                                                                                                                                                                       ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_read                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 12      ;
; Sdram_Control_4Port:u7|Equal5~2                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|WideOr15~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_altfp_div_csa_mke:altfp_div_csa25|lpm_add_sub:csa_lower|add_sub_saf:auto_generated|result_int[12]~24                                                             ; 12      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[5]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 12      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|E_src2[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 12      ;
; sld_hub:auto_hub|irf_reg[2][0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|Equal0~2                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; rtl~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|do_start_rx                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_rdreq                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11      ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|cntr_3rf:cntr1|cout_actual                                                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|got_new_char                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[8]~8                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|r_val~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_jtag_debug_module_arbitrator:the_cpu_0_jtag_debug_module|cpu_0_jtag_debug_module_address[0]~0                                                                                                                                                                                                                                                                                                                                                                                                           ; 11      ;
; Sdram_Control_4Port:u7|command:command1|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|always3~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11      ;
; HWAcceleration:HWAccelUnit|Row1Col1[11]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; HWAcceleration:HWAccelUnit|Row1Col1[3]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11      ;
; HWAcceleration:HWAccelUnit|Row1Col1[7]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                       ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[2]                                                                                                                                                                                                                                                                                                                                                                                                      ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[4]~24                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[3]~19                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[2]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[0]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]~3                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|downstream_arbitrationshare[0]~1                                                                                                                                                                                                                                                                                                                                                                                                                ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|M_alu_result[12]                                                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|d_address_offset_field[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|i_readdatavalid_d1                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3_upstream_arbitrator:the_niosSystemCamControl_burst_3_upstream|niosSystemCamControl_burst_3_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_9_upstream_arbitrator:the_niosSystemCamControl_burst_9_upstream|niosSystemCamControl_burst_9_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4:the_niosSystemCamControl_burst_4|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6_upstream_arbitrator:the_niosSystemCamControl_burst_6_upstream|niosSystemCamControl_burst_6_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|niosSystemCamControl_burst_8_upstream_this_cycle_is_the_last_burst~1                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8_upstream_arbitrator:the_niosSystemCamControl_burst_8_upstream|niosSystemCamControl_burst_8_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_read                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_write~1                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10:the_niosSystemCamControl_burst_10|downstream_read                                                                                                                                                                                                                                                                                                                                                                                                                               ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_2_upstream_arbitrator:the_niosSystemCamControl_burst_2_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_2_upstream~1                                                                                                                                                                                                                                                                                                                                        ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|alt_jtag_atlantic:jtag_uart_0_alt_jtag_atlantic|count[9]                                                                                                                                                                                                                                                                                                                                                                                                                          ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa31|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|result_int[14]~28 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa32|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|result_int[14]~26 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa42|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa40|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|result_int[14]~24 ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_pke:altfp_div_csa41|lpm_add_sub:csa_lower|add_sub_uaf:auto_generated|op_1~24           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|fpoint_hw_qsys_div_single_altfp_div_csa_qle:altfp_div_csa43|lpm_add_sub:csa_lower|add_sub_vbf:auto_generated|op_1~26           ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|lpm_add_sub:add_sub10|add_sub_bnf:auto_generated|result_int[8]~16                                                                                                                                                                                             ; 11      ;
; I2C_CCD_Config:u8|I2C_Controller:u0|SD_COUNTER[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                            ; 11      ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0_s1_arbitrator:the_onchip_memory2_0_s1|onchip_memory2_0_s1_non_bursting_master_requests~1_OTERM297                                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; ~QIC_CREATED_GND~I                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; sld_hub:auto_hub|irsr_reg[4]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|irsr_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|irsr_reg[2]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; sld_hub:auto_hub|irsr_reg[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[16]~10                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 10      ;
; rtl~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|input_not_zero_ff4                                                                                                                                                                                                                                          ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~1                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_tx:the_uart_0_tx|always4~0                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|dc_tag_wr_port_addr~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[3]                                                                                                                                                                                                                                                                                                                                                                                                      ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg[4]                                                                                                                                                                                                                                                                                                                                                                                                      ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[2]~14                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[1]~9                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_data_rd_addr_nxt[0]~4                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[6]~34                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|F_ic_tag_rd_addr_nxt[5]~29                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_10_upstream_arbitrator:the_niosSystemCamControl_burst_10_upstream|niosSystemCamControl_burst_10_upstream_load_fifo~1                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|niosSystemCamControl_burst_4_upstream_in_a_read_cycle                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0_s1_arbitrator:the_sdram_0_s1|rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1_module:rdv_fifo_for_niosSystemCamControl_clock_1_out_to_sdram_0_s1|always15~0                                                                                                                                                                                                                                                                                                                                ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|valid_wrreq~0                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[7]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset_nxt[2]~1                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset_nxt[1]~0                                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_fill_dp_offset[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_3:the_niosSystemCamControl_burst_3|upstream_readdatavalid                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0_upstream_arbitrator:the_niosSystemCamControl_burst_0_upstream|niosSystemCamControl_burst_0_upstream_load_fifo                                                                                                                                                                                                                                                                                                                                                                    ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_6:the_niosSystemCamControl_burst_6|transactions_remaining[2]~0                                                                                                                                                                                                                                                                                                                                                                                                                     ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_0:the_niosSystemCamControl_burst_0|downstream_write_reg                                                                                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1_upstream_arbitrator:the_niosSystemCamControl_burst_1_upstream|niosSystemCamControl_burst_1_upstream_in_a_read_cycle~1                                                                                                                                                                                                                                                                                                                                                            ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_clock_1:the_niosSystemCamControl_clock_1|niosSystemCamControl_clock_1_slave_FSM:slave_FSM|slave_state.001                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_7_upstream_arbitrator:the_niosSystemCamControl_burst_7_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_7_upstream~1                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_4_upstream_arbitrator:the_niosSystemCamControl_burst_4_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_4_upstream~1                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|i_state.101                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|control_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5:the_niosSystemCamControl_burst_5|downstream_write~0                                                                                                                                                                                                                                                                                                                                                                                                                              ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_5_upstream_arbitrator:the_niosSystemCamControl_burst_5_upstream|cpu_0_data_master_qualified_request_niosSystemCamControl_burst_5_upstream~1                                                                                                                                                                                                                                                                                                                                        ; 10      ;
; Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                 ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|ST[8]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                         ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|sram_16bit_512k_0_avalon_slave_0_arbitrator:the_sram_16bit_512k_0_avalon_slave_0|sram_16bit_512k_0_avalon_slave_0_begins_xfer~0                                                                                                                                                                                                                                                                                                                                                                               ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|lpm_add_sub:add_sub5|add_sub_unh:auto_generated|pipeline_dffe[8]                                                                                                                                                                                        ; 10      ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|exp_adj_p2[9]                                                                                                                                                                                                                                               ; 10      ;
; HWAcceleration:HWAccelUnit|Add11~16                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                          ; 10      ;
; HWAcceleration:HWAccelUnit|Add11~8                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                           ; 10      ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|command:command1|do_refresh                                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 10      ;
; sld_hub:auto_hub|hub_mode_reg[1]                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_02n:srt_block_int11|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int12|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int13|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int14|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int15|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int16|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int17|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int18|divider_dffe[18]                                                                                                               ; 9       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|sign_dffe3[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|sign_dffe4[0]                                                                                                                                                                                                                                                                                                                                                                                                                                                                  ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int19|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int20|divider_dffe[18]                                                                                                               ; 9       ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|xf[17]~11                                                                                                                                                                                                                                                                                                                                                                                                                                                                      ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int21|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int22|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[19]                                                                                                                                                                                                                            ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[19]                                                                                                                                                                                                                            ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_datab_man_dffe12[20]                                                                                                                                                                                                                            ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_addsub_single:the_fp_addsub|aligned_dataa_man_dffe12[20]                                                                                                                                                                                                                            ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[14]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[15]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[16]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[17]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|fpoint_hw_qsys_div_single_altfp_div_srt_ext_5mh:altfp_div_srt_ext1|fpoint_hw_qsys_div_single_srt_block_int_84n:srt_block_int23|divider_dffe[18]                                                                                                               ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_rx:the_uart_0_rx|unxshiftxrxd_shift_regxshift_reg_start_bit_nxx6_in[0]~1                                                                                                                                                                                                                                                                                                                                                                                                             ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[0]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_8:the_niosSystemCamControl_burst_8|reg_downstream_nativeaddress[1]                                                                                                                                                                                                                                                                                                                                                                                                                 ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_burst_1:the_niosSystemCamControl_burst_1|read_address_offset~1                                                                                                                                                                                                                                                                                                                                                                                                                           ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[1]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|rdcnt_addr_ena                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|zero_w~1                                                                                                                                                                                                                                                      ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|infinite_int_w~2                                                                                                                                                                                                                                              ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|A_dc_valid_st_bypass_hit_wr_en                                                                                                                                                                                                                                                                                                                                                                                                                                                                ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|MonAReg~1                                                                                                                                                                                                                                                                                                                                                                                                       ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|ic_tag_clr_valid_bits_nxt                                                                                                                                                                                                                                                                                                                                                                                                                                                                     ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[0]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[3]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[5]                                                                                                                                                                                                                                                                                                                                                                                          ; 9       ;
; niosSystemCamControl:niosSystemCamControl_inst|uart_0:the_uart_0|uart_0_regs:the_uart_0_regs|tx_wr_strobe                                                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[2]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[4]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[6]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_egc:wrptr_gp|counter13a[1]                                                                                                                                                                                                                                                                                                                                                                                                                    ; 9       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|a_graycounter_o96:rdptr_g1p|counter7a[4]                                                                                                                                                                                                                                                                                                                                                                                         ; 9       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Fitter RAM Summary                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                   ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Name                                                                                                                                                                                                                                                                                                                                                                                                   ; Type ; Mode             ; Clock Mode   ; Port A Depth ; Port A Width ; Port B Depth ; Port B Width ; Port A Input Registers ; Port A Output Registers ; Port B Input Registers ; Port B Output Registers ; Size   ; Implementation Port A Depth ; Implementation Port A Width ; Implementation Port B Depth ; Implementation Port B Width ; Implementation Bits ; M4Ks ; MIF                               ; Location                                                                                                                                                                                                                                                                                                                                                                                                                       ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; HWAcceleration:HWAccelUnit|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                  ; M4K  ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672  ; 1278                        ; 24                          ; 1278                        ; 24                          ; 30672               ; 12   ; None                              ; M4K_X52_Y34, M4K_X52_Y26, M4K_X52_Y24, M4K_X52_Y30, M4K_X52_Y27, M4K_X52_Y29, M4K_X52_Y35, M4K_X52_Y25, M4K_X52_Y33, M4K_X52_Y31, M4K_X52_Y28, M4K_X52_Y32                                                                                                                                                                                                                                                                     ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                            ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 12                          ; 512                         ; 12                          ; 6144                ; 2    ; None                              ; M4K_X26_Y31, M4K_X26_Y32                                                                                                                                                                                                                                                                                                                                                                                                       ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                           ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 2    ; None                              ; M4K_X26_Y2, M4K_X26_Y1                                                                                                                                                                                                                                                                                                                                                                                                         ;
; HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                           ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 2    ; None                              ; M4K_X26_Y4, M4K_X26_Y3                                                                                                                                                                                                                                                                                                                                                                                                         ;
; RAW2RGB:u4|Line_Buffer:u0|altshift_taps:ALTSHIFT_TAPS_component|shift_taps_nv11:auto_generated|altsyncram_4ia1:altsyncram2|ALTSYNCRAM                                                                                                                                                                                                                                                                  ; M4K  ; Simple Dual Port ; Single Clock ; 1278         ; 24           ; 1278         ; 24           ; yes                    ; no                      ; yes                    ; yes                     ; 30672  ; 1278                        ; 24                          ; 1278                        ; 24                          ; 30672               ; 12   ; None                              ; M4K_X52_Y1, M4K_X52_Y3, M4K_X52_Y4, M4K_X52_Y7, M4K_X52_Y12, M4K_X52_Y11, M4K_X52_Y8, M4K_X52_Y2, M4K_X52_Y9, M4K_X52_Y6, M4K_X52_Y10, M4K_X52_Y5                                                                                                                                                                                                                                                                              ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                                                       ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 15                          ; 512                         ; 15                          ; 7680                ; 2    ; None                              ; M4K_X13_Y35, M4K_X13_Y34                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                                                       ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 15                          ; 512                         ; 15                          ; 7680                ; 2    ; None                              ; M4K_X26_Y35, M4K_X26_Y34                                                                                                                                                                                                                                                                                                                                                                                                       ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                                                      ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 2    ; None                              ; M4K_X13_Y2, M4K_X13_Y1                                                                                                                                                                                                                                                                                                                                                                                                         ;
; Sdram_Control_4Port:u7|Sdram_FIFO:write_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|altsyncram_1l81:fifo_ram|altsyncram_drg1:altsyncram14|ALTSYNCRAM                                                                                                                                                                                                                                      ; M4K  ; True Dual Port   ; Dual Clocks  ; 512          ; 16           ; 512          ; 16           ; yes                    ; yes                     ; yes                    ; no                      ; 8192   ; 512                         ; 16                          ; 512                         ; 16                          ; 8192                ; 2    ; None                              ; M4K_X13_Y11, M4K_X13_Y13                                                                                                                                                                                                                                                                                                                                                                                                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_bht_module:cpu_0_bht|altsyncram:the_altsyncram|altsyncram_8pf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                          ; AUTO ; Simple Dual Port ; Dual Clocks  ; 256          ; 2            ; 256          ; 2            ; yes                    ; no                      ; yes                    ; yes                     ; 512    ; 256                         ; 2                           ; 256                         ; 2                           ; 512                 ; 1    ; cpu_0_bht_ram.mif                 ; M4K_X26_Y6                                                                                                                                                                                                                                                                                                                                                                                                                     ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_data_module:cpu_0_dc_data|altsyncram:the_altsyncram|altsyncram_0ff1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 2048         ; 32           ; 2048         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 65536  ; 2048                        ; 32                          ; 2048                        ; 32                          ; 65536               ; 16   ; None                              ; M4K_X52_Y14, M4K_X52_Y13, M4K_X52_Y15, M4K_X52_Y16, M4K_X26_Y15, M4K_X26_Y5, M4K_X26_Y9, M4K_X26_Y12, M4K_X26_Y14, M4K_X13_Y16, M4K_X13_Y15, M4K_X26_Y17, M4K_X26_Y8, M4K_X13_Y14, M4K_X26_Y13, M4K_X26_Y7                                                                                                                                                                                                                     ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_tag_module:cpu_0_dc_tag|altsyncram:the_altsyncram|altsyncram_8hf1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 256          ; 14           ; 256          ; 14           ; yes                    ; no                      ; yes                    ; no                      ; 3584   ; 256                         ; 14                          ; 256                         ; 14                          ; 3584                ; 1    ; cpu_0_dc_tag_ram.mif              ; M4K_X26_Y16                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_dc_victim_module:cpu_0_dc_victim|altsyncram:the_altsyncram|altsyncram_9vc1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                              ; AUTO ; Simple Dual Port ; Single Clock ; 8            ; 32           ; 8            ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 256    ; 8                           ; 32                          ; 8                           ; 32                          ; 256                 ; 1    ; None                              ; M4K_X26_Y18                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_data_module:cpu_0_ic_data|altsyncram:the_altsyncram|altsyncram_qed1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 1024         ; 32           ; 1024         ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 32768  ; 1024                        ; 32                          ; 1024                        ; 32                          ; 32768               ; 8    ; None                              ; M4K_X13_Y8, M4K_X13_Y6, M4K_X13_Y5, M4K_X13_Y7, M4K_X13_Y9, M4K_X13_Y10, M4K_X13_Y3, M4K_X13_Y4                                                                                                                                                                                                                                                                                                                                ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_ic_tag_module:cpu_0_ic_tag|altsyncram:the_altsyncram|altsyncram_d5g1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                    ; AUTO ; Simple Dual Port ; Single Clock ; 128          ; 21           ; 128          ; 21           ; yes                    ; no                      ; yes                    ; no                      ; 2688   ; 128                         ; 21                          ; 128                         ; 21                          ; 2688                ; 1    ; cpu_0_ic_tag_ram.mif              ; M4K_X13_Y12                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_ocimem:the_cpu_0_nios2_ocimem|cpu_0_ociram_lpm_dram_bdp_component_module:cpu_0_ociram_lpm_dram_bdp_component|altsyncram:the_altsyncram|altsyncram_c572:auto_generated|ALTSYNCRAM                                                                                                        ; AUTO ; True Dual Port   ; Dual Clocks  ; 256          ; 32           ; 256          ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 8192   ; 256                         ; 32                          ; 256                         ; 32                          ; 8192                ; 2    ; cpu_0_ociram_default_contents.mif ; M4K_X26_Y23, M4K_X26_Y22                                                                                                                                                                                                                                                                                                                                                                                                       ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_a_module:cpu_0_register_bank_a|altsyncram:the_altsyncram|altsyncram_87f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_a.mif                ; M4K_X26_Y11                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_register_bank_b_module:cpu_0_register_bank_b|altsyncram:the_altsyncram|altsyncram_97f1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                  ; AUTO ; Simple Dual Port ; Single Clock ; 32           ; 32           ; 32           ; 32           ; yes                    ; no                      ; yes                    ; no                      ; 1024   ; 32                          ; 32                          ; 32                          ; 32                          ; 1024                ; 1    ; cpu_0_rf_ram_b.mif                ; M4K_X26_Y10                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_div_single:the_fp_div|altshift_taps:exp_pipeline0c_rtl_0|shift_taps_j1n:auto_generated|altsyncram_4ua1:altsyncram2|ALTSYNCRAM ; AUTO ; Simple Dual Port ; Single Clock ; 27           ; 9            ; 27           ; 9            ; yes                    ; no                      ; yes                    ; yes                     ; 243    ; 27                          ; 9                           ; 27                          ; 9                           ; 243                 ; 1    ; None                              ; M4K_X52_Y18                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_r:the_jtag_uart_0_scfifo_r|scfifo:rfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M4K_X13_Y24                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|jtag_uart_0:the_jtag_uart_0|jtag_uart_0_scfifo_w:the_jtag_uart_0_scfifo_w|scfifo:wfifo|scfifo_1n21:auto_generated|a_dpfifo_8t21:dpfifo|dpram_5h21:FIFOram|altsyncram_9tl1:altsyncram2|ALTSYNCRAM                                                                                                                                                        ; AUTO ; Simple Dual Port ; Dual Clocks  ; 64           ; 8            ; 64           ; 8            ; yes                    ; no                      ; yes                    ; no                      ; 512    ; 64                          ; 8                           ; 64                          ; 8                           ; 512                 ; 1    ; None                              ; M4K_X13_Y27                                                                                                                                                                                                                                                                                                                                                                                                                    ;
; niosSystemCamControl:niosSystemCamControl_inst|onchip_memory2_0:the_onchip_memory2_0|altsyncram:the_altsyncram|altsyncram_94c1:auto_generated|ALTSYNCRAM                                                                                                                                                                                                                                               ; AUTO ; Single Port      ; Single Clock ; 4096         ; 32           ; --           ; --           ; yes                    ; no                      ; --                     ; --                      ; 131072 ; 4096                        ; 32                          ; --                          ; --                          ; 131072              ; 32   ; onchip_memory2_0.hex              ; M4K_X13_Y18, M4K_X52_Y20, M4K_X13_Y19, M4K_X26_Y19, M4K_X13_Y17, M4K_X13_Y31, M4K_X13_Y32, M4K_X26_Y24, M4K_X13_Y30, M4K_X13_Y25, M4K_X13_Y28, M4K_X52_Y19, M4K_X26_Y25, M4K_X26_Y29, M4K_X13_Y21, M4K_X52_Y17, M4K_X13_Y23, M4K_X13_Y26, M4K_X26_Y26, M4K_X26_Y20, M4K_X13_Y29, M4K_X26_Y30, M4K_X26_Y33, M4K_X52_Y21, M4K_X26_Y21, M4K_X26_Y28, M4K_X52_Y23, M4K_X52_Y22, M4K_X13_Y20, M4K_X13_Y22, M4K_X26_Y27, M4K_X13_Y33 ;
+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+------+------------------+--------------+--------------+--------------+--------------+--------------+------------------------+-------------------------+------------------------+-------------------------+--------+-----------------------------+-----------------------------+-----------------------------+-----------------------------+---------------------+------+-----------------------------------+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
Note: Fitter may spread logical memories into multiple blocks to improve timing. The actual required RAM blocks can be found in the Fitter Resource Usage section.


+-----------------------------------------------------------------------------------------------+
; Fitter DSP Block Usage Summary                                                                ;
+---------------------------------------+-------------+---------------------+-------------------+
; Statistic                             ; Number Used ; Available per Block ; Maximum Available ;
+---------------------------------------+-------------+---------------------+-------------------+
; Simple Multipliers (9-bit)            ; 2           ; 2                   ; 70                ;
; Simple Multipliers (18-bit)           ; 20          ; 1                   ; 35                ;
; Embedded Multiplier Blocks            ; 22          ; --                  ; 35                ;
; Embedded Multiplier 9-bit elements    ; 42          ; 2                   ; 70                ;
; Signed Embedded Multipliers           ; 0           ; --                  ; --                ;
; Unsigned Embedded Multipliers         ; 22          ; --                  ; --                ;
; Mixed Sign Embedded Multipliers       ; 0           ; --                  ; --                ;
; Variable Sign Embedded Multipliers    ; 0           ; --                  ; --                ;
; Dedicated Input Shift Register Chains ; 0           ; --                  ; --                ;
+---------------------------------------+-------------+---------------------+-------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; DSP Block Details                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                                               ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; Name                                                                                                                                                                                                                                                                                                                                                             ; Mode                       ; Location           ; Sign Representation ; Has Input Shift Register Chain ; Data A Input Register ; Data B Input Register ; Pipeline Register ; Output Register ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y9_N2   ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_2|mult_add_6cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2                                                                                                                                                          ;                            ; DSPMULT_X39_Y9_N0  ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_out3                                                                                                                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y10_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_mult_cell:the_cpu_0_mult_cell|altmult_add:the_altmult_add_part_1|mult_add_4cr2:auto_generated|ded_mult_2o81:ded_mult1|mac_mult2                                                                                                                                                          ;                            ; DSPMULT_X39_Y10_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_out8                                                                                                                                                                                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y22_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult7                                                                                                                                                                                                                             ;                            ; DSPMULT_X39_Y22_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_out6                                                                                                                                                                                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y21_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult5                                                                                                                                                                                                                             ;                            ; DSPMULT_X39_Y21_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_out4                                                                                                                                                                                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y26_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult3                                                                                                                                                                                                                             ;                            ; DSPMULT_X39_Y26_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|w497w[0]                                                                                                                                                                                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y23_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:man_prod|mult_19r:auto_generated|mac_mult1                                                                                                                                                                                                                             ;                            ; DSPMULT_X39_Y23_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out8     ; Simple Multiplier (9-bit)  ; DSPOUT_X39_Y12_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult7 ;                            ; DSPMULT_X39_Y12_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out6     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y14_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult5 ;                            ; DSPMULT_X39_Y14_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out4     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y15_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult3 ;                            ; DSPMULT_X39_Y15_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_out2     ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y13_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    niosSystemCamControl:niosSystemCamControl_inst|cpu_0_altera_nios_custom_instr_floating_point_inst:the_cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_wrapper:cpu_0_altera_nios_custom_instr_floating_point_inst|fpoint_hw_qsys:fpoint_instance|fpoint_hw_qsys_mult_single:the_fp_mult|lpm_mult:man_product2_mult|mult_5ft:auto_generated|mac_mult1 ;                            ; DSPMULT_X39_Y13_N0 ; Variable            ;                                ; yes                   ; yes                   ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out8                                                                                                                                                                                                                           ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y25_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_mult7                                                                                                                                                                                                                       ;                            ; DSPMULT_X39_Y25_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out6                                                                                                                                                                                                                           ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y28_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_mult5                                                                                                                                                                                                                       ;                            ; DSPMULT_X39_Y28_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_out4                                                                                                                                                                                                                           ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y27_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_mult3                                                                                                                                                                                                                       ;                            ; DSPMULT_X39_Y27_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|w513w[0]                                                                                                                                                                                                                           ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y24_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl1_tbl2_prod|mult_59r:auto_generated|mac_mult1                                                                                                                                                                                                                       ;                            ; DSPMULT_X39_Y24_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out8                                                                                                                                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y30_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_mult7                                                                                                                                                                                                                     ;                            ; DSPMULT_X39_Y30_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out6                                                                                                                                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y31_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_mult5                                                                                                                                                                                                                     ;                            ; DSPMULT_X39_Y31_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_out4                                                                                                                                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y32_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_mult3                                                                                                                                                                                                                     ;                            ; DSPMULT_X39_Y32_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|w501w[0]                                                                                                                                                                                                                         ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y29_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:tbl3_taylor_prod|mult_29r:auto_generated|mac_mult1                                                                                                                                                                                                                     ;                            ; DSPMULT_X39_Y29_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_out6                                                                                                                                                                                                                              ; Simple Multiplier (9-bit)  ; DSPOUT_X39_Y17_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_mult5                                                                                                                                                                                                                          ;                            ; DSPMULT_X39_Y17_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_out4                                                                                                                                                                                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y19_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_mult3                                                                                                                                                                                                                          ;                            ; DSPMULT_X39_Y19_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_out2                                                                                                                                                                                                                              ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y20_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_ln2_prod|mult_v7r:auto_generated|mac_mult1                                                                                                                                                                                                                          ;                            ; DSPMULT_X39_Y20_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
; ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|result[0]                                                                                                                                                                                                                                 ; Simple Multiplier (18-bit) ; DSPOUT_X39_Y18_N2  ;                     ; No                             ;                       ;                       ;                   ; yes             ;
;    ALTFP_EXa:exp_unit0|ALTFP_EXa_altfp_exp_1ic:ALTFP_EXa_altfp_exp_1ic_component|lpm_mult:xi_prod|mult_o9p:auto_generated|mac_mult1                                                                                                                                                                                                                              ;                            ; DSPMULT_X39_Y18_N0 ; Variable            ;                                ; no                    ; no                    ; no                ;                 ;
+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+----------------------------+--------------------+---------------------+--------------------------------+-----------------------+-----------------------+-------------------+-----------------+


+-------------------------------------------------------+
; Interconnect Usage Summary                            ;
+----------------------------+--------------------------+
; Interconnect Resource Type ; Usage                    ;
+----------------------------+--------------------------+
; Block interconnects        ; 26,149 / 94,460 ( 28 % ) ;
; C16 interconnects          ; 219 / 3,315 ( 7 % )      ;
; C4 interconnects           ; 11,043 / 60,840 ( 18 % ) ;
; Direct links               ; 5,189 / 94,460 ( 5 % )   ;
; Global clocks              ; 16 / 16 ( 100 % )        ;
; Local interconnects        ; 7,851 / 33,216 ( 24 % )  ;
; R24 interconnects          ; 332 / 3,091 ( 11 % )     ;
; R4 interconnects           ; 13,181 / 81,294 ( 16 % ) ;
+----------------------------+--------------------------+


+------------------------------------------------------------------------------+
; LAB Logic Elements                                                           ;
+---------------------------------------------+--------------------------------+
; Number of Logic Elements  (Average = 13.26) ; Number of LABs  (Total = 1364) ;
+---------------------------------------------+--------------------------------+
; 1                                           ; 17                             ;
; 2                                           ; 36                             ;
; 3                                           ; 20                             ;
; 4                                           ; 29                             ;
; 5                                           ; 21                             ;
; 6                                           ; 26                             ;
; 7                                           ; 36                             ;
; 8                                           ; 20                             ;
; 9                                           ; 36                             ;
; 10                                          ; 20                             ;
; 11                                          ; 93                             ;
; 12                                          ; 49                             ;
; 13                                          ; 52                             ;
; 14                                          ; 54                             ;
; 15                                          ; 96                             ;
; 16                                          ; 759                            ;
+---------------------------------------------+--------------------------------+


+---------------------------------------------------------------------+
; LAB-wide Signals                                                    ;
+------------------------------------+--------------------------------+
; LAB-wide Signals  (Average = 2.44) ; Number of LABs  (Total = 1364) ;
+------------------------------------+--------------------------------+
; 1 Async. clear                     ; 956                            ;
; 1 Clock                            ; 1131                           ;
; 1 Clock enable                     ; 740                            ;
; 1 Sync. clear                      ; 43                             ;
; 1 Sync. load                       ; 220                            ;
; 2 Async. clears                    ; 70                             ;
; 2 Clock enables                    ; 71                             ;
; 2 Clocks                           ; 101                            ;
+------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Signals Sourced                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Signals Sourced  (Average = 20.21) ; Number of LABs  (Total = 1364) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 1                              ;
; 1                                            ; 8                              ;
; 2                                            ; 14                             ;
; 3                                            ; 13                             ;
; 4                                            ; 29                             ;
; 5                                            ; 7                              ;
; 6                                            ; 16                             ;
; 7                                            ; 19                             ;
; 8                                            ; 27                             ;
; 9                                            ; 21                             ;
; 10                                           ; 38                             ;
; 11                                           ; 18                             ;
; 12                                           ; 30                             ;
; 13                                           ; 19                             ;
; 14                                           ; 24                             ;
; 15                                           ; 33                             ;
; 16                                           ; 62                             ;
; 17                                           ; 30                             ;
; 18                                           ; 74                             ;
; 19                                           ; 66                             ;
; 20                                           ; 69                             ;
; 21                                           ; 66                             ;
; 22                                           ; 115                            ;
; 23                                           ; 68                             ;
; 24                                           ; 66                             ;
; 25                                           ; 51                             ;
; 26                                           ; 70                             ;
; 27                                           ; 75                             ;
; 28                                           ; 57                             ;
; 29                                           ; 44                             ;
; 30                                           ; 39                             ;
; 31                                           ; 48                             ;
; 32                                           ; 47                             ;
+----------------------------------------------+--------------------------------+


+----------------------------------------------------------------------------------+
; LAB Signals Sourced Out                                                          ;
+-------------------------------------------------+--------------------------------+
; Number of Signals Sourced Out  (Average = 9.17) ; Number of LABs  (Total = 1364) ;
+-------------------------------------------------+--------------------------------+
; 0                                               ; 2                              ;
; 1                                               ; 58                             ;
; 2                                               ; 73                             ;
; 3                                               ; 65                             ;
; 4                                               ; 76                             ;
; 5                                               ; 65                             ;
; 6                                               ; 86                             ;
; 7                                               ; 75                             ;
; 8                                               ; 81                             ;
; 9                                               ; 107                            ;
; 10                                              ; 96                             ;
; 11                                              ; 145                            ;
; 12                                              ; 81                             ;
; 13                                              ; 69                             ;
; 14                                              ; 84                             ;
; 15                                              ; 78                             ;
; 16                                              ; 98                             ;
; 17                                              ; 10                             ;
; 18                                              ; 4                              ;
; 19                                              ; 1                              ;
; 20                                              ; 4                              ;
; 21                                              ; 2                              ;
; 22                                              ; 0                              ;
; 23                                              ; 1                              ;
; 24                                              ; 1                              ;
; 25                                              ; 0                              ;
; 26                                              ; 0                              ;
; 27                                              ; 1                              ;
; 28                                              ; 1                              ;
+-------------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------------+
; LAB Distinct Inputs                                                           ;
+----------------------------------------------+--------------------------------+
; Number of Distinct Inputs  (Average = 17.80) ; Number of LABs  (Total = 1364) ;
+----------------------------------------------+--------------------------------+
; 0                                            ; 0                              ;
; 1                                            ; 2                              ;
; 2                                            ; 11                             ;
; 3                                            ; 18                             ;
; 4                                            ; 51                             ;
; 5                                            ; 47                             ;
; 6                                            ; 44                             ;
; 7                                            ; 51                             ;
; 8                                            ; 39                             ;
; 9                                            ; 35                             ;
; 10                                           ; 55                             ;
; 11                                           ; 51                             ;
; 12                                           ; 47                             ;
; 13                                           ; 46                             ;
; 14                                           ; 44                             ;
; 15                                           ; 64                             ;
; 16                                           ; 61                             ;
; 17                                           ; 50                             ;
; 18                                           ; 40                             ;
; 19                                           ; 27                             ;
; 20                                           ; 54                             ;
; 21                                           ; 37                             ;
; 22                                           ; 45                             ;
; 23                                           ; 54                             ;
; 24                                           ; 46                             ;
; 25                                           ; 23                             ;
; 26                                           ; 24                             ;
; 27                                           ; 33                             ;
; 28                                           ; 31                             ;
; 29                                           ; 29                             ;
; 30                                           ; 36                             ;
; 31                                           ; 54                             ;
; 32                                           ; 54                             ;
; 33                                           ; 7                              ;
; 34                                           ; 6                              ;
; 35                                           ; 24                             ;
; 36                                           ; 24                             ;
+----------------------------------------------+--------------------------------+


+-------------------------------------------------------------------------+
; Fitter Device Options                                                   ;
+----------------------------------------------+--------------------------+
; Option                                       ; Setting                  ;
+----------------------------------------------+--------------------------+
; Enable user-supplied start-up clock (CLKUSR) ; Off                      ;
; Enable device-wide reset (DEV_CLRn)          ; Off                      ;
; Enable device-wide output enable (DEV_OE)    ; Off                      ;
; Enable INIT_DONE output                      ; Off                      ;
; Configuration scheme                         ; Active Serial            ;
; Error detection CRC                          ; Off                      ;
; nCEO                                         ; Unreserved               ;
; ASDO,nCSO                                    ; As input tri-stated      ;
; Reserve all unused pins                      ; As output driving ground ;
; Base pin-out file on sameframe device        ; Off                      ;
+----------------------------------------------+--------------------------+


+------------------------------------+
; Operating Settings and Conditions  ;
+---------------------------+--------+
; Setting                   ; Value  ;
+---------------------------+--------+
; Nominal Core Voltage      ; 1.20 V ;
; Low Junction Temperature  ; 0 C   ;
; High Junction Temperature ; 85 C  ;
+---------------------------+--------+


+-----------------+
; Fitter Messages ;
+-----------------+
Info: *******************************************************************
Info: Running Quartus II 64-Bit Fitter
    Info: Version 11.0 Build 208 07/03/2011 Service Pack 1 SJ Full Version
    Info: Processing started: Fri May 31 05:26:30 2013
Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off niosControl3CamOnly -c DE2_D5M
Info: Parallel compilation is enabled and will use 2 of the 2 processors detected
Info: Selected device EP2C35F672C6 for design "DE2_D5M"
Info: Low junction temperature is 0 degrees C
Info: High junction temperature is 85 degrees C
Warning: Implemented PLL "sdram_pll2:unew|altpll:altpll_component|pll" as Cyclone II PLL type, but with warnings
    Warning: Can't achieve requested value -97.2 degrees for clock output sdram_pll2:unew|altpll:altpll_component|_clk0 of parameter phase shift -- achieved value of -99.0 degrees
    Info: Implementing clock multiplication of 9, clock division of 5, and phase shift of -99 degrees (-3056 ps) for sdram_pll2:unew|altpll:altpll_component|_clk0 port
    Info: Implementing clock multiplication of 2, clock division of 1, and phase shift of 0 degrees (0 ps) for sdram_pll2:unew|altpll:altpll_component|_clk1 port
    Info: Implementing clock multiplication of 9, clock division of 5, and phase shift of 0 degrees (0 ps) for sdram_pll2:unew|altpll:altpll_component|_clk2 port
Info: Fitter is performing a Standard Fit compilation using maximum Fitter effort to optimize design performance
Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices
    Info: Device EP2C50F672C6 is compatible
    Info: Device EP2C70F672C6 is compatible
Info: Fitter converted 2 user pins into dedicated programming pins
    Info: Pin ~ASDO~ is reserved at location E3
    Info: Pin ~nCSO~ is reserved at location D3
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Info: Timing-driven compilation is using the TimeQuest Timing Analyzer
Info: Evaluating HDL-embedded SDC commands
    Info: Entity alt_jtag_atlantic
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|jupdate}] -to [get_registers {*|alt_jtag_atlantic:*|jupdate1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rdata[*]}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_req}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|read_write}] -to [get_registers {*|alt_jtag_atlantic:*|read_write1*}] 
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|rvalid}] -to [get_registers {*|alt_jtag_atlantic*|td_shift[*]}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|td_shift[0]*}]
        Info: set_false_path -from [get_registers {*|t_dav}] -to [get_registers {*|alt_jtag_atlantic:*|write_stalled*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|user_saw_rvalid}] -to [get_registers {*|alt_jtag_atlantic:*|rvalid0*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|wdata[*]}] -to [get_registers {*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_ena*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_stalled}] -to [get_registers {*|alt_jtag_atlantic:*|t_pause*}]
        Info: set_false_path -from [get_registers {*|alt_jtag_atlantic:*|write_valid}]
    Info: Entity altera_std_synchronizer
        Info: set_false_path -to [get_keepers {*altera_std_synchronizer:*|din_s1}]
    Info: Entity dcfifo_m2o1
        Info: set_false_path -from *rdptr_g* -to *ws_dgrp|dffpipe_qe9:dffpipe22|dffe23a* 
        Info: set_false_path -from *delayed_wrptr_g* -to *rs_dgwp|dffpipe_pe9:dffpipe18|dffe19a* 
    Info: Entity sld_hub
        Info: create_clock -period 10MHz -name altera_reserved_tck [get_ports {altera_reserved_tck}]
        Info: set_clock_groups -asynchronous -group {altera_reserved_tck}
Info: Reading SDC File: 'DE2_D5M.sdc'
Info: Deriving PLL Clocks
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -phase -99.00 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[0]} {unew|altpll_component|pll|clk[0]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -multiply_by 2 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[1]} {unew|altpll_component|pll|clk[1]}
    Info: create_generated_clock -source {unew|altpll_component|pll|inclk[0]} -divide_by 5 -multiply_by 9 -duty_cycle 50.00 -name {unew|altpll_component|pll|clk[2]} {unew|altpll_component|pll|clk[2]}
Warning: Node: GPIO_1[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[1] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: rClk[0] was determined to be a clock but was found without an associated clock assignment.
Warning: Node: I2C_CCD_Config:u8|mI2C_CTRL_CLK was determined to be a clock but was found without an associated clock assignment.
Info: Detected timing requirements -- optimizing circuit to achieve only the specified requirements
Info: Found 5 clocks
    Info:   Period   Clock Name
    Info: ======== ============
    Info:  100.000 altera_reserved_tck
    Info:   20.000     CLOCK_50
    Info:   11.111 unew|altpll_component|pll|clk[0]
    Info:   10.000 unew|altpll_component|pll|clk[1]
    Info:   11.111 unew|altpll_component|pll|clk[2]
Info: Automatically promoted node CLOCK_50 (placed in PIN N2 (CLK0, LVDSCLK0p, Input))
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G2
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node rClk[0]
        Info: Destination node rClk[1]
        Info: Destination node I2C_CCD_Config:u8|mI2C_CTRL_CLK
Info: Automatically promoted node sdram_pll2:unew|altpll:altpll_component|_clk0 (placed in counter C2 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G1
    Info: Automatically promoted destinations to use location or clock signal External Clock Output CLKCTRL_X0_Y1_N1
Info: Automatically promoted node sdram_pll2:unew|altpll:altpll_component|_clk1 (placed in counter C0 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G3
Info: Automatically promoted node sdram_pll2:unew|altpll:altpll_component|_clk2 (placed in counter C1 of PLL_1)
    Info: Automatically promoted destinations to use location or clock signal Global Clock CLKCTRL_G0
Info: Automatically promoted node rClk[1] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node rClk[1]~0
Info: Automatically promoted node rClk[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node GPIO_1[16]
        Info: Destination node rClk[1]~0
        Info: Destination node rClk[0]~1
        Info: Destination node VGA_CLK
Info: Automatically promoted node altera_internal_jtag~TCKUTAP 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node I2C_CCD_Config:u8|mI2C_CTRL_CLK 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node I2C_CCD_Config:u8|I2C_Controller:u0|I2C_SCLK~1
        Info: Destination node I2C_CCD_Config:u8|mI2C_CTRL_CLK~0
Info: Automatically promoted node niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_0_domain_synch_module:niosSystemCamControl_reset_clk_0_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|jtag_break~1
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|cpu_0:the_cpu_0|cpu_0_nios2_oci:the_cpu_0_nios2_oci|cpu_0_nios2_oci_debug:the_cpu_0_nios2_oci_debug|resetlatch~0
Info: Automatically promoted node Reset_Delay:u2|oRST_0 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Sdram_Control_4Port:u7|rRD2_ADDR[8]
        Info: Destination node Sdram_Control_4Port:u7|rRD1_ADDR[8]
        Info: Destination node Sdram_Control_4Port:u7|rWR2_ADDR[8]
        Info: Destination node Sdram_Control_4Port:u7|rWR1_ADDR[8]
        Info: Destination node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD2_ADDR[8]
        Info: Destination node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rRD1_ADDR[8]
        Info: Destination node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR2_ADDR[8]
        Info: Destination node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|rWR1_ADDR[8]
        Info: Destination node Sdram_Control_4Port:u7|rRD2_ADDR[9]
        Info: Destination node Sdram_Control_4Port:u7|rRD1_ADDR[9]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node niosSystemCamControl:niosSystemCamControl_inst|niosSystemCamControl_reset_clk_1_domain_synch_module:niosSystemCamControl_reset_clk_1_domain_synch|data_out 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_rnw
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[20]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[19]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[18]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[17]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[16]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[15]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[14]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[13]
        Info: Destination node niosSystemCamControl:niosSystemCamControl_inst|sdram_0:the_sdram_0|active_addr[12]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node Reset_Delay:u2|oRST_2 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node Reset_Delay:u2|oRST_2~0
        Info: Destination node I2C_CCD_Config:u8|i2c_reset
Info: Automatically promoted node sld_hub:auto_hub|clr_reg 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node sld_hub:auto_hub|clr_reg~_wirecell
Info: Automatically promoted node Reset_Delay:u2|oRST_1 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
    Info: Following destination nodes may be non-global or may not use global or regional clocks
        Info: Destination node RAW2RGB:u4|tempG[3]
        Info: Destination node RAW2RGB:u4|tempG[5]
        Info: Destination node RAW2RGB:u4|tempG[4]
        Info: Destination node RAW2RGB:u4|tempG[6]
        Info: Destination node RAW2RGB:u4|tempG[7]
        Info: Destination node RAW2RGB:u4|tempG[8]
        Info: Destination node RAW2RGB:u4|tempG[9]
        Info: Destination node RAW2RGB:u4|tempG[10]
        Info: Destination node RAW2RGB:u4|tempG[11]
        Info: Destination node RAW2RGB:u4|tempG[2]
        Info: Non-global destination nodes limited to 10 nodes
Info: Automatically promoted node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo1|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Automatically promoted node HWAcceleration:HWAccelUnit|Sdram_Control_4Port:u7|Sdram_FIFO:read_fifo2|dcfifo:dcfifo_component|dcfifo_m2o1:auto_generated|dffpipe_ngh:rdaclr|dffe16a[0] 
    Info: Automatically promoted destinations to use location or clock signal Global Clock
Info: Starting register packing
Warning: Ignoring invalid fast I/O register assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Info: Finished register packing
    Extra Info: Packed 2 registers into blocks of type EC
    Extra Info: Packed 16 registers into blocks of type I/O
    Extra Info: Packed 188 registers into blocks of type Embedded multiplier block
    Extra Info: Packed 8 registers into blocks of type Embedded multiplier output
    Extra Info: Created 94 register duplicates
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 510 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:00:53
Info: Fitter preparation operations ending: elapsed time is 00:01:34
Info: Fitter placement preparation operations beginning
Info: Fitter placement preparation operations ending: elapsed time is 00:00:30
Info: Fitter placement operations beginning
Info: Fitter placement was successful
Info: Fitter placement operations ending: elapsed time is 00:02:05
Info: Starting physical synthesis optimizations for speed
Info: Starting physical synthesis algorithm register retiming
Info: Physical synthesis algorithm register retiming complete: estimated slack improvement of 497 ps
Info: Starting physical synthesis algorithm combinational resynthesis using boolean division
Info: Physical synthesis algorithm combinational resynthesis using boolean division complete: estimated slack improvement of 12 ps
Info: Starting physical synthesis algorithm logic and register replication
Info: Physical synthesis algorithm logic and register replication complete: estimated slack improvement of 791 ps
Info: Starting physical synthesis algorithm fanout splitting
Info: Physical synthesis algorithm fanout splitting complete: estimated slack improvement of 0 ps
Info: Physical synthesis optimizations for speed complete: elapsed CPU time is 00:05:21
Info: Fitter routing operations beginning
Info: Router estimated average interconnect usage is 15% of the available device resources
    Info: Router estimated peak interconnect usage is 30% of the available device resources in the region that extends from location X11_Y12 to location X21_Y23
Info: Fitter routing operations ending: elapsed time is 00:02:35
Info: Started post-fitting delay annotation
Warning: Found 377 output pins without output pin load capacitance assignment
    Info: Pin "FL_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_DAT3" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_DATA[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_ADCLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACLRCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_BCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_0[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[25]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[26]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[27]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[28]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[29]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[30]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[31]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[32]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[33]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[34]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[35]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_DQ[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[22]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[23]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "GPIO_1[24]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX0[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX1[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX2[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX3[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX4[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX5[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX6[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "HEX7[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDG[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LEDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "UART_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "IRDA_TXD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_LDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_UDQM" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_RAS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_0" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_BA_1" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "DRAM_CKE" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[18]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[19]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[20]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_ADDR[21]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "FL_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[10]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[11]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[12]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[13]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[14]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[15]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[16]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_ADDR[17]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_UB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_LB_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_WE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_CE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SRAM_OE_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_ADDR[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_FSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_LSPEED" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK0_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "OTG_DACK1_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_ON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_BLON" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RW" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_EN" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "LCD_RS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "SD_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TDO" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "I2C_SCLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_HS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_VS" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_BLANK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_SYNC" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_R[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_G[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[0]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[1]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[2]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[3]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[4]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[5]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[6]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[7]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[8]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "VGA_B[9]" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CMD" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CS_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_WR_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RD_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_RST_N" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "ENET_CLK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_DACDAT" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "AUD_XCK" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
    Info: Pin "TD_RESET" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis
Info: Delay annotation completed successfully
Info: Started post-fitting delay annotation
Info: Delay annotation completed successfully
Info: Design uses memory blocks. Violating setup or hold times of memory block address registers for either read or write operations could cause memory contents to be corrupted. Make sure that all memory block address registers meet the setup and hold time requirements.
Warning: Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information.
Warning: Following 126 pins have no output enable or a GND or VCC output enable - later changes to this connectivity may change fitting results
    Info: Pin FL_DQ[0] has a permanently disabled output enable
    Info: Pin FL_DQ[1] has a permanently disabled output enable
    Info: Pin FL_DQ[2] has a permanently disabled output enable
    Info: Pin FL_DQ[3] has a permanently disabled output enable
    Info: Pin FL_DQ[4] has a permanently disabled output enable
    Info: Pin FL_DQ[5] has a permanently disabled output enable
    Info: Pin FL_DQ[6] has a permanently disabled output enable
    Info: Pin FL_DQ[7] has a permanently disabled output enable
    Info: Pin OTG_DATA[0] has a permanently disabled output enable
    Info: Pin OTG_DATA[1] has a permanently disabled output enable
    Info: Pin OTG_DATA[2] has a permanently disabled output enable
    Info: Pin OTG_DATA[3] has a permanently disabled output enable
    Info: Pin OTG_DATA[4] has a permanently disabled output enable
    Info: Pin OTG_DATA[5] has a permanently disabled output enable
    Info: Pin OTG_DATA[6] has a permanently disabled output enable
    Info: Pin OTG_DATA[7] has a permanently disabled output enable
    Info: Pin OTG_DATA[8] has a permanently disabled output enable
    Info: Pin OTG_DATA[9] has a permanently disabled output enable
    Info: Pin OTG_DATA[10] has a permanently disabled output enable
    Info: Pin OTG_DATA[11] has a permanently disabled output enable
    Info: Pin OTG_DATA[12] has a permanently disabled output enable
    Info: Pin OTG_DATA[13] has a permanently disabled output enable
    Info: Pin OTG_DATA[14] has a permanently disabled output enable
    Info: Pin OTG_DATA[15] has a permanently disabled output enable
    Info: Pin LCD_DATA[0] has a permanently disabled output enable
    Info: Pin LCD_DATA[1] has a permanently disabled output enable
    Info: Pin LCD_DATA[2] has a permanently disabled output enable
    Info: Pin LCD_DATA[3] has a permanently disabled output enable
    Info: Pin LCD_DATA[4] has a permanently disabled output enable
    Info: Pin LCD_DATA[5] has a permanently disabled output enable
    Info: Pin LCD_DATA[6] has a permanently disabled output enable
    Info: Pin LCD_DATA[7] has a permanently disabled output enable
    Info: Pin SD_DAT has a permanently disabled output enable
    Info: Pin SD_DAT3 has a permanently disabled output enable
    Info: Pin SD_CMD has a permanently disabled output enable
    Info: Pin I2C_SDAT has a permanently disabled output enable
    Info: Pin ENET_DATA[0] has a permanently disabled output enable
    Info: Pin ENET_DATA[1] has a permanently disabled output enable
    Info: Pin ENET_DATA[2] has a permanently disabled output enable
    Info: Pin ENET_DATA[3] has a permanently disabled output enable
    Info: Pin ENET_DATA[4] has a permanently disabled output enable
    Info: Pin ENET_DATA[5] has a permanently disabled output enable
    Info: Pin ENET_DATA[6] has a permanently disabled output enable
    Info: Pin ENET_DATA[7] has a permanently disabled output enable
    Info: Pin ENET_DATA[8] has a permanently disabled output enable
    Info: Pin ENET_DATA[9] has a permanently disabled output enable
    Info: Pin ENET_DATA[10] has a permanently disabled output enable
    Info: Pin ENET_DATA[11] has a permanently disabled output enable
    Info: Pin ENET_DATA[12] has a permanently disabled output enable
    Info: Pin ENET_DATA[13] has a permanently disabled output enable
    Info: Pin ENET_DATA[14] has a permanently disabled output enable
    Info: Pin ENET_DATA[15] has a permanently disabled output enable
    Info: Pin AUD_ADCLRCK has a permanently disabled output enable
    Info: Pin AUD_DACLRCK has a permanently disabled output enable
    Info: Pin AUD_BCLK has a permanently disabled output enable
    Info: Pin GPIO_0[0] has a permanently disabled output enable
    Info: Pin GPIO_0[1] has a permanently disabled output enable
    Info: Pin GPIO_0[2] has a permanently disabled output enable
    Info: Pin GPIO_0[3] has a permanently disabled output enable
    Info: Pin GPIO_0[4] has a permanently disabled output enable
    Info: Pin GPIO_0[5] has a permanently disabled output enable
    Info: Pin GPIO_0[6] has a permanently disabled output enable
    Info: Pin GPIO_0[7] has a permanently disabled output enable
    Info: Pin GPIO_0[8] has a permanently disabled output enable
    Info: Pin GPIO_0[9] has a permanently disabled output enable
    Info: Pin GPIO_0[10] has a permanently disabled output enable
    Info: Pin GPIO_0[11] has a permanently disabled output enable
    Info: Pin GPIO_0[12] has a permanently disabled output enable
    Info: Pin GPIO_0[13] has a permanently disabled output enable
    Info: Pin GPIO_0[14] has a permanently disabled output enable
    Info: Pin GPIO_0[15] has a permanently disabled output enable
    Info: Pin GPIO_0[16] has a permanently disabled output enable
    Info: Pin GPIO_0[17] has a permanently disabled output enable
    Info: Pin GPIO_0[18] has a permanently disabled output enable
    Info: Pin GPIO_0[19] has a permanently disabled output enable
    Info: Pin GPIO_0[20] has a permanently disabled output enable
    Info: Pin GPIO_0[21] has a permanently disabled output enable
    Info: Pin GPIO_0[22] has a permanently disabled output enable
    Info: Pin GPIO_0[23] has a permanently disabled output enable
    Info: Pin GPIO_0[24] has a permanently disabled output enable
    Info: Pin GPIO_0[25] has a permanently disabled output enable
    Info: Pin GPIO_0[26] has a permanently disabled output enable
    Info: Pin GPIO_0[27] has a permanently disabled output enable
    Info: Pin GPIO_0[28] has a permanently disabled output enable
    Info: Pin GPIO_0[29] has a permanently disabled output enable
    Info: Pin GPIO_0[30] has a permanently disabled output enable
    Info: Pin GPIO_0[31] has a permanently disabled output enable
    Info: Pin GPIO_0[32] has a permanently disabled output enable
    Info: Pin GPIO_0[33] has a permanently disabled output enable
    Info: Pin GPIO_0[34] has a permanently disabled output enable
    Info: Pin GPIO_0[35] has a permanently disabled output enable
    Info: Pin GPIO_1[2] has a permanently disabled output enable
    Info: Pin GPIO_1[14] has a permanently disabled output enable
    Info: Pin GPIO_1[15] has a permanently disabled output enable
    Info: Pin GPIO_1[18] has a permanently disabled output enable
    Info: Pin GPIO_1[20] has a permanently disabled output enable
    Info: Pin GPIO_1[25] has a permanently disabled output enable
    Info: Pin GPIO_1[26] has a permanently disabled output enable
    Info: Pin GPIO_1[27] has a permanently disabled output enable
    Info: Pin GPIO_1[28] has a permanently disabled output enable
    Info: Pin GPIO_1[29] has a permanently disabled output enable
    Info: Pin GPIO_1[30] has a permanently disabled output enable
    Info: Pin GPIO_1[31] has a permanently disabled output enable
    Info: Pin GPIO_1[32] has a permanently disabled output enable
    Info: Pin GPIO_1[33] has a permanently disabled output enable
    Info: Pin GPIO_1[34] has a permanently disabled output enable
    Info: Pin GPIO_1[35] has a permanently disabled output enable
    Info: Pin GPIO_1[0] has a permanently disabled output enable
    Info: Pin GPIO_1[1] has a permanently disabled output enable
    Info: Pin GPIO_1[3] has a permanently disabled output enable
    Info: Pin GPIO_1[4] has a permanently disabled output enable
    Info: Pin GPIO_1[5] has a permanently disabled output enable
    Info: Pin GPIO_1[6] has a permanently disabled output enable
    Info: Pin GPIO_1[7] has a permanently disabled output enable
    Info: Pin GPIO_1[8] has a permanently disabled output enable
    Info: Pin GPIO_1[9] has a permanently disabled output enable
    Info: Pin GPIO_1[10] has a permanently disabled output enable
    Info: Pin GPIO_1[11] has a permanently disabled output enable
    Info: Pin GPIO_1[12] has a permanently disabled output enable
    Info: Pin GPIO_1[13] has a permanently disabled output enable
    Info: Pin GPIO_1[16] has a permanently enabled output enable
    Info: Pin GPIO_1[17] has a permanently enabled output enable
    Info: Pin GPIO_1[19] has a permanently enabled output enable
    Info: Pin GPIO_1[21] has a permanently disabled output enable
    Info: Pin GPIO_1[22] has a permanently disabled output enable
    Info: Pin GPIO_1[24] has a permanently enabled output enable
Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'.
Info: Generated suppressed messages file C:/Users/Justin/Documents/eec181/project/niosControl3CamOnly/DE2_D5M.fit.smsg
Info: Quartus II 64-Bit Fitter was successful. 0 errors, 11 warnings
    Info: Peak virtual memory: 931 megabytes
    Info: Processing ended: Fri May 31 05:37:52 2013
    Info: Elapsed time: 00:11:22
    Info: Total CPU time (on all processors): 00:13:11


+----------------------------+
; Fitter Suppressed Messages ;
+----------------------------+
The suppressed messages can be found in C:/Users/Justin/Documents/eec181/project/niosControl3CamOnly/DE2_D5M.fit.smsg.


