library ieee;
use ieee.std_logic_1164.all;

entity ShiftRegister is
	port(	clock	:	in  std_logic;
			enable:	in  std_logic;
			reset	:	in  std_logic;
			input	:	in  std_logic_vector(7 downto 0);
			out0	:	out std_logic_vector(7 downto 0);
			out1	:	out std_logic_vector(7 downto 0);
			out2	:	out std_logic_vector(7 downto 0);
			out3	:	out std_logic_vector(7 downto 0);
			out4	:	out std_logic_vector(7 downto 0));
end ShiftRegister;

architecture Behavior of ShiftRegister is

	

begin

end Behavior;