0x0000: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0006: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x000c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x000f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0012: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0015: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x001e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0021: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0024: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0028: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x002d: mov_imm:
	regs[5] = 0x1b67661b, opcode= 0x02
0x0034: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0039: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x003c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x003f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0043: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0048: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x004b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x004e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0051: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0055: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x005a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x005d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0061: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0066: mov_imm:
	regs[5] = 0x3c5dfc67, opcode= 0x02
0x006c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x006f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0072: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0078: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x007e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0081: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0084: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0087: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x008a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x008d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0090: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0093: mov_imm:
	regs[5] = 0xf0dd5beb, opcode= 0x02
0x0099: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x009c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x009f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x00a3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00a8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x00ab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00ae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00b7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00ba: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00bd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x00c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00c6: mov_imm:
	regs[5] = 0x7818fd21, opcode= 0x02
0x00cc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x00cf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x00d2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x00d8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x00de: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x00e1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x00e4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x00e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x00f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x00f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x00f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x00fc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x00ff: mov_imm:
	regs[5] = 0xa6602930, opcode= 0x02
0x0105: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0108: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x010b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x010e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0111: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0115: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x011a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x011d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0120: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0124: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0129: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x012c: mov_imm:
	regs[5] = 0xd7799556, opcode= 0x02
0x0132: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0135: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0138: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x013e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0144: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0147: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x014b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0150: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0153: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0156: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0159: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x015c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x015f: mov_imm:
	regs[5] = 0xeaf86ae, opcode= 0x02
0x0165: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0169: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x016e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0172: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0177: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x017a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x017d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0180: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0183: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0186: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0189: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x018c: mov_imm:
	regs[5] = 0x828be89f, opcode= 0x02
0x0192: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0195: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0198: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x019e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x01a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x01a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x01ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01b0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01b3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01bc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01bf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01c8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x01cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01d1: mov_imm:
	regs[5] = 0xd9c4c33e, opcode= 0x02
0x01d7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x01db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x01e3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x01e6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x01e9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x01ec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x01ef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x01f2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x01f5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x01f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x01fe: mov_imm:
	regs[5] = 0x2630256, opcode= 0x02
0x0204: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0208: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x020d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0211: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0216: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x021c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0223: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0228: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x022b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x022f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0234: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0237: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x023a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x023d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0240: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0244: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0249: mov_imm:
	regs[5] = 0xad104a9, opcode= 0x02
0x024f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0253: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0258: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x025b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x025e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0261: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0264: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0267: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x026a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x026d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0270: mov_imm:
	regs[5] = 0xa5c81062, opcode= 0x02
0x0277: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x027c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x027f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0282: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0289: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x028e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0294: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0297: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x029b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02a0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02a3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02a6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02aa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02af: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02b2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x02b5: mov_imm:
	regs[5] = 0x566f17b2, opcode= 0x02
0x02bb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02be: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x02c1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x02c5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02ca: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x02ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02d3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x02d6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x02da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02df: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x02e2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x02e5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x02e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02ee: mov_imm:
	regs[5] = 0xba347c94, opcode= 0x02
0x02f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x02f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x02fd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0300: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0307: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x030c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0312: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0315: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0318: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x031b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x031e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0321: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0324: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0327: mov_imm:
	regs[5] = 0x8fbaf38f, opcode= 0x02
0x032d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0330: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0333: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0336: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x033a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x033f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0343: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0348: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x034b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x034f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0354: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0357: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x035b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0360: mov_imm:
	regs[5] = 0xe003d606, opcode= 0x02
0x0366: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0369: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x036c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0378: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x037e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0381: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0385: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x038a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x038d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0390: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0394: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0399: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x039c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x039f: mov_imm:
	regs[5] = 0x621178ba, opcode= 0x02
0x03a5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03a8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x03ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x03af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03b4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x03b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03bd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03c9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x03cc: mov_imm:
	regs[5] = 0x32af7678, opcode= 0x02
0x03d2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x03d5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x03d8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x03de: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x03e4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x03e7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x03ea: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x03ed: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x03f0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x03f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x03f9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x03fc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0400: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0405: mov_imm:
	regs[5] = 0x13dce739, opcode= 0x02
0x040b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x040e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0411: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0414: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0417: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x041a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x041e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0423: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0426: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0429: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x042d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0432: mov_imm:
	regs[5] = 0xf707537b, opcode= 0x02
0x0439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x043e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0442: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0447: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x044b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0450: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0456: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x045d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0462: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0465: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0468: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x046b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x046e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0471: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0474: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0477: mov_imm:
	regs[5] = 0x16a4ce99, opcode= 0x02
0x047d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0480: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0483: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0486: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x048a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x048f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0493: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0498: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x049b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x049e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04a1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x04a4: mov_imm:
	regs[5] = 0xf602a28a, opcode= 0x02
0x04ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04b0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04b3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x04b6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x04bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04c2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x04c8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x04cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x04d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x04dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x04e0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x04e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x04ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x04f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x04f5: mov_imm:
	regs[5] = 0xb4f976d8, opcode= 0x02
0x04fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x04ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0504: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0507: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x050a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x050d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0510: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0514: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0519: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x051c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x051f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0522: mov_imm:
	regs[5] = 0xfe3f0eb3, opcode= 0x02
0x0529: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x052e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0531: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0535: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x053a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0540: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0546: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0549: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x054c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0550: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0555: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x055e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0561: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0564: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0568: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x056d: mov_imm:
	regs[5] = 0x9240d7e9, opcode= 0x02
0x0573: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0577: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x057c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x057f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0582: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0585: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0588: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x058b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x058e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0591: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0594: mov_imm:
	regs[5] = 0x27ff7fe3, opcode= 0x02
0x059a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x059d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x05a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x05ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x05b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x05b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x05be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05c2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x05cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x05d0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x05d3: mov_imm:
	regs[5] = 0x8cb1b405, opcode= 0x02
0x05d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x05dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05e2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x05e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x05e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x05ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x05f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x05f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x05fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0600: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0603: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0606: mov_imm:
	regs[5] = 0xb41f1e2d, opcode= 0x02
0x060c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x060f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0612: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0618: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x061e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0621: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0624: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0627: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x062b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0630: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0633: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0637: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x063c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x063f: mov_imm:
	regs[5] = 0xd1201ec5, opcode= 0x02
0x0646: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x064b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x064e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0651: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0654: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0658: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x065d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0660: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0663: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0666: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x066a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x066f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0673: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0678: mov_imm:
	regs[5] = 0x263175be, opcode= 0x02
0x067e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0681: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x068a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0690: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0697: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x069c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x06a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x06a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06b1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06ba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x06bd: mov_imm:
	regs[5] = 0x911b50ae, opcode= 0x02
0x06c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06c6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x06ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06cf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x06d2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x06d5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x06d9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x06e1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x06e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06ea: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x06ed: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x06f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x06f6: mov_imm:
	regs[5] = 0xc8c5e399, opcode= 0x02
0x06fc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x06ff: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0702: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0708: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x070e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0711: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0715: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x071a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x071d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0720: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0723: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0726: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0729: mov_imm:
	regs[5] = 0xa86aef59, opcode= 0x02
0x072f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0733: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0738: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x073b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x073f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0744: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0748: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x074d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0750: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0753: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0756: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0759: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x075c: mov_imm:
	regs[5] = 0xf60239f0, opcode= 0x02
0x0762: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0765: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0768: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x076e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0774: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0777: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x077b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0780: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0784: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0789: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x078c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0790: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0795: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0798: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x079b: mov_imm:
	regs[5] = 0x79d39c4d, opcode= 0x02
0x07a2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x07ad: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x07b0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x07b3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07bc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07bf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x07c8: mov_imm:
	regs[5] = 0x2d088cdf, opcode= 0x02
0x07ce: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x07d1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x07d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x07da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x07e0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x07e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x07ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x07ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x07f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x07f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x07fb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x07fe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0801: mov_imm:
	regs[5] = 0x133e5cbc, opcode= 0x02
0x0807: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x080a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x080e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0813: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0816: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0819: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x081c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0820: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0825: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0828: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x082b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x082f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0834: mov_imm:
	regs[5] = 0xdbd64b6d, opcode= 0x02
0x083a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x083d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0841: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0846: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x084c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0852: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0855: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0858: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x085b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x085f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0864: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0867: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x086a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x086d: mov_imm:
	regs[5] = 0xb36e9950, opcode= 0x02
0x0874: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0879: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x087c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x087f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0883: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0888: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x088c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0891: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0894: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0898: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x089d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08a0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08a4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x08ac: mov_imm:
	regs[5] = 0x708d1439, opcode= 0x02
0x08b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x08bc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08c1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x08c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x08ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x08d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x08d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x08d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08dc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x08df: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x08e3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08e8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x08ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x08f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x08fa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x08fd: mov_imm:
	regs[5] = 0xa4b22d34, opcode= 0x02
0x0903: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0906: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x090a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x090f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0913: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0918: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x091b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x091e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0921: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0925: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x092a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x092e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0933: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0937: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x093c: mov_imm:
	regs[5] = 0x2e12ddcd, opcode= 0x02
0x0943: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0948: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x094b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x094f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0954: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x095a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0961: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0966: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x096a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x096f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0972: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0976: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x097b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x097f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0984: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0987: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x098b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0990: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0993: mov_imm:
	regs[5] = 0xa243c740, opcode= 0x02
0x0999: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x099d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09a2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x09a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09ab: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x09ae: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x09b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09b7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09c0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x09c3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x09c6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x09c9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x09cc: mov_imm:
	regs[5] = 0x7d5e6e4a, opcode= 0x02
0x09d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09d8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x09dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09e1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x09e4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x09ea: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x09f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x09f6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x09f9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x09fc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x09ff: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a02: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a05: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a08: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a0b: mov_imm:
	regs[5] = 0x4dc1fdd3, opcode= 0x02
0x0a11: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a1a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0a1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0a21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a26: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0a29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a2f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a38: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a41: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0a45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a4a: mov_imm:
	regs[5] = 0x4d4f69bd, opcode= 0x02
0x0a50: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a53: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0a56: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0a5c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0a63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0a6b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0a6f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a74: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0a78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a7d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0a80: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0a84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0a8c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0a8f: mov_imm:
	regs[5] = 0x9fdd0dcd, opcode= 0x02
0x0a96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0a9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0a9e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0aa1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0aa4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0aa7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0aab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ab0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ab3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ab7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0abc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0abf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ac3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ac8: mov_imm:
	regs[5] = 0xa6b70a9, opcode= 0x02
0x0ace: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ad1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0ad4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0ada: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0ae0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ae4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ae9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0aed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0af2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0af6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0afb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0afe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b01: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b0a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b0d: mov_imm:
	regs[5] = 0x86263fda, opcode= 0x02
0x0b13: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b16: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b1a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b1f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b28: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b2b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b2e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b31: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b34: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b37: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b3a: mov_imm:
	regs[5] = 0x3aa70240, opcode= 0x02
0x0b40: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b43: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0b46: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0b4c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0b53: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b58: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0b5b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0b5e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b61: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b64: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b6d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0b76: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0b79: mov_imm:
	regs[5] = 0xf069efac, opcode= 0x02
0x0b7f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0b82: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0b85: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0b88: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0b8b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0b8e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0b91: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0b94: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0b97: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0b9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ba0: mov_imm:
	regs[5] = 0x9102479e, opcode= 0x02
0x0ba6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0baa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0baf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0bb3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bb8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0bbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bc4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0bca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0bcd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0bd0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0bd3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0bd6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0bd9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0bdd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0be2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0be5: mov_imm:
	regs[5] = 0x98c4111b, opcode= 0x02
0x0beb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0bee: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0bf1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0bf4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0bf8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0bfd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c00: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c03: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c06: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c0a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c0f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c12: mov_imm:
	regs[5] = 0xdb66fa52, opcode= 0x02
0x0c18: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c1b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c1e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c24: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c2a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0c2d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0c31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c36: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c39: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c3c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c3f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c42: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0c45: mov_imm:
	regs[5] = 0xd94a5f44, opcode= 0x02
0x0c4b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c4f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c54: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0c58: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c5d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0c61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c66: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0c69: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0c6c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0c6f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0c72: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0c76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c7b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0c7e: mov_imm:
	regs[5] = 0xf691c6c9, opcode= 0x02
0x0c85: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0c8a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0c8d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0c90: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0c96: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0c9c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ca0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ca5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ca9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cb1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0cb4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0cb7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0cba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0cbd: mov_imm:
	regs[5] = 0x2d9a0559, opcode= 0x02
0x0cc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cc7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ccc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0cd0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cd5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0cd8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0cdb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0cde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0ce1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ce4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0ce7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0ceb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0cf0: mov_imm:
	regs[5] = 0x21bf3c04, opcode= 0x02
0x0cf6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0cf9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0cfc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d08: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d0e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d11: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d15: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d1a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d1d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d20: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d23: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d26: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d29: mov_imm:
	regs[5] = 0xa186779a, opcode= 0x02
0x0d30: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d35: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d38: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0d3c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d41: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0d44: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0d47: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d4a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d4d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d50: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d53: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0d56: mov_imm:
	regs[5] = 0x4529f6ba, opcode= 0x02
0x0d5c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d5f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0d62: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0d69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d6e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0d74: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0d77: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0d7b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d80: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0d83: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0d86: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0d89: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0d8d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0d92: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0d95: mov_imm:
	regs[5] = 0x5653cfa5, opcode= 0x02
0x0d9b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0d9e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0da1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0da4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0da7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0daa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0dad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0db0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0db4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0db9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0dbc: mov_imm:
	regs[5] = 0xfe0ce503, opcode= 0x02
0x0dc2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0dc5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0dc8: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0dce: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0dd4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0dd7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0dda: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ddd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0de0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0de3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0de6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0dea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0def: mov_imm:
	regs[5] = 0x92475681, opcode= 0x02
0x0df5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0df8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0dfc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e01: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e04: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e07: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e0a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e0d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e10: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e13: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e16: mov_imm:
	regs[5] = 0x41503a0b, opcode= 0x02
0x0e1c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e1f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e22: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e2e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0e32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e37: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0e3a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e43: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e46: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e49: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e52: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0e55: mov_imm:
	regs[5] = 0x717b1560, opcode= 0x02
0x0e5b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e64: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0e68: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0e6d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0e70: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0e73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0e76: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0e79: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0e7c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0e7f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0e82: mov_imm:
	regs[5] = 0xc9847143, opcode= 0x02
0x0e88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0e8b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0e8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0e94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0e9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ea0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0ea3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0ea6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0ea9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0eac: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0eaf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eb2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0eb5: mov_imm:
	regs[5] = 0xcaaa2b90, opcode= 0x02
0x0ebc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ec1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ec4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0ec8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ecd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0ed0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0ed4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ed9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0edc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0edf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0ee3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ee8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0eeb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0eee: mov_imm:
	regs[5] = 0x7cf608a6, opcode= 0x02
0x0ef5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0efa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0efd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f00: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f06: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f0c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f0f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f1b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f1e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f21: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f24: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f27: mov_imm:
	regs[5] = 0x83ebf8b7, opcode= 0x02
0x0f2e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f33: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f36: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f39: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f3c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f3f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f43: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f48: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f4b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f51: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0f54: mov_imm:
	regs[5] = 0xdb5b4610, opcode= 0x02
0x0f5a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f5d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0f61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0f6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0f72: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0f75: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0f78: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0f7b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0f7e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0f81: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0f84: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0f87: mov_imm:
	regs[5] = 0xbd028670, opcode= 0x02
0x0f8d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0f91: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0f96: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0f99: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x0f9c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x0f9f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fa2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fa6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fab: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0faf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0fb7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x0fba: mov_imm:
	regs[5] = 0x63f024db, opcode= 0x02
0x0fc0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0fc3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x0fc6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x0fcc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x0fd2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x0fd5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x0fd8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x0fdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x0fde: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x0fe2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0fe7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x0feb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x0ff0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x0ff3: mov_imm:
	regs[5] = 0x9ebaaf93, opcode= 0x02
0x0ff9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x0ffc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x0fff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1003: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1008: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x100b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x100e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1012: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1017: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x101b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1020: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1023: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1026: mov_imm:
	regs[5] = 0x3f9e2cae, opcode= 0x02
0x102c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x102f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1033: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1038: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x103e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1045: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x104a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x104d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1050: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1053: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1056: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1059: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x105c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x105f: mov_imm:
	regs[5] = 0x4a0d1277, opcode= 0x02
0x1065: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1068: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x106b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x106e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1071: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1074: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1078: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x107d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1080: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1084: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1089: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x108d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1092: mov_imm:
	regs[5] = 0xe7efa649, opcode= 0x02
0x1098: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x109b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x109e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x10a4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x10ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10b0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x10b3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x10b6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10bf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10c2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x10c5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x10c8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x10cc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10d1: mov_imm:
	regs[5] = 0x276157cc, opcode= 0x02
0x10d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10dd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x10e0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x10e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10e9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x10ec: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x10f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x10f5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x10f8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x10fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1101: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1104: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1107: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x110a: mov_imm:
	regs[5] = 0xd77bd501, opcode= 0x02
0x1110: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1113: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1116: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x111c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1122: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1126: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x112b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x112f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1134: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1137: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x113b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1140: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1143: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1146: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x114a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x114f: mov_imm:
	regs[5] = 0x36d0c607, opcode= 0x02
0x1155: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1158: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x115c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1161: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1164: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1168: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x116d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1170: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1173: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1177: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x117c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x117f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1182: mov_imm:
	regs[5] = 0x961175c4, opcode= 0x02
0x1188: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x118c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1191: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1195: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x119a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x11a0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x11a6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x11a9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x11ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11b2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11b5: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11b8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11bb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11be: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x11c1: mov_imm:
	regs[5] = 0x7dde1ca7, opcode= 0x02
0x11c7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11ca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x11ce: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11d3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x11d6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x11d9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x11dc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x11e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11e5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x11e8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x11eb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x11ee: mov_imm:
	regs[5] = 0xf68b8907, opcode= 0x02
0x11f4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x11f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x11fd: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1200: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1206: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x120c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1210: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1215: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1218: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x121c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1221: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1225: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x122a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x122e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1233: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1236: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1239: mov_imm:
	regs[5] = 0xdf476668, opcode= 0x02
0x1240: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1245: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1249: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x124e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1251: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1254: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1258: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x125d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1260: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1263: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1266: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1269: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x126c: mov_imm:
	regs[5] = 0xd2762f16, opcode= 0x02
0x1272: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1275: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1279: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x127e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1284: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x128a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x128d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1290: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1294: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1299: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x129c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x129f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12a2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x12a5: mov_imm:
	regs[5] = 0x234770e0, opcode= 0x02
0x12ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12b1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12b4: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x12b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12bd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x12c0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x12c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12c9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x12cc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x12d0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12d5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x12d8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x12db: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x12df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12e4: mov_imm:
	regs[5] = 0x5ea29ac7, opcode= 0x02
0x12eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x12f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x12f3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x12f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x12fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1302: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1308: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x130b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x130f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1314: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1317: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x131a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x131d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1320: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1324: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1329: mov_imm:
	regs[5] = 0xea67947b, opcode= 0x02
0x132f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1332: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1335: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1338: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x133c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1341: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1345: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x134a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x134d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1351: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1356: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1359: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x135c: mov_imm:
	regs[5] = 0x30f09b3e, opcode= 0x02
0x1362: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1365: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1368: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x136e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1374: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1377: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x137a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x137d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1381: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1386: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1389: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x138c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x138f: mov_imm:
	regs[5] = 0xc49d5741, opcode= 0x02
0x1395: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1399: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x139e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x13a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x13a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x13a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13b0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13b3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x13b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x13ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13bf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x13c2: mov_imm:
	regs[5] = 0x1071ce2b, opcode= 0x02
0x13c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x13cb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x13cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13d4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x13da: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x13e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13e6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x13e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x13ed: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13f2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x13f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x13fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x13ff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1404: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1407: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x140a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x140e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1413: mov_imm:
	regs[5] = 0x6522f977, opcode= 0x02
0x141a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x141f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1422: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1425: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1429: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x142e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1431: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1435: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x143a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x143d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1440: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1443: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1446: mov_imm:
	regs[5] = 0x92805f9a, opcode= 0x02
0x144d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1452: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1456: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x145b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x145e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1464: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x146a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x146e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1473: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1476: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x147a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x147f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1482: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1486: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x148b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x148e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1491: mov_imm:
	regs[5] = 0x19cf9591, opcode= 0x02
0x1497: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x149a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x149d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x14a0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x14a3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14a6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14a9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14ac: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14af: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x14b2: mov_imm:
	regs[5] = 0xaabf3c75, opcode= 0x02
0x14b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x14bb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x14be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x14c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x14ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x14cd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x14d1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x14d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x14dd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14e2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x14e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x14e9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14ee: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x14f2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x14f7: mov_imm:
	regs[5] = 0xbfab7fe5, opcode= 0x02
0x14fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1503: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1506: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x150a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x150f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1512: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1515: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1518: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x151b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x151e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1521: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1524: mov_imm:
	regs[5] = 0xcaa4dd9a, opcode= 0x02
0x152a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x152d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1530: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1536: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x153d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1542: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1545: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1548: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x154b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x154e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1552: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1557: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x155b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1560: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1563: mov_imm:
	regs[5] = 0x3f783361, opcode= 0x02
0x1569: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x156d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1572: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1575: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1578: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x157b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x157e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1581: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1584: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1587: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x158b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1590: mov_imm:
	regs[5] = 0x7add7562, opcode= 0x02
0x1596: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1599: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x159c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x15a2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x15a8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x15ac: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15b1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x15b4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15b8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15bd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15c6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15c9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15cc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x15cf: mov_imm:
	regs[5] = 0xb0aa0060, opcode= 0x02
0x15d5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x15d8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x15dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15e1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x15e4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x15e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15ed: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x15f0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x15f3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x15f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x15fc: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x15ff: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1602: mov_imm:
	regs[5] = 0x1cd6c003, opcode= 0x02
0x1608: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x160b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x160e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1615: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x161a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1620: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1623: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1626: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1629: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x162c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x162f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1632: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1635: mov_imm:
	regs[5] = 0x4e0fc39e, opcode= 0x02
0x163b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x163e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1641: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1645: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x164a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x164d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1650: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1653: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1657: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x165c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x165f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1662: mov_imm:
	regs[5] = 0x387bc3af, opcode= 0x02
0x1668: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x166b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x166f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1674: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x167a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1680: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1684: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1689: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x168c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x168f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1692: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1695: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1698: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x169c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16a1: mov_imm:
	regs[5] = 0x3c8375bc, opcode= 0x02
0x16a7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16aa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x16ae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16b3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x16b7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x16bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x16c3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16c8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x16cb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x16cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x16d7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x16da: mov_imm:
	regs[5] = 0x8370875c, opcode= 0x02
0x16e0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x16e4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x16e9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x16ec: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x16f2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x16f8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x16fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1701: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1704: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1708: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x170d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1711: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1716: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1719: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x171c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x171f: mov_imm:
	regs[5] = 0x3982228, opcode= 0x02
0x1725: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1728: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x172c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1731: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1734: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1738: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x173d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1741: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1746: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1749: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x174c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x174f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1752: mov_imm:
	regs[5] = 0xf1998a92, opcode= 0x02
0x1758: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x175c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1761: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1764: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x176a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1771: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1776: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x177a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x177f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1783: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1788: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x178b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x178e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1791: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1794: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1798: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x179d: mov_imm:
	regs[5] = 0x21db99f3, opcode= 0x02
0x17a3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17a6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x17a9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x17ac: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x17af: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17b2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17bb: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17be: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17c1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x17c4: mov_imm:
	regs[5] = 0xa3567c6, opcode= 0x02
0x17cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x17d0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x17d3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x17d6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x17dc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x17e2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x17e5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x17e8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x17eb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x17ee: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x17f1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x17f4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x17f7: mov_imm:
	regs[5] = 0x46f1758a, opcode= 0x02
0x17fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1803: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1806: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x180a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x180f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1812: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1815: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1818: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x181c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1821: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1824: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1827: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x182a: mov_imm:
	regs[5] = 0x7d833e7b, opcode= 0x02
0x1830: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1833: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1836: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x183c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1842: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1846: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x184b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x184e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1852: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1857: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x185b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1860: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1863: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1866: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1869: mov_imm:
	regs[5] = 0xc28a563b, opcode= 0x02
0x186f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1872: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1875: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1878: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x187b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x187e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1882: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1887: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x188b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1890: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1893: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1896: mov_imm:
	regs[5] = 0xb9176ea0, opcode= 0x02
0x189d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18a5: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x18a9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x18b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x18bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x18c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x18c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18c9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x18cc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x18cf: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x18d2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x18d5: mov_imm:
	regs[5] = 0xe4d68fea, opcode= 0x02
0x18dc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18e1: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x18e5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18ea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x18ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x18f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x18f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x18f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x18fc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1900: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1905: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1908: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x190c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1911: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1914: mov_imm:
	regs[5] = 0xcea54421, opcode= 0x02
0x191b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1920: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1923: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1926: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x192c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1932: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1935: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1938: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x193c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1941: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1944: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1947: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x194a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x194e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1953: mov_imm:
	regs[5] = 0xa309886f, opcode= 0x02
0x1959: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x195d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1962: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1966: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x196b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x196e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1971: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1974: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1978: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x197d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1980: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1983: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1986: mov_imm:
	regs[5] = 0xe42a2de1, opcode= 0x02
0x198c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x198f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1992: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1998: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x199e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x19a1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x19a4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19a8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19b6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x19b9: mov_imm:
	regs[5] = 0xe0b59c2a, opcode= 0x02
0x19bf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19c2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x19c5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x19c8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x19cb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x19ce: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x19d1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x19d4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x19d8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19dd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x19e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x19e6: mov_imm:
	regs[5] = 0x41f60972, opcode= 0x02
0x19ec: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x19ef: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x19f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x19f8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x19fe: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a01: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a04: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a07: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a0a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a0d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a16: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a19: mov_imm:
	regs[5] = 0xe81e10a6, opcode= 0x02
0x1a1f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a22: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1a26: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a2b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1a2e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1a32: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a37: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a3a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a3d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a46: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a49: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1a4d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a52: mov_imm:
	regs[5] = 0xf529b0db, opcode= 0x02
0x1a58: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1a5c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a61: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1a64: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1a6a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1a71: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a76: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1a79: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1a7c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1a7f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1a82: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1a85: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1a89: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a8e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1a91: mov_imm:
	regs[5] = 0xfa050cde, opcode= 0x02
0x1a98: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1a9d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1aa0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1aa3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1aa6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1aa9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1aad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ab2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ab5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ab9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1abe: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ac2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ac7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1acb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ad0: mov_imm:
	regs[5] = 0xce6d21bd, opcode= 0x02
0x1ad6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ada: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1adf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ae2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ae8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1aee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1af1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1af4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1af7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1afa: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1afd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b00: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b03: mov_imm:
	regs[5] = 0xb29378d, opcode= 0x02
0x1b09: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b12: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b16: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b1b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b1e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b21: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b24: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b28: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b2d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b33: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1b36: mov_imm:
	regs[5] = 0x4bc42c49, opcode= 0x02
0x1b3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b40: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b45: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1b48: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1b4e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1b54: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1b57: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1b5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b61: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b66: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b6a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b6f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1b72: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1b76: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b7b: mov_imm:
	regs[5] = 0xf8271a25, opcode= 0x02
0x1b81: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1b84: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1b87: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1b8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1b90: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1b93: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1b96: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1b99: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1b9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ba2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1ba5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ba8: mov_imm:
	regs[5] = 0xf208be31, opcode= 0x02
0x1bae: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bb1: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1bb5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bba: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1bc0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1bc6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1bc9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1bcd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bd2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1bd6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1bdb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1bde: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1be2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1be7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1bea: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1bed: mov_imm:
	regs[5] = 0x3cb8612d, opcode= 0x02
0x1bf3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1bf6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1bf9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1bfc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1bff: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c03: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c08: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c0b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c0e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c11: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c14: mov_imm:
	regs[5] = 0xf16f5169, opcode= 0x02
0x1c1a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c1d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c21: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c26: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c32: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1c38: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1c3b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1c3e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c41: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c44: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c48: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c4d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c50: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1c53: mov_imm:
	regs[5] = 0x9263d309, opcode= 0x02
0x1c59: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c5c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1c60: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c65: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1c69: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c6e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1c71: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1c75: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c7a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1c7d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1c80: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1c83: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1c87: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1c8c: mov_imm:
	regs[5] = 0xf17c94a0, opcode= 0x02
0x1c92: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1c95: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1c98: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1c9f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ca4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1cab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1cb4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cb9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1cbc: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cbf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cc2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cc5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cc8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1ccc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cd1: mov_imm:
	regs[5] = 0x26417133, opcode= 0x02
0x1cd7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1cdb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ce0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ce3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ce6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1ce9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1cec: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1cef: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1cf2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1cf5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1cf9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1cfe: mov_imm:
	regs[5] = 0x39de5db2, opcode= 0x02
0x1d04: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d07: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d0a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d11: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d16: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d1d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d22: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1d25: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1d29: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d2e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d31: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d34: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d38: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d3d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d41: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d46: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1d49: mov_imm:
	regs[5] = 0xd74ba211, opcode= 0x02
0x1d50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d55: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d58: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1d5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1d5f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d64: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1d67: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1d6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1d6e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d73: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1d76: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1d79: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1d7d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1d82: mov_imm:
	regs[5] = 0xfd94d227, opcode= 0x02
0x1d88: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1d8b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1d8e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1d94: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1d9b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1da0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1da3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1da7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1dac: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1daf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1db3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1db8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1dbb: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1dbe: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1dc1: mov_imm:
	regs[5] = 0x98ad20e7, opcode= 0x02
0x1dc7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1dca: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1dcd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1dd0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1dd3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1dd7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ddc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1ddf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1de2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1de6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1deb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1dee: mov_imm:
	regs[5] = 0x5903ea86, opcode= 0x02
0x1df4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1df7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1dfa: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e00: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e06: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e09: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e0d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e12: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e15: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e18: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e1b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e1e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e21: mov_imm:
	regs[5] = 0xaa5e7ff0, opcode= 0x02
0x1e27: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e2a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1e2d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1e30: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1e34: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e39: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e3d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e42: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e45: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e49: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e4e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e51: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1e55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e5a: mov_imm:
	regs[5] = 0x689c2932, opcode= 0x02
0x1e60: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e63: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1e66: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1e6c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1e72: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1e75: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1e79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e7e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1e81: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1e84: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1e87: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1e8b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1e90: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1e93: mov_imm:
	regs[5] = 0x71c8c5f5, opcode= 0x02
0x1e99: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1e9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ea2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ea5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ea8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1eab: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1eae: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1eb1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1eb4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1eb7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1ebb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ec0: mov_imm:
	regs[5] = 0x609db58e, opcode= 0x02
0x1ec6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ec9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1ecc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1ed2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1ed8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1edb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1edf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ee4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1ee7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1eeb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1ef4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ef9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1efd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f02: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f05: mov_imm:
	regs[5] = 0x64076822, opcode= 0x02
0x1f0b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f14: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f18: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f1d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f20: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f23: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f26: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f29: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f2d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f35: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1f39: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f3e: mov_imm:
	regs[5] = 0x69337270, opcode= 0x02
0x1f44: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f47: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1f4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1f50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1f56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1f5a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f5f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1f62: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f66: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f6b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1f6e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1f72: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1f7a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1f7d: mov_imm:
	regs[5] = 0x4eae812d, opcode= 0x02
0x1f84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f89: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1f8c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1f90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1f95: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1f98: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x1f9b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1f9e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fa2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fa7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1faa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fad: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x1fb0: mov_imm:
	regs[5] = 0x95355293, opcode= 0x02
0x1fb6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1fb9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x1fbc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x1fc2: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x1fc9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x1fd1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x1fd4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x1fd7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x1fda: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x1fdd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x1fe0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x1fe3: mov_imm:
	regs[5] = 0x2160d148, opcode= 0x02
0x1fea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1fef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x1ff2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x1ff6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x1ffb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x1ffe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2002: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2007: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x200a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x200e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2013: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2016: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2019: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x201c: mov_imm:
	regs[5] = 0x79d0f993, opcode= 0x02
0x2022: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2026: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x202b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x202e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2034: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x203a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x203d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2041: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2046: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x204a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x204f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2052: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2056: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x205b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x205e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2062: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2067: mov_imm:
	regs[5] = 0x6371ff93, opcode= 0x02
0x206d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2070: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2073: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2077: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x207c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x207f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2082: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2085: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2089: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x208e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2092: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2097: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x209a: mov_imm:
	regs[5] = 0xdce9732, opcode= 0x02
0x20a0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20a3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x20a6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x20ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x20b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x20b5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x20b8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20bb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20be: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20c1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20c4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x20c8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20cd: mov_imm:
	regs[5] = 0xecfaebad, opcode= 0x02
0x20d3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x20d7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20dc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x20e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x20e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x20eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x20ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x20f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x20f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x20fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x20fd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2100: mov_imm:
	regs[5] = 0xe0c3ba2f, opcode= 0x02
0x2106: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x210a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x210f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2112: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2118: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x211e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2122: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2127: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x212a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x212d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2130: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2133: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2137: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x213c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x213f: mov_imm:
	regs[5] = 0x49865b97, opcode= 0x02
0x2145: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2148: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x214b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x214e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2151: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2155: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x215a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x215d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2161: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2166: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x216a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x216f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2172: mov_imm:
	regs[5] = 0x92c05485, opcode= 0x02
0x2178: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x217c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2181: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2185: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x218a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2191: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2196: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x219c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x21a0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21a5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x21a8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21b4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21b7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21ba: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x21bd: mov_imm:
	regs[5] = 0xb54cce5, opcode= 0x02
0x21c3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21c7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21cc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x21cf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x21d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21d8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x21db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x21de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x21e1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x21e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x21e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x21ea: mov_imm:
	regs[5] = 0xc6f6dc8c, opcode= 0x02
0x21f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x21f4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x21f9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x21fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2202: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2208: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x220b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x220e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2211: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2214: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2217: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x221b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2220: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2223: mov_imm:
	regs[5] = 0xd688619f, opcode= 0x02
0x2229: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x222c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2230: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2235: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2239: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x223e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2241: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2244: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2247: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x224a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x224d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2251: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2256: mov_imm:
	regs[5] = 0x2df987d6, opcode= 0x02
0x225c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x225f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2262: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2268: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x226e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2272: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2277: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x227a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x227e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2283: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2286: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2289: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x228c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x228f: mov_imm:
	regs[5] = 0x1117b0f6, opcode= 0x02
0x2296: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x229b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x229e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x22a1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x22a5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22aa: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x22ad: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22b6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22b9: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22bd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22c2: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22c5: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x22c8: mov_imm:
	regs[5] = 0xd02ca785, opcode= 0x02
0x22cf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x22d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x22d7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x22da: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x22e0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x22e6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x22e9: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x22ec: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x22ef: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x22f2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x22f5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x22f8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x22fc: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2301: mov_imm:
	regs[5] = 0x5942e5f8, opcode= 0x02
0x2307: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x230a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x230d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2310: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2313: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2316: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2319: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x231c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x231f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2322: mov_imm:
	regs[5] = 0xee22593b, opcode= 0x02
0x2328: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x232b: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x232e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2334: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x233b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2340: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2344: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2349: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x234d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2352: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2355: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2358: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x235b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x235e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2361: mov_imm:
	regs[5] = 0x2bec3e0, opcode= 0x02
0x2367: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x236b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2370: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2374: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2379: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x237c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x237f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2382: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2385: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2388: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x238b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x238e: mov_imm:
	regs[5] = 0x7544493f, opcode= 0x02
0x2394: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2398: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x239d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x23a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x23a7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23ac: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x23b3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23b8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x23bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x23bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23c4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23c7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23ca: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x23cd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x23d0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x23d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23d9: mov_imm:
	regs[5] = 0x7bf7e249, opcode= 0x02
0x23df: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x23e2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x23e6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23eb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x23ee: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x23f1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x23f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x23f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x23fd: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2400: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2403: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2406: mov_imm:
	regs[5] = 0x765b471f, opcode= 0x02
0x240c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x240f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2412: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2418: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x241e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2421: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2425: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x242a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x242d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2430: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2433: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2437: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x243c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x243f: mov_imm:
	regs[5] = 0xb2e4e55f, opcode= 0x02
0x2445: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2449: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x244e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2451: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2454: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2457: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x245a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x245d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2460: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2464: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2469: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x246c: mov_imm:
	regs[5] = 0x9cdd96cf, opcode= 0x02
0x2472: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2475: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2479: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x247e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2485: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x248a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2490: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2494: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2499: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x249c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x249f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24a2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24a5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24a8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x24ab: mov_imm:
	regs[5] = 0x1502d7ea, opcode= 0x02
0x24b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24b7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24bb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x24c4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24c9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x24cd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24d2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x24d6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x24de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x24e1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x24e4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x24e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x24ea: mov_imm:
	regs[5] = 0x60b8b8fb, opcode= 0x02
0x24f1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x24f6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x24f9: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x24fc: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2502: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2508: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x250b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x250e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2511: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2514: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2517: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x251a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x251d: mov_imm:
	regs[5] = 0xbce016ad, opcode= 0x02
0x2523: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2527: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x252c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x252f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2532: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2535: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2538: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x253b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x253e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2541: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2545: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x254a: mov_imm:
	regs[5] = 0xc5632972, opcode= 0x02
0x2550: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2553: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2557: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x255c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2562: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2568: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x256b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x256e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2571: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2574: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2577: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x257a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x257d: mov_imm:
	regs[5] = 0x460811e3, opcode= 0x02
0x2584: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2589: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x258c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2590: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2595: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2598: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x259c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25a1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25a4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25a7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25ab: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25b0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25b3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x25b6: mov_imm:
	regs[5] = 0x50497012, opcode= 0x02
0x25bc: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25bf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x25c2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x25c8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x25ce: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x25d1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x25d5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25da: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x25dd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x25e1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x25e9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x25ec: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x25ef: mov_imm:
	regs[5] = 0x162ae2b6, opcode= 0x02
0x25f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x25fb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x25fe: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2601: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2604: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2608: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x260d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2610: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2613: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2617: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x261c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2620: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2625: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2628: mov_imm:
	regs[5] = 0x1fe21d6, opcode= 0x02
0x262f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2634: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2638: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x263d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2641: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2646: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x264d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2652: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2659: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x265e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2661: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2665: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x266a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x266d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2670: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2673: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2677: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x267c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x267f: mov_imm:
	regs[5] = 0x259f9df4, opcode= 0x02
0x2685: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2689: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x268e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2691: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2695: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x269a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x269d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26a0: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26a3: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x26ac: mov_imm:
	regs[5] = 0x4661314c, opcode= 0x02
0x26b2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26bb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x26be: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x26c4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x26ca: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x26cd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x26d0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x26d3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x26d6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x26d9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x26dc: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x26e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26e5: mov_imm:
	regs[5] = 0x60fe43e6, opcode= 0x02
0x26eb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x26ee: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x26f1: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x26f4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x26f8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x26fd: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2700: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2703: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2706: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2709: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x270c: mov_imm:
	regs[5] = 0x5775305f, opcode= 0x02
0x2712: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2715: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2718: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x271e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2724: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2727: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x272a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x272e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2733: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2736: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2739: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x273c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x273f: mov_imm:
	regs[5] = 0xc73cbad3, opcode= 0x02
0x2745: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2748: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x274c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2751: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2754: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2758: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x275d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2761: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2766: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x276a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x276f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2772: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2775: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2779: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x277e: mov_imm:
	regs[5] = 0xc0ba1ebb, opcode= 0x02
0x2784: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2787: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x278b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2790: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2796: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x279c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x279f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x27a2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27ab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27ae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27b1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27b4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x27b7: mov_imm:
	regs[5] = 0xd270310d, opcode= 0x02
0x27bd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27c0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x27c3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x27c6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x27ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27cf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x27d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27d8: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x27db: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x27de: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x27e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x27e7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x27ea: mov_imm:
	regs[5] = 0x21d81b07, opcode= 0x02
0x27f0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x27f3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x27f6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x27fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2802: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2808: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x280b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x280e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2811: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2814: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2817: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x281a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x281d: mov_imm:
	regs[5] = 0x4aeab1e3, opcode= 0x02
0x2823: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2826: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2829: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x282c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x282f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2832: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2836: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x283b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x283f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2844: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2847: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x284b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2850: mov_imm:
	regs[5] = 0x5425fa1b, opcode= 0x02
0x2856: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2859: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x285c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2862: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2868: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x286c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2871: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2874: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2878: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x287d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2880: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2884: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2889: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x288c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x288f: mov_imm:
	regs[5] = 0xeb656760, opcode= 0x02
0x2895: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2898: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x289b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x289f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28a4: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x28a7: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28aa: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28ad: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28b1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28b6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28bf: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x28c2: mov_imm:
	regs[5] = 0x629523e9, opcode= 0x02
0x28c8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x28cb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x28ce: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x28d4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x28da: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x28dd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x28e0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x28e3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x28e6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x28ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28ef: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x28f2: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x28f6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x28fb: mov_imm:
	regs[5] = 0x53b7416c, opcode= 0x02
0x2902: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2907: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x290a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x290d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2910: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2913: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2917: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x291c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x291f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2922: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2925: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2928: mov_imm:
	regs[5] = 0xb13f230e, opcode= 0x02
0x292e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2931: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2934: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x293a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2940: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2943: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2946: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2949: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x294c: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x294f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2952: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2956: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x295b: mov_imm:
	regs[5] = 0xb949f8f4, opcode= 0x02
0x2961: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2964: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2968: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x296d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2971: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2976: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x297a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x297f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2982: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2985: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2988: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x298b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x298f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2994: mov_imm:
	regs[5] = 0x984a7d54, opcode= 0x02
0x299a: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x299d: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x29a0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x29a6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x29ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29b2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x29b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29bb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x29be: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29c1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29c4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29c7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29ca: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x29cd: mov_imm:
	regs[5] = 0x395b82c8, opcode= 0x02
0x29d4: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29d9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x29dc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x29e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29e5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x29e8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x29eb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x29ef: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x29f4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x29f7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x29fa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x29fe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a03: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a06: mov_imm:
	regs[5] = 0x76e12800, opcode= 0x02
0x2a0c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a0f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a12: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a18: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a1e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a21: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a24: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a27: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a2a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a2d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a31: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a36: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2a39: mov_imm:
	regs[5] = 0xaa7ccde6, opcode= 0x02
0x2a3f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a42: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2a46: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a4b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2a4e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2a51: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a54: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a57: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2a5a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2a5e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a63: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2a67: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a6c: mov_imm:
	regs[5] = 0xb17c728b, opcode= 0x02
0x2a72: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2a75: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2a79: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a7e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2a84: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2a8a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2a8e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2a93: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2a96: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2a99: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2a9d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aa2: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2aa6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2aab: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2aae: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2ab2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ab7: mov_imm:
	regs[5] = 0xd76dfb6, opcode= 0x02
0x2abd: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ac0: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2ac3: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2ac6: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2ac9: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2acc: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2acf: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ad3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ad8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2adb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ade: mov_imm:
	regs[5] = 0xb33fe8ab, opcode= 0x02
0x2ae4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2ae7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2aea: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2af1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2af6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2afc: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2aff: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b02: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b05: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b08: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b0b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b0e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b12: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b17: mov_imm:
	regs[5] = 0xad80e433, opcode= 0x02
0x2b1d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b20: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b23: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b26: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b29: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b2c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b2f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b32: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b35: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2b38: mov_imm:
	regs[5] = 0x630fe9b4, opcode= 0x02
0x2b3e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b41: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2b45: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b4a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2b50: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2b56: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2b59: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2b5c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b5f: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b63: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b68: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b6b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2b6e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2b71: mov_imm:
	regs[5] = 0xc493538c, opcode= 0x02
0x2b78: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b7d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2b80: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2b84: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b89: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2b8c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2b8f: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2b92: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2b96: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2b9b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2b9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ba1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ba5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2baa: mov_imm:
	regs[5] = 0x9e6e034c, opcode= 0x02
0x2bb0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bb3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2bb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2bbc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2bc3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bc8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2bcb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2bce: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bd1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2bd4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2bd7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2bdb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2be0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2be3: mov_imm:
	regs[5] = 0xf3fb5666, opcode= 0x02
0x2bea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2bef: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2bf2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2bf5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2bf8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2bfb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2bfe: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c01: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c05: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c0a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c0d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c10: mov_imm:
	regs[5] = 0x60f20cf1, opcode= 0x02
0x2c16: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c19: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c1c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c28: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c2e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c31: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2c34: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c37: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c3a: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c3e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c43: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c46: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2c49: mov_imm:
	regs[5] = 0xecae9fbc, opcode= 0x02
0x2c4f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c52: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2c56: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c5b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2c5e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2c61: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2c65: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c6a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2c6d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2c70: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2c73: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2c77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c7c: mov_imm:
	regs[5] = 0x6ef978f9, opcode= 0x02
0x2c82: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2c85: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2c88: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2c8e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2c95: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2c9a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2c9d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ca0: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ca3: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ca6: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ca9: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2cac: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2caf: mov_imm:
	regs[5] = 0x92306b46, opcode= 0x02
0x2cb5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cb8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2cbb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2cbe: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2cc1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cc4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2cc7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2cca: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ccd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2cd0: mov_imm:
	regs[5] = 0x883c1919, opcode= 0x02
0x2cd6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2cda: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cdf: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2ce2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ce8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2cee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2cf1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2cf4: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2cf8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2cfd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d00: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d03: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d07: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d0c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d0f: mov_imm:
	regs[5] = 0x12cfc1a3, opcode= 0x02
0x2d15: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d18: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d1c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d21: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d24: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d27: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d2a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d2d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d30: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d33: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d36: mov_imm:
	regs[5] = 0xd48e9e03, opcode= 0x02
0x2d3c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d3f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d42: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d48: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2d4e: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2d51: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2d55: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2d5a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d5d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d60: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d63: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d66: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2d69: mov_imm:
	regs[5] = 0x46a0b6ab, opcode= 0x02
0x2d6f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d72: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2d75: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2d78: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2d7b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2d7e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2d81: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2d84: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2d87: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2d8a: mov_imm:
	regs[5] = 0xe7045c36, opcode= 0x02
0x2d90: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2d93: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2d96: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2d9c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2da2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2da5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2da8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2dab: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2dae: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2db1: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2db4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2db8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dbd: mov_imm:
	regs[5] = 0x67f8347c, opcode= 0x02
0x2dc3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2dc7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dcc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2dcf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2dd2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2dd5: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2dd9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2dde: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2de1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2de4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2de7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2dea: mov_imm:
	regs[5] = 0x7b25eaa2, opcode= 0x02
0x2df0: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2df3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2df6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2dfc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e02: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e05: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e08: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e0b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e0f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e14: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e17: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e1b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e20: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e23: mov_imm:
	regs[5] = 0x28594537, opcode= 0x02
0x2e29: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e2c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e2f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e33: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e38: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e3b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e3e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e42: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e47: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e4a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e4d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2e50: mov_imm:
	regs[5] = 0x55988b38, opcode= 0x02
0x2e56: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e59: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2e5c: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2e62: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2e68: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2e6b: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2e6e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e71: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e74: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e77: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2e7a: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2e7d: mov_imm:
	regs[5] = 0x60aa32d3, opcode= 0x02
0x2e83: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2e86: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2e89: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2e8c: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2e90: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2e95: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2e98: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2e9b: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2e9e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ea1: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2ea4: mov_imm:
	regs[5] = 0x5c027666, opcode= 0x02
0x2eaa: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2eae: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eb3: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2eb6: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2ebc: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2ec3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ec8: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2ecb: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2ece: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2ed2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ed7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2eda: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ede: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ee3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ee6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2eea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2eef: mov_imm:
	regs[5] = 0xaa07bb45, opcode= 0x02
0x2ef6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2efb: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2eff: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f04: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f07: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f0a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f0e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f13: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f16: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f19: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f1c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f1f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f23: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f28: mov_imm:
	regs[5] = 0x61f3c3a2, opcode= 0x02
0x2f2e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f31: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f34: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2f3a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2f40: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2f43: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2f47: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f4c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f50: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f55: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f58: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f5b: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f5e: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2f61: mov_imm:
	regs[5] = 0x7d2030fd, opcode= 0x02
0x2f67: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f6a: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2f6d: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2f70: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2f73: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2f77: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f7c: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2f7f: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2f83: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2f88: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2f8b: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x2f8e: mov_imm:
	regs[5] = 0xff516491, opcode= 0x02
0x2f94: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2f97: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x2f9a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x2fa0: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x2fa6: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x2faa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2faf: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x2fb2: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fb6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fbb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2fbf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fc4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2fc8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2fcd: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2fd0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x2fd3: mov_imm:
	regs[5] = 0xc2150241, opcode= 0x02
0x2fd9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x2fdc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x2fdf: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x2fe2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x2fe6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2feb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x2fee: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x2ff2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x2ff7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x2ffa: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x2ffe: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3003: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3007: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x300c: mov_imm:
	regs[5] = 0x639db8bd, opcode= 0x02
0x3012: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3015: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3019: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x301e: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3025: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x302a: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3030: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3033: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3037: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x303c: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3040: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3045: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3048: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x304c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3051: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3054: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3057: mov_imm:
	regs[5] = 0x4c46868e, opcode= 0x02
0x305d: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3060: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3063: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3066: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3069: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x306d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3072: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3075: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3079: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x307e: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3081: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3085: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x308a: mov_imm:
	regs[5] = 0xdafce378, opcode= 0x02
0x3090: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3093: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3096: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x309c: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x30a2: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x30a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30ab: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x30ae: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30b2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30b7: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30ba: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30be: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30c3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30c6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x30c9: mov_imm:
	regs[5] = 0x7398ebe0, opcode= 0x02
0x30cf: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x30d2: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x30d5: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x30d8: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x30db: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x30de: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x30e2: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30e7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x30eb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x30f0: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x30f3: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x30f6: mov_imm:
	regs[5] = 0x37cd6f4f, opcode= 0x02
0x30fd: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3102: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3105: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3108: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x310e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3114: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3117: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x311a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x311e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3123: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3126: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x312a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x312f: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3132: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3135: mov_imm:
	regs[5] = 0xbb98b212, opcode= 0x02
0x313b: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x313e: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3141: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3145: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x314a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x314e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3153: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3156: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3159: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x315d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3162: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3165: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3169: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x316e: mov_imm:
	regs[5] = 0x6be5c03c, opcode= 0x02
0x3174: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3177: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x317a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3181: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3186: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x318c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3190: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3195: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3199: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x319e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31a1: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31a4: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31a7: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31aa: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x31ad: mov_imm:
	regs[5] = 0xcd1a2c99, opcode= 0x02
0x31b3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31b6: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x31b9: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x31bc: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x31bf: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31c2: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31c5: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x31c8: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x31cb: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x31ce: mov_imm:
	regs[5] = 0xe75b38c8, opcode= 0x02
0x31d4: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x31d7: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x31db: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31e0: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x31e6: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x31ec: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x31f0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x31f5: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x31f8: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x31fb: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x31fe: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3202: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3207: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x320b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3210: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3213: mov_imm:
	regs[5] = 0xfed20f74, opcode= 0x02
0x3219: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x321c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x321f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3222: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3225: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3229: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x322e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3231: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3234: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3238: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x323d: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3241: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3246: mov_imm:
	regs[5] = 0x47083c47, opcode= 0x02
0x324c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x324f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3252: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3258: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x325f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3264: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3267: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x326a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x326d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3270: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3273: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3276: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3279: mov_imm:
	regs[5] = 0xf555daad, opcode= 0x02
0x3280: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3285: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3288: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x328b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x328e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3291: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3295: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x329a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x329d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32a1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32a6: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32a9: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x32ad: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32b2: mov_imm:
	regs[5] = 0x810a7c83, opcode= 0x02
0x32b8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32bb: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x32bf: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32c4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x32ca: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x32d0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x32d3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x32d6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x32d9: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x32dc: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x32e0: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32e5: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x32e8: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x32ec: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x32f1: mov_imm:
	regs[5] = 0x4965caaa, opcode= 0x02
0x32f7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x32fa: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x32fd: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3300: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3303: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3306: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3309: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x330c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x330f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3313: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3318: mov_imm:
	regs[5] = 0x5e18d774, opcode= 0x02
0x331e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3322: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3327: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x332b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3330: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3336: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x333d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3342: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3345: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3349: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x334e: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3351: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3354: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3358: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x335d: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3361: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3366: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3369: mov_imm:
	regs[5] = 0x3ac5e79e, opcode= 0x02
0x336f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3373: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3378: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x337b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x337e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3381: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3384: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3387: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x338b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3390: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3394: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3399: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x339c: mov_imm:
	regs[5] = 0x92ee4a6d, opcode= 0x02
0x33a2: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33a6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x33ae: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x33b4: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x33ba: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x33bd: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x33c1: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x33db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x33de: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x33e1: mov_imm:
	regs[5] = 0x2ea86253, opcode= 0x02
0x33e7: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x33ea: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x33ed: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x33f0: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x33f3: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x33f6: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x33fa: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x33ff: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3402: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3405: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3408: mov_imm:
	regs[5] = 0x19eaf4a7, opcode= 0x02
0x340f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3414: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3417: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x341a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3421: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3426: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x342c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x342f: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3432: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3435: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3439: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x343e: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3441: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3444: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3447: mov_imm:
	regs[5] = 0xf429f010, opcode= 0x02
0x344e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3453: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3457: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x345c: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x345f: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3462: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3465: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3468: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x346c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3471: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3474: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3477: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x347b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3480: mov_imm:
	regs[5] = 0x8e330479, opcode= 0x02
0x3486: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x348a: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x348f: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3493: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3498: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x349e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x34a4: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x34a7: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x34aa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34ad: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34b0: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34b3: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34b6: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x34ba: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34bf: mov_imm:
	regs[5] = 0x6dd931e0, opcode= 0x02
0x34c5: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34c8: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x34cb: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x34ce: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x34d1: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x34d4: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x34d7: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x34da: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x34dd: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x34e0: mov_imm:
	regs[5] = 0xac5fbdea, opcode= 0x02
0x34e6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x34ea: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34ef: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x34f2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x34f9: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x34fe: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3504: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3507: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x350a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x350d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3510: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3513: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3517: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x351c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x351f: mov_imm:
	regs[5] = 0xbfee91ad, opcode= 0x02
0x3525: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3528: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x352c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3531: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3535: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x353a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x353e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3543: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3546: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3549: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x354c: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x354f: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3552: mov_imm:
	regs[5] = 0x57a51d83, opcode= 0x02
0x3559: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x355e: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3562: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3567: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x356a: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x3570: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3577: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x357c: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3580: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3585: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3588: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x358b: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x358f: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3594: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3597: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x359b: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35a0: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x35a3: mov_imm:
	regs[5] = 0xc2387967, opcode= 0x02
0x35a9: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35ac: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x35af: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x35b2: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x35b6: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35bb: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35be: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x35c1: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x35c4: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x35c7: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x35cb: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35d0: mov_imm:
	regs[5] = 0x81d8a2ab, opcode= 0x02
0x35d6: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x35da: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35df: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x35e2: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x35e8: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x35ee: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x35f1: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x35f5: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x35fa: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x35fd: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3600: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3603: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3606: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3609: mov_imm:
	regs[5] = 0xb3b1c317, opcode= 0x02
0x360f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3613: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3618: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x361b: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x361e: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x3621: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3625: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x362a: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x362d: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3630: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3633: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3637: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x363c: mov_imm:
	regs[5] = 0x3b3b5347, opcode= 0x02
0x3642: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3645: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3648: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x364e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3655: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x365a: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x365d: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x3660: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3663: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3666: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3669: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x366c: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x366f: mov_imm:
	regs[5] = 0xae8241d7, opcode= 0x02
0x3675: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3678: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x367c: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3681: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3685: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x368a: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x368d: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x3690: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3693: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3696: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3699: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x369d: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36a2: mov_imm:
	regs[5] = 0x171ddb48, opcode= 0x02
0x36a8: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36ab: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x36af: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36b4: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x36ba: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x36c0: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x36c3: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x36c6: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x36ca: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36cf: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x36d3: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36d8: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x36db: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x36df: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36e4: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x36e8: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36ed: mov_imm:
	regs[5] = 0x1027eaaa, opcode= 0x02
0x36f3: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x36f7: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x36fc: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x36ff: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3703: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3708: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x370b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x370e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3711: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3715: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x371a: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x371e: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3723: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x3726: mov_imm:
	regs[5] = 0xbb8e866f, opcode= 0x02
0x372c: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3730: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3735: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3738: mov_imm:
	regs[20] = 0x4, opcode= 0x02
0x373e: mov_imm:
	regs[21] = 0x5, opcode= 0x02
0x3744: mov_regs:
	regs[2] = regs[1], opcode= 0x09
0x3747: mov_regs:
	regs[3] = regs[1], opcode= 0x09
0x374a: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x374d: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3750: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3753: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3756: add_regs:
	regs[4] += regs[1], opcode= 0x00
0x3759: mov_imm:
	regs[5] = 0x42dbe8c7, opcode= 0x02
0x375f: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3762: add_regs:
	regs[0] += regs[4], opcode= 0x00
0x3765: mov_regs:
	regs[2] = regs[0], opcode= 0x09
0x3768: mov_regs:
	regs[3] = regs[0], opcode= 0x09
0x376b: shl_regs:
	regs[2] <<= regs[20], opcode= 0x03
0x376e: shr_regs:
	regs[3] >>= regs[21], opcode= 0x04
0x3771: mov_regs:
	regs[4] = regs[2], opcode= 0x09
0x3774: xor_regs:
	regs[4] ^= regs[3], opcode= 0x08
0x3777: add_regs:
	regs[4] += regs[0], opcode= 0x00
0x377a: mov_imm:
	regs[5] = 0x95db3e61, opcode= 0x02
0x3780: xor_regs:
	regs[4] ^= regs[5], opcode= 0x08
0x3783: add_regs:
	regs[1] += regs[4], opcode= 0x00
0x3786: mov_imm:
	regs[30] = 0x53112a0c, opcode= 0x02
0x378c: mov_imm:
	regs[31] = 0x5c6dcd26, opcode= 0x02
0x3793: jmp_imm:
	pc += 0x1, opcode= 0x0a
0x3798: xor_regs:
	regs[0] ^= regs[30], opcode= 0x08
0x379b: xor_regs:
	regs[1] ^= regs[31], opcode= 0x08
max register index:31
