Reading timing models for corner nom_ss_125C_4v50…
Reading cell library for the 'nom_ss_125C_4v50' corner at '/foss/pdks/gf180mcuD/libs.ref/gf180mcu_fd_sc_mcu7t5v0/lib/gf180mcu_fd_sc_mcu7t5v0__ss_125C_4v50.lib'…
Reading top-level netlist at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/runs/RUN_2025-12-02_21-23-53/06-yosys-synthesis/tiny_tonegen.nl.v'…
Linking design 'tiny_tonegen' from netlist…
Reading design constraints file at '/foss/designs/kvic_336007_ws25-kvic_ws25_v6/librelane/impl.sdc'…
[INFO] Using clock clk…
[INFO] Setting output delay to: 4
[INFO] Setting input delay to: 4
[INFO] Setting load to: 0.07291
[INFO] Setting clock uncertainty to: 0.25
[INFO] Setting clock transition to: 0.1499999999999999944488848768742172978818416595458984375
[INFO] Setting timing derate to: 5%
[INFO] No information on clock propagation in input SDC file-- unpropagating all clocks.
%OL_CREATE_REPORT min.rpt

===========================================================================
report_checks -path_delay min (Hold)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     2    0.012586    0.318809    1.374243    1.374243 v _690_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[4] (net)
                      0.318809    0.000000    1.374243 v _389_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.004329    0.503231    0.369785    1.744028 ^ _389_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _143_ (net)
                      0.503231    0.000000    1.744028 ^ _390_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.243446    1.987474 v _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.261947    0.000000    1.987474 v _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              1.987474   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -1.987474   data arrival time
---------------------------------------------------------------------------------------------
                                              1.538565   slack (MET)


Startpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.011196    0.298454    1.358387    1.358387 v _688_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[2] (net)
                      0.298454    0.000000    1.358387 v _384_/B (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
     1    0.004177    0.420878    0.356613    1.715001 ^ _384_/ZN (gf180mcu_fd_sc_mcu7t5v0__aoi21_1)
                                                         _140_ (net)
                      0.420878    0.000000    1.715001 ^ _385_/A3 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.300669    0.299844    2.014845 v _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.300669    0.000000    2.014845 v _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.014845   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.190205    0.440205   library hold time
                                              0.440205   data required time
---------------------------------------------------------------------------------------------
                                              0.440205   data required time
                                             -2.014845   data arrival time
---------------------------------------------------------------------------------------------
                                              1.574639   slack (MET)


Startpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     4    0.019590    0.421374    1.454136    1.454136 v _687_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[1] (net)
                      0.421374    0.000000    1.454136 v _381_/A2 (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
     1    0.004329    0.476973    0.491545    1.945682 ^ _381_/ZN (gf180mcu_fd_sc_mcu7t5v0__xnor2_1)
                                                         _138_ (net)
                      0.476973    0.000000    1.945682 ^ _382_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.261947    0.239315    2.184997 v _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.261947    0.000000    2.184997 v _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.184997   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.198909    0.448909   library hold time
                                              0.448909   data required time
---------------------------------------------------------------------------------------------
                                              0.448909   data required time
                                             -2.184997   data arrival time
---------------------------------------------------------------------------------------------
                                              1.736088   slack (MET)


Startpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     5    0.023590    0.811273    2.000503    2.000503 ^ _686_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[0] (net)
                      0.811273    0.000000    2.000503 ^ _380_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.293241    0.208790    2.209293 v _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.293241    0.000000    2.209293 v _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.209293   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.191875    0.441875   library hold time
                                              0.441875   data required time
---------------------------------------------------------------------------------------------
                                              0.441875   data required time
                                             -2.209293   data arrival time
---------------------------------------------------------------------------------------------
                                              1.767418   slack (MET)


Startpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     3    0.012494    0.317462    1.373193    1.373193 v _689_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[3] (net)
                      0.317462    0.000000    1.373193 v _387_/A1 (gf180mcu_fd_sc_mcu7t5v0__or2_1)
     1    0.002874    0.264886    0.709759    2.082952 v _387_/Z (gf180mcu_fd_sc_mcu7t5v0__or2_1)
                                                         _142_ (net)
                      0.264886    0.000000    2.082952 v _388_/A4 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.199220    0.614876    2.697828 v _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.199220    0.000000    2.697828 v _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              2.697828   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.214582    0.464582   library hold time
                                              0.464582   data required time
---------------------------------------------------------------------------------------------
                                              0.464582   data required time
                                             -2.697828   data arrival time
---------------------------------------------------------------------------------------------
                                              2.233246   slack (MET)


Startpoint: _693_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
     1    0.004298    0.303190    1.661080    1.661080 ^ _693_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaler.counter[7] (net)
                      0.303190    0.000000    1.661080 ^ _376_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.004900    0.268814    0.246145    1.907225 v _376_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _134_ (net)
                      0.268814    0.000000    1.907225 v _377_/B (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
     2    0.012006    0.637144    0.461859    2.369084 ^ _377_/ZN (gf180mcu_fd_sc_mcu7t5v0__oai21_1)
                                                         _135_ (net)
                      0.637144    0.000000    2.369084 ^ _433_/A2 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    0.265678    0.202763    2.571847 v _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      0.265678    0.000000    2.571847 v _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.174050    0.468856    3.040703 v _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.174050    0.000000    3.040703 v _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              3.040703   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  0.221279    0.471279   library hold time
                                              0.471279   data required time
---------------------------------------------------------------------------------------------
                                              0.471279   data required time
                                             -3.040703   data arrival time
---------------------------------------------------------------------------------------------
                                              2.569425   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (removal check against rising-edge clock clk)
Path Group: asynchronous
Path Type: min

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  0.250000    0.250000   clock uncertainty
                                  0.000000    0.250000   clock reconvergence pessimism
                                              0.250000 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                  1.227103    1.477103   library removal time
                                              1.477103   data required time
---------------------------------------------------------------------------------------------
                                              1.477103   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              8.082899   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT max.rpt

===========================================================================
report_checks -path_delay max (Setup)
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _686_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _686_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _687_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _687_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _688_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _688_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _689_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _689_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _690_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _690_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _691_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _691_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _691_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _692_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _692_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _692_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: rst_n (input port clocked by clk)
Endpoint: _693_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _693_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _693_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294606    6.192472    6.192472 ^ _682_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294606    0.000000    6.192472 ^ _433_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      1.020214    0.000000    6.580346 ^ _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563459    7.143805 ^ _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.242634    0.000000    7.143805 ^ _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143805   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143805   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993925   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _688_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _385_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
     1    0.003014    0.656613    0.482824    5.086172 ^ _385_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor3_1)
                                                         _002_ (net)
                      0.656613    0.000000    5.086172 ^ _688_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.086172   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _688_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.691725   19.058277   library setup time
                                             19.058277   data required time
---------------------------------------------------------------------------------------------
                                             19.058277   data required time
                                             -5.086172   data arrival time
---------------------------------------------------------------------------------------------
                                             13.972106   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _689_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _388_/A1 (gf180mcu_fd_sc_mcu7t5v0__and4_1)
     1    0.003014    0.320618    0.862480    5.032606 ^ _388_/Z (gf180mcu_fd_sc_mcu7t5v0__and4_1)
                                                         _003_ (net)
                      0.320618    0.000000    5.032606 ^ _689_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              5.032606   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _689_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.628461   19.121540   library setup time
                                             19.121540   data required time
---------------------------------------------------------------------------------------------
                                             19.121540   data required time
                                             -5.032606   data arrival time
---------------------------------------------------------------------------------------------
                                             14.088935   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _687_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _382_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _382_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _001_ (net)
                      0.423702    0.000000    4.982141 ^ _687_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _687_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _690_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _390_/A1 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.423702    0.378793    4.982141 ^ _390_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _004_ (net)
                      0.423702    0.000000    4.982141 ^ _690_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.982141   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _690_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.649860   19.100142   library setup time
                                             19.100142   data required time
---------------------------------------------------------------------------------------------
                                             19.100142   data required time
                                             -4.982141   data arrival time
---------------------------------------------------------------------------------------------
                                             14.118000   slack (MET)


Startpoint: ena (input port clocked by clk)
Endpoint: _686_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
     3    0.010713    0.389176    0.170125    4.170125 ^ ena (in)
                                                         ena (net)
                      0.389176    0.000000    4.170125 ^ _379_/A1 (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
     4    0.017809    0.584517    0.433223    4.603348 v _379_/ZN (gf180mcu_fd_sc_mcu7t5v0__nand2_1)
                                                         _137_ (net)
                      0.584517    0.000000    4.603348 v _380_/A2 (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
     1    0.003014    0.427896    0.372411    4.975759 ^ _380_/ZN (gf180mcu_fd_sc_mcu7t5v0__nor2_1)
                                                         _000_ (net)
                      0.427896    0.000000    4.975759 ^ _686_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              4.975759   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _686_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.650731   19.099270   library setup time
                                             19.099270   data required time
---------------------------------------------------------------------------------------------
                                             19.099270   data required time
                                             -4.975759   data arrival time
---------------------------------------------------------------------------------------------
                                             14.123511   slack (MET)



%OL_END_REPORT
%OL_CREATE_REPORT checks.rpt

===========================================================================
report_checks -unconstrained
===========================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Startpoint: rst_n (input port clocked by clk)
Endpoint: _682_ (recovery check against rising-edge clock clk)
Path Group: asynchronous
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                                  4.000000    4.000000 ^ input external delay
    61    0.356901   10.094767    5.560002    9.560002 ^ rst_n (in)
                                                         rst_n (net)
                     10.094767    0.000000    9.560002 ^ _682_/RN (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              9.560002   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -3.342626   16.407375   library recovery time
                                             16.407375   data required time
---------------------------------------------------------------------------------------------
                                             16.407375   data required time
                                             -9.560002   data arrival time
---------------------------------------------------------------------------------------------
                                              6.847373   slack (MET)


Startpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Endpoint: _682_ (rising edge-triggered flip-flop clocked by clk)
Path Group: clk
Path Type: max

Fanout         Cap        Slew       Delay        Time   Description
---------------------------------------------------------------------------------------------
                      0.150000    0.000000    0.000000   clock clk (rise edge)
                                  0.000000    0.000000   clock network delay (ideal)
                      0.150000    0.000000    0.000000 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
    86    0.292053    8.294606    6.192472    6.192472 ^ _682_/Q (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                                         clk_scaled (net)
                      8.294606    0.000000    6.192472 ^ _433_/A1 (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
     1    0.002791    1.020214    0.387874    6.580346 ^ _433_/Z (gf180mcu_fd_sc_mcu7t5v0__xor2_1)
                                                         _174_ (net)
                      1.020214    0.000000    6.580346 ^ _434_/A2 (gf180mcu_fd_sc_mcu7t5v0__and2_1)
     1    0.003014    0.242634    0.563459    7.143805 ^ _434_/Z (gf180mcu_fd_sc_mcu7t5v0__and2_1)
                                                         _047_ (net)
                      0.242634    0.000000    7.143805 ^ _682_/D (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                              7.143805   data arrival time

                      0.150000   20.000000   20.000000   clock clk (rise edge)
                                  0.000000   20.000000   clock network delay (ideal)
                                 -0.250000   19.750002   clock uncertainty
                                  0.000000   19.750002   clock reconvergence pessimism
                                             19.750002 ^ _682_/CLK (gf180mcu_fd_sc_mcu7t5v0__dffrnq_1)
                                 -0.612272   19.137730   library setup time
                                             19.137730   data required time
---------------------------------------------------------------------------------------------
                                             19.137730   data required time
                                             -7.143805   data arrival time
---------------------------------------------------------------------------------------------
                                             11.993925   slack (MET)




===========================================================================
report_checks --slack_max -0.01
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

No paths found.


===========================================================================
 report_check_types -max_slew -max_cap -max_fanout -violators
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

max slew

Pin                                        Limit        Slew       Slack
------------------------------------------------------------------------
rst_n                                   3.000000   10.094767   -7.094767 (VIOLATED)
_343_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_421_/A2                                3.000000   10.094767   -7.094767 (VIOLATED)
_422_/A2                                3.000000   10.094767   -7.094767 (VIOLATED)
_435_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_560_/A2                                3.000000   10.094767   -7.094767 (VIOLATED)
_591_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_601_/B                                 3.000000   10.094767   -7.094767 (VIOLATED)
_618_/A2                                3.000000   10.094767   -7.094767 (VIOLATED)
_630_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_632_/B                                 3.000000   10.094767   -7.094767 (VIOLATED)
_638_/B                                 3.000000   10.094767   -7.094767 (VIOLATED)
_642_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_645_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_648_/A1                                3.000000   10.094767   -7.094767 (VIOLATED)
_650_/B                                 3.000000   10.094767   -7.094767 (VIOLATED)
_652_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_653_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_654_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_655_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_656_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_657_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_658_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_659_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_660_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_661_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_662_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_663_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_664_/I                                 3.000000   10.094767   -7.094767 (VIOLATED)
_682_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_686_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_687_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_688_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_689_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_690_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_691_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_692_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_693_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_698_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_725_/D                                 3.000000   10.094767   -7.094767 (VIOLATED)
_726_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_727_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_728_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_729_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_730_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_731_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_732_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_733_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_734_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_735_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_736_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_737_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_738_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_739_/SETN                              3.000000   10.094767   -7.094767 (VIOLATED)
_742_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_743_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_744_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_745_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_746_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_747_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_748_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_749_/RN                                3.000000   10.094767   -7.094767 (VIOLATED)
_433_/A1                                3.000000    8.294606   -5.294606 (VIOLATED)
_665_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_666_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_667_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_668_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_669_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_670_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_671_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_672_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_673_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_674_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_675_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_676_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_677_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_678_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_679_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_680_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_681_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_682_/Q                                 3.000000    8.294606   -5.294606 (VIOLATED)
_683_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_684_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_685_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_694_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_695_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_696_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_697_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_698_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_699_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_700_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_701_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_702_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_703_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_704_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_705_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_706_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_707_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_708_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_709_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_710_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_711_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_712_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_713_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_714_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_715_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_716_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_717_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_718_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_719_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_720_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_721_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_722_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_723_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_724_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_725_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_726_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_727_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_728_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_729_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_730_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_731_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_732_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_733_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_734_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_735_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_736_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_737_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_738_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_739_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_740_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_741_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_742_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_743_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_744_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_745_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_746_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_747_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_748_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_749_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_750_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_751_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_752_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_753_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_754_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_755_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_756_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_757_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_758_/CLK                               3.000000    8.294606   -5.294606 (VIOLATED)
_420_/ZN                                3.000000    4.730452   -1.730452 (VIOLATED)
_425_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_427_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_429_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_431_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_517_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_534_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_536_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_549_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_563_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_565_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_567_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_569_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_571_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_573_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_577_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_579_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_593_/A2                                3.000000    4.730452   -1.730452 (VIOLATED)
_354_/I1                                3.000000    4.434009   -1.434009 (VIOLATED)
_423_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_603_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_604_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_605_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_606_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_607_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_608_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_609_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_610_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_611_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_612_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_613_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_614_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_615_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_616_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_617_/S                                 3.000000    4.434009   -1.434009 (VIOLATED)
_618_/A1                                3.000000    4.434009   -1.434009 (VIOLATED)
_758_/Q                                 3.000000    4.434009   -1.434009 (VIOLATED)

max fanout

Pin                                   Limit Fanout  Slack
---------------------------------------------------------
_682_/Q                                  10     86    -76 (VIOLATED)
rst_n                                    10     61    -51 (VIOLATED)
_758_/Q                                  10     18     -8 (VIOLATED)
_420_/ZN                                 10     17     -7 (VIOLATED)
_421_/Z                                  10     12     -2 (VIOLATED)
_684_/Q                                  10     11        (VIOLATED)

max capacitance

Pin                                        Limit         Cap       Slack
------------------------------------------------------------------------
rst_n                                   0.200000    0.356901   -0.156901 (VIOLATED)
_682_/Q                                 0.200000    0.292053   -0.092053 (VIOLATED)



===========================================================================
report_parasitic_annotation -report_unannotated
============================================================================
Found 440 unannotated drivers.
 address_in[0]
 address_in[1]
 address_in[2]
 clk
 data_in[0]
 data_in[1]
 data_in[2]
 data_in[3]
 data_in[4]
 ena
 rst_n
 write_strobe_in
 _334_/ZN
 _335_/ZN
 _336_/ZN
 _337_/ZN
 _338_/ZN
 _339_/ZN
 _340_/ZN
 _341_/ZN
 _342_/ZN
 _343_/ZN
 _344_/ZN
 _345_/ZN
 _346_/ZN
 _347_/ZN
 _348_/ZN
 _349_/ZN
 _350_/ZN
 _351_/ZN
 _352_/ZN
 _353_/ZN
 _354_/Z
 _355_/ZN
 _356_/ZN
 _357_/ZN
 _358_/ZN
 _359_/ZN
 _360_/ZN
 _361_/Z
 _362_/Z
 _363_/Z
 _364_/ZN
 _365_/Z
 _366_/Z
 _367_/Z
 _368_/Z
 _369_/ZN
 _370_/Z
 _371_/Z
 _372_/Z
 _373_/Z
 _374_/ZN
 _375_/ZN
 _376_/ZN
 _377_/ZN
 _378_/ZN
 _379_/ZN
 _380_/ZN
 _381_/ZN
 _382_/ZN
 _383_/Z
 _384_/ZN
 _385_/ZN
 _386_/ZN
 _387_/Z
 _388_/Z
 _389_/Z
 _390_/ZN
 _391_/ZN
 _392_/ZN
 _393_/ZN
 _394_/ZN
 _395_/ZN
 _396_/ZN
 _397_/ZN
 _398_/ZN
 _399_/ZN
 _400_/ZN
 _401_/Z
 _402_/ZN
 _403_/Z
 _404_/ZN
 _405_/ZN
 _406_/Z
 _407_/ZN
 _408_/ZN
 _409_/Z
 _410_/ZN
 _411_/ZN
 _412_/Z
 _413_/ZN
 _414_/ZN
 _415_/ZN
 _416_/ZN
 _417_/ZN
 _418_/Z
 _419_/ZN
 _420_/ZN
 _421_/Z
 _422_/ZN
 _423_/ZN
 _424_/ZN
 _425_/ZN
 _426_/ZN
 _427_/ZN
 _428_/ZN
 _429_/ZN
 _430_/ZN
 _431_/ZN
 _432_/ZN
 _433_/Z
 _434_/Z
 _435_/ZN
 _436_/Z
 _437_/ZN
 _438_/Z
 _439_/ZN
 _440_/ZN
 _441_/ZN
 _442_/ZN
 _443_/ZN
 _444_/Z
 _445_/ZN
 _446_/ZN
 _447_/ZN
 _448_/ZN
 _449_/Z
 _450_/ZN
 _451_/Z
 _452_/ZN
 _453_/ZN
 _454_/ZN
 _455_/ZN
 _456_/ZN
 _457_/ZN
 _458_/ZN
 _459_/ZN
 _460_/ZN
 _461_/Z
 _462_/ZN
 _463_/ZN
 _464_/ZN
 _465_/ZN
 _466_/Z
 _467_/ZN
 _468_/ZN
 _469_/ZN
 _470_/ZN
 _471_/ZN
 _472_/ZN
 _473_/Z
 _474_/ZN
 _475_/ZN
 _476_/ZN
 _477_/Z
 _478_/ZN
 _479_/ZN
 _480_/Z
 _481_/Z
 _482_/Z
 _483_/Z
 _484_/Z
 _485_/Z
 _486_/Z
 _487_/ZN
 _488_/Z
 _489_/ZN
 _490_/ZN
 _491_/ZN
 _492_/Z
 _493_/Z
 _494_/Z
 _495_/ZN
 _496_/ZN
 _497_/ZN
 _498_/ZN
 _499_/ZN
 _500_/ZN
 _501_/ZN
 _502_/Z
 _503_/ZN
 _504_/ZN
 _505_/ZN
 _506_/ZN
 _507_/ZN
 _508_/Z
 _509_/Z
 _510_/ZN
 _511_/ZN
 _512_/Z
 _513_/Z
 _514_/ZN
 _515_/ZN
 _516_/ZN
 _517_/ZN
 _518_/ZN
 _519_/ZN
 _520_/ZN
 _521_/ZN
 _522_/ZN
 _523_/ZN
 _524_/Z
 _525_/Z
 _526_/Z
 _527_/ZN
 _528_/ZN
 _529_/ZN
 _530_/ZN
 _531_/ZN
 _532_/ZN
 _533_/Z
 _534_/ZN
 _535_/ZN
 _536_/ZN
 _537_/ZN
 _538_/ZN
 _539_/ZN
 _540_/ZN
 _541_/ZN
 _542_/Z
 _543_/Z
 _544_/ZN
 _545_/Z
 _546_/ZN
 _547_/ZN
 _548_/ZN
 _549_/ZN
 _550_/ZN
 _551_/ZN
 _552_/Z
 _553_/ZN
 _554_/Z
 _555_/ZN
 _556_/ZN
 _557_/ZN
 _558_/ZN
 _559_/ZN
 _560_/ZN
 _561_/ZN
 _562_/Z
 _563_/ZN
 _564_/ZN
 _565_/ZN
 _566_/ZN
 _567_/ZN
 _568_/ZN
 _569_/ZN
 _570_/ZN
 _571_/ZN
 _572_/ZN
 _573_/ZN
 _574_/ZN
 _575_/ZN
 _576_/Z
 _577_/ZN
 _578_/ZN
 _579_/ZN
 _580_/ZN
 _581_/ZN
 _582_/Z
 _583_/ZN
 _584_/ZN
 _585_/ZN
 _586_/Z
 _587_/ZN
 _588_/Z
 _589_/Z
 _590_/Z
 _591_/ZN
 _592_/ZN
 _593_/ZN
 _594_/ZN
 _595_/Z
 _596_/ZN
 _597_/ZN
 _598_/ZN
 _599_/ZN
 _600_/ZN
 _601_/ZN
 _602_/ZN
 _603_/Z
 _604_/Z
 _605_/ZN
 _606_/ZN
 _607_/ZN
 _608_/Z
 _609_/Z
 _610_/Z
 _611_/Z
 _612_/Z
 _613_/Z
 _614_/Z
 _615_/Z
 _616_/Z
 _617_/Z
 _618_/ZN
 _619_/Z
 _620_/ZN
 _621_/ZN
 _622_/ZN
 _623_/ZN
 _624_/ZN
 _625_/ZN
 _626_/ZN
 _627_/ZN
 _628_/ZN
 _629_/ZN
 _630_/Z
 _631_/ZN
 _632_/ZN
 _633_/ZN
 _634_/ZN
 _635_/Z
 _636_/ZN
 _637_/Z
 _638_/ZN
 _639_/ZN
 _640_/ZN
 _641_/ZN
 _642_/ZN
 _643_/ZN
 _644_/ZN
 _645_/ZN
 _646_/ZN
 _647_/Z
 _648_/ZN
 _649_/ZN
 _650_/ZN
 _651_/ZN
 _652_/ZN
 _653_/ZN
 _654_/ZN
 _655_/ZN
 _656_/ZN
 _657_/ZN
 _658_/ZN
 _659_/ZN
 _660_/ZN
 _661_/ZN
 _662_/ZN
 _663_/ZN
 _664_/ZN
 _665_/Q
 _666_/Q
 _667_/Q
 _668_/Q
 _669_/Q
 _670_/Q
 _671_/Q
 _672_/Q
 _673_/Q
 _674_/Q
 _675_/Q
 _676_/Q
 _677_/Q
 _678_/Q
 _679_/Q
 _680_/Q
 _681_/Q
 _682_/Q
 _683_/Q
 _684_/Q
 _685_/Q
 _686_/Q
 _687_/Q
 _688_/Q
 _689_/Q
 _690_/Q
 _691_/Q
 _692_/Q
 _693_/Q
 _694_/Q
 _695_/Q
 _696_/Q
 _697_/Q
 _698_/Q
 _699_/Q
 _700_/Q
 _701_/Q
 _702_/Q
 _703_/Q
 _704_/Q
 _705_/Q
 _706_/Q
 _707_/Q
 _708_/Q
 _709_/Q
 _710_/Q
 _711_/Q
 _712_/Q
 _713_/Q
 _714_/Q
 _715_/Q
 _716_/Q
 _717_/Q
 _718_/Q
 _719_/Q
 _720_/Q
 _721_/Q
 _722_/Q
 _723_/Q
 _724_/Q
 _725_/Q
 _726_/Q
 _727_/Q
 _728_/Q
 _729_/Q
 _730_/Q
 _731_/Q
 _732_/Q
 _733_/Q
 _734_/Q
 _735_/Q
 _736_/Q
 _737_/Q
 _738_/Q
 _739_/Q
 _740_/Q
 _741_/Q
 _742_/Q
 _743_/Q
 _744_/Q
 _745_/Q
 _746_/Q
 _747_/Q
 _748_/Q
 _749_/Q
 _750_/Q
 _751_/Q
 _752_/Q
 _753_/Q
 _754_/Q
 _755_/Q
 _756_/Q
 _757_/Q
 _758_/Q
 _759_/ZN
 _760_/ZN
 _761_/ZN
Found 0 partially unannotated drivers.

===========================================================================
max slew violation count 186
%OL_METRIC_I design__max_slew_violation__count__corner:nom_ss_125C_4v50 186
max fanout violation count 6
%OL_METRIC_I design__max_fanout_violation__count__corner:nom_ss_125C_4v50 6
max cap violation count 2
%OL_METRIC_I design__max_cap_violation__count__corner:nom_ss_125C_4v50 2
============================================================================

===========================================================================
check_setup -verbose -unconstrained_endpoints -multiple_clock -no_clock -no_input_delay -loops -generated_clocks
===========================================================================
Warning: There are 85 unclocked register/latch pins.
  _665_/CLK
  _666_/CLK
  _667_/CLK
  _668_/CLK
  _669_/CLK
  _670_/CLK
  _671_/CLK
  _672_/CLK
  _673_/CLK
  _674_/CLK
  _675_/CLK
  _676_/CLK
  _677_/CLK
  _678_/CLK
  _679_/CLK
  _680_/CLK
  _681_/CLK
  _683_/CLK
  _684_/CLK
  _685_/CLK
  _694_/CLK
  _695_/CLK
  _696_/CLK
  _697_/CLK
  _698_/CLK
  _699_/CLK
  _700_/CLK
  _701_/CLK
  _702_/CLK
  _703_/CLK
  _704_/CLK
  _705_/CLK
  _706_/CLK
  _707_/CLK
  _708_/CLK
  _709_/CLK
  _710_/CLK
  _711_/CLK
  _712_/CLK
  _713_/CLK
  _714_/CLK
  _715_/CLK
  _716_/CLK
  _717_/CLK
  _718_/CLK
  _719_/CLK
  _720_/CLK
  _721_/CLK
  _722_/CLK
  _723_/CLK
  _724_/CLK
  _725_/CLK
  _726_/CLK
  _727_/CLK
  _728_/CLK
  _729_/CLK
  _730_/CLK
  _731_/CLK
  _732_/CLK
  _733_/CLK
  _734_/CLK
  _735_/CLK
  _736_/CLK
  _737_/CLK
  _738_/CLK
  _739_/CLK
  _740_/CLK
  _741_/CLK
  _742_/CLK
  _743_/CLK
  _744_/CLK
  _745_/CLK
  _746_/CLK
  _747_/CLK
  _748_/CLK
  _749_/CLK
  _750_/CLK
  _751_/CLK
  _752_/CLK
  _753_/CLK
  _754_/CLK
  _755_/CLK
  _756_/CLK
  _757_/CLK
  _758_/CLK
Warning: There are 89 unconstrained endpoints.
  signal_bit_out
  _665_/D
  _666_/D
  _667_/D
  _668_/D
  _669_/D
  _670_/D
  _671_/D
  _672_/D
  _673_/D
  _674_/D
  _675_/D
  _676_/D
  _677_/D
  _678_/D
  _679_/D
  _680_/D
  _681_/D
  _683_/D
  _684_/D
  _685_/D
  _691_/D
  _692_/D
  _693_/D
  _694_/D
  _695_/D
  _696_/D
  _697_/D
  _698_/D
  _699_/D
  _700_/D
  _701_/D
  _702_/D
  _703_/D
  _704_/D
  _705_/D
  _706_/D
  _707_/D
  _708_/D
  _709_/D
  _710_/D
  _711_/D
  _712_/D
  _713_/D
  _714_/D
  _715_/D
  _716_/D
  _717_/D
  _718_/D
  _719_/D
  _720_/D
  _721_/D
  _722_/D
  _723_/D
  _724_/D
  _725_/D
  _726_/D
  _727_/D
  _728_/D
  _729_/D
  _730_/D
  _731_/D
  _732_/D
  _733_/D
  _734_/D
  _735_/D
  _736_/D
  _737_/D
  _738_/D
  _739_/D
  _740_/D
  _741_/D
  _742_/D
  _743_/D
  _744_/D
  _745_/D
  _746_/D
  _747_/D
  _748_/D
  _749_/D
  _750_/D
  _751_/D
  _752_/D
  _753_/D
  _754_/D
  _755_/D
  _756_/D
  _757_/D
  _758_/D
%OL_END_REPORT
%OL_CREATE_REPORT power.rpt

===========================================================================
 report_power
============================================================================
======================= nom_ss_125C_4v50 Corner ===================================

Group                    Internal    Switching      Leakage        Total
                            Power        Power        Power        Power (Watts)
------------------------------------------------------------------------
Sequential           1.164629e-03 3.639667e-04 1.100608e-07 1.528705e-03  84.5%
Combinational        2.235984e-04 5.558579e-05 2.050398e-07 2.793892e-04  15.5%
Clock                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Macro                0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
Pad                  0.000000e+00 0.000000e+00 0.000000e+00 0.000000e+00   0.0%
------------------------------------------------------------------------
Total                1.388227e-03 4.195525e-04 3.151006e-07 1.808095e-03 100.0%
                            76.8%        23.2%         0.0%
%OL_METRIC_F power__internal__total 0.0013882271014153957
%OL_METRIC_F power__switching__total 0.0004195525252725929
%OL_METRIC_F power__leakage__total 3.151006353618868e-7
%OL_METRIC_F power__total 0.0018080947920680046

%OL_END_REPORT
%OL_CREATE_REPORT skew.min.rpt

===========================================================================
Clock Skew (Hold)
============================================================================
%OL_METRIC_F clock__skew__worst_hold__corner:nom_ss_125C_4v50 -0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _682_/CLK ^
-0.126095 target latency _682_/CLK ^
-0.250000 clock uncertainty
0.000000 CRPR
--------------
-0.250000 hold skew

%OL_END_REPORT
%OL_CREATE_REPORT skew.max.rpt

===========================================================================
Clock Skew (Setup)
============================================================================
%OL_METRIC_F clock__skew__worst_setup__corner:nom_ss_125C_4v50 0.25
======================= nom_ss_125C_4v50 Corner ===================================

Clock clk
0.126095 source latency _682_/CLK ^
-0.126095 target latency _682_/CLK ^
0.250000 clock uncertainty
0.000000 CRPR
--------------
0.250000 setup skew

%OL_END_REPORT
%OL_CREATE_REPORT ws.min.rpt

===========================================================================
Worst Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__ws__corner:nom_ss_125C_4v50 1.5385653186967447
nom_ss_125C_4v50: 1.5385653186967447
%OL_END_REPORT
%OL_CREATE_REPORT ws.max.rpt

===========================================================================
Worst Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__ws__corner:nom_ss_125C_4v50 6.8473735286630175
nom_ss_125C_4v50: 6.8473735286630175
%OL_END_REPORT
%OL_CREATE_REPORT tns.min.rpt

===========================================================================
Total Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT tns.max.rpt

===========================================================================
Total Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__tns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT wns.min.rpt

===========================================================================
Worst Negative Slack (Hold)
============================================================================
%OL_METRIC_F timing__hold__wns__corner:nom_ss_125C_4v50 0
nom_ss_125C_4v50: 0
%OL_END_REPORT
%OL_CREATE_REPORT wns.max.rpt

===========================================================================
Worst Negative Slack (Setup)
============================================================================
%OL_METRIC_F timing__setup__wns__corner:nom_ss_125C_4v50 0.0
nom_ss_125C_4v50: 0.0
%OL_END_REPORT
%OL_CREATE_REPORT violator_list.rpt

===========================================================================
Violator List
============================================================================
%OL_METRIC_I timing__hold_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__hold_r2r__ws__corner:nom_ss_125C_4v50 1.538565
%OL_METRIC_I timing__hold_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_I timing__setup_vio__count__corner:nom_ss_125C_4v50 0
%OL_METRIC_F timing__setup_r2r__ws__corner:nom_ss_125C_4v50 11.993925
%OL_METRIC_I timing__setup_r2r_vio__count__corner:nom_ss_125C_4v50 0
%OL_END_REPORT
%OL_CREATE_REPORT unpropagated.rpt
clk
%OL_END_REPORT
%OL_CREATE_REPORT clock.rpt
Clock: clk
Sources: clk 
Generated: no
Virtual: no
Propagated: no
Period: 20.000000

===========================================================================
report_clock_properties
============================================================================
Clock                   Period          Waveform
----------------------------------------------------
clk                  20.000000    0.000000 10.000000

===========================================================================
report_clock_latency
============================================================================
Clock clk
rise -> rise
    min     max
0.000000 0.000000 source latency
0.126095         network latency _682_/CLK
        6.192472 network latency _665_/CLK
---------------
0.126095 6.192472 latency
        6.066377 skew

rise -> fall
    min     max
0.000000 0.000000 source latency
4.109392         network latency _665_/CLK
        4.109392 network latency _665_/CLK
---------------
4.109392 4.109392 latency
        0.000000 skew

fall -> fall
    min     max
0.000000 0.000000 source latency
0.077254         network latency _682_/CLK
        0.077254 network latency _682_/CLK
---------------
0.077254 0.077254 latency
        0.000000 skew



===========================================================================
report_clock_min_period
============================================================================
clk period_min = 8.01 fmax = 124.91
%OL_END_REPORT
Writing SDF files for all corners…
