
# read design 
read_verilog -I../ wb_daq_channel.v
read_verilog ../wb_daq_data_aggregation/wb_daq_data_aggregation.v
read_verilog ../fifo_to_sram/fifo_to_sram.v
read_verilog ../fifo/fifo.v

# convert to netlist
proc

# check for problems
check

# Optimize
opt

# generic synthesis
synth_xilinx -top wb_daq_channel


# Optimize
opt

#reduce operators
wreduce
opt

# remove unused parts
clean

# write synthesized design
write_verilog wb_daq_channel_xilinx_synth.v

# list edges in design
edgetypes

# list all modules in this
ls

# created schematic
#show -prefix ./fifo_schematic

# print statistics
stat
