{"item": {"ait:process-info": {"ait:status": {"@state": "update", "@type": "core", "@stage": "S300"}, "ait:date-delivered": {"@day": "04", "@year": "2020", "@timestamp": "2020-01-04T04:06:28.000028-05:00", "@month": "01"}, "ait:date-sort": {"@day": "01", "@year": "2016", "@month": "01"}}, "xocs:meta": {"xocs:funding-list": {"@pui-match": "primary", "@has-funding-info": "1", "xocs:funding-addon-generated-timestamp": "2021-05-09T04:50:14.956966Z", "xocs:funding-addon-type": "http://vtw.elsevier.com/data/voc/AddOnTypes/50.7/aggregated-refined"}}, "bibrecord": {"head": {"author-group": [{"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60079336", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Department of Electronics"}, {"$": "Telecommunications and Informatics/IEETA"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60079336", "@dptid": "113005820"}, {"@afid": "60024825"}], "@dptid": "113005820"}, "author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "@type": "auth", "ce:surname": "Sklyarov", "@auid": "7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "@type": "auth", "ce:surname": "Skliarova", "@auid": "6602800488", "ce:indexed-name": "Skliarova I."}]}, {"affiliation": {"country": "Portugal", "postal-code": "3810-193", "@afid": "60024825", "@country": "prt", "city": "Aveiro", "organization": [{"$": "Institute of Telecommunications"}, {"$": "University of Aveiro"}], "affiliation-id": [{"@afid": "60024825"}, {"@afid": "60017375"}]}, "author": [{"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "@type": "auth", "ce:surname": "Silva", "@auid": "57212234933", "ce:indexed-name": "Silva J."}]}], "citation-title": "Software/hardware solutions for information processing in all programmable systems-on-chip", "abstracts": "Algorithms in computer engineering and applied informatics often require extraction of data with some desired properties from large sets. Such tasks appear within different clustering algorithms in the scope of data mining, in classification of objects in accordance with given criteria, in knowledge acquisition obtained from controlled environments, in statistical analysis and in other areas. Many of these tasks involve widely used data processing techniques that are sorting and searching and for numerous practical applications, especially in real-time and high-performance systems, speeding-up is important. The paper suggests effective portable solutions that enable fast parallel information processing to be implemented in all-programmable systems-on-chip that combine multi-core computations with programmable logic interacting through multiple high-performance interfaces. Acceleration is achieved with parallel networks for data sorting created in programmable logic and enabling software running in multi-core processing units to be speeded-up, which is demonstrated in numerous practical examples fully implemented and tested in commercial microchips.", "citation-info": {"author-keywords": {"author-keyword": [{"$": "Data processing", "@xml:lang": "eng"}, {"$": "Information retrieval", "@xml:lang": "eng"}, {"$": "Microsystems", "@xml:lang": "eng"}, {"$": "Multiprocessing systems", "@xml:lang": "eng"}, {"$": "Parallel processing", "@xml:lang": "eng"}, {"$": "Performance evaluation", "@xml:lang": "eng"}]}, "citation-type": {"@code": "ar"}, "citation-language": {"@language": "English", "@xml:lang": "eng"}, "abstract-language": {"@language": "English", "@xml:lang": "eng"}}, "source": {"sourcetitle-abbrev": "Control Eng. Appl. Inform.", "website": {"ce:e-address": {"$": "http://www.ceai.srait.ro/index.php?journal=ceai&page=article&op=download&path%5B%5D=3255&path%5B%5D=1410", "@type": "email"}}, "@country": "rou", "translated-sourcetitle": {"$": "Control Engineering and Applied Informatics", "@xml:lang": "eng"}, "issn": {"$": "14548658", "@type": "print"}, "volisspag": {"voliss": {"@volume": "18", "@issue": "3"}, "pagerange": {"@first": "109", "@last": "120"}}, "@type": "j", "publicationyear": {"@first": "2016"}, "publisher": {"publishername": "Control Engineering and Applied Informatics Journal", "ce:e-address": {"$": "ceai_journal@ceai.srait.ro", "@type": "email"}}, "sourcetitle": "Control Engineering and Applied Informatics", "@srcid": "19900191768", "publicationdate": {"year": "2016", "date-text": {"@xfab-added": "true", "$": "2016"}}}, "enhancement": {"classificationgroup": {"classifications": [{"@type": "ASJC", "classification": [{"$": "1700"}, {"$": "2208"}]}, {"@type": "SUBJABBR", "classification": [{"$": "COMP"}, {"$": "ENGI"}]}]}}}, "item-info": {"copyright": {"$": "Copyright 2017 Elsevier B.V., All rights reserved.", "@type": "Elsevier"}, "dbcollection": [{"$": "REAXYSCAR"}, {"$": "SNCPX"}, {"$": "SCOPUS"}, {"$": "Scopusbase"}], "history": {"date-created": {"@day": "01", "@year": "2017", "@timestamp": "BST 08:14:32", "@month": "02"}}, "itemidlist": {"itemid": [{"$": "614236996", "@idtype": "PUI"}, {"$": "660458789", "@idtype": "CAR-ID"}, {"$": "20170193330", "@idtype": "REAXYSCAR"}, {"$": "2017012162", "@idtype": "SNCPX"}, {"$": "85010711346", "@idtype": "SCP"}, {"$": "85010711346", "@idtype": "SGR"}]}}, "tail": {"bibliography": {"@refcount": "50", "reference": [{"ref-fulltext": "Abdelhamid N. (2015). Multi-label rules for phishing classification. Applied Computing and Informatics, Elsevier, vol. 11, pp. 29-46.", "@id": "1", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Multi-label rules for phishing classification"}, "refd-itemidlist": {"itemid": {"$": "84949623239", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "11"}, "pagerange": {"@first": "29", "@last": "46"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Abdelhamid", "ce:indexed-name": "Abdelhamid N."}]}, "ref-sourcetitle": "Applied Computing and Informatics, Elsevier, vol"}}, {"ref-fulltext": "Aj-Haj Baddar S.W., Batcher K.E. (2011). Designing Sorting Networks. A New Paradigm. Springer. ARM, Ltd. (2013). NEON\u2122 Version: 1.0 Programmer's Guide. http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html.", "@id": "2", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://infocenter.arm.com/help/index.jsp?topic=/com.arm.doc.den0018a/index.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84876816600", "@idtype": "SGR"}}, "ref-text": "Springer. ARM, Ltd. (2013). NEON\u2122 Version: 1.0 Programmer's Guide", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.W.", "@_fa": "true", "ce:surname": "Aj-Haj Baddar", "ce:indexed-name": "Aj-Haj Baddar S.W."}, {"@seq": "2", "ce:initials": "K.E.", "@_fa": "true", "ce:surname": "Batcher", "ce:indexed-name": "Batcher K.E."}]}, "ref-sourcetitle": "Designing Sorting Networks. A New Paradigm"}}, {"ref-fulltext": "Arnold O., Haas S., Fettweis G., Schlegel B., Kissinger T., Lehner W. (2014). An application-specific instruction set for accelerating set-oriented database primitives. SIGMOD Conf., pp. 767-778.", "@id": "3", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "An application-specific instruction set for accelerating set-oriented database primitives"}, "refd-itemidlist": {"itemid": {"$": "84904326435", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "767", "@last": "778"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Arnold", "ce:indexed-name": "Arnold O."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Haas", "ce:indexed-name": "Haas S."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Fettweis", "ce:indexed-name": "Fettweis G."}, {"@seq": "4", "ce:initials": "B.", "@_fa": "true", "ce:surname": "Schlegel", "ce:indexed-name": "Schlegel B."}, {"@seq": "5", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Kissinger", "ce:indexed-name": "Kissinger T."}, {"@seq": "6", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Lehner", "ce:indexed-name": "Lehner W."}]}, "ref-sourcetitle": "SIGMOD Conf"}}, {"ref-fulltext": "Avnet, Inc. (2014). ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide. Version 2.2. http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf.", "@id": "4", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.zedboard.org/sites/default/files/documentations/ZedBoard_HW_UG_v2_2.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84936941768", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Avnet, Inc", "ce:indexed-name": "Avnet, Inc"}}, "ref-sourcetitle": "ZedBoard (ZynqTM Evaluation and Development) Hardware User's Guide. Version 2.2"}}, {"ref-fulltext": "Baker Z.K., Prasanna V.K. (2006). An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems, Proc. 14th Annual IEEE Symp. on FCCM, Napa, USA, pp. 67-75.", "@id": "5", "ref-info": {"ref-publicationyear": {"@first": "2006"}, "ref-title": {"ref-titletext": "An Architecture for Efficient Hardware Data Mining using Reconfigurable Computing Systems"}, "refd-itemidlist": {"itemid": {"$": "34547399609", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "67", "@last": "75"}}, "ref-text": "Napa, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Z.K.", "@_fa": "true", "ce:surname": "Baker", "ce:indexed-name": "Baker Z.K."}, {"@seq": "2", "ce:initials": "V.K.", "@_fa": "true", "ce:surname": "Prasanna", "ce:indexed-name": "Prasanna V.K."}]}, "ref-sourcetitle": "Proc. 14th Annual IEEE Symp. on FCCM"}}, {"ref-fulltext": "Batista A.P., Jota F.G. (2014). Effects of Time Delay Statistical Parameters on the Most Likely Regions of Stability in an NCS. CEAI, vol.16, no.1, pp. 3-11.", "@id": "6", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Effects of Time Delay Statistical Parameters on the Most Likely Regions of Stability in an NCS"}, "refd-itemidlist": {"itemid": {"$": "84896940480", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "1"}, "pagerange": {"@first": "3", "@last": "11"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.P.", "@_fa": "true", "ce:surname": "Batista", "ce:indexed-name": "Batista A.P."}, {"@seq": "2", "ce:initials": "F.G.", "@_fa": "true", "ce:surname": "Jota", "ce:indexed-name": "Jota F.G."}]}, "ref-sourcetitle": "CEAI"}}, {"ref-fulltext": "Bertels K., Sima V., Yankova Y., et al. (2010). HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms. IEEE Micro, vol. 30, no. 5, pp. 88-97.", "@id": "7", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "HArtes: Hardware-Software Codesign for Heterogeneous Multicore Platforms"}, "refd-itemidlist": {"itemid": {"$": "78649497246", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "30", "@issue": "5"}, "pagerange": {"@first": "88", "@last": "97"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Bertels", "ce:indexed-name": "Bertels K."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sima", "ce:indexed-name": "Sima V."}, {"@seq": "3", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Yankova", "ce:indexed-name": "Yankova Y."}], "et-al": null}, "ref-sourcetitle": "IEEE Micro, vol"}}, {"ref-fulltext": "Borangiu A., Popescu D. (2014). Digital Signal Processing for Knowledge Based Sonotubometry of Eustachian Tube Function. CEAI, vol. 16, no. 3, pp. 56-64.", "@id": "8", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Digital Signal Processing for Knowledge Based Sonotubometry of Eustachian Tube Function"}, "refd-itemidlist": {"itemid": {"$": "84907911771", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "16", "@issue": "3"}, "pagerange": {"@first": "56", "@last": "64"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Borangiu", "ce:indexed-name": "Borangiu A."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Popescu", "ce:indexed-name": "Popescu D."}]}, "ref-sourcetitle": "CEAI, vol"}}, {"ref-fulltext": "Chamberlain R.D., Ganesan N. (2009). Sorting on Architecturally Diverse Computer Systems, Proc. 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Applications-HPRCTA'09, USA, pp. 39-46.", "@id": "9", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "ref-title": {"ref-titletext": "Sorting on Architecturally Diverse Computer Systems"}, "refd-itemidlist": {"itemid": {"$": "74049156403", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "39", "@last": "46"}}, "ref-text": "USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.D.", "@_fa": "true", "ce:surname": "Chamberlain", "ce:indexed-name": "Chamberlain R.D."}, {"@seq": "2", "ce:initials": "N.", "@_fa": "true", "ce:surname": "Ganesan", "ce:indexed-name": "Ganesan N."}]}, "ref-sourcetitle": "Proc. 3rd Int. Workshop on High-Performance Reconfigurable Computing Technology and Applications-HPRCTA'09"}}, {"ref-fulltext": "Chrysos G., Dagritzikos P., Papaefstathiou I., and Dollas A. (2013). CART: A Parallel System Implementation of Data Mining Classification and Regression Tree (CART) Algorithm on a Multi-FPGA System, ACM Transactions on Architecture and Code Optimization, vol. 9, no. 4, pp. 47.1-47. 25.", "@id": "10", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "CART: A Parallel System Implementation of Data Mining Classification and Regression Tree (CART) Algorithm on a Multi-FPGA System"}, "refd-itemidlist": {"itemid": {"$": "84872946632", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "4"}, "pagerange": {"@first": "47.1", "@last": "47.25"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Chrysos", "ce:indexed-name": "Chrysos G."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Dagritzikos", "ce:indexed-name": "Dagritzikos P."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Papaefstathiou", "ce:indexed-name": "Papaefstathiou I."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Dollas", "ce:indexed-name": "Dollas A."}]}, "ref-sourcetitle": "ACM Transactions on Architecture and Code Optimization"}}, {"ref-fulltext": "Cormen T.H., Leiserson C.E., Rivest R.L., Stein C. (2009). Introduction to Algorithms. 3rd ed. MIT Press, Cambridge.", "@id": "11", "ref-info": {"ref-publicationyear": {"@first": "2009"}, "refd-itemidlist": {"itemid": {"$": "0004116989", "@idtype": "SGR"}}, "ref-text": "3rd ed. MIT Press, Cambridge", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "T.H.", "@_fa": "true", "ce:surname": "Cormen", "ce:indexed-name": "Cormen T.H."}, {"@seq": "2", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Leiserson", "ce:indexed-name": "Leiserson C.E."}, {"@seq": "3", "ce:initials": "R.L.", "@_fa": "true", "ce:surname": "Rivest", "ce:indexed-name": "Rivest R.L."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Stein", "ce:indexed-name": "Stein C."}]}, "ref-sourcetitle": "Introduction to Algorithms"}}, {"ref-fulltext": "Digilent, Inc. (2014). ZyBo Reference Manual. http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf.", "@id": "12", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://digilentinc.com/Data/Products/ZYBO/ZYBO_RM_B_V6.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84908695399", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Digilent, Inc", "ce:indexed-name": "Digilent, Inc"}}, "ref-sourcetitle": "ZyBo Reference Manual"}}, {"ref-fulltext": "Estrin G. (1960). Organization of Computer Systems-The Fixed Plus Variable Structure Computer, Proc. of Western Joint IRE-AIEE-ACM Computer Conference, New York, pp. 33-40.", "@id": "13", "ref-info": {"ref-publicationyear": {"@first": "1960"}, "ref-title": {"ref-titletext": "Organization of Computer Systems-The Fixed Plus Variable Structure Computer"}, "refd-itemidlist": {"itemid": {"$": "84959101495", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "33", "@last": "40"}}, "ref-text": "New York", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Estrin", "ce:indexed-name": "Estrin G."}]}, "ref-sourcetitle": "Proc. of Western Joint IRE-AIEE-ACM Computer Conference"}}, {"ref-fulltext": "Field L., Barnie T., Blundy J., Brooker R.A., Keir D., Lewi E., Saunders K. (2012). Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale, Bulletin of Volcanology, vol. 74, no. 10, pp. 2251-2271.", "@id": "14", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Integrated field, satellite and petrological observations of the November 2010 eruption of Erta Ale"}, "refd-itemidlist": {"itemid": {"$": "84867495138", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "74", "@issue": "10"}, "pagerange": {"@first": "2251", "@last": "2271"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Field", "ce:indexed-name": "Field L."}, {"@seq": "2", "ce:initials": "T.", "@_fa": "true", "ce:surname": "Barnie", "ce:indexed-name": "Barnie T."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Blundy", "ce:indexed-name": "Blundy J."}, {"@seq": "4", "ce:initials": "R.A.", "@_fa": "true", "ce:surname": "Brooker", "ce:indexed-name": "Brooker R.A."}, {"@seq": "5", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Keir", "ce:indexed-name": "Keir D."}, {"@seq": "6", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Lewi", "ce:indexed-name": "Lewi E."}, {"@seq": "7", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Saunders", "ce:indexed-name": "Saunders K."}]}, "ref-sourcetitle": "Bulletin of Volcanology"}}, {"ref-fulltext": "Firdhous M.F. (2010). Automating Legal Research through Data Mining, Int. Journal of Advanced Computer Science and Applications, vol. 1, no. 6, pp. 9-16.", "@id": "15", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "Automating Legal Research through Data Mining, Int"}, "refd-itemidlist": {"itemid": {"$": "84866620800", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "1", "@issue": "6"}, "pagerange": {"@first": "9", "@last": "16"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.F.", "@_fa": "true", "ce:surname": "Firdhous", "ce:indexed-name": "Firdhous M.F."}]}, "ref-sourcetitle": "Journal of Advanced Computer Science and Applications, vol"}}, {"ref-fulltext": "Gapannini G., Silvestri F., and Baraglia R. (2012). Sorting on GPU for large scale datasets: A thorough comparison, Information Processing and Management, vol. 48, no. 5, pp. 903-917.", "@id": "16", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting on GPU for large scale datasets: A thorough comparison"}, "refd-itemidlist": {"itemid": {"$": "84864283922", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "48", "@issue": "5"}, "pagerange": {"@first": "903", "@last": "917"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gapannini", "ce:indexed-name": "Gapannini G."}, {"@seq": "2", "ce:initials": "F.", "@_fa": "true", "ce:surname": "Silvestri", "ce:indexed-name": "Silvestri F."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Baraglia", "ce:indexed-name": "Baraglia R."}]}, "ref-sourcetitle": "Information Processing and Management"}}, {"ref-fulltext": "Garg L., McClean S., Meenan B.J., Millard P. (2011). Phase-Type Survival Trees and Mixed Distribution Survival Trees for Clustering Patients' Hospital Length of Stay. Informatica, vol. 22, no. 1, pp. 57-72.", "@id": "17", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Phase-Type Survival Trees and Mixed Distribution Survival Trees for Clustering Patients' Hospital Length of Stay"}, "refd-itemidlist": {"itemid": {"$": "79954510153", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "1"}, "pagerange": {"@first": "57", "@last": "72"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Garg", "ce:indexed-name": "Garg L."}, {"@seq": "2", "ce:initials": "S.", "@_fa": "true", "ce:surname": "McClean", "ce:indexed-name": "McClean S."}, {"@seq": "3", "ce:initials": "B.J.", "@_fa": "true", "ce:surname": "Meenan", "ce:indexed-name": "Meenan B.J."}, {"@seq": "4", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Millard", "ce:indexed-name": "Millard P."}]}, "ref-sourcetitle": "Informatica, vol"}}, {"ref-fulltext": "Goodman A. (2011). Perspective Emerging Topics and Challenges for Statistical Analysis and Data Mining, Statistical Analysis and Data Mining, vol. 4, pp. 3-8.", "@id": "18", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Perspective Emerging Topics and Challenges for Statistical Analysis and Data Mining"}, "refd-itemidlist": {"itemid": {"$": "79551718962", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "4"}, "pagerange": {"@first": "3", "@last": "8"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Goodman", "ce:indexed-name": "Goodman A."}]}, "ref-sourcetitle": "Statistical Analysis and Data Mining"}}, {"ref-fulltext": "Intel, Corp. (2007). Intel\u00ae SSE4 Programming Reference. http://home.ustc.edu.cn/~shengjie/REFERENCE/sse4_instruction_set.pdf.", "@id": "19", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-website": {"ce:e-address": {"$": "http://home.ustc.edu.cn/~shengjie/REFERENCE/sse4_instruction_set.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "51849135153", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Intel, Corp", "ce:indexed-name": "Intel, Corp"}}, "ref-sourcetitle": "Intel\u00ae SSE4 Programming Reference"}}, {"ref-fulltext": "Kestur S., Davisz J.D. Williams O. (2010). BLAS Comparison on FPGA, CPU and GPU. Proc. of IEEE Computer Society Annual Symposium on VLSI, Lixouri, Greece, pp. 288-293.", "@id": "20", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "ref-title": {"ref-titletext": "BLAS Comparison on FPGA, CPU and GPU"}, "refd-itemidlist": {"itemid": {"$": "77957919571", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "288", "@last": "293"}}, "ref-text": "Lixouri, Greece", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Kestur", "ce:indexed-name": "Kestur S."}, {"@seq": "2", "ce:initials": "O.", "@_fa": "true", "ce:surname": "Davisz J.D.Williams", "ce:indexed-name": "Davisz J.D.Williams O."}]}, "ref-sourcetitle": "Proc. of IEEE Computer Society Annual Symposium on VLSI"}}, {"ref-fulltext": "Kipfer P., Westermann R. (2005). GPU Gems, chapter 46. Improved GPU Sorting. http://http. developer.nvidia.com/GPUGems2/gpugems2_chapter46.html.", "@id": "21", "ref-info": {"ref-publicationyear": {"@first": "2005"}, "ref-website": {"ce:e-address": {"$": "http://http.developer.nvidia.com/GPUGems2/gpugems2_chapter46.html", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85010753444", "@idtype": "SGR"}}, "ref-text": "GPU Gems, chapter 46. Improved GPU Sorting", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Kipfer", "ce:indexed-name": "Kipfer P."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Westermann", "ce:indexed-name": "Westermann R."}]}}}, {"ref-fulltext": "Knuth D.E. (2011). The Art of Computer Programming. Sorting and Searching, vol. III. Addison-Wesley.", "@id": "22", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "refd-itemidlist": {"itemid": {"$": "85010707693", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "3"}}, "ref-text": "Sorting and Searching. Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.E.", "@_fa": "true", "ce:surname": "Knuth", "ce:indexed-name": "Knuth D.E."}]}, "ref-sourcetitle": "The Art of Computer Programming"}}, {"ref-fulltext": "Kovacs E., Ignat I. (2007). Clustering with Prototype Entity Selection Compared with K-means, CEAI, vol. 9, no. 1, pp. 11-18.", "@id": "23", "ref-info": {"ref-publicationyear": {"@first": "2007"}, "ref-title": {"ref-titletext": "Clustering with Prototype Entity Selection Compared with K-means"}, "refd-itemidlist": {"itemid": {"$": "85010707691", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "1"}, "pagerange": {"@first": "11", "@last": "18"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "E.", "@_fa": "true", "ce:surname": "Kovacs", "ce:indexed-name": "Kovacs E."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Ignat", "ce:indexed-name": "Ignat I."}]}, "ref-sourcetitle": "CEAI"}}, {"ref-fulltext": "Krueger J., Donofrio D., Shalf J., et al. (2011) Hardware/Software Co-design for Energy-Efficient Seismic Modeling. Proc. Int. Conf. for High Performance Computing, Networking, Storage and Analysis, Seattle, USA, pp. 1-12.", "@id": "24", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Hardware/Software Co-design for Energy-Efficient Seismic Modeling"}, "refd-itemidlist": {"itemid": {"$": "83155188468", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1", "@last": "12"}}, "ref-text": "Storage and Analysis, Seattle, USA", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Krueger", "ce:indexed-name": "Krueger J."}, {"@seq": "2", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Donofrio", "ce:indexed-name": "Donofrio D."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Shalf", "ce:indexed-name": "Shalf J."}], "et-al": null}, "ref-sourcetitle": "Proc. Int. Conf. for High Performance Computing, Networking"}}, {"ref-fulltext": "Mueller R. (2010). Data Stream Processing on Embedded Devices. Ph.D. thesis, ETH, Zurich.", "@id": "25", "ref-info": {"ref-publicationyear": {"@first": "2010"}, "refd-itemidlist": {"itemid": {"$": "80052793432", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, ETH, Zurich", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}]}, "ref-sourcetitle": "Data Stream Processing on Embedded Devices"}}, {"ref-fulltext": "Mueller R., Teubner J., Alonso G. (2012). Sorting Networks on FPGAs, The Int. Journal on Very Large Data Bases, vol. 21, no. 1, pp. 1-23.", "@id": "26", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Sorting Networks on FPGAs, The Int"}, "refd-itemidlist": {"itemid": {"$": "84855866519", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "21", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "23"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Mueller", "ce:indexed-name": "Mueller R."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Teubner", "ce:indexed-name": "Teubner J."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Alonso", "ce:indexed-name": "Alonso G."}]}, "ref-sourcetitle": "Journal on Very Large Data Bases, vol"}}, {"ref-fulltext": "Rabiner L.R., Marvin R. Sambur M.R., Schmidt C.E. (1975). Applications of a nonlinear smoothing algorithm to speech processing. IEEE Trans. on Acoustics, Speech and Signal Processing, vol. 23, no. 6, pp.552-557.", "@id": "27", "ref-info": {"ref-publicationyear": {"@first": "1975"}, "ref-title": {"ref-titletext": "Applications of a nonlinear smoothing algorithm to speech processing"}, "refd-itemidlist": {"itemid": {"$": "0016631805", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "23", "@issue": "6"}, "pagerange": {"@first": "552", "@last": "557"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "L.R.", "@_fa": "true", "ce:surname": "Rabiner", "ce:indexed-name": "Rabiner L.R."}, {"@seq": "2", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Marvin", "ce:indexed-name": "Marvin R."}, {"@seq": "3", "ce:initials": "M.R.", "@_fa": "true", "ce:surname": "Sambur", "ce:indexed-name": "Sambur M.R."}, {"@seq": "4", "ce:initials": "C.E.", "@_fa": "true", "ce:surname": "Schmidt", "ce:indexed-name": "Schmidt C.E."}]}, "ref-sourcetitle": "IEEE Trans. on Acoustics, Speech and Signal Processing"}}, {"ref-fulltext": "Salter-Townshend M., White A., Gollini I., Murphy T.B. (2012). Review of Statistical Network Analysis: Models, Algorithms, and Software. Analysis and Data Mining, vol. 5, pp. 243-264.", "@id": "28", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Review of Statistical Network Analysis: Models, Algorithms, and Software"}, "refd-itemidlist": {"itemid": {"$": "84864057385", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "5"}, "pagerange": {"@first": "243", "@last": "264"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Salter-Townshend", "ce:indexed-name": "Salter-Townshend M."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "White", "ce:indexed-name": "White A."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Gollini", "ce:indexed-name": "Gollini I."}, {"@seq": "4", "ce:initials": "T.B.", "@_fa": "true", "ce:surname": "Murphy", "ce:indexed-name": "Murphy T.B."}]}, "ref-sourcetitle": "Analysis and Data Mining, vol"}}, {"ref-fulltext": "Santarini M. (2014). Products, Profits Proliferate on Zynq SoC Platforms, XCell Journal, issue 88, pp.8-15.", "@id": "29", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Products, Profits Proliferate on Zynq SoC Platforms"}, "refd-itemidlist": {"itemid": {"$": "84977903122", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@issue": "88"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal"}}, {"ref-fulltext": "Santarini M. (2015). Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage. XCell Journal, issue 90, pp. 8-15.", "@id": "30", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Xilinx 16nm UltraScale+ Devices Yield 2-5X Performance/Watt Advantage"}, "refd-itemidlist": {"itemid": {"$": "84957075131", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "90"}, "pagerange": {"@first": "8", "@last": "15"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Santarini", "ce:indexed-name": "Santarini M."}]}, "ref-sourcetitle": "XCell Journal, issue"}}, {"ref-fulltext": "Sedgewick, R. (1978). Implementing quicksort programs, Communications of the ACM, pp. 847-857.", "@id": "31", "ref-info": {"ref-publicationyear": {"@first": "1978"}, "ref-title": {"ref-titletext": "Implementing quicksort programs"}, "refd-itemidlist": {"itemid": {"$": "0018021159", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "847", "@last": "857"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Sedgewick", "ce:indexed-name": "Sedgewick R."}]}, "ref-sourcetitle": "Communications of the ACM"}}, {"ref-fulltext": "Serban G., C\u00e2mpan A. (2008). Hierarchical Adaptive Clustering. Informatica, vol.19, no 1, pp. 101-112.", "@id": "32", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "ref-title": {"ref-titletext": "Hierarchical Adaptive Clustering"}, "refd-itemidlist": {"itemid": {"$": "42149177267", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "19", "@issue": "1"}, "pagerange": {"@first": "101", "@last": "112"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Serban", "ce:indexed-name": "Serban G."}, {"@seq": "2", "ce:initials": "A.", "@_fa": "true", "ce:surname": "C\u00e2mpan", "ce:indexed-name": "Campan A."}]}, "ref-sourcetitle": "Informatica"}}, {"ref-fulltext": "Silva J., Sklyarov V., Skliarova I. (2015). Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip. IEEE Embedded Systems Letters, vol. 7, no. 1, pp. 31-34.", "@id": "33", "ref-info": {"ref-publicationyear": {"@first": "2015"}, "ref-title": {"ref-titletext": "Comparison of On-chip Communications in Zynq-7000 All Programmable Systems-on-Chip"}, "refd-itemidlist": {"itemid": {"$": "84924331822", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "7", "@issue": "1"}, "pagerange": {"@first": "31", "@last": "34"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "3", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "IEEE Embedded Systems Letters, vol"}}, {"ref-fulltext": "Sklyarov V., Skliarova I. (2013a). Digital Hamming Weight and Distance Analysers for Binary Vectors and Matrices, International Journal of Innovative Computing, Information and Control, vol. 9, no. 12, pp. 4825-4849.", "@id": "34", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Digital Hamming Weight and Distance Analysers for Binary Vectors and Matrices"}, "refd-itemidlist": {"itemid": {"$": "84886425789", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "12"}, "pagerange": {"@first": "4825", "@last": "4849"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "International Journal of Innovative Computing, Information and Control"}}, {"ref-fulltext": "Sklyarov V., Skliarova I. (2013b). Fast regular circuits for network-based parallel data processing, Adv. Electr. Comput. Eng., vol. 13, no. 4, pp. 47-50.", "@id": "35", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Fast regular circuits for network-based parallel data processing, Adv"}, "refd-itemidlist": {"itemid": {"$": "84890199222", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "13", "@issue": "4"}, "pagerange": {"@first": "47", "@last": "50"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Electr. Comput. Eng., vol"}}, {"ref-fulltext": "Sklyarov V., Skliarova I. (2014a). High-performance implementation of regular and easily scalable sorting networks on an FPGA, Microprocessors and Microsystems, vol. 38, no. 5, pp. 470-484.", "@id": "36", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "High-performance implementation of regular and easily scalable sorting networks on an FPGA"}, "refd-itemidlist": {"itemid": {"$": "84903318125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "38", "@issue": "5"}, "pagerange": {"@first": "470", "@last": "484"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}]}, "ref-sourcetitle": "Microprocessors and Microsystems"}}, {"ref-fulltext": "Sklyarov V., Skliarova I., Barkalov A., Titarenko L. (2014b) Synthesis and Optimization of FPGA-based Systems. Springer.", "@id": "37", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84903473660", "@idtype": "SGR"}}, "ref-text": "Springer", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Barkalov", "ce:indexed-name": "Barkalov A."}, {"@seq": "4", "ce:initials": "L.", "@_fa": "true", "ce:surname": "Titarenko", "ce:indexed-name": "Titarenko L."}]}, "ref-sourcetitle": "Synthesis and Optimization of FPGA-based Systems"}}, {"ref-fulltext": "Sklyarov V., Skliarova I., Silva J., Rjabov A., Sudnitson A., Cardoso C. (2014c). Hardware/Software Co-design for Programmable Systems-on-Chip. TUT Press.", "@id": "38", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "refd-itemidlist": {"itemid": {"$": "84908687950", "@idtype": "SGR"}}, "ref-text": "TUT Press", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, {"@seq": "2", "ce:initials": "I.", "@_fa": "true", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, {"@seq": "3", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, {"@seq": "4", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Rjabov", "ce:indexed-name": "Rjabov A."}, {"@seq": "5", "ce:initials": "A.", "@_fa": "true", "ce:surname": "Sudnitson", "ce:indexed-name": "Sudnitson A."}, {"@seq": "6", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Cardoso", "ce:indexed-name": "Cardoso C."}]}, "ref-sourcetitle": "Hardware/Software Co-design for Programmable Systems-on-Chip"}}, {"ref-fulltext": "Sun S. (2011a). Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms. Ph.D. thesis, Iowa State University. http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd.", "@id": "39", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-website": {"ce:e-address": {"$": "http://lib.dr.iastate.edu/cgi/viewcontent.cgi?article=1421&context=etd", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84883859795", "@idtype": "SGR"}}, "ref-text": "Ph.D. thesis, Iowa State University", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}]}, "ref-sourcetitle": "Analysis and acceleration of data mining algorithms on high performance reconfigurable computing platforms"}}, {"ref-fulltext": "Sun S., Zambreno J. (2011b). Design and Analysis of a Reconfigurable Platform for Frequent Pattern Mining, IEEE Trans. on Parallel and Distributed systems, vol. 22, no. 9, pp. 1497-1505.", "@id": "40", "ref-info": {"ref-publicationyear": {"@first": "2011"}, "ref-title": {"ref-titletext": "Design and Analysis of a Reconfigurable Platform for Frequent Pattern Mining"}, "refd-itemidlist": {"itemid": {"$": "79960841236", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "22", "@issue": "9"}, "pagerange": {"@first": "1497", "@last": "1505"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "S.", "@_fa": "true", "ce:surname": "Sun", "ce:indexed-name": "Sun S."}, {"@seq": "2", "ce:initials": "J.", "@_fa": "true", "ce:surname": "Zambreno", "ce:indexed-name": "Zambreno J."}]}, "ref-sourcetitle": "IEEE Trans. on Parallel and Distributed systems"}}, {"ref-fulltext": "Tukey J.W. (1977). Exploratory Data Analysis. Addison-Wesley.", "@id": "41", "ref-info": {"ref-publicationyear": {"@first": "1977"}, "refd-itemidlist": {"itemid": {"$": "0003854151", "@idtype": "SGR"}}, "ref-text": "Addison-Wesley", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "J.W.", "@_fa": "true", "ce:surname": "Tukey", "ce:indexed-name": "Tukey J.W."}]}, "ref-sourcetitle": "Exploratory Data Analysis"}}, {"ref-fulltext": "Wu X., Kumar V., Quinlan J.R. et al. (2014). Top 10 algorithms in data mining, Knowledge and Information Systems, vol.14, no. 1, pp. 1-37.", "@id": "42", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "Top 10 algorithms in data mining"}, "refd-itemidlist": {"itemid": {"$": "37549018049", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "14", "@issue": "1"}, "pagerange": {"@first": "1", "@last": "37"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "X.", "@_fa": "true", "ce:surname": "Wu", "ce:indexed-name": "Wu X."}, {"@seq": "2", "ce:initials": "V.", "@_fa": "true", "ce:surname": "Kumar", "ce:indexed-name": "Kumar V."}, {"@seq": "3", "ce:initials": "J.R.", "@_fa": "true", "ce:surname": "Quinlan", "ce:indexed-name": "Quinlan J.R."}], "et-al": null}, "ref-sourcetitle": "Knowledge and Information Systems"}}, {"ref-fulltext": "Xilinx, Inc. (2014a). Zynq-7000 All Programmable SoC Technical Reference Manual. http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf.", "@id": "43", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/user_guides/ug585-Zynq-7000-TRM.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84906684989", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "Zynq-7000 All Programmable SoC Technical Reference Manual"}}, {"ref-fulltext": "Xilinx, Inc. (2014b). LogiCORE IP AXI DMA v7.1. http://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf.", "@id": "44", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/ip_documentation/axi_dma/v7_1/pg021_axi_dma.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "84962316143", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "LogiCORE IP AXI DMA v7.1"}}, {"ref-fulltext": "Xilinx, Inc. (2014c). Evaluation Board for the Virtex-7 FPGA User Guide. UG885 (v1.5). http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf.", "@id": "45", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/vc707/ug885_VC707_Eval_Bd.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85010741634", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "Evaluation Board for the Virtex-7 FPGA User Guide. UG885 (v1.5)"}}, {"ref-fulltext": "Xilinx, Inc. (2014d). All Programmable SoC Evaluation Kit (Vivado Design Suite 2014.3). UG961 (v6.0). http://www.xilinx.com/support/documentation/boards_and_kits/zc706/2014_3/ug961-zc706-GSG.pdf.", "@id": "46", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-website": {"ce:e-address": {"$": "http://www.xilinx.com/support/documentation/boards_and_kits/zc706/2014_3/ug961-zc706-GSG.pdf", "@type": "email"}}, "refd-itemidlist": {"itemid": {"$": "85010729032", "@idtype": "SGR"}}, "ref-authors": {"collaboration": {"@seq": "1", "ce:text": "Xilinx, Inc", "ce:indexed-name": "Xilinx, Inc"}}, "ref-sourcetitle": "All Programmable SoC Evaluation Kit (Vivado Design Suite 2014.3). UG961 (v6.0)"}}, {"ref-fulltext": "Yuan, Y. (2008). Step-sizes for the gradient method, International Press American Mathematical Society, pp. 785-796.", "@id": "47", "ref-info": {"ref-publicationyear": {"@first": "2008"}, "refd-itemidlist": {"itemid": {"$": "75349085842", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "785", "@last": "796"}}, "ref-text": "International Press American Mathematical Society", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "Y.", "@_fa": "true", "ce:surname": "Yuan", "ce:indexed-name": "Yuan Y."}]}, "ref-sourcetitle": "Step-sizes for the gradient method"}}, {"ref-fulltext": "Zhang W, Thurow K., Stoll R. (2014). A Knowledge-based Telemonitoring Platform for Application in Remote Healthcare, Int. Journal of Computers, Communications and Control, vol. 9, no. 5, pp. 644-654.", "@id": "48", "ref-info": {"ref-publicationyear": {"@first": "2014"}, "ref-title": {"ref-titletext": "A Knowledge-based Telemonitoring Platform for Application in Remote Healthcare, Int"}, "refd-itemidlist": {"itemid": {"$": "84928660214", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "9", "@issue": "5"}, "pagerange": {"@first": "644", "@last": "654"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "W.", "@_fa": "true", "ce:surname": "Zhang", "ce:indexed-name": "Zhang W."}, {"@seq": "2", "ce:initials": "K.", "@_fa": "true", "ce:surname": "Thurow", "ce:indexed-name": "Thurow K."}, {"@seq": "3", "ce:initials": "R.", "@_fa": "true", "ce:surname": "Stoll", "ce:indexed-name": "Stoll R."}]}, "ref-sourcetitle": "Journal of Computers, Communications and Control, vol"}}, {"ref-fulltext": "Zmaranda D., Silaghi H., Gabor G., Vancea C. (2013). Issues on Applying Knowledge-Based Techniques in Real-Time Control Systems, Int. Journal of Computers, Communications and Control, vol. 8, no. 1, pp. 166-175.", "@id": "49", "ref-info": {"ref-publicationyear": {"@first": "2013"}, "ref-title": {"ref-titletext": "Issues on Applying Knowledge-Based Techniques in Real-Time Control Systems, Int"}, "refd-itemidlist": {"itemid": {"$": "84902184125", "@idtype": "SGR"}}, "ref-volisspag": {"voliss": {"@volume": "8", "@issue": "1"}, "pagerange": {"@first": "166", "@last": "175"}}, "ref-authors": {"author": [{"@seq": "1", "ce:initials": "D.", "@_fa": "true", "ce:surname": "Zmaranda", "ce:indexed-name": "Zmaranda D."}, {"@seq": "2", "ce:initials": "H.", "@_fa": "true", "ce:surname": "Silaghi", "ce:indexed-name": "Silaghi H."}, {"@seq": "3", "ce:initials": "G.", "@_fa": "true", "ce:surname": "Gabor", "ce:indexed-name": "Gabor G."}, {"@seq": "4", "ce:initials": "C.", "@_fa": "true", "ce:surname": "Vancea", "ce:indexed-name": "Vancea C."}]}, "ref-sourcetitle": "Journal of Computers, Communications and Control, vol"}}, {"ref-fulltext": "Zuluada M., Milder P., Puschel M. (2012). Computer Generation of Streaming Sorting Networks, Proc. of the 49th Design Automation Conference, San Francisco, pp. 1245-1253.", "@id": "50", "ref-info": {"ref-publicationyear": {"@first": "2012"}, "ref-title": {"ref-titletext": "Computer Generation of Streaming Sorting Networks"}, "refd-itemidlist": {"itemid": {"$": "84863541922", "@idtype": "SGR"}}, "ref-volisspag": {"pagerange": {"@first": "1245", "@last": "1253"}}, "ref-text": "San Francisco", "ref-authors": {"author": [{"@seq": "1", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Zuluada", "ce:indexed-name": "Zuluada M."}, {"@seq": "2", "ce:initials": "P.", "@_fa": "true", "ce:surname": "Milder", "ce:indexed-name": "Milder P."}, {"@seq": "3", "ce:initials": "M.", "@_fa": "true", "ce:surname": "Puschel", "ce:indexed-name": "Puschel M."}]}, "ref-sourcetitle": "Proc. of the 49th Design Automation Conference"}}]}}}}, "affiliation": [{"affiliation-city": "Aveiro", "@id": "60079336", "affilname": "Instituto de Engenharia Electr\u00f3nica e Telem\u00e1tica de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336", "affiliation-country": "Portugal"}, {"affiliation-city": "Aveiro", "@id": "60024825", "affilname": "Universidade de Aveiro", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825", "affiliation-country": "Portugal"}], "coredata": {"srctype": "j", "prism:issueIdentifier": "3", "eid": "2-s2.0-85010711346", "dc:description": "Algorithms in computer engineering and applied informatics often require extraction of data with some desired properties from large sets. Such tasks appear within different clustering algorithms in the scope of data mining, in classification of objects in accordance with given criteria, in knowledge acquisition obtained from controlled environments, in statistical analysis and in other areas. Many of these tasks involve widely used data processing techniques that are sorting and searching and for numerous practical applications, especially in real-time and high-performance systems, speeding-up is important. The paper suggests effective portable solutions that enable fast parallel information processing to be implemented in all-programmable systems-on-chip that combine multi-core computations with programmable logic interacting through multiple high-performance interfaces. Acceleration is achieved with parallel networks for data sorting created in programmable logic and enabling software running in multi-core processing units to be speeded-up, which is demonstrated in numerous practical examples fully implemented and tested in commercial microchips.", "prism:coverDate": "2016-01-01", "prism:aggregationType": "Journal", "prism:url": "https://api.elsevier.com/content/abstract/scopus_id/85010711346", "subtypeDescription": "Article", "dc:creator": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}]}, "link": [{"@_fa": "true", "@rel": "self", "@href": "https://api.elsevier.com/content/abstract/scopus_id/85010711346"}, {"@_fa": "true", "@rel": "scopus", "@href": "https://www.scopus.com/inward/record.uri?partnerID=HzOxMe3b&scp=85010711346&origin=inward"}, {"@_fa": "true", "@rel": "scopus-citedby", "@href": "https://www.scopus.com/inward/citedby.uri?partnerID=HzOxMe3b&scp=85010711346&origin=inward"}], "prism:publicationName": "Control Engineering and Applied Informatics", "source-id": "19900191768", "citedby-count": "1", "prism:volume": "18", "subtype": "ar", "prism:pageRange": "109-120", "dc:title": "Software/hardware solutions for information processing in all programmable systems-on-chip", "prism:endingPage": "120", "openaccess": null, "openaccessFlag": null, "prism:issn": "14548658", "prism:startingPage": "109", "dc:identifier": "SCOPUS_ID:85010711346", "dc:publisher": "Control Engineering and Applied Informatics Journalceai_journal@ceai.srait.ro"}, "idxterms": null, "language": {"@xml:lang": "eng"}, "authkeywords": {"author-keyword": [{"@_fa": "true", "$": "Data processing"}, {"@_fa": "true", "$": "Information retrieval"}, {"@_fa": "true", "$": "Microsystems"}, {"@_fa": "true", "$": "Multiprocessing systems"}, {"@_fa": "true", "$": "Parallel processing"}, {"@_fa": "true", "$": "Performance evaluation"}]}, "subject-areas": {"subject-area": [{"@_fa": "true", "$": "Computer Science (all)", "@code": "1700", "@abbrev": "COMP"}, {"@_fa": "true", "$": "Electrical and Electronic Engineering", "@code": "2208", "@abbrev": "ENGI"}]}, "authors": {"author": [{"ce:given-name": "Valery", "preferred-name": {"ce:given-name": "Valery", "ce:initials": "V.", "ce:surname": "Sklyarov", "ce:indexed-name": "Sklyarov V."}, "@seq": "1", "ce:initials": "V.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Sklyarov", "@auid": "7003643784", "author-url": "https://api.elsevier.com/content/author/author_id/7003643784", "ce:indexed-name": "Sklyarov V."}, {"ce:given-name": "Iouliia", "preferred-name": {"ce:given-name": "Iouliia", "ce:initials": "I.", "ce:surname": "Skliarova", "ce:indexed-name": "Skliarova I."}, "@seq": "2", "ce:initials": "I.", "@_fa": "true", "affiliation": {"@id": "60079336", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60079336"}, "ce:surname": "Skliarova", "@auid": "6602800488", "author-url": "https://api.elsevier.com/content/author/author_id/6602800488", "ce:indexed-name": "Skliarova I."}, {"ce:given-name": "Jo\u00e3o", "preferred-name": {"ce:given-name": "Jo\u00e3o", "ce:initials": "J.", "ce:surname": "Silva", "ce:indexed-name": "Silva J."}, "@seq": "3", "ce:initials": "J.", "@_fa": "true", "affiliation": {"@id": "60024825", "@href": "https://api.elsevier.com/content/affiliation/affiliation_id/60024825"}, "ce:surname": "Silva", "@auid": "57212234933", "author-url": "https://api.elsevier.com/content/author/author_id/57212234933", "ce:indexed-name": "Silva J."}]}}