{"vcs1":{"timestamp_begin":1732436169.496178851, "rt":2.08, "ut":0.44, "st":0.25}}
{"vcselab":{"timestamp_begin":1732436171.656409601, "rt":0.04, "ut":0.00, "st":0.01}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1732436168.860958146}
{"VCS_COMP_START_TIME": 1732436168.860958146}
{"VCS_COMP_END_TIME": 1732436171.739523270}
{"VCS_USER_OPTIONS": "-timescale=1ns/1fs -j8 -sverilog +v2k -full64 -Mupdate -R -debug_access+all -y /usr/cad/synopsys/synthesis/cur/dw/sim_ver/ +libext+.sv -f filelist.f -o simv -l vcs.log -P /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/novas.tab /usr/cad/synopsys/verdi/2019.06//share/PLI/VCS/linux64/pli.a +define+RTL +define+NONE +notimingchecks"}
{"vcs1": {"peak_mem": 334188}}
