$date
	Wed Sep 20 18:46:12 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb $end
$var wire 2 ! format_type [1:0] $end
$var reg 8 " char [7:0] $end
$var reg 1 # clk $end
$var reg 1 $ reset $end
$scope module CPU_Checker_My $end
$var wire 8 % char [7:0] $end
$var wire 1 # clk $end
$var wire 1 $ reset $end
$var wire 2 & format_type [1:0] $end
$var reg 2 ' cnt_up4 [1:0] $end
$var reg 3 ( cnt_up8 [2:0] $end
$var reg 5 ) my_states [4:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
bx )
bx (
bx '
bx &
bx %
1$
0#
bx "
bx !
$end
#1
b0 !
b0 &
b0 '
b0 (
b0 )
1#
#2
0#
b1011110 "
b1011110 %
0$
#3
b1 )
1#
#4
0#
b110001 "
b110001 %
#5
b1 '
b10 )
1#
#6
0#
#7
b10 '
1#
#8
0#
#9
b11 '
1#
#10
0#
#11
b0 '
1#
#12
0#
b1000000 "
b1000000 %
#13
b11001 )
1#
#14
0#
b110000 "
b110000 %
#15
b11 )
b1 (
1#
#16
0#
#17
b10 (
1#
#18
0#
#19
b11 (
1#
#20
0#
#21
b100 (
1#
#22
0#
#23
b101 (
1#
#24
0#
#25
b110 (
1#
#26
0#
#27
b111 (
1#
#28
0#
#29
b0 (
1#
#30
0#
b111010 "
b111010 %
#31
b100 )
1#
#32
0#
b100000 "
b100000 %
#33
1#
#34
0#
b101010 "
b101010 %
#35
b11101 )
1#
#36
0#
b110001 "
b110001 %
#37
b1111 )
b1 (
1#
#38
0#
#39
b10 (
1#
#40
0#
#41
b11 (
1#
#42
0#
#43
b100 (
1#
#44
0#
#45
b101 (
1#
#46
0#
#47
b110 (
1#
#48
0#
#49
b111 (
1#
#50
0#
#51
b0 (
1#
#52
0#
b100000 "
b100000 %
#53
b10000 )
1#
#54
0#
b111100 "
b111100 %
#55
b10001 )
1#
#56
0#
b111101 "
b111101 %
#57
b10010 )
1#
#58
0#
b100000 "
b100000 %
#59
1#
#60
0#
b110000 "
b110000 %
#61
b10011 )
b1 (
1#
#62
0#
#63
b10 (
1#
#64
0#
#65
b11 (
1#
#66
0#
#67
b100 (
1#
#68
0#
#69
b101 (
1#
#70
0#
#71
b110 (
1#
#72
0#
#73
b111 (
1#
#74
0#
#75
b0 (
1#
#76
0#
b100011 "
b100011 %
#77
b10 !
b10 &
b10100 )
1#
#78
0#
#79
b0 !
b0 &
b0 )
1#
#80
0#
#81
1#
#82
0#
#83
1#
#84
0#
#85
1#
#86
0#
#87
1#
#88
0#
#89
1#
#90
0#
#91
1#
#92
0#
#93
1#
#94
0#
#95
1#
#96
0#
#97
1#
#98
0#
#99
1#
#100
0#
#101
1#
#102
0#
#103
1#
#104
0#
#105
1#
#106
0#
#107
1#
#108
0#
#109
1#
#110
0#
#111
1#
#112
0#
#113
1#
#114
0#
#115
1#
#116
0#
#117
1#
#118
0#
#119
1#
#120
0#
#121
1#
#122
0#
