{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Quartus II" 0 -1 1490889860222 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II 32-bit " "Running Quartus II 32-bit Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition " "Version 13.0.0 Build 156 04/24/2013 SJ Web Edition" {  } {  } 0 0 "%1!s!" 0 0 "Quartus II" 0 -1 1490889860223 ""} { "Info" "IQEXE_START_BANNER_TIME" "Thu Mar 30 17:04:20 2017 " "Processing started: Thu Mar 30 17:04:20 2017" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Quartus II" 0 -1 1490889860223 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Quartus II" 0 -1 1490889860223 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5 " "Command: quartus_map --read_settings_files=on --write_settings_files=off g07_lab5 -c g07_lab5" {  } {  } 0 0 "Command: %1!s!" 0 0 "Quartus II" 0 -1 1490889860224 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS_MORE_LOGICAL" "4 4 8 " "Parallel Compilation has detected 8 hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use 4 of the 4 physical processors detected instead." {  } {  } 0 11104 "Parallel Compilation has detected %3!i! hyper-threaded processors. However, the extra hyper-threaded processors will not be used by default. Parallel Compilation will use %1!i! of the %2!i! physical processors detected instead." 0 0 "Quartus II" 0 -1 1490889860517 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "g07_bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file g07_bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 g07_bjt-stacklike " "Found design unit 1: g07_bjt-stacklike" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 25 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490889861011 ""} { "Info" "ISGN_ENTITY_NAME" "1 g07_bjt " "Found entity 1: g07_bjt" {  } { { "g07_bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/g07_bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490889861011 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490889861011 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bjt.vhd 2 1 " "Found 2 design units, including 1 entities, in source file bjt.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 bjt-stacklike " "Found design unit 1: bjt-stacklike" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 26 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490889861013 ""} { "Info" "ISGN_ENTITY_NAME" "1 bjt " "Found entity 1: bjt" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Quartus II" 0 -1 1490889861013 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Quartus II" 0 -1 1490889861013 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "bjt " "Elaborating entity \"bjt\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Quartus II" 0 -1 1490889861077 ""}
{ "Warning" "WVRFX_VHDL_SHOULD_BE_ON_THE_PROCESSES_SENSITIVITY_LIST" "enable bjt.vhd(42) " "VHDL Process Statement warning at bjt.vhd(42): signal \"enable\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 42 0 0 } }  } 0 10492 "VHDL Process Statement warning at %2!s!: signal \"%1!s!\" is read inside the Process Statement but isn't in the Process Statement's sensitivity list" 0 0 "Quartus II" 0 -1 1490889861083 "|bjt"}
{ "Error" "EVRFX_VHDL_ERROR_TARGET_INDEX_IS_OUT_OF_ARRAY_BOUNDS_CONSTRAINT" "53 51 downto 0 memory bjt.vhd(62) " "VHDL assignment error at bjt.vhd(62): index 53 is outside the range (51 downto 0) of object \"memory\"" {  } { { "bjt.vhd" "" { Text "/home/harwiltz/DSDLabs/Lab5/bjt.vhd" 62 0 0 } }  } 0 10384 "VHDL assignment error at %4!s!: index %1!s! is outside the range (%2!s!) of object \"%3!s!\"" 0 0 "Quartus II" 0 -1 1490889861085 ""}
{ "Error" "ESGN_TOP_HIER_ELABORATION_FAILURE" "" "Can't elaborate top-level user hierarchy" {  } {  } 0 12153 "Can't elaborate top-level user hierarchy" 0 0 "Quartus II" 0 -1 1490889861094 ""}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 2 s 1  Quartus II 32-bit " "Quartus II 32-bit Analysis & Synthesis was unsuccessful. 2 errors, 1 warning" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "359 " "Peak virtual memory: 359 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 -1 1490889861204 ""} { "Error" "EQEXE_END_BANNER_TIME" "Thu Mar 30 17:04:21 2017 " "Processing ended: Thu Mar 30 17:04:21 2017" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 -1 1490889861204 ""} { "Error" "EQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 -1 1490889861204 ""} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 -1 1490889861204 ""}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490889861204 ""}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 4 s 1  " "Quartus II Full Compilation was unsuccessful. 4 errors, 1 warning" {  } {  } 0 293001 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 -1 1490889863651 ""}
