/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire [3:0] celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire [3:0] celloutsig_0_11z;
  wire celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire [3:0] celloutsig_0_14z;
  wire [13:0] celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire [12:0] celloutsig_0_19z;
  wire [15:0] celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [6:0] celloutsig_0_21z;
  wire [5:0] celloutsig_0_22z;
  reg [4:0] celloutsig_0_25z;
  wire [11:0] celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_33z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [8:0] celloutsig_0_41z;
  wire [5:0] celloutsig_0_42z;
  reg [11:0] celloutsig_0_48z;
  wire celloutsig_0_49z;
  wire [6:0] celloutsig_0_4z;
  wire celloutsig_0_5z;
  wire [7:0] celloutsig_0_6z;
  wire [8:0] celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire celloutsig_1_0z;
  wire [5:0] celloutsig_1_10z;
  wire [2:0] celloutsig_1_11z;
  wire [2:0] celloutsig_1_12z;
  wire celloutsig_1_13z;
  reg [7:0] celloutsig_1_15z;
  wire [22:0] celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire [4:0] celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_3z;
  wire [6:0] celloutsig_1_4z;
  wire [15:0] celloutsig_1_5z;
  wire celloutsig_1_6z;
  wire [13:0] celloutsig_1_7z;
  wire celloutsig_1_9z;
  input [95:0] clkin_data;
  wire [95:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_10z = celloutsig_0_8z ? celloutsig_0_7z[2] : celloutsig_0_0z[0];
  assign celloutsig_0_5z = ~(celloutsig_0_1z[8] & celloutsig_0_2z);
  assign celloutsig_1_4z = { in_data[164:161], celloutsig_1_1z, celloutsig_1_3z, celloutsig_1_3z } / { 1'h1, in_data[172:170], celloutsig_1_1z, celloutsig_1_3z, in_data[96] };
  assign celloutsig_1_10z = { celloutsig_1_4z[6], celloutsig_1_9z, celloutsig_1_6z, celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_3z } / { 1'h1, in_data[184:182], celloutsig_1_6z, celloutsig_1_9z };
  assign celloutsig_0_18z = { celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_3z, celloutsig_0_8z, celloutsig_0_10z } >= { celloutsig_0_17z, celloutsig_0_11z };
  assign celloutsig_0_2z = in_data[84:81] >= celloutsig_0_1z[11:8];
  assign celloutsig_1_3z = { in_data[177:157], celloutsig_1_0z, celloutsig_1_0z, celloutsig_1_1z, celloutsig_1_0z } > in_data[133:109];
  assign celloutsig_1_9z = in_data[114:112] > { celloutsig_1_4z[4:3], celloutsig_1_1z };
  assign celloutsig_1_18z = { in_data[134:133], celloutsig_1_15z, celloutsig_1_1z } <= celloutsig_1_16z[22:12];
  assign celloutsig_0_13z = { celloutsig_0_6z[5:4], celloutsig_0_11z, celloutsig_0_9z, celloutsig_0_5z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_8z, celloutsig_0_10z, celloutsig_0_7z, celloutsig_0_3z, celloutsig_0_3z, celloutsig_0_10z } <= { in_data[51:45], celloutsig_0_10z, celloutsig_0_1z, celloutsig_0_3z };
  assign celloutsig_0_31z = { celloutsig_0_29z[6:2], celloutsig_0_29z } <= { celloutsig_0_1z[5:3], celloutsig_0_3z, celloutsig_0_25z, celloutsig_0_12z, celloutsig_0_13z, celloutsig_0_9z, celloutsig_0_25z };
  assign celloutsig_1_1z = in_data[182] & ~(celloutsig_1_0z);
  assign celloutsig_0_12z = celloutsig_0_1z[5] & ~(in_data[53]);
  assign celloutsig_0_20z = celloutsig_0_19z[7] & ~(celloutsig_0_8z);
  assign celloutsig_0_4z = in_data[19:13] % { 1'h1, celloutsig_0_3z, celloutsig_0_0z, celloutsig_0_2z };
  assign celloutsig_0_3z = in_data[47:43] != celloutsig_0_1z[10:6];
  assign celloutsig_0_49z = { celloutsig_0_7z[2:0], celloutsig_0_31z, celloutsig_0_33z, celloutsig_0_13z, celloutsig_0_42z, celloutsig_0_18z } !== { celloutsig_0_41z[7:0], celloutsig_0_25z };
  assign celloutsig_0_41z = ~ { celloutsig_0_5z, celloutsig_0_4z, celloutsig_0_3z };
  assign celloutsig_0_29z = ~ { celloutsig_0_7z[7], celloutsig_0_14z, celloutsig_0_21z };
  assign celloutsig_1_2z = celloutsig_1_0z & in_data[146];
  assign celloutsig_0_17z = | celloutsig_0_14z;
  assign celloutsig_0_33z = ~^ celloutsig_0_7z[8:6];
  assign celloutsig_1_0z = ~^ in_data[109:103];
  assign celloutsig_1_13z = ~^ { celloutsig_1_7z[11:7], celloutsig_1_6z };
  assign celloutsig_0_8z = ~^ { celloutsig_0_4z[4:0], celloutsig_0_2z, celloutsig_0_6z, celloutsig_0_3z };
  assign celloutsig_0_21z = { celloutsig_0_11z[3:1], celloutsig_0_14z } >> celloutsig_0_7z[8:2];
  assign celloutsig_1_5z = { in_data[111:99], celloutsig_1_1z, celloutsig_1_2z, celloutsig_1_0z } <<< { in_data[162:158], celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_0z, celloutsig_1_3z, celloutsig_1_4z };
  assign celloutsig_1_12z = { celloutsig_1_7z[8], celloutsig_1_6z, celloutsig_1_2z } <<< { celloutsig_1_3z, celloutsig_1_3z, celloutsig_1_9z };
  assign celloutsig_1_19z = celloutsig_1_7z[5:1] <<< celloutsig_1_10z[4:0];
  assign celloutsig_0_7z = { celloutsig_0_4z[1], celloutsig_0_6z } <<< in_data[76:68];
  assign celloutsig_0_11z = in_data[22:19] <<< { celloutsig_0_6z[6:4], celloutsig_0_2z };
  assign celloutsig_0_1z = { in_data[50:39], celloutsig_0_0z } <<< { in_data[70:63], celloutsig_0_0z, celloutsig_0_0z };
  assign celloutsig_0_14z = { celloutsig_0_4z[6:5], celloutsig_0_13z, celloutsig_0_13z } <<< celloutsig_0_4z[4:1];
  assign celloutsig_0_16z = in_data[34:21] <<< { in_data[75:66], celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z, celloutsig_0_9z };
  assign celloutsig_0_42z = celloutsig_0_16z[13:8] >>> celloutsig_0_21z[5:0];
  assign celloutsig_1_7z = in_data[117:104] >>> { celloutsig_1_0z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_4z, celloutsig_1_3z, celloutsig_1_2z, celloutsig_1_2z, celloutsig_1_0z };
  assign celloutsig_1_11z = celloutsig_1_7z[5:3] >>> { celloutsig_1_9z, celloutsig_1_0z, celloutsig_1_9z };
  assign celloutsig_0_19z = { celloutsig_0_6z[7:6], celloutsig_0_17z, celloutsig_0_9z, celloutsig_0_17z, celloutsig_0_17z, celloutsig_0_4z } >>> celloutsig_0_16z[13:1];
  assign celloutsig_0_0z = in_data[67:64] ~^ in_data[20:17];
  assign celloutsig_0_6z = { celloutsig_0_3z, celloutsig_0_4z } ^ { celloutsig_0_1z[6:0], celloutsig_0_5z };
  assign celloutsig_1_16z = { celloutsig_1_15z, celloutsig_1_7z, celloutsig_1_2z } ^ { celloutsig_1_7z[5], celloutsig_1_9z, celloutsig_1_10z, celloutsig_1_11z, celloutsig_1_13z, celloutsig_1_4z, celloutsig_1_2z, celloutsig_1_12z };
  assign celloutsig_0_22z = celloutsig_0_1z[11:6] ^ { celloutsig_0_4z[3:0], celloutsig_0_2z, celloutsig_0_3z };
  assign celloutsig_0_38z = ~((celloutsig_0_0z[3] & celloutsig_0_25z[0]) | celloutsig_0_29z[0]);
  assign celloutsig_0_9z = ~((celloutsig_0_7z[4] & celloutsig_0_8z) | celloutsig_0_0z[1]);
  always_latch
    if (!clkin_data[32]) celloutsig_0_48z = 12'h000;
    else if (!celloutsig_1_18z) celloutsig_0_48z = { celloutsig_0_29z[4:1], celloutsig_0_20z, celloutsig_0_38z, celloutsig_0_22z };
  always_latch
    if (clkin_data[64]) celloutsig_1_15z = 8'h00;
    else if (!clkin_data[0]) celloutsig_1_15z = in_data[156:149];
  always_latch
    if (clkin_data[32]) celloutsig_0_25z = 5'h00;
    else if (celloutsig_1_18z) celloutsig_0_25z = { celloutsig_0_19z[5:2], celloutsig_0_20z };
  assign celloutsig_1_6z = ~((in_data[163] & in_data[175]) | (celloutsig_1_5z[0] & celloutsig_1_2z));
  assign { out_data[128], out_data[100:96], out_data[43:32], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, celloutsig_0_48z, celloutsig_0_49z };
endmodule
