{"Source Block": ["verilog-ethernet/rtl/ptp_clock_cdc.v@88:98@HdlIdDef", "reg [47:0] ts_s_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\nreg ts_step_reg = 1'b0;\n\nreg pps_reg = 0;\n"], "Clone Blocks": [["verilog-ethernet/rtl/ptp_clock_cdc.v@85:95", "reg [NS_WIDTH-1:0] period_ns_reg = OUTPUT_PERIOD_NS;\nreg [FNS_WIDTH-1:0] period_fns_reg = OUTPUT_PERIOD_FNS;\n\nreg [47:0] ts_s_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\n"], ["verilog-ethernet/rtl/ptp_clock_cdc.v@91:101", "reg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\nreg ts_step_reg = 1'b0;\n\nreg pps_reg = 0;\n\nreg [FIFO_ADDR_WIDTH:0] wr_ptr_reg = {FIFO_ADDR_WIDTH+1{1'b0}}, wr_ptr_next;\nreg [FIFO_ADDR_WIDTH:0] wr_ptr_gray_reg = {FIFO_ADDR_WIDTH+1{1'b0}}, wr_ptr_gray_next;\n"], ["verilog-ethernet/rtl/ptp_clock_cdc.v@84:94", "\nreg [NS_WIDTH-1:0] period_ns_reg = OUTPUT_PERIOD_NS;\nreg [FNS_WIDTH-1:0] period_fns_reg = OUTPUT_PERIOD_FNS;\n\nreg [47:0] ts_s_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n"], ["verilog-ethernet/rtl/ptp_clock_cdc.v@89:99", "reg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\nreg ts_step_reg = 1'b0;\n\nreg pps_reg = 0;\n\n"], ["verilog-ethernet/rtl/ptp_clock_cdc.v@86:96", "reg [FNS_WIDTH-1:0] period_fns_reg = OUTPUT_PERIOD_FNS;\n\nreg [47:0] ts_s_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\nreg ts_step_reg = 1'b0;\n"], ["verilog-ethernet/rtl/ptp_clock_cdc.v@87:97", "\nreg [47:0] ts_s_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_reg = 0;\nreg [TS_NS_WIDTH-1:0] ts_ns_inc_reg = 0;\nreg [FNS_WIDTH-1:0] ts_fns_inc_reg = 0;\nreg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\nreg [FNS_WIDTH-1:0] ts_fns_ovf_reg = {FNS_WIDTH{1'b1}};\n\nreg ts_step_reg = 1'b0;\n\n"]], "Diff Content": {"Delete": [[93, "reg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH{1'b1}};\n"]], "Add": [[93, "reg [TS_NS_WIDTH+1-1:0] ts_ns_ovf_reg = {TS_NS_WIDTH+1{1'b1}};\n"]]}}