Copyright 1986-2015 Xilinx, Inc. All Rights Reserved.
-----------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2015.1 (lin64) Build 1215546 Mon Apr 27 19:07:21 MDT 2015
| Date         : Wed Sep  7 14:40:12 2016
| Host         : nuhep-75.phys.northwestern.edu running 64-bit CentOS release 6.5 (Final)
| Command      : report_timing_summary -warn_on_violation -max_paths 10 -file PRBF2_TOP_timing_summary_routed.rpt -rpx PRBF2_TOP_timing_summary_routed.rpx
| Design       : PRBF2_TOP
| Device       : 7vx690t-ffg1927
| Speed File   : -2  PRODUCTION 1.11 2014-09-11
-----------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 0 input ports with no input delay specified.

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 0 ports with no output delay specified.

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      1.949        0.000                      0               330085        0.012        0.000                      0               330057        1.100        0.000                       0                146601  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock                                                                  Waveform(ns)         Period(ns)      Frequency(MHz)
-----                                                                  ------------         ----------      --------------
I_pll/U0/clk_in1                                                       {0.000 2.500}        5.000           200.000         
  clk_out1_clk_wiz_0                                                   {0.000 5.333}        10.667          93.750          
  clkfbout_clk_wiz_0                                                   {0.000 20.000}       40.000          25.000          
clk                                                                    {0.000 2.500}        5.000           200.000         
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK      {0.000 15.000}       30.000          33.333          
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {0.000 30.000}       60.000          16.667          


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock                                                                      WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----                                                                      -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
I_pll/U0/clk_in1                                                                                                                                                                                                         1.100        0.000                       0                     1  
  clk_out1_clk_wiz_0                                                         1.949        0.000                      0               273290        0.012        0.000                      0               273262        4.565        0.000                       0                146323  
  clkfbout_clk_wiz_0                                                                                                                                                                                                    12.633        0.000                       0                     3  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK           25.817        0.000                      0                  535        0.047        0.000                      0                  535       14.232        0.000                       0                   272  
  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE       58.819        0.000                      0                    1        0.552        0.000                      0                    1       29.650        0.000                       0                     2  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock                                                           To Clock                                                                 WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                           --------                                                                 -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK         57.466        0.000                      0                   18        0.393        0.000                      0                   18  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group                                                         From Clock                                                         To Clock                                                               WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------                                                         ----------                                                         --------                                                               -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  
**async_default**                                                  clk_out1_clk_wiz_0                                                 clk_out1_clk_wiz_0                                                       5.157        0.000                      0                56139        0.075        0.000                      0                56139  
**async_default**                                                  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK       26.407        0.000                      0                  102        0.244        0.000                      0                  102  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  I_pll/U0/clk_in1
  To Clock:  I_pll/U0/clk_in1

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack        1.100ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         I_pll/U0/clk_in1
Waveform(ns):       { 0.000 2.500 }
Period(ns):         5.000
Sources:            { I_pll/U0/clk_in1 }

Check Type        Corner  Lib Pin           Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     PLLE2_ADV/CLKIN1  n/a            1.071         5.000       3.929      PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1
Max Period        n/a     PLLE2_ADV/CLKIN1  n/a            52.633        5.000       47.633     PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1
Low Pulse Width   Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1
Low Pulse Width   Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1
High Pulse Width  Fast    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1
High Pulse Width  Slow    PLLE2_ADV/CLKIN1  n/a            1.400         2.500       1.100      PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKIN1



---------------------------------------------------------------------------------------------------
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        1.949ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.012ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.565ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][10]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.680ns (20.302%)  route 6.595ns (79.698%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 8.093 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.129     5.367    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X77Y130        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.458     8.093    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X77Y130        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][10]/C
                         clock pessimism             -0.474     7.619    
                         clock uncertainty           -0.102     7.517    
    SLICE_X77Y130        FDRE (Setup_fdre_C_CE)      -0.201     7.316    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][10]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.949ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][12]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.275ns  (logic 1.680ns (20.302%)  route 6.595ns (79.698%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.140ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.574ns = ( 8.093 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.129     5.367    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X77Y130        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.458     8.093    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X77Y130        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][12]/C
                         clock pessimism             -0.474     7.619    
                         clock uncertainty           -0.102     7.517    
    SLICE_X77Y130        FDRE (Setup_fdre_C_CE)      -0.201     7.316    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][12]
  -------------------------------------------------------------------
                         required time                          7.316    
                         arrival time                          -5.367    
  -------------------------------------------------------------------
                         slack                                  1.949    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][17]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 1.680ns (20.314%)  route 6.590ns (79.686%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 8.092 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.124     5.362    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][17]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.457     8.092    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][17]/C
                         clock pessimism             -0.474     7.618    
                         clock uncertainty           -0.102     7.516    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.201     7.315    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][17]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][21]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 1.680ns (20.314%)  route 6.590ns (79.686%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 8.092 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.124     5.362    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][21]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.457     8.092    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][21]/C
                         clock pessimism             -0.474     7.618    
                         clock uncertainty           -0.102     7.516    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.201     7.315    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][21]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             1.952ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][7]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.270ns  (logic 1.680ns (20.314%)  route 6.590ns (79.686%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.141ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.575ns = ( 8.092 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.124     5.362    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.457     8.092    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X79Y131        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][7]/C
                         clock pessimism             -0.474     7.618    
                         clock uncertainty           -0.102     7.516    
    SLICE_X79Y131        FDRE (Setup_fdre_C_CE)      -0.201     7.315    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][7]
  -------------------------------------------------------------------
                         required time                          7.315    
                         arrival time                          -5.362    
  -------------------------------------------------------------------
                         slack                                  1.952    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][14]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.680ns (20.448%)  route 6.536ns (79.552%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 8.088 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.069     5.308    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.453     8.088    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][14]/C
                         clock pessimism             -0.474     7.614    
                         clock uncertainty           -0.102     7.512    
    SLICE_X76Y126        FDRE (Setup_fdre_C_CE)      -0.201     7.311    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][14]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][16]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.680ns (20.448%)  route 6.536ns (79.552%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 8.088 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.069     5.308    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][16]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.453     8.088    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][16]/C
                         clock pessimism             -0.474     7.614    
                         clock uncertainty           -0.102     7.512    
    SLICE_X76Y126        FDRE (Setup_fdre_C_CE)      -0.201     7.311    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][16]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][18]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.680ns (20.448%)  route 6.536ns (79.552%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 8.088 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.069     5.308    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][18]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.453     8.088    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][18]/C
                         clock pessimism             -0.474     7.614    
                         clock uncertainty           -0.102     7.512    
    SLICE_X76Y126        FDRE (Setup_fdre_C_CE)      -0.201     7.311    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][18]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][20]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.680ns (20.448%)  route 6.536ns (79.552%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 8.088 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.069     5.308    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][20]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.453     8.088    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][20]/C
                         clock pessimism             -0.474     7.614    
                         clock uncertainty           -0.102     7.512    
    SLICE_X76Y126        FDRE (Setup_fdre_C_CE)      -0.201     7.311    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][20]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  2.003    

Slack (MET) :             2.003ns  (required time - arrival time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][22]/CE
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        8.216ns  (logic 1.680ns (20.448%)  route 6.536ns (79.552%))
  Logic Levels:           15  (CARRY4=4 LUT3=5 LUT4=2 LUT5=1 LUT6=3)
  Clock Path Skew:        -0.145ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.579ns = ( 8.088 - 10.667 ) 
    Source Clock Delay      (SCD):    -2.908ns
    Clock Pessimism Removal (CPR):    -0.474ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.688    -2.908    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X49Y136        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X49Y136        FDRE (Prop_fdre_C_Q)         0.223    -2.685 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg[15][0]/Q
                         net (fo=9, routed)           0.448    -2.237    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[15].wr_en_count_reg_n_0_[15][0]
    SLICE_X50Y134        LUT3 (Prop_lut3_I0_O)        0.043    -2.194 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6/O
                         net (fo=2, routed)           0.302    -1.892    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_119__6_n_0
    SLICE_X48Y134        LUT4 (Prop_lut4_I3_O)        0.043    -1.849 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8/O
                         net (fo=1, routed)           0.000    -1.849    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_122__8_n_0
    SLICE_X48Y134        CARRY4 (Prop_carry4_S[1]_O[2])
                                                      0.282    -1.567 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8/O[2]
                         net (fo=2, routed)           0.473    -1.094    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_95__8_n_5
    SLICE_X45Y135        LUT3 (Prop_lut3_I1_O)        0.122    -0.972 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8/O
                         net (fo=2, routed)           0.289    -0.683    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_85__8_n_0
    SLICE_X44Y135        LUT4 (Prop_lut4_I3_O)        0.043    -0.640 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8/O
                         net (fo=1, routed)           0.000    -0.640    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_88__8_n_0
    SLICE_X44Y135        CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.180    -0.460 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8/CO[3]
                         net (fo=1, routed)           0.000    -0.460    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_30__8_n_0
    SLICE_X44Y136        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.165    -0.295 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en_reg[2][1]_i_24__6/O[1]
                         net (fo=2, routed)           0.386     0.091    I_from_PRBF1_to_PRBF2_m1_n_358
    SLICE_X39Y136        LUT3 (Prop_lut3_I0_O)        0.125     0.216 r  GEN_8[2].sm_wr_en[2][1]_i_23__6/O
                         net (fo=2, routed)           0.361     0.578    GEN_8[2].sm_wr_en[2][1]_i_23__6_n_0
    SLICE_X39Y136        LUT5 (Prop_lut5_I1_O)        0.043     0.621 r  GEN_8[2].sm_wr_en[2][1]_i_7__6/O
                         net (fo=2, routed)           0.445     1.066    GEN_8[2].sm_wr_en[2][1]_i_7__6_n_0
    SLICE_X43Y136        LUT6 (Prop_lut6_I4_O)        0.043     1.109 r  GEN_8[2].sm_wr_en[2][1]_i_11__8/O
                         net (fo=1, routed)           0.000     1.109    GEN_8[2].sm_wr_en[2][1]_i_11__8_n_0
    SLICE_X43Y136        CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.117     1.226 f  GEN_8[2].sm_wr_en_reg[2][1]_i_5__6/O[2]
                         net (fo=1, routed)           0.216     1.442    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[9].wr_en_count_reg[9][2]_0[2]
    SLICE_X42Y136        LUT6 (Prop_lut6_I5_O)        0.122     1.564 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10/O
                         net (fo=1, routed)           0.293     1.857    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_4__10_n_0
    SLICE_X44Y134        LUT3 (Prop_lut3_I1_O)        0.043     1.900 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[2].sm_wr_en[2][1]_i_2__10/O
                         net (fo=86, routed)          1.162     3.062    I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/internal_counting_reg[5]_5
    SLICE_X72Y130        LUT6 (Prop_lut6_I5_O)        0.043     3.105 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[2].I_sort_by_layer_2/GEN_8[1].wr_en_count[1][7]_i_4__9/O
                         net (fo=3, routed)           1.091     4.196    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/data_i_reg[1][2]
    SLICE_X50Y132        LUT3 (Prop_lut3_I0_O)        0.043     4.239 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9/O
                         net (fo=32, routed)          1.069     5.308    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo[1][31]_i_1__9_n_0
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][22]/CE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.453     8.088    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/CLK
    SLICE_X76Y126        FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][22]/C
                         clock pessimism             -0.474     7.614    
                         clock uncertainty           -0.102     7.512    
    SLICE_X76Y126        FDRE (Setup_fdre_C_CE)      -0.201     7.311    I_from_PRBF1_to_PRBF2_m1/GEN_layer[1].I_sort_by_layer_1/GEN_8[1].data_in_fifo_reg[1][22]
  -------------------------------------------------------------------
                         required time                          7.311    
                         arrival time                          -5.308    
  -------------------------------------------------------------------
                         slack                                  2.003    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.012ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/GEN_8[13].data_out_fifo_valid_reg[13][24]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i_reg[24]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.368ns  (logic 0.128ns (34.826%)  route 0.240ns (65.174%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.269ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.812ns
    Source Clock Delay      (SCD):    -0.644ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.691    -0.644    I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/CLK
    SLICE_X171Y155       FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/GEN_8[13].data_out_fifo_valid_reg[13][24]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X171Y155       FDRE (Prop_fdre_C_Q)         0.100    -0.544 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/GEN_8[13].data_out_fifo_valid_reg[13][24]/Q
                         net (fo=1, routed)           0.240    -0.304    I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/GEN_8[13].data_out_fifo_valid_reg_n_0_[13][24]
    SLICE_X172Y147       LUT6 (Prop_lut6_I0_O)        0.028    -0.276 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i[24]_i_1__2/O
                         net (fo=1, routed)           0.000    -0.276    I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i[24]_i_1__2_n_0
    SLICE_X172Y147       FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i_reg[24]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.988    -0.812    I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/CLK
    SLICE_X172Y147       FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i_reg[24]/C
                         clock pessimism              0.437    -0.375    
    SLICE_X172Y147       FDRE (Hold_fdre_C_D)         0.087    -0.288    I_from_PRBF1_to_PRBF2_m1/GEN_layer[3].I_sort_by_layer_2/PRBF1_to_PRBF2_i_reg[24]
  -------------------------------------------------------------------
                         required time                          0.288    
                         arrival time                          -0.276    
  -------------------------------------------------------------------
                         slack                                  0.012    

Slack (MET) :             0.017ns  (arrival time - required time)
  Source:                 I_TX/GEN_PISO[12].I_PISO/serial_out_reg[3]/C
                            (rising edge-triggered cell FDSE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            data_gen_RX_s_d_reg[12][3]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.254ns  (logic 0.118ns (46.431%)  route 0.136ns (53.569%))
  Logic Levels:           0  
  Clock Path Skew:        0.196ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.912ns
    Source Clock Delay      (SCD):    -0.643ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.692    -0.643    I_TX/GEN_PISO[12].I_PISO/clk_rx
    SLICE_X14Y249        FDSE                                         r  I_TX/GEN_PISO[12].I_PISO/serial_out_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X14Y249        FDSE (Prop_fdse_C_Q)         0.118    -0.525 r  I_TX/GEN_PISO[12].I_PISO/serial_out_reg[3]/Q
                         net (fo=1, routed)           0.136    -0.389    data_gen_s[12][3]
    SLICE_X15Y250        FDRE                                         r  data_gen_RX_s_d_reg[12][3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.888    -0.912    clk_rx
    SLICE_X15Y250        FDRE                                         r  data_gen_RX_s_d_reg[12][3]/C
                         clock pessimism              0.465    -0.447    
    SLICE_X15Y250        FDRE (Hold_fdre_C_D)         0.041    -0.406    data_gen_RX_s_d_reg[12][3]
  -------------------------------------------------------------------
                         required time                          0.406    
                         arrival time                          -0.389    
  -------------------------------------------------------------------
                         slack                                  0.017    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[19].I_SIPO/data_p_out_reg[68]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[19].CIC_R_rx_reg[19][68]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.215ns  (logic 0.107ns (49.875%)  route 0.108ns (50.125%))
  Logic Levels:           0  
  Clock Path Skew:        0.194ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.936ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.670    -0.665    I_RX/GEN_SIPO[19].I_SIPO/clk_rx
    SLICE_X186Y249       FDCE                                         r  I_RX/GEN_SIPO[19].I_SIPO/data_p_out_reg[68]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X186Y249       FDCE (Prop_fdce_C_Q)         0.107    -0.558 r  I_RX/GEN_SIPO[19].I_SIPO/data_p_out_reg[68]/Q
                         net (fo=1, routed)           0.108    -0.450    I_RX/GEN_SIPO[19].I_SIPO_n_369
    SLICE_X186Y250       FDCE                                         r  I_RX/GEN_SIPO[19].CIC_R_rx_reg[19][68]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.864    -0.936    I_RX/clk_rx
    SLICE_X186Y250       FDCE                                         r  I_RX/GEN_SIPO[19].CIC_R_rx_reg[19][68]/C
                         clock pessimism              0.465    -0.471    
    SLICE_X186Y250       FDCE (Hold_fdce_C_D)         0.000    -0.471    I_RX/GEN_SIPO[19].CIC_R_rx_reg[19][68]
  -------------------------------------------------------------------
                         required time                          0.471    
                         arrival time                          -0.450    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[20].CIC_L_rx_reg[20][193]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][193]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.274ns  (logic 0.118ns (43.063%)  route 0.156ns (56.937%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.014ns
    Source Clock Delay      (SCD):    -0.765ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.570    -0.765    I_RX/clk_rx
    SLICE_X136Y250       FDCE                                         r  I_RX/GEN_SIPO[20].CIC_L_rx_reg[20][193]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X136Y250       FDCE (Prop_fdce_C_Q)         0.118    -0.647 r  I_RX/GEN_SIPO[20].CIC_L_rx_reg[20][193]/Q
                         net (fo=1, routed)           0.156    -0.491    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_L_rx[20][180]
    SLICE_X136Y249       FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][193]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.786    -1.014    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/clk
    SLICE_X136Y249       FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][193]/C
                         clock pessimism              0.465    -0.549    
    SLICE_X136Y249       FDRE (Hold_fdre_C_D)         0.037    -0.512    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][193]
  -------------------------------------------------------------------
                         required time                          0.512    
                         arrival time                          -0.491    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[12].I_SIPO/data_p_out_reg[480]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[12].CIC_L_rx_reg[12][224]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.271ns  (logic 0.118ns (43.510%)  route 0.153ns (56.490%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.945ns
    Source Clock Delay      (SCD):    -0.698ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.637    -0.698    I_RX/GEN_SIPO[12].I_SIPO/clk_rx
    SLICE_X44Y250        FDCE                                         r  I_RX/GEN_SIPO[12].I_SIPO/data_p_out_reg[480]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X44Y250        FDCE (Prop_fdce_C_Q)         0.118    -0.580 r  I_RX/GEN_SIPO[12].I_SIPO/data_p_out_reg[480]/Q
                         net (fo=1, routed)           0.153    -0.427    I_RX/GEN_SIPO[12].I_SIPO_n_5
    SLICE_X44Y249        FDCE                                         r  I_RX/GEN_SIPO[12].CIC_L_rx_reg[12][224]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.855    -0.945    I_RX/clk_rx
    SLICE_X44Y249        FDCE                                         r  I_RX/GEN_SIPO[12].CIC_L_rx_reg[12][224]/C
                         clock pessimism              0.465    -0.480    
    SLICE_X44Y249        FDCE (Hold_fdce_C_D)         0.032    -0.448    I_RX/GEN_SIPO[12].CIC_L_rx_reg[12][224]
  -------------------------------------------------------------------
                         required time                          0.448    
                         arrival time                          -0.427    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.021ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[16].I_SIPO/data_p_i_reg[475]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[475]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.242ns  (logic 0.091ns (37.561%)  route 0.151ns (62.439%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.010ns
    Source Clock Delay      (SCD):    -0.762ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.573    -0.762    I_RX/GEN_SIPO[16].I_SIPO/clk_rx
    SLICE_X143Y250       FDCE                                         r  I_RX/GEN_SIPO[16].I_SIPO/data_p_i_reg[475]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X143Y250       FDCE (Prop_fdce_C_Q)         0.091    -0.671 r  I_RX/GEN_SIPO[16].I_SIPO/data_p_i_reg[475]/Q
                         net (fo=1, routed)           0.151    -0.520    I_RX/GEN_SIPO[16].I_SIPO/p_0_in[507]
    SLICE_X142Y249       FDCE                                         r  I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[475]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.790    -1.010    I_RX/GEN_SIPO[16].I_SIPO/clk_rx
    SLICE_X142Y249       FDCE                                         r  I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[475]/C
                         clock pessimism              0.465    -0.545    
    SLICE_X142Y249       FDCE (Hold_fdce_C_D)         0.004    -0.541    I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[475]
  -------------------------------------------------------------------
                         required time                          0.541    
                         arrival time                          -0.520    
  -------------------------------------------------------------------
                         slack                                  0.021    

Slack (MET) :             0.022ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[12].CIC_R_rx_reg[12][82]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_serialize_for_PRBF1_0/I_gen_serial_layer_r/CIC_rl_rx_i_reg[12][82]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.091ns (36.253%)  route 0.160ns (63.747%))
  Logic Levels:           0  
  Clock Path Skew:        0.218ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.907ns
    Source Clock Delay      (SCD):    -0.660ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.675    -0.660    I_RX/clk_rx
    SLICE_X16Y250        FDCE                                         r  I_RX/GEN_SIPO[12].CIC_R_rx_reg[12][82]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X16Y250        FDCE (Prop_fdce_C_Q)         0.091    -0.569 r  I_RX/GEN_SIPO[12].CIC_R_rx_reg[12][82]/Q
                         net (fo=1, routed)           0.160    -0.409    I_serialize_for_PRBF1_0/I_gen_serial_layer_r/CIC_R_rx[12][78]
    SLICE_X16Y249        FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layer_r/CIC_rl_rx_i_reg[12][82]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.893    -0.907    I_serialize_for_PRBF1_0/I_gen_serial_layer_r/clk
    SLICE_X16Y249        FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layer_r/CIC_rl_rx_i_reg[12][82]/C
                         clock pessimism              0.465    -0.442    
    SLICE_X16Y249        FDRE (Hold_fdre_C_D)         0.011    -0.431    I_serialize_for_PRBF1_0/I_gen_serial_layer_r/CIC_rl_rx_i_reg[12][82]
  -------------------------------------------------------------------
                         required time                          0.431    
                         arrival time                          -0.409    
  -------------------------------------------------------------------
                         slack                                  0.022    

Slack (MET) :             0.026ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[20].I_SIPO/data_p_i_reg[438]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[20].I_SIPO/data_p_out_reg[438]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.244ns  (logic 0.107ns (43.930%)  route 0.137ns (56.070%))
  Logic Levels:           0  
  Clock Path Skew:        0.216ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.047ns
    Source Clock Delay      (SCD):    -0.798ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.537    -0.798    I_RX/GEN_SIPO[20].I_SIPO/clk_rx
    SLICE_X126Y250       FDCE                                         r  I_RX/GEN_SIPO[20].I_SIPO/data_p_i_reg[438]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X126Y250       FDCE (Prop_fdce_C_Q)         0.107    -0.691 r  I_RX/GEN_SIPO[20].I_SIPO/data_p_i_reg[438]/Q
                         net (fo=2, routed)           0.137    -0.554    I_RX/GEN_SIPO[20].I_SIPO/p_0_in[470]
    SLICE_X127Y249       FDCE                                         r  I_RX/GEN_SIPO[20].I_SIPO/data_p_out_reg[438]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.753    -1.047    I_RX/GEN_SIPO[20].I_SIPO/clk_rx
    SLICE_X127Y249       FDCE                                         r  I_RX/GEN_SIPO[20].I_SIPO/data_p_out_reg[438]/C
                         clock pessimism              0.465    -0.582    
    SLICE_X127Y249       FDCE (Hold_fdce_C_D)         0.002    -0.580    I_RX/GEN_SIPO[20].I_SIPO/data_p_out_reg[438]
  -------------------------------------------------------------------
                         required time                          0.580    
                         arrival time                          -0.554    
  -------------------------------------------------------------------
                         slack                                  0.026    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[355]/C
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[16].CIC_L_rx_reg[16][99]/D
                            (rising edge-triggered cell FDCE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.118ns (42.042%)  route 0.163ns (57.958%))
  Logic Levels:           0  
  Clock Path Skew:        0.217ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.005ns
    Source Clock Delay      (SCD):    -0.757ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.578    -0.757    I_RX/GEN_SIPO[16].I_SIPO/clk_rx
    SLICE_X148Y250       FDCE                                         r  I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[355]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X148Y250       FDCE (Prop_fdce_C_Q)         0.118    -0.639 r  I_RX/GEN_SIPO[16].I_SIPO/data_p_out_reg[355]/Q
                         net (fo=1, routed)           0.163    -0.476    I_RX/GEN_SIPO[16].I_SIPO_n_124
    SLICE_X148Y249       FDCE                                         r  I_RX/GEN_SIPO[16].CIC_L_rx_reg[16][99]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.795    -1.005    I_RX/clk_rx
    SLICE_X148Y249       FDCE                                         r  I_RX/GEN_SIPO[16].CIC_L_rx_reg[16][99]/C
                         clock pessimism              0.465    -0.540    
    SLICE_X148Y249       FDCE (Hold_fdce_C_D)         0.037    -0.503    I_RX/GEN_SIPO[16].CIC_L_rx_reg[16][99]
  -------------------------------------------------------------------
                         required time                          0.503    
                         arrival time                          -0.476    
  -------------------------------------------------------------------
                         slack                                  0.027    

Slack (MET) :             0.027ns  (arrival time - required time)
  Source:                 I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][149]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/signal_i_reg[147]/D
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             clk_out1_clk_wiz_0
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.280ns  (logic 0.146ns (52.152%)  route 0.134ns (47.848%))
  Logic Levels:           1  (LUT4=1)
  Clock Path Skew:        0.193ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.023ns
    Source Clock Delay      (SCD):    -0.751ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.584    -0.751    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/clk
    SLICE_X134Y249       FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][149]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X134Y249       FDRE (Prop_fdre_C_Q)         0.118    -0.633 r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/CIC_rl_rx_i_reg[20][149]/Q
                         net (fo=1, routed)           0.134    -0.499    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/CIC_rl_rx_i_reg[20][139]
    SLICE_X135Y250       LUT4 (Prop_lut4_I3_O)        0.028    -0.471 r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/signal_i[147]_i_1__12/O
                         net (fo=1, routed)           0.000    -0.471    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/p_1_in[147]
    SLICE_X135Y250       FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/signal_i_reg[147]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.777    -1.023    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/clk
    SLICE_X135Y250       FDRE                                         r  I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/signal_i_reg[147]/C
                         clock pessimism              0.465    -0.558    
    SLICE_X135Y250       FDRE (Hold_fdre_C_D)         0.060    -0.498    I_serialize_for_PRBF1_0/I_gen_serial_layers_l/GEN_PISO[20].GEN4.I_PISO_CBC/signal_i_reg[147]
  -------------------------------------------------------------------
                         required time                          0.498    
                         arrival time                          -0.471    
  -------------------------------------------------------------------
                         slack                                  0.027    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clk_out1_clk_wiz_0
Waveform(ns):       { 0.000 5.333 }
Period(ns):         10.667
Sources:            { I_pll/U0/plle2_adv_inst/CLKOUT0 }

Check Type        Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     RAMB18E1/CLKARDCLK  n/a            2.095         10.667      8.572      RAMB18_X8Y54    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKARDCLK
Min Period        n/a     RAMB18E1/CLKBWRCLK  n/a            2.095         10.667      8.572      RAMB18_X8Y54    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM18.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y33    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y33    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[10].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y32    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y32    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[11].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y29    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y29    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[12].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Min Period        n/a     RAMB36E1/CLKARDCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y30    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLK
Min Period        n/a     RAMB36E1/CLKBWRCLK  n/a            2.095         10.667      8.572      RAMB36_X7Y30    I_ila/U0/ila_core_inst/ila_trace_memory_inst/SUBCORE_RAM.BLK_MEM_GEN[0].trace_block_memory/inst_blk_mem_gen/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[13].ram.r/prim_noinit.ram/DEVICE_7SERIES.NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLK
Max Period        n/a     PLLE2_ADV/CLKOUT0   n/a            160.000       10.667      149.333    PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKOUT0
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
Low Pulse Width   Fast    RAMS32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y151   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK          n/a            0.768         5.333       4.565      SLICE_X92Y150   dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  clkfbout_clk_wiz_0
  To Clock:  clkfbout_clk_wiz_0

Setup :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
Hold  :           NA  Failing Endpoints,  Worst Slack           NA  ,  Total Violation           NA
PW    :            0  Failing Endpoints,  Worst Slack       12.633ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         clkfbout_clk_wiz_0
Waveform(ns):       { 0.000 20.000 }
Period(ns):         40.000
Sources:            { I_pll/U0/plle2_adv_inst/CLKFBOUT }

Check Type  Corner  Lib Pin             Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period  n/a     BUFG/I              n/a            1.408         40.000      38.592     BUFGCTRL_X0Y3   I_pll/U0/clkf_buf/I
Min Period  n/a     PLLE2_ADV/CLKFBIN   n/a            1.071         40.000      38.929     PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKFBIN
Min Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            1.071         40.000      38.929     PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKFBOUT
Max Period  n/a     PLLE2_ADV/CLKFBIN   n/a            52.633        40.000      12.633     PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKFBIN
Max Period  n/a     PLLE2_ADV/CLKFBOUT  n/a            160.000       40.000      120.000    PLLE2_ADV_X1Y4  I_pll/U0/plle2_adv_inst/CLKFBOUT



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       25.817ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.047ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       14.232ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.817ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
                            (rising edge-triggered cell RAMS32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.539ns  (logic 0.395ns (11.162%)  route 3.144ns (88.838%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.507     6.643    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WE
    SLICE_X92Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMS32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y154        RAMS32 (Setup_rams32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.643    
  -------------------------------------------------------------------
                         slack                                 25.817    

Slack (MET) :             25.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.395ns (11.218%)  route 3.126ns (88.782%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.489     6.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y155        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 25.835    

Slack (MET) :             25.835ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        3.521ns  (logic 0.395ns (11.218%)  route 3.126ns (88.782%))
  Logic Levels:           4  (LUT2=1 LUT6=3)
  Clock Path Skew:        -0.306ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.573ns = ( 32.573 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.476     4.454    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X75Y151        LUT6 (Prop_lut6_I0_O)        0.043     4.497 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_2/O
                         net (fo=7, routed)           0.897     5.395    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[15][1]
    SLICE_X86Y154        LUT2 (Prop_lut2_I0_O)        0.043     5.438 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[15]_i_1/O
                         net (fo=18, routed)          0.655     6.093    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/shift_reg_in_reg[17][0]
    SLICE_X89Y156        LUT6 (Prop_lut6_I0_O)        0.043     6.136 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwas.wsts/gic0.gc0.count_d1[3]_i_1/O
                         net (fo=37, routed)          0.489     6.625    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WE
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/WE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.288    32.573    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1/CLK
                         clock pessimism              0.225    32.798    
                         clock uncertainty           -0.035    32.762    
    SLICE_X92Y155        RAMD32 (Setup_ramd32_CLK_WE)
                                                     -0.303    32.459    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA_D1
  -------------------------------------------------------------------
                         required time                         32.459    
                         arrival time                          -6.625    
  -------------------------------------------------------------------
                         slack                                 25.835    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.047ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.811%)  route 0.109ns (52.189%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.611     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.100     1.480 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/Q
                         net (fo=2, routed)           0.109     1.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIA0
    SLICE_X92Y156        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y156        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.047    

Slack (MET) :             0.052ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.212ns  (logic 0.100ns (47.135%)  route 0.112ns (52.865%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.611     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDCE (Prop_fdce_C_Q)         0.100     1.480 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/Q
                         net (fo=2, routed)           0.112     1.592    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC0
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.129     1.540    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC
  -------------------------------------------------------------------
                         required time                         -1.540    
                         arrival time                           1.592    
  -------------------------------------------------------------------
                         slack                                  0.052    

Slack (MET) :             0.072ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.209ns  (logic 0.100ns (47.777%)  route 0.109ns (52.223%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.611     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.100     1.480 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/Q
                         net (fo=2, routed)           0.109     1.589    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIC1
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.106     1.517    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMC_D1
  -------------------------------------------------------------------
                         required time                         -1.517    
                         arrival time                           1.589    
  -------------------------------------------------------------------
                         slack                                  0.072    

Slack (MET) :             0.081ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.409ns  (logic 0.128ns (31.308%)  route 0.281ns (68.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.612     1.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X90Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDCE (Prop_fdce_C_Q)         0.100     1.481 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[1]/Q
                         net (fo=21, routed)          0.281     1.762    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc_reg[3][1]
    SLICE_X89Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.790 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.790    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[1]
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.908     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]/C
                         clock pessimism             -0.151     1.649    
    SLICE_X89Y149        FDCE (Hold_fdce_C_D)         0.060     1.709    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.790    
  -------------------------------------------------------------------
                         slack                                  0.081    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.435ns  (logic 0.133ns (30.592%)  route 0.302ns (69.408%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.612     1.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X90Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDCE (Prop_fdce_C_Q)         0.100     1.481 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[2]/Q
                         net (fo=21, routed)          0.302     1.782    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc_reg[3][2]
    SLICE_X89Y149        LUT2 (Prop_lut2_I0_O)        0.033     1.815 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc[2]_i_1__0/O
                         net (fo=1, routed)           0.000     1.815    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[2]
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.908     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]/C
                         clock pessimism             -0.151     1.649    
    SLICE_X89Y149        FDCE (Hold_fdce_C_D)         0.075     1.724    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.724    
                         arrival time                           1.815    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.092ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.100ns (39.222%)  route 0.155ns (60.778%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.611     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y156        FDCE (Prop_fdce_C_Q)         0.100     1.480 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/Q
                         net (fo=2, routed)           0.155     1.635    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/DIB0
    SLICE_X92Y156        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/WCLK
    SLICE_X92Y156        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y156        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.132     1.543    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB
  -------------------------------------------------------------------
                         required time                         -1.543    
                         arrival time                           1.635    
  -------------------------------------------------------------------
                         slack                                  0.092    

Slack (MET) :             0.094ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.422ns  (logic 0.128ns (30.308%)  route 0.294ns (69.692%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.381ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.612     1.381    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/idrck
    SLICE_X90Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y150        FDCE (Prop_fdce_C_Q)         0.100     1.481 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/gc0.count_d1_reg[0]/Q
                         net (fo=20, routed)          0.294     1.775    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc_reg[3][0]
    SLICE_X89Y149        LUT2 (Prop_lut2_I0_O)        0.028     1.803 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.rd/rpntr/rd_pntr_gc[0]_i_1__0/O
                         net (fo=1, routed)           0.000     1.803    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/D[0]
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.908     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X89Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]/C
                         clock pessimism             -0.151     1.649    
    SLICE_X89Y149        FDCE (Hold_fdce_C_D)         0.060     1.709    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/rd_pntr_gc_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.709    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.094    

Slack (MET) :             0.096ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.256ns  (logic 0.100ns (39.062%)  route 0.156ns (60.938%))
  Logic Levels:           0  
  Clock Path Skew:        0.029ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.382ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.613     1.382    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X89Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y155        FDCE (Prop_fdce_C_Q)         0.100     1.482 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[7]/Q
                         net (fo=2, routed)           0.156     1.638    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/DIA0
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/WCLK
    SLICE_X92Y155        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y155        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_6_11/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.638    
  -------------------------------------------------------------------
                         slack                                  0.096    

Slack (MET) :             0.099ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
                            (rising edge-triggered cell RAMD32 clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.100ns (38.325%)  route 0.161ns (61.675%))
  Logic Levels:           0  
  Clock Path Skew:        0.031ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.722ns
    Source Clock Delay      (SCD):    1.380ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.611     1.380    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X90Y155        FDCE (Prop_fdce_C_Q)         0.100     1.480 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/Q
                         net (fo=2, routed)           0.161     1.641    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/DIA0
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/I
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.830     1.722    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/WCLK
    SLICE_X92Y154        RAMD32                                       r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
                         clock pessimism             -0.311     1.411    
    SLICE_X92Y154        RAMD32 (Hold_ramd32_CLK_I)
                                                      0.131     1.542    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA
  -------------------------------------------------------------------
                         required time                         -1.542    
                         arrival time                           1.641    
  -------------------------------------------------------------------
                         slack                                  0.099    

Slack (MET) :             0.106ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.433ns  (logic 0.157ns (36.255%)  route 0.276ns (63.745%))
  Logic Levels:           1  (LUT3=1)
  Clock Path Skew:        0.266ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.800ns
    Source Clock Delay      (SCD):    1.383ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.614     1.383    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X88Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X88Y150        FDCE (Prop_fdce_C_Q)         0.091     1.474 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/Q
                         net (fo=2, routed)           0.276     1.750    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg[1]
    SLICE_X88Y149        LUT3 (Prop_lut3_I1_O)        0.066     1.816 r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/wr_pntr_bin[1]_i_1__0/O
                         net (fo=1, routed)           0.000     1.816    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst_n_2
    SLICE_X88Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.908     1.800    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/idrck
    SLICE_X88Y149        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]/C
                         clock pessimism             -0.151     1.649    
    SLICE_X88Y149        FDCE (Hold_fdce_C_D)         0.061     1.710    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/wr_pntr_bin_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.710    
                         arrival time                           1.816    
  -------------------------------------------------------------------
                         slack                                  0.106    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
Waveform(ns):       { 0.000 15.000 }
Period(ns):         30.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK }

Check Type        Corner  Lib Pin     Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I      n/a            1.408         30.000      28.591     BUFGCTRL_X0Y2  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/I
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X79Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[1]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X79Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD1/shift_reg_in_reg[2]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X78Y151  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD2/shift_reg_in_reg[3]/C
Min Period        n/a     FDRE/C      n/a            0.750         30.000      29.250     SLICE_X77Y152  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD3/shift_reg_in_reg[3]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X74Y152  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[0]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X74Y151  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[10]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X74Y150  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[12]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X74Y150  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[14]/C
Min Period        n/a     FDCE/C      n/a            0.750         30.000      29.250     SLICE_X74Y150  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD4/shift_reg_in_reg[16]/C
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMB_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMC_D1/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD/CLK
Low Pulse Width   Slow    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMD_D1/CLK
Low Pulse Width   Slow    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
Low Pulse Width   Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMA_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMB_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMC_D1/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD/CLK
High Pulse Width  Fast    RAMS32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y154  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_0_5/RAMD_D1/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA/CLK
High Pulse Width  Fast    RAMD32/CLK  n/a            0.768         15.000      14.232     SLICE_X92Y156  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.mem/gdm.dm/RAM_reg_0_15_12_15/RAMA_D1/CLK



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE

Setup :            0  Failing Endpoints,  Worst Slack       58.819ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.552ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack       29.650ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             58.819ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.144ns  (logic 0.302ns (26.402%)  route 0.842ns (73.598%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.737ns = ( 62.737 - 60.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.352ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.648     3.996    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.043     4.039 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.194     4.233    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.184    61.184    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.083    61.267 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.470    62.737    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism              0.352    63.089    
                         clock uncertainty           -0.035    63.054    
    SLICE_X72Y146        FDCE (Setup_fdce_C_D)       -0.002    63.052    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         63.052    
                         arrival time                          -4.233    
  -------------------------------------------------------------------
                         slack                                 58.819    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.552ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.589ns  (logic 0.146ns (24.794%)  route 0.443ns (75.206%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.789ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    0.368ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.098     2.010    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC_n_1
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.844     0.844    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.030     0.874 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.915     1.789    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                         clock pessimism             -0.368     1.421    
    SLICE_X72Y146        FDCE (Hold_fdce_C_D)         0.037     1.458    dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg
  -------------------------------------------------------------------
                         required time                         -1.458    
                         arrival time                           2.010    
  -------------------------------------------------------------------
                         slack                                  0.552    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
Waveform(ns):       { 0.000 30.000 }
Period(ns):         60.000
Sources:            { dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            1.408         60.000      58.591     BUFGCTRL_X0Y4  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/I
Min Period        n/a     FDCE/C   n/a            0.700         60.000      59.300     SLICE_X72Y146  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X72Y146  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
Low Pulse Width   Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X72Y146  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Slow    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X72Y146  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
High Pulse Width  Fast    FDCE/C   n/a            0.350         30.000      29.650     SLICE_X72Y146  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C



---------------------------------------------------------------------------------------------------
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       57.466ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.393ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             57.466ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.870ns  (logic 0.310ns (16.573%)  route 1.560ns (83.427%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.334ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.755ns = ( 32.755 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.794     4.959    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.470    62.755    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                         clock pessimism              0.000    62.755    
                         clock uncertainty           -0.035    62.719    
    SLICE_X73Y147        FDCE (Setup_fdce_C_CE)      -0.294    62.425    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]
  -------------------------------------------------------------------
                         required time                         62.425    
                         arrival time                          -4.959    
  -------------------------------------------------------------------
                         slack                                 57.466    

Slack (MET) :             57.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.310ns (18.828%)  route 1.336ns (81.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.570     4.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y151        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[10]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 57.520    

Slack (MET) :             57.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.310ns (18.828%)  route 1.336ns (81.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.570     4.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y151        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[8]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 57.520    

Slack (MET) :             57.520ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.646ns  (logic 0.310ns (18.828%)  route 1.336ns (81.172%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.570     4.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y151        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y151        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[9]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.735    
  -------------------------------------------------------------------
                         slack                                 57.520    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[13]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[14]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[6]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    

Slack (MET) :             57.607ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            60.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@60.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        1.559ns  (logic 0.310ns (19.882%)  route 1.249ns (80.118%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        -0.504ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.585ns = ( 32.585 - 30.000 ) 
    Source Clock Delay      (SCD):    3.089ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           1.387     1.387    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.093     1.480 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           1.609     3.089    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.259     3.348 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.767     4.115    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.051     4.166 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.482     4.648    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     60.000    60.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    60.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    61.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    61.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.300    62.585    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]/C
                         clock pessimism              0.000    62.585    
                         clock uncertainty           -0.035    62.549    
    SLICE_X75Y153        FDCE (Setup_fdce_C_CE)      -0.294    62.255    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[7]
  -------------------------------------------------------------------
                         required time                         62.255    
                         arrival time                          -4.648    
  -------------------------------------------------------------------
                         slack                                 57.607    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SYNC_reg
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.393ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
                            (rising edge-triggered cell FDRE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.767ns  (logic 0.146ns (19.038%)  route 0.621ns (80.962%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.388ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.809ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.345     1.884    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD
    SLICE_X72Y147        LUT1 (Prop_lut1_I0_O)        0.028     1.912 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iDATA_CMD_i_1/O
                         net (fo=9, routed)           0.276     2.188    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/SR[0]
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/R
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.917     1.809    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/CLK
    SLICE_X71Y147        FDRE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]/C
                         clock pessimism              0.000     1.809    
    SLICE_X71Y147        FDRE (Hold_fdre_C_R)        -0.014     1.795    dbg_hub/inst/CORE_XSDB.U_ICON/U_SYNC/iSYNC_WORD_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.795    
                         arrival time                           2.188    
  -------------------------------------------------------------------
                         slack                                  0.393    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.147ns (17.558%)  route 0.690ns (82.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.397     1.936    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.029     1.965 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.293     2.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.843     1.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]/C
                         clock pessimism              0.000     1.735    
    SLICE_X75Y153        FDCE (Hold_fdce_C_CE)       -0.031     1.704    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.554    

Slack (MET) :             0.554ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE  {rise@0.000ns fall@30.000ns period=60.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise@0.000ns)
  Data Path Delay:        0.837ns  (logic 0.147ns (17.558%)  route 0.690ns (82.442%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.314ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.735ns
    Source Clock Delay      (SCD):    1.421ns
    Clock Pessimism Removal (CPR):    -0.000ns
  Timing Exception:       MultiCycle Path   Setup -end   2    Hold  -end   1  

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/UPDATE
                         net (fo=1, routed)           0.722     0.722    dbg_hub/inst/UPDATE
    BUFGCTRL_X0Y4        BUFG (Prop_bufg_I_O)         0.026     0.748 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon_update/O
                         net (fo=1, routed)           0.673     1.421    dbg_hub/inst/CORE_XSDB.U_ICON/UPDATE_temp
    SLICE_X72Y146        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X72Y146        FDCE (Prop_fdce_C_Q)         0.118     1.539 f  dbg_hub/inst/CORE_XSDB.U_ICON/iDATA_CMD_reg/Q
                         net (fo=2, routed)           0.397     1.936    dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iDATA_CMD
    SLICE_X73Y153        LUT2 (Prop_lut2_I1_O)        0.029     1.965 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/iTARGET[15]_i_1/O
                         net (fo=10, routed)          0.293     2.258    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iDATA_CMD_reg[0]
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/CE
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.843     1.735    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X75Y153        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]/C
                         clock pessimism              0.000     1.735    
    SLICE_X75Y153        FDCE (Hold_fdce_C_CE)       -0.031     1.704    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.704    
                         arrival time                           2.258    
  -------------------------------------------------------------------
                         slack                                  0.554    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  clk_out1_clk_wiz_0
  To Clock:  clk_out1_clk_wiz_0

Setup :            0  Failing Endpoints,  Worst Slack        5.157ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.075ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[11]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X207Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X207Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[11]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X207Y317       FDCE (Recov_fdce_C_CLR)     -0.212     7.216    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[11]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.157ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[12]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X207Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X207Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[12]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X207Y317       FDCE (Recov_fdce_C_CLR)     -0.212     7.216    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[12]
  -------------------------------------------------------------------
                         required time                          7.216    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.157    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[26]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[26]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[26]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.187     7.241    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[26]
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[29]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[29]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[29]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.187     7.241    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[29]
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[31]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[31]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[31]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.187     7.241    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[31]
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.182ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[5]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[5]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[5]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.187     7.241    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[5]
  -------------------------------------------------------------------
                         required time                          7.241    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.182    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[13]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[13]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.154     7.274    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[13]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[19]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[19]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[19]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.154     7.274    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[19]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[24]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[24]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[24]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.154     7.274    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[24]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.215    

Slack (MET) :             5.215ns  (required time - arrival time)
  Source:                 vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[25]/CLR
                            (recovery check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            10.667ns  (clk_out1_clk_wiz_0 rise@10.667ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        5.231ns  (logic 0.266ns (5.085%)  route 4.965ns (94.915%))
  Logic Levels:           1  (LUT1=1)
  Clock Path Skew:        0.035ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    -2.573ns = ( 8.094 - 10.667 ) 
    Source Clock Delay      (SCD):    -3.172ns
    Clock Pessimism Removal (CPR):    -0.564ns
  Clock Uncertainty:      0.102ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Discrete Jitter          (DJ):    0.191ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           1.098     1.098    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -7.473    -6.375 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.461    -4.914    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.093    -4.821 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.132    -4.689    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.093    -4.596 r  I_clk_rx/O
                         net (fo=146320, routed)      1.424    -3.172    vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/clk
    SLICE_X95Y157        FDRE                                         r  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X95Y157        FDRE (Prop_fdre_C_Q)         0.223    -2.949 f  vio/inst/PROBE_OUT_ALL_INST/G_PROBE_OUT[0].PROBE_OUT0_INST/Probe_out_reg[0]/Q
                         net (fo=3, routed)           0.658    -2.291    reset_vio
    SLICE_X112Y158       LUT1 (Prop_lut1_I0_O)        0.043    -2.248 f  i_0/O
                         net (fo=54805, routed)       4.307     2.059    I_RX/GEN_SIPO[21].I_SIPO/reset
    SLICE_X206Y317       FDCE                                         f  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[25]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                     10.667    10.667 r  
    AU15                 IBUFDS                       0.000    10.667 r  I0/O
                         net (fo=1, routed)           1.001    11.668    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -6.666     5.002 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           1.348     6.350    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.083     6.433 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.119     6.552    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.083     6.635 r  I_clk_rx/O
                         net (fo=146320, routed)      1.459     8.094    I_RX/GEN_SIPO[21].I_SIPO/clk_rx
    SLICE_X206Y317       FDCE                                         r  I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[25]/C
                         clock pessimism             -0.564     7.530    
                         clock uncertainty           -0.102     7.428    
    SLICE_X206Y317       FDCE (Recov_fdce_C_CLR)     -0.154     7.274    I_RX/GEN_SIPO[21].I_SIPO/data_p_i_reg[25]
  -------------------------------------------------------------------
                         required time                          7.274    
                         arrival time                          -2.059    
  -------------------------------------------------------------------
                         slack                                  5.215    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.075ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.255ns  (logic 0.107ns (41.964%)  route 0.148ns (58.036%))
  Logic Levels:           0  
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.774    -0.561    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X190Y100       FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X190Y100       FDPE (Prop_fdpe_C_Q)         0.107    -0.454 f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.148    -0.306    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X190Y99        FDPE                                         f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      1.090    -0.710    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X190Y99        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.417    -0.293    
    SLICE_X190Y99        FDPE (Remov_fdpe_C_PRE)     -0.088    -0.381    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.381    
                         arrival time                          -0.306    
  -------------------------------------------------------------------
                         slack                                  0.075    

Slack (MET) :             0.079ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.234ns  (logic 0.091ns (38.942%)  route 0.143ns (61.058%))
  Logic Levels:           0  
  Clock Path Skew:        0.265ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.817ns
    Source Clock Delay      (SCD):    -0.665ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.670    -0.665    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X78Y100        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X78Y100        FDPE (Prop_fdpe_C_Q)         0.091    -0.574 f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rst_rd_reg2_reg/Q
                         net (fo=1, routed)           0.143    -0.431    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/rst_rd_reg2
    SLICE_X78Y99         FDPE                                         f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.983    -0.817    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X78Y99         FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg/C
                         clock pessimism              0.417    -0.400    
    SLICE_X78Y99         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.510    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[15].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_asreg_reg
  -------------------------------------------------------------------
                         required time                          0.510    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.079    

Slack (MET) :             0.084ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.241ns  (logic 0.091ns (37.826%)  route 0.150ns (62.174%))
  Logic Levels:           0  
  Clock Path Skew:        0.267ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.776ns
    Source Clock Delay      (SCD):    -0.626ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.709    -0.626    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X59Y100        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X59Y100        FDPE (Prop_fdpe_C_Q)         0.091    -0.535 f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.150    -0.385    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X59Y99         FDPE                                         f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      1.024    -0.776    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X59Y99         FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.417    -0.359    
    SLICE_X59Y99         FDPE (Remov_fdpe_C_PRE)     -0.110    -0.469    I_from_PRBF1_to_PRBF2_m1/GEN_layer[4].I_sort_by_layer_1/GEN_8[3].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.469    
                         arrival time                          -0.385    
  -------------------------------------------------------------------
                         slack                                  0.084    

Slack (MET) :             0.136ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
                            (rising edge-triggered cell FDRE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.332ns  (logic 0.128ns (38.575%)  route 0.204ns (61.425%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.268ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.710ns
    Source Clock Delay      (SCD):    -0.561ns
    Clock Pessimism Removal (CPR):    -0.417ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.774    -0.561    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X191Y101       FDRE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X191Y101       FDRE (Prop_fdre_C_Q)         0.100    -0.461 r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_d2_reg/Q
                         net (fo=1, routed)           0.055    -0.406    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg_d2
    SLICE_X190Y101       LUT2 (Prop_lut2_I1_O)        0.028    -0.378 f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.149    -0.229    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X191Y99        FDPE                                         f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      1.090    -0.710    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X191Y99        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.417    -0.293    
    SLICE_X191Y99        FDPE (Remov_fdpe_C_PRE)     -0.072    -0.365    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_2/GEN_8[5].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.365    
                         arrival time                          -0.229    
  -------------------------------------------------------------------
                         slack                                  0.136    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.923%)  route 0.195ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.668    -0.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100    -0.567 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.838    -0.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]/C
                         clock pessimism              0.437    -0.525    
    SLICE_X85Y150        FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[0]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.923%)  route 0.195ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.668    -0.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100    -0.567 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.838    -0.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]/C
                         clock pessimism              0.437    -0.525    
    SLICE_X85Y150        FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[1]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.923%)  route 0.195ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.668    -0.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100    -0.567 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.838    -0.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism              0.437    -0.525    
    SLICE_X85Y150        FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.222ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.295ns  (logic 0.100ns (33.923%)  route 0.195ns (66.077%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.962ns
    Source Clock Delay      (SCD):    -0.667ns
    Clock Pessimism Removal (CPR):    -0.437ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.668    -0.667    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X85Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y148        FDPE (Prop_fdpe_C_Q)         0.100    -0.567 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.195    -0.372    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X85Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.838    -0.962    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/clk
    SLICE_X85Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism              0.437    -0.525    
    SLICE_X85Y150        FDCE (Remov_fdce_C_CLR)     -0.069    -0.594    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                          0.594    
                         arrival time                          -0.372    
  -------------------------------------------------------------------
                         slack                                  0.222    

Slack (MET) :             0.234ns  (arrival time - required time)
  Source:                 I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.091ns (31.663%)  route 0.196ns (68.337%))
  Logic Levels:           0  
  Clock Path Skew:        0.143ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -0.786ns
    Source Clock Delay      (SCD):    -0.532ns
    Clock Pessimism Removal (CPR):    -0.397ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.803    -0.532    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X161Y49        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X161Y49        FDPE (Prop_fdpe_C_Q)         0.091    -0.441 f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/grstd1.grst_full.grst_f.rst_d2_reg/Q
                         net (fo=2, routed)           0.196    -0.245    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/rst_full_ff_i
    SLICE_X160Y52        FDPE                                         f  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      1.014    -0.786    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/clk
    SLICE_X160Y52        FDPE                                         r  I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg/C
                         clock pessimism              0.397    -0.389    
    SLICE_X160Y52        FDPE (Remov_fdpe_C_PRE)     -0.090    -0.479    I_from_PRBF1_to_PRBF2_m1/GEN_layer[5].I_sort_by_layer_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/gwss.wsts/ram_full_fb_i_reg
  -------------------------------------------------------------------
                         required time                          0.479    
                         arrival time                          -0.245    
  -------------------------------------------------------------------
                         slack                                  0.234    

Slack (MET) :             0.239ns  (arrival time - required time)
  Source:                 I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
                            (rising edge-triggered cell FDPE clocked by clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Destination:            I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
                            (removal check against rising-edge clock clk_out1_clk_wiz_0  {rise@0.000ns fall@5.333ns period=10.667ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (clk_out1_clk_wiz_0 rise@0.000ns - clk_out1_clk_wiz_0 rise@0.000ns)
  Data Path Delay:        0.359ns  (logic 0.128ns (35.684%)  route 0.231ns (64.316%))
  Logic Levels:           1  (LUT2=1)
  Clock Path Skew:        0.192ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    -1.063ns
    Source Clock Delay      (SCD):    -0.790ns
    Clock Pessimism Removal (CPR):    -0.465ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.503     0.503    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -2.513    -2.010 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.588    -1.422    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.026    -1.396 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.035    -1.361    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.026    -1.335 r  I_clk_rx/O
                         net (fo=146320, routed)      0.545    -0.790    I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y249       FDPE                                         r  I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X113Y249       FDPE (Prop_fdpe_C_Q)         0.100    -0.690 f  I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_asreg_reg/Q
                         net (fo=3, routed)           0.138    -0.552    I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/wr_rst_asreg
    SLICE_X112Y250       LUT2 (Prop_lut2_I0_O)        0.028    -0.524 f  I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1/O
                         net (fo=1, routed)           0.092    -0.431    I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg[1]_i_1_n_0
    SLICE_X113Y251       FDPE                                         f  I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/PRE
  -------------------------------------------------------------------    -------------------

                         (clock clk_out1_clk_wiz_0 rise edge)
                                                      0.000     0.000 r  
    AU15                 IBUFDS                       0.000     0.000 r  I0/O
                         net (fo=1, routed)           0.554     0.554    I_pll/U0/clk_in1
    PLLE2_ADV_X1Y4       PLLE2_ADV (Prop_plle2_adv_CLKIN1_CLKOUT0)
                                                     -3.108    -2.554 r  I_pll/U0/plle2_adv_inst/CLKOUT0
                         net (fo=1, routed)           0.655    -1.899    I_pll/U0/clk_out1_clk_wiz_0
    BUFGCTRL_X0Y1        BUFG (Prop_bufg_I_O)         0.030    -1.869 r  I_pll/U0/clkout1_buf/O
                         net (fo=1, routed)           0.039    -1.830    I
    BUFGCTRL_X0Y0        BUFGCTRL (Prop_bufgctrl_I0_O)
                                                      0.030    -1.800 r  I_clk_rx/O
                         net (fo=146320, routed)      0.737    -1.063    I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/clk
    SLICE_X113Y251       FDPE                                         r  I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                         clock pessimism              0.465    -0.598    
    SLICE_X113Y251       FDPE (Remov_fdpe_C_PRE)     -0.072    -0.670    I_from_PRBFraw_to_PRBF1_0/GEN_sort_bx[1].I_gen_sort_BX_1/GEN_8[4].I_fifo/U0/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]
  -------------------------------------------------------------------
                         required time                          0.670    
                         arrival time                          -0.431    
  -------------------------------------------------------------------
                         slack                                  0.239    





---------------------------------------------------------------------------------------------------
Path Group:  **async_default**
From Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
  To Clock:  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK

Setup :            0  Failing Endpoints,  Worst Slack       26.407ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.244ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             26.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.363ns (12.318%)  route 2.584ns (87.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 32.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.891     6.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.289    32.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]/C
                         clock pessimism              0.225    32.799    
                         clock uncertainty           -0.035    32.763    
    SLICE_X90Y156        FDCE (Recov_fdce_C_CLR)     -0.306    32.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[12]
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 26.407    

Slack (MET) :             26.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.363ns (12.318%)  route 2.584ns (87.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 32.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.891     6.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.289    32.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]/C
                         clock pessimism              0.225    32.799    
                         clock uncertainty           -0.035    32.763    
    SLICE_X90Y156        FDCE (Recov_fdce_C_CLR)     -0.306    32.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[13]
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 26.407    

Slack (MET) :             26.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.363ns (12.318%)  route 2.584ns (87.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 32.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.891     6.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.289    32.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]/C
                         clock pessimism              0.225    32.799    
                         clock uncertainty           -0.035    32.763    
    SLICE_X90Y156        FDCE (Recov_fdce_C_CLR)     -0.306    32.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[14]
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 26.407    

Slack (MET) :             26.407ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.947ns  (logic 0.363ns (12.318%)  route 2.584ns (87.682%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.305ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.574ns = ( 32.574 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.891     6.050    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.289    32.574    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]/C
                         clock pessimism              0.225    32.799    
                         clock uncertainty           -0.035    32.763    
    SLICE_X90Y156        FDCE (Recov_fdce_C_CLR)     -0.306    32.457    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[15]
  -------------------------------------------------------------------
                         required time                         32.457    
                         arrival time                          -6.050    
  -------------------------------------------------------------------
                         slack                                 26.407    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[10]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[11]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[1]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[2]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[3]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    

Slack (MET) :             26.492ns  (required time - arrival time)
  Source:                 dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
                            (rising edge-triggered cell FDCE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
                            (recovery check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Recovery (Max at Slow Process Corner)
  Requirement:            30.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@30.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        2.863ns  (logic 0.363ns (12.680%)  route 2.500ns (87.320%))
  Logic Levels:           3  (LUT2=1 LUT6=2)
  Clock Path Skew:        -0.304ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.575ns = ( 32.575 - 30.000 ) 
    Source Clock Delay      (SCD):    3.104ns
    Clock Pessimism Removal (CPR):    0.225ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.402     1.402    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.093     1.495 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.609     3.104    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/CLK
    SLICE_X73Y147        FDCE                                         r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X73Y147        FDCE (Prop_fdce_C_Q)         0.223     3.327 r  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iTARGET_reg[15]/Q
                         net (fo=4, routed)           0.609     3.935    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/iCORE_ID[3]
    SLICE_X74Y153        LUT6 (Prop_lut6_I2_O)        0.043     3.978 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2/O
                         net (fo=9, routed)           0.385     4.363    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[2]_i_2_n_0
    SLICE_X74Y153        LUT6 (Prop_lut6_I0_O)        0.043     4.406 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in[17]_i_1/O
                         net (fo=23, routed)          0.700     5.106    dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/shift_reg_in_reg[17]
    SLICE_X82Y152        LUT2 (Prop_lut2_I0_O)        0.054     5.160 f  dbg_hub/inst/CORE_XSDB.U_ICON/U_CMD/ngwrdrst.grst.g7serrst.rst_wr_reg1_i_1/O
                         net (fo=40, routed)          0.807     5.966    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/AR[0]
    SLICE_X90Y155        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                     30.000    30.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000    30.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           1.202    31.202    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.083    31.285 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         1.290    32.575    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/idrck
    SLICE_X90Y155        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]/C
                         clock pessimism              0.225    32.800    
                         clock uncertainty           -0.035    32.764    
    SLICE_X90Y155        FDCE (Recov_fdce_C_CLR)     -0.306    32.458    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/shift_reg_in_reg[4]
  -------------------------------------------------------------------
                         required time                         32.458    
                         arrival time                          -5.966    
  -------------------------------------------------------------------
                         slack                                 26.492    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d1_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_d2_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.244ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.207ns  (logic 0.100ns (48.367%)  route 0.107ns (51.633%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.727ns
    Source Clock Delay      (SCD):    1.384ns
    Clock Pessimism Removal (CPR):    0.311ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.615     1.384    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X85Y156        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y156        FDPE (Prop_fdpe_C_Q)         0.100     1.484 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.wr_rst_reg_reg[1]/Q
                         net (fo=12, routed)          0.107     1.590    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/Q[0]
    SLICE_X87Y156        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.835     1.727    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/idrck
    SLICE_X87Y156        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]/C
                         clock pessimism             -0.311     1.416    
    SLICE_X87Y156        FDCE (Remov_fdce_C_CLR)     -0.069     1.347    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_WR/U_WR_FIFO/SUBCORE_FIFO.xsdbm_v1_1_wrfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gl0.wr/wpntr/gic0.gc0.count_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.347    
                         arrival time                           1.590    
  -------------------------------------------------------------------
                         slack                                  0.244    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.484%)  route 0.239ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.666     1.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X87Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.239     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.836     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X88Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.151     1.577    
    SLICE_X88Y150        FDCE (Remov_fdce_C_CLR)     -0.069     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.484%)  route 0.239ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.666     1.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X87Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.239     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.836     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X88Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]/C
                         clock pessimism             -0.151     1.577    
    SLICE_X88Y150        FDCE (Remov_fdce_C_CLR)     -0.069     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[2]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.484%)  route 0.239ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.666     1.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X87Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.239     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.836     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/idrck
    SLICE_X88Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]/C
                         clock pessimism             -0.151     1.577    
    SLICE_X88Y150        FDCE (Remov_fdce_C_CLR)     -0.069     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[1].rd_stg_inst/Q_reg_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.266    

Slack (MET) :             0.266ns  (arrival time - required time)
  Source:                 dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
                            (rising edge-triggered cell FDPE clocked by dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Destination:            dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
                            (removal check against rising-edge clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK  {rise@0.000ns fall@15.000ns period=30.000ns})
  Path Group:             **async_default**
  Path Type:              Removal (Min at Fast Process Corner)
  Requirement:            0.000ns  (dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns - dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise@0.000ns)
  Data Path Delay:        0.339ns  (logic 0.100ns (29.484%)  route 0.239ns (70.516%))
  Logic Levels:           0  
  Clock Path Skew:        0.142ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.728ns
    Source Clock Delay      (SCD):    1.435ns
    Clock Pessimism Removal (CPR):    0.151ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.743     0.743    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.026     0.769 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.666     1.435    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/idrck
    SLICE_X87Y148        FDPE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y148        FDPE (Prop_fdpe_C_Q)         0.100     1.535 f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/rstblk/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1]/Q
                         net (fo=16, routed)          0.239     1.774    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/ngwrdrst.grst.g7serrst.rd_rst_reg_reg[1][0]
    SLICE_X88Y150        FDCE                                         f  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/CLR
  -------------------------------------------------------------------    -------------------

                         (clock dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK rise edge)
                                                      0.000     0.000 r  
    BSCAN_X0Y0           BSCANE2                      0.000     0.000 r  dbg_hub/inst/N_EXT_BSCAN.bscan_inst/SERIES7_BSCAN.bscan_inst/DRCK
                         net (fo=1, routed)           0.862     0.862    dbg_hub/inst/DRCK
    BUFGCTRL_X0Y2        BUFG (Prop_bufg_I_O)         0.030     0.892 r  dbg_hub/inst/N_EXT_BSCAN.u_bufg_icon/O
                         net (fo=271, routed)         0.836     1.728    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/idrck
    SLICE_X88Y150        FDCE                                         r  dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]/C
                         clock pessimism             -0.151     1.577    
    SLICE_X88Y150        FDCE (Remov_fdce_C_CLR)     -0.069     1.508    dbg_hub/inst/CORE_XSDB.UUT_MASTER/U_ICON_INTERFACE/U_CMD6_RD/U_RD_FIFO/SUBCORE_FIFO.xsdbm_v1_1_rdfifo_inst/inst_fifo_gen/gconvfifo.rf/grf.rf/gntv_or_sync_fifo.gcx.clkx/gsync_stage[2].rd_stg_inst/Q_reg_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.508    
                         arrival time                           1.774    
  -------------------------------------------------------------------
                         slack                                  0.266    





