
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003513                       # Number of seconds simulated
sim_ticks                                  3513376371                       # Number of ticks simulated
final_tick                               529834010469                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 147187                       # Simulator instruction rate (inst/s)
host_op_rate                                   186016                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 256417                       # Simulator tick rate (ticks/s)
host_mem_usage                               16895532                       # Number of bytes of host memory used
host_seconds                                 13701.79                       # Real time elapsed on the host
sim_insts                                  2016725045                       # Number of instructions simulated
sim_ops                                    2548746119                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         4608                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        40448                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        88320                       # Number of bytes read from this memory
system.physmem.bytes_read::total               138496                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         4608                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            9728                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        99328                       # Number of bytes written to this memory
system.physmem.bytes_written::total             99328                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           36                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          316                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          690                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1082                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             776                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  776                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1311559                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     11512572                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1457288                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     25138212                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                39419631                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1311559                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1457288                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            2768847                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          28271380                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               28271380                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          28271380                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1311559                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     11512572                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1457288                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     25138212                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               67691011                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus0.numCycles                 8425364                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         3137336                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2556300                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       212693                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1280171                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1223157                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          331000                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         9489                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3288797                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              17128568                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            3137336                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1554157                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3797262                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles        1092202                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        432952                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            8                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines          1611483                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        86436                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      8396601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.522981                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.328529                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4599339     54.78%     54.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          394562      4.70%     59.48% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          392469      4.67%     64.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          487321      5.80%     69.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          149418      1.78%     71.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          191487      2.28%     74.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6          160229      1.91%     75.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          147685      1.76%     77.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1874091     22.32%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      8396601                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.372368                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.032977                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3449590                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       405804                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3629914                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        34010                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        877277                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       530413                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          321                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      20419087                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1899                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        877277                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3605756                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          48150                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       177243                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3505468                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       182701                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      19716843                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           13                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents        113219                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        49520                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     27688307                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     91864987                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     91864987                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     17191644                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps        10496618                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         3621                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1914                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           502480                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      1824874                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       946525                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         8539                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       223835                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          18530982                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         3636                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         14933511                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        32266                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      6172261                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     18611145                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          152                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      8396601                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.778519                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.915817                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2962072     35.28%     35.28% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1771820     21.10%     56.38% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2      1137880     13.55%     69.93% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       809847      9.64%     79.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       824597      9.82%     89.40% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       386469      4.60%     94.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       372615      4.44%     98.44% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60441      0.72%     99.16% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        70860      0.84%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      8396601                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          95244     75.39%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     75.39% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         15889     12.58%     87.97% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite        15203     12.03%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     12476910     83.55%     83.55% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       186997      1.25%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.80% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc         1706      0.01%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.81% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      1476019      9.88%     94.70% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       791879      5.30%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      14933511                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.772447                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt             126336                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008460                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     38422225                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     24706996                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     14516234                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      15059847                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        18068                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       702923                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses           14                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          121                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       234026                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        877277                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          25405                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         4303                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     18534620                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        39825                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      1824874                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       946525                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1900                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          3393                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           16                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          121                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect       128666                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       120166                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       248832                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     14674429                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      1378951                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       259082                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    2                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2141889                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2095172                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            762938                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.741697                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              14533045                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             14516234                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          9424596                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         26590109                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.722921                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.354440                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000000                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     12326897                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      6207756                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         3484                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       214224                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7519324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.639362                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.166591                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2936138     39.05%     39.05% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      2065349     27.47%     66.52% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       842064     11.20%     77.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       457542      6.08%     83.80% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       398239      5.30%     89.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       160738      2.14%     91.23% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       179533      2.39%     93.62% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       106818      1.42%     95.04% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       372903      4.96%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7519324                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000000                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      12326897                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               1834444                       # Number of memory references committed
system.switch_cpus0.commit.loads              1121945                       # Number of loads committed
system.switch_cpus0.commit.membars               1732                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1788603                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts         11096921                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       254808                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       372903                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            25680905                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           37947427                       # The number of ROB writes
system.switch_cpus0.timesIdled                   1845                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                  28763                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000000                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             12326897                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000000                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.842536                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.842536                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.186892                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.186892                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        65870662                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       20173667                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18867594                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          3478                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  12                       # Number of system calls
system.switch_cpus1.numCycles                 8425364                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3068007                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2499055                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206329                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1256876                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1192257                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          323406                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9145                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3067778                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16969135                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3068007                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1515663                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3737812                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1110478                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        594329                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           15                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines          1500616                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        85749                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8300205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.530397                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.310219                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4562393     54.97%     54.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          325764      3.92%     58.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          268214      3.23%     62.12% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          643492      7.75%     69.88% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          172638      2.08%     71.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          230140      2.77%     74.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          159884      1.93%     76.66% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           91852      1.11%     77.76% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1845828     22.24%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8300205                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.364139                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.014054                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3201341                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       580929                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3594950                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        22995                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        899983                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       522322                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          320                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20337422                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1592                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        899983                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3435818                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         103623                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       138754                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3378582                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       343438                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19616659                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents          215                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        137402                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       111897                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.FullRegisterEvents            1                       # Number of times there has been no free registers
system.switch_cpus1.rename.RenamedOperands     27417318                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     91606061                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     91606061                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16824183                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10593127                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         4134                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         2493                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           964151                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1846601                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       958674                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        18840                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       328092                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18523818                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         4142                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14691188                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        30482                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6381814                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19663009                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved          794                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8300205                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.769979                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.895825                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2878538     34.68%     34.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1784850     21.50%     56.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1161693     14.00%     70.18% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       863384     10.40%     80.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       748354      9.02%     89.60% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       392317      4.73%     94.32% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       332250      4.00%     98.33% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        66253      0.80%     99.13% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        72566      0.87%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8300205                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu          87222     69.54%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             1      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     69.54% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         19230     15.33%     84.87% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        18982     15.13%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12209637     83.11%     83.11% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       204882      1.39%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1640      0.01%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1468681     10.00%     94.51% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       806348      5.49%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14691188                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.743686                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             125435                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.008538                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37838498                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24909962                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14314848                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14816623                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        55980                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       732261                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses          328                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          193                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       244241                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked           16                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        899983                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          55989                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         8073                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18527961                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        42226                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1846601                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       958674                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         2472                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents          6598                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           13                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          193                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       124610                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       118023                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       242633                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14459274                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1376423                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       231914                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2162283                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2037141                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            785860                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.716160                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14324793                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14314848                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9310708                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26458846                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.699018                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351894                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9859576                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     12118147                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6410029                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3348                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       209754                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7400222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.637538                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.146912                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2851475     38.53%     38.53% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2059138     27.83%     66.36% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       831404     11.23%     77.59% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       478147      6.46%     84.05% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       381963      5.16%     89.22% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       160157      2.16%     91.38% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188763      2.55%     93.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        92855      1.25%     95.19% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       356320      4.81%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7400222                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9859576                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      12118147                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1828773                       # Number of memory references committed
system.switch_cpus1.commit.loads              1114340                       # Number of loads committed
system.switch_cpus1.commit.membars               1664                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1738222                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10922294                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       247078                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       356320                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25571922                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37956949                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3070                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 125159                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9859576                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             12118147                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9859576                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.854536                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.854536                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.170226                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.170226                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        65054877                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19763264                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18746248                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3344                       # number of misc regfile writes
system.l20.replacements                           352                       # number of replacements
system.l20.tagsinuse                     16382.504318                       # Cycle average of tags in use
system.l20.total_refs                          364737                       # Total number of references to valid blocks.
system.l20.sampled_refs                         16736                       # Sample count of references to valid blocks.
system.l20.avg_refs                         21.793559                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks         1350.395194                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    32.648087                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   157.792969                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.inst            20.870468                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data         14820.797600                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.082422                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.001993                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.009631                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.inst            0.001274                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.904590                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999909                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3471                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3472                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks            1050                       # number of Writeback hits
system.l20.Writeback_hits::total                 1050                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           39                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3510                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3511                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3510                       # number of overall hits
system.l20.overall_hits::total                   3511                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           36                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          316                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  352                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           36                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          316                       # number of demand (read+write) misses
system.l20.demand_misses::total                   352                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           36                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          316                       # number of overall misses
system.l20.overall_misses::total                  352                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst      6034043                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     29153498                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total       35187541                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst      6034043                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     29153498                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total        35187541                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst      6034043                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     29153498                       # number of overall miss cycles
system.l20.overall_miss_latency::total       35187541                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           37                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         3787                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               3824                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks         1050                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total             1050                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           39                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           37                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         3826                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                3863                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           37                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         3826                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               3863                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.083443                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.092050                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.082593                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.091121                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.972973                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.082593                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.091121                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 167612.305556                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 92257.905063                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 99964.605114                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 167612.305556                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 92257.905063                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 99964.605114                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 167612.305556                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 92257.905063                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 99964.605114                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 252                       # number of writebacks
system.l20.writebacks::total                      252                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           36                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          316                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             352                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           36                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          316                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              352                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           36                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          316                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             352                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst      5766409                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     26800703                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     32567112                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst      5766409                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     26800703                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     32567112                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst      5766409                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     26800703                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     32567112                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.083443                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.092050                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.082593                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.091121                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.972973                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.082593                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.091121                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 160178.027778                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 84812.351266                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 92520.204545                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 160178.027778                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 84812.351266                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 92520.204545                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 160178.027778                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 84812.351266                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 92520.204545                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           730                       # number of replacements
system.l21.tagsinuse                     16382.139523                       # Cycle average of tags in use
system.l21.total_refs                          603913                       # Total number of references to valid blocks.
system.l21.sampled_refs                         17114                       # Sample count of references to valid blocks.
system.l21.avg_refs                         35.287659                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks         2545.695801                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    35.888600                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   321.598638                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data         13478.956485                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.155377                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.002190                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.019629                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.822690                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999886                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         4771                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   4772                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks            2785                       # number of Writeback hits
system.l21.Writeback_hits::total                 2785                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           47                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   47                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         4818                       # number of demand (read+write) hits
system.l21.demand_hits::total                    4819                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         4818                       # number of overall hits
system.l21.overall_hits::total                   4819                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           40                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          687                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  727                       # number of ReadReq misses
system.l21.ReadExReq_misses::switch_cpus1.data            3                       # number of ReadExReq misses
system.l21.ReadExReq_misses::total                  3                       # number of ReadExReq misses
system.l21.demand_misses::switch_cpus1.inst           40                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          690                       # number of demand (read+write) misses
system.l21.demand_misses::total                   730                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           40                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          690                       # number of overall misses
system.l21.overall_misses::total                  730                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst      5984739                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     56230646                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total       62215385                       # number of ReadReq miss cycles
system.l21.ReadExReq_miss_latency::switch_cpus1.data       300820                       # number of ReadExReq miss cycles
system.l21.ReadExReq_miss_latency::total       300820                       # number of ReadExReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst      5984739                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     56531466                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total        62516205                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst      5984739                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     56531466                       # number of overall miss cycles
system.l21.overall_miss_latency::total       62516205                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           41                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         5458                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               5499                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks         2785                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total             2785                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           50                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               50                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           41                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         5508                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                5549                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           41                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         5508                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               5549                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.125870                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.132206                       # miss rate for ReadReq accesses
system.l21.ReadExReq_miss_rate::switch_cpus1.data     0.060000                       # miss rate for ReadExReq accesses
system.l21.ReadExReq_miss_rate::total        0.060000                       # miss rate for ReadExReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.125272                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.131555                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.975610                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.125272                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.131555                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 149618.475000                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 81849.557496                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 85578.246217                       # average ReadReq miss latency
system.l21.ReadExReq_avg_miss_latency::switch_cpus1.data 100273.333333                       # average ReadExReq miss latency
system.l21.ReadExReq_avg_miss_latency::total 100273.333333                       # average ReadExReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 149618.475000                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 81929.660870                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 85638.636986                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 149618.475000                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 81929.660870                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 85638.636986                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 524                       # number of writebacks
system.l21.writebacks::total                      524                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           40                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          687                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             727                       # number of ReadReq MSHR misses
system.l21.ReadExReq_mshr_misses::switch_cpus1.data            3                       # number of ReadExReq MSHR misses
system.l21.ReadExReq_mshr_misses::total             3                       # number of ReadExReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           40                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          690                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              730                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           40                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          690                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             730                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst      5679934                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     50878454                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     56558388                       # number of ReadReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::switch_cpus1.data       278053                       # number of ReadExReq MSHR miss cycles
system.l21.ReadExReq_mshr_miss_latency::total       278053                       # number of ReadExReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst      5679934                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     51156507                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     56836441                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst      5679934                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     51156507                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     56836441                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.125870                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.132206                       # mshr miss rate for ReadReq accesses
system.l21.ReadExReq_mshr_miss_rate::switch_cpus1.data     0.060000                       # mshr miss rate for ReadExReq accesses
system.l21.ReadExReq_mshr_miss_rate::total     0.060000                       # mshr miss rate for ReadExReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.125272                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.131555                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.975610                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.125272                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.131555                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 141998.350000                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 74058.885007                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 77796.957359                       # average ReadReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::switch_cpus1.data 92684.333333                       # average ReadExReq mshr miss latency
system.l21.ReadExReq_avg_mshr_miss_latency::total 92684.333333                       # average ReadExReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 141998.350000                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 74139.865217                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 77858.138356                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 141998.350000                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 74139.865217                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 77858.138356                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               501.604819                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001620201                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   505                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1983406.338614                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    33.604819                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          468                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.053854                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.750000                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.803854                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1611432                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1611432                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1611432                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1611432                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1611432                       # number of overall hits
system.cpu0.icache.overall_hits::total        1611432                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           51                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           51                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           51                       # number of overall misses
system.cpu0.icache.overall_misses::total           51                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst      8368214                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total      8368214                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst      8368214                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total      8368214                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst      8368214                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total      8368214                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1611483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1611483                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1611483                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1611483                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1611483                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1611483                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000032                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000032                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000032                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000032                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 164082.627451                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 164082.627451                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 164082.627451                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 164082.627451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 164082.627451                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 164082.627451                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           14                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           14                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           37                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           37                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           37                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           37                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           37                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst      6129154                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total      6129154                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst      6129154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total      6129154                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst      6129154                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total      6129154                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000023                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000023                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000023                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 165652.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 165652.810811                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 165652.810811                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 165652.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 165652.810811                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 165652.810811                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  3826                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               147903470                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  4082                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              36233.089172                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   219.559433                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    36.440567                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.857654                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.142346                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      1081525                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        1081525                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       708745                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        708745                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1846                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1846                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1739                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1739                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      1790270                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         1790270                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      1790270                       # number of overall hits
system.cpu0.dcache.overall_hits::total        1790270                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         7380                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         7380                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data          166                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total          166                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         7546                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          7546                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         7546                       # number of overall misses
system.cpu0.dcache.overall_misses::total         7546                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    201721463                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    201721463                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      5914675                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      5914675                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    207636138                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    207636138                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    207636138                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    207636138                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      1088905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      1088905                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       708911                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1846                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1739                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      1797816                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      1797816                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      1797816                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      1797816                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.006777                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.006777                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000234                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000234                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.004197                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.004197                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.004197                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.004197                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 27333.531572                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 27333.531572                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 35630.572289                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 35630.572289                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 27516.053273                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 27516.053273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 27516.053273                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 27516.053273                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         1050                       # number of writebacks
system.cpu0.dcache.writebacks::total             1050                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         3593                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         3593                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data          127                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total          127                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         3720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         3720                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         3720                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         3720                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         3787                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         3787                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         3826                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         3826                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         3826                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         3826                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data     61179649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total     61179649                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       996468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       996468                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data     62176117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total     62176117                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data     62176117                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total     62176117                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002128                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002128                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 16155.175337                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 16155.175337                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 25550.461538                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 25550.461538                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 16250.945374                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 16250.945374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 16250.945374                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 16250.945374                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               510.819501                       # Cycle average of tags in use
system.cpu1.icache.total_refs               998374838                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1938591.918447                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    36.819501                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          474                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.059006                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.759615                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.818621                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1500565                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1500565                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1500565                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1500565                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1500565                       # number of overall hits
system.cpu1.icache.overall_hits::total        1500565                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           51                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           51                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           51                       # number of overall misses
system.cpu1.icache.overall_misses::total           51                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst      7595510                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total      7595510                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst      7595510                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total      7595510                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst      7595510                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total      7595510                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1500616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1500616                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1500616                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1500616                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1500616                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1500616                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000034                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000034                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000034                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000034                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 148931.568627                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 148931.568627                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 148931.568627                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 148931.568627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 148931.568627                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 148931.568627                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           41                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           41                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst      6098050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total      6098050                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst      6098050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total      6098050                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst      6098050                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total      6098050                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000027                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000027                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000027                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 148732.926829                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 148732.926829                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 148732.926829                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 148732.926829                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 148732.926829                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 148732.926829                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  5508                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               157196184                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  5764                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              27272.065232                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.837420                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.162580                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.874365                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.125635                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1045852                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1045852                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       710417                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        710417                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1893                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1893                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1672                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1672                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1756269                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1756269                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1756269                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1756269                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        13666                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        13666                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          502                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          502                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        14168                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         14168                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        14168                       # number of overall misses
system.cpu1.dcache.overall_misses::total        14168                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    467184503                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    467184503                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data     39857212                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total     39857212                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    507041715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    507041715                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    507041715                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    507041715                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059518                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       710919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       710919                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1893                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1672                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1770437                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1770437                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1770437                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1770437                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.012898                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.012898                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000706                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000706                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.008003                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.008003                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.008003                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.008003                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 34185.899532                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 34185.899532                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 79396.836653                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 79396.836653                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 35787.811618                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 35787.811618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 35787.811618                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 35787.811618                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets        64350                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              1                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets        64350                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         2785                       # number of writebacks
system.cpu1.dcache.writebacks::total             2785                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         8208                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         8208                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          452                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          452                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         8660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         8660                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         8660                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         8660                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         5458                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         5458                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           50                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         5508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         5508                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         5508                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         5508                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data     97568928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total     97568928                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1321916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1321916                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data     98890844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total     98890844                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data     98890844                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total     98890844                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.005151                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000070                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.003111                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.003111                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.003111                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 17876.315134                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 17876.315134                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 26438.320000                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 26438.320000                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 17954.038489                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 17954.038489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 17954.038489                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 17954.038489                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
