

================================================================
== Vitis HLS Report for 'yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y'
================================================================
* Date:           Sun Mar  2 10:35:42 2025

* Version:        2024.2 (Build 5238294 on Nov  8 2024)
* Project:        yuv_filter_soultion4
* Solution:       hls (Vitis Kernel Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.728 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute)  |     Interval    |                    Pipeline                    |
    |   min   |   max   |    min   |    max    |  min  |   max   |                      Type                      |
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+
    |    40004|  2457604|  0.400 ms|  24.576 ms|  40001|  2457601|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+-----------+-------+---------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  |       Trip      |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  |      Count      | Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+
        |- YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y  |    40002|  2457602|         4|          1|          1|  40000 ~ 2457600|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+-----------------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     88|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    0|       0|    123|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       0|     90|    -|
|Register         |        -|    -|     114|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|     114|    301|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +------------------------+--------------------+---------+----+---+----+-----+
    |        Instance        |       Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +------------------------+--------------------+---------+----+---+----+-----+
    |mul_8ns_8ns_15_1_1_U48  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U49  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    |mul_8ns_8ns_15_1_1_U50  |mul_8ns_8ns_15_1_1  |        0|   0|  0|  41|    0|
    +------------------------+--------------------+---------+----+---+----+-----+
    |Total                   |                    |        0|   0|  0| 123|    0|
    +------------------------+--------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------+----------+----+---+----+------------+------------+
    |          Variable Name         | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------+----------+----+---+----+------------+------------+
    |add_ln156_fu_159_p2             |         +|   0|  0|  39|          32|           1|
    |icmp_ln156_fu_153_p2            |      icmp|   0|  0|  39|          32|          32|
    |ap_block_pp0_stage0_01001_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp2  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_01001_grp3  |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001       |        or|   0|  0|   2|           1|           1|
    |ap_enable_pp0                   |       xor|   0|  0|   2|           1|           2|
    +--------------------------------+----------+----+---+----+------------+------------+
    |Total                           |          |   0|  0|  88|          69|          39|
    +--------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   32|         64|
    |indvar_flatten_fu_66                  |   9|          2|   32|         64|
    |p_scale_channels_ch1_blk_n            |   9|          2|    1|          2|
    |p_scale_channels_ch2_blk_n            |   9|          2|    1|          2|
    |p_scale_channels_ch3_blk_n            |   9|          2|    1|          2|
    |p_yuv_channels_ch1_blk_n              |   9|          2|    1|          2|
    |p_yuv_channels_ch2_blk_n              |   9|          2|    1|          2|
    |p_yuv_channels_ch3_blk_n              |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  90|         20|   72|        144|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |U_reg_255                                  |   8|   0|    8|          0|
    |V_reg_260                                  |   8|   0|    8|          0|
    |Y_reg_250                                  |   8|   0|    8|          0|
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp2_done_reg  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp3_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |indvar_flatten_fu_66                       |  32|   0|   32|          0|
    |trunc_ln1_reg_270                          |   8|   0|    8|          0|
    |trunc_ln2_reg_275                          |   8|   0|    8|          0|
    |trunc_ln_reg_265                           |   8|   0|    8|          0|
    |zext_ln164_cast_reg_241                    |   8|   0|   15|          7|
    |zext_ln165_cast_reg_236                    |   8|   0|   15|          7|
    |zext_ln166_cast_reg_231                    |   8|   0|   15|          7|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 114|   0|  135|         21|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|              RTL Ports              | Dir | Bits|  Protocol  |                     Source Object                    |    C Type    |
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+
|ap_clk                               |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_rst                               |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_start                             |   in|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_done                              |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_idle                              |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|ap_ready                             |  out|    1|  ap_ctrl_hs|  yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y|  return value|
|p_yuv_channels_ch1_dout              |   in|    8|     ap_fifo|                                    p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_empty_n           |   in|    1|     ap_fifo|                                    p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_read              |  out|    1|     ap_fifo|                                    p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_num_data_valid    |   in|    3|     ap_fifo|                                    p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch1_fifo_cap          |   in|    3|     ap_fifo|                                    p_yuv_channels_ch1|       pointer|
|p_yuv_channels_ch2_dout              |   in|    8|     ap_fifo|                                    p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_empty_n           |   in|    1|     ap_fifo|                                    p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_read              |  out|    1|     ap_fifo|                                    p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_num_data_valid    |   in|    3|     ap_fifo|                                    p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch2_fifo_cap          |   in|    3|     ap_fifo|                                    p_yuv_channels_ch2|       pointer|
|p_yuv_channels_ch3_dout              |   in|    8|     ap_fifo|                                    p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_empty_n           |   in|    1|     ap_fifo|                                    p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_read              |  out|    1|     ap_fifo|                                    p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_num_data_valid    |   in|    3|     ap_fifo|                                    p_yuv_channels_ch3|       pointer|
|p_yuv_channels_ch3_fifo_cap          |   in|    3|     ap_fifo|                                    p_yuv_channels_ch3|       pointer|
|p_scale_channels_ch1_din             |  out|    8|     ap_fifo|                                  p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_full_n          |   in|    1|     ap_fifo|                                  p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_write           |  out|    1|     ap_fifo|                                  p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_num_data_valid  |   in|   32|     ap_fifo|                                  p_scale_channels_ch1|       pointer|
|p_scale_channels_ch1_fifo_cap        |   in|   32|     ap_fifo|                                  p_scale_channels_ch1|       pointer|
|p_scale_channels_ch2_din             |  out|    8|     ap_fifo|                                  p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_full_n          |   in|    1|     ap_fifo|                                  p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_write           |  out|    1|     ap_fifo|                                  p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_num_data_valid  |   in|   32|     ap_fifo|                                  p_scale_channels_ch2|       pointer|
|p_scale_channels_ch2_fifo_cap        |   in|   32|     ap_fifo|                                  p_scale_channels_ch2|       pointer|
|p_scale_channels_ch3_din             |  out|    8|     ap_fifo|                                  p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_full_n          |   in|    1|     ap_fifo|                                  p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_write           |  out|    1|     ap_fifo|                                  p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_num_data_valid  |   in|   32|     ap_fifo|                                  p_scale_channels_ch3|       pointer|
|p_scale_channels_ch3_fifo_cap        |   in|   32|     ap_fifo|                                  p_scale_channels_ch3|       pointer|
|bound                                |   in|   32|     ap_none|                                                 bound|        scalar|
|zext_ln164                           |   in|    8|     ap_none|                                            zext_ln164|        scalar|
|zext_ln165                           |   in|    8|     ap_none|                                            zext_ln165|        scalar|
|zext_ln166                           |   in|    8|     ap_none|                                            zext_ln166|        scalar|
+-------------------------------------+-----+-----+------------+------------------------------------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 5.72>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 7 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%zext_ln166_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln166"   --->   Operation 8 'read' 'zext_ln166_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%zext_ln165_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln165"   --->   Operation 9 'read' 'zext_ln165_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%zext_ln164_read = read i8 @_ssdm_op_Read.ap_auto.i8, i8 %zext_ln164"   --->   Operation 10 'read' 'zext_ln164_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%bound_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %bound"   --->   Operation 11 'read' 'bound_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%zext_ln166_cast = zext i8 %zext_ln166_read"   --->   Operation 12 'zext' 'zext_ln166_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%zext_ln165_cast = zext i8 %zext_ln165_read"   --->   Operation 13 'zext' 'zext_ln165_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%zext_ln164_cast = zext i8 %zext_ln164_read"   --->   Operation 14 'zext' 'zext_ln164_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 15 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 16 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_yuv_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 17 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch1, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 18 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch2, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 19 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %p_scale_channels_ch3, void @ap_fifo_str, i32 0, i32 0, void @p_str, i32 0, i32 0, void @p_str, void @p_str, void @p_str, i32 2, i32 2, i32 16, i32 16, void @p_str, void @p_str, i32 4294967295, i32 0, i32 0"   --->   Operation 20 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (1.58ns)   --->   "%store_ln0 = store i32 0, i32 %indvar_flatten"   --->   Operation 21 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.i"   --->   Operation 22 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i32 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 23 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (2.55ns)   --->   "%icmp_ln156 = icmp_eq  i32 %indvar_flatten_load, i32 %bound_read" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 24 'icmp' 'icmp_ln156' <Predicate = true> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln156 = br i1 %icmp_ln156, void %for.inc57.loopexit.i, void %yuv_scale.exit.exitStub" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 25 'br' 'br_ln156' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (2.55ns)   --->   "%add_ln156 = add i32 %indvar_flatten_load, i32 1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 26 'add' 'add_ln156' <Predicate = (!icmp_ln156)> <Delay = 2.55> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (1.58ns)   --->   "%store_ln156 = store i32 %add_ln156, i32 %indvar_flatten" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:156->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 27 'store' 'store_ln156' <Predicate = (!icmp_ln156)> <Delay = 1.58>

State 2 <SV = 1> <Delay = 3.63>
ST_2 : Operation 28 [1/1] ( I:3.63ns O:3.63ns )   --->   "%Y = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:161->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 28 'read' 'Y' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 29 [1/1] ( I:3.63ns O:3.63ns )   --->   "%U = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:162->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 29 'read' 'U' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_2 : Operation 30 [1/1] ( I:3.63ns O:3.63ns )   --->   "%V = read i8 @_ssdm_op_Read.ap_fifo.volatile.i8P0A, i8 %p_yuv_channels_ch3" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:163->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 30 'read' 'V' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>

State 3 <SV = 2> <Delay = 4.17>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%zext_ln164_1 = zext i8 %Y" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 31 'zext' 'zext_ln164_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (4.17ns)   --->   "%mul_ln164 = mul i15 %zext_ln164_1, i15 %zext_ln164_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:164->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 32 'mul' 'mul_ln164' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 33 [1/1] (0.00ns)   --->   "%zext_ln165_1 = zext i8 %U" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 33 'zext' 'zext_ln165_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 34 [1/1] (4.17ns)   --->   "%mul_ln165 = mul i15 %zext_ln165_1, i15 %zext_ln165_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:165->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 34 'mul' 'mul_ln165' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%zext_ln166_1 = zext i8 %V" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 35 'zext' 'zext_ln166_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (4.17ns)   --->   "%mul_ln166 = mul i15 %zext_ln166_1, i15 %zext_ln166_cast" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:166->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 36 'mul' 'mul_ln166' <Predicate = true> <Delay = 4.17> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.17> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln164, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:167->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 37 'partselect' 'trunc_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%trunc_ln1 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln165, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:168->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 38 'partselect' 'trunc_ln1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%trunc_ln2 = partselect i8 @_ssdm_op_PartSelect.i8.i15.i32.i32, i15 %mul_ln166, i32 7, i32 14" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:169->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 39 'partselect' 'trunc_ln2' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 47 [1/1] (1.58ns)   --->   "%ret_ln0 = ret"   --->   Operation 47 'ret' 'ret_ln0' <Predicate = (icmp_ln156)> <Delay = 1.58>

State 4 <SV = 3> <Delay = 3.63>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_str"   --->   Operation 40 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 40000, i64 2457600, i64 784400"   --->   Operation 41 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "%specpipeline_ln15 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_16" [E:/robot/project/xilinx_fpga_class/hls/lab2/w/yuv_filter_soultion4/hls_config.cfg:15->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 42 'specpipeline' 'specpipeline_ln15' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 43 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln167 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_scale_channels_ch1, i8 %trunc_ln" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:167->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 43 'write' 'write_ln167' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 44 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln168 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_scale_channels_ch2, i8 %trunc_ln1" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:168->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 44 'write' 'write_ln168' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 45 [1/1] ( I:3.63ns O:3.63ns )   --->   "%write_ln169 = write void @_ssdm_op_Write.ap_fifo.volatile.i8P0A, i8 %p_scale_channels_ch3, i8 %trunc_ln2" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:169->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 45 'write' 'write_ln169' <Predicate = true> <Delay = 3.63> <CoreInst = "FIFO_SRL">   --->   Core 80 'FIFO_SRL' <Latency = 0> <II = 1> <Delay = 3.63> <Storage> <Opcode : 'read' 'write' 'nbread' 'nbwrite'> <Ports = 0> <Width = 8> <Depth = 2> <FIFO>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%br_ln159 = br void %for.inc.i" [E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:159->E:/robot/project/xilinx_fpga_class/hls/lab2/yuv_filter.c:51]   --->   Operation 46 'br' 'br_ln159' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ bound]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_yuv_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_yuv_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ zext_ln164]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln165]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ zext_ln166]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ p_scale_channels_ch1]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_channels_ch2]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
Port [ p_scale_channels_ch3]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=3; pingpong=0; private_global=0; IO mode=ap_fifo:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
indvar_flatten        (alloca           ) [ 01000]
zext_ln166_read       (read             ) [ 00000]
zext_ln165_read       (read             ) [ 00000]
zext_ln164_read       (read             ) [ 00000]
bound_read            (read             ) [ 00000]
zext_ln166_cast       (zext             ) [ 01110]
zext_ln165_cast       (zext             ) [ 01110]
zext_ln164_cast       (zext             ) [ 01110]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
specinterface_ln0     (specinterface    ) [ 00000]
store_ln0             (store            ) [ 00000]
br_ln0                (br               ) [ 00000]
indvar_flatten_load   (load             ) [ 00000]
icmp_ln156            (icmp             ) [ 01110]
br_ln156              (br               ) [ 00000]
add_ln156             (add              ) [ 00000]
store_ln156           (store            ) [ 00000]
Y                     (read             ) [ 01010]
U                     (read             ) [ 01010]
V                     (read             ) [ 01010]
zext_ln164_1          (zext             ) [ 00000]
mul_ln164             (mul              ) [ 00000]
zext_ln165_1          (zext             ) [ 00000]
mul_ln165             (mul              ) [ 00000]
zext_ln166_1          (zext             ) [ 00000]
mul_ln166             (mul              ) [ 00000]
trunc_ln              (partselect       ) [ 01001]
trunc_ln1             (partselect       ) [ 01001]
trunc_ln2             (partselect       ) [ 01001]
specloopname_ln0      (specloopname     ) [ 00000]
speclooptripcount_ln0 (speclooptripcount) [ 00000]
specpipeline_ln15     (specpipeline     ) [ 00000]
write_ln167           (write            ) [ 00000]
write_ln168           (write            ) [ 00000]
write_ln169           (write            ) [ 00000]
br_ln159              (br               ) [ 00000]
ret_ln0               (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="bound">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="bound"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="p_yuv_channels_ch1">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="p_yuv_channels_ch2">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="p_yuv_channels_ch3">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_yuv_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="zext_ln164">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln164"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="zext_ln165">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln165"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="zext_ln166">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="zext_ln166"/></StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="p_scale_channels_ch1">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="p_scale_channels_ch2">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch2"/></StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="p_scale_channels_ch3">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_scale_channels_ch3"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i8"/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="ap_fifo_str"/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y_str"/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_16"/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_fifo.volatile.i8P0A"/></StgValue>
</bind>
</comp>

<comp id="66" class="1004" name="indvar_flatten_fu_66">
<pin_list>
<pin id="67" dir="0" index="0" bw="1" slack="0"/>
<pin id="68" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="zext_ln166_read_read_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="8" slack="0"/>
<pin id="72" dir="0" index="1" bw="8" slack="0"/>
<pin id="73" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln166_read/1 "/>
</bind>
</comp>

<comp id="76" class="1004" name="zext_ln165_read_read_fu_76">
<pin_list>
<pin id="77" dir="0" index="0" bw="8" slack="0"/>
<pin id="78" dir="0" index="1" bw="8" slack="0"/>
<pin id="79" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln165_read/1 "/>
</bind>
</comp>

<comp id="82" class="1004" name="zext_ln164_read_read_fu_82">
<pin_list>
<pin id="83" dir="0" index="0" bw="8" slack="0"/>
<pin id="84" dir="0" index="1" bw="8" slack="0"/>
<pin id="85" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="zext_ln164_read/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="bound_read_read_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="32" slack="0"/>
<pin id="90" dir="0" index="1" bw="32" slack="0"/>
<pin id="91" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="bound_read/1 "/>
</bind>
</comp>

<comp id="94" class="1004" name="Y_read_fu_94">
<pin_list>
<pin id="95" dir="0" index="0" bw="8" slack="0"/>
<pin id="96" dir="0" index="1" bw="8" slack="0"/>
<pin id="97" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="Y/2 "/>
</bind>
</comp>

<comp id="100" class="1004" name="U_read_fu_100">
<pin_list>
<pin id="101" dir="0" index="0" bw="8" slack="0"/>
<pin id="102" dir="0" index="1" bw="8" slack="0"/>
<pin id="103" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="U/2 "/>
</bind>
</comp>

<comp id="106" class="1004" name="V_read_fu_106">
<pin_list>
<pin id="107" dir="0" index="0" bw="8" slack="0"/>
<pin id="108" dir="0" index="1" bw="8" slack="0"/>
<pin id="109" dir="1" index="2" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="V/2 "/>
</bind>
</comp>

<comp id="112" class="1004" name="write_ln167_write_fu_112">
<pin_list>
<pin id="113" dir="0" index="0" bw="0" slack="0"/>
<pin id="114" dir="0" index="1" bw="8" slack="0"/>
<pin id="115" dir="0" index="2" bw="8" slack="1"/>
<pin id="116" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln167/4 "/>
</bind>
</comp>

<comp id="119" class="1004" name="write_ln168_write_fu_119">
<pin_list>
<pin id="120" dir="0" index="0" bw="0" slack="0"/>
<pin id="121" dir="0" index="1" bw="8" slack="0"/>
<pin id="122" dir="0" index="2" bw="8" slack="1"/>
<pin id="123" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln168/4 "/>
</bind>
</comp>

<comp id="126" class="1004" name="write_ln169_write_fu_126">
<pin_list>
<pin id="127" dir="0" index="0" bw="0" slack="0"/>
<pin id="128" dir="0" index="1" bw="8" slack="0"/>
<pin id="129" dir="0" index="2" bw="8" slack="1"/>
<pin id="130" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln169/4 "/>
</bind>
</comp>

<comp id="133" class="1004" name="zext_ln166_cast_fu_133">
<pin_list>
<pin id="134" dir="0" index="0" bw="8" slack="0"/>
<pin id="135" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_cast/1 "/>
</bind>
</comp>

<comp id="137" class="1004" name="zext_ln165_cast_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="8" slack="0"/>
<pin id="139" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_cast/1 "/>
</bind>
</comp>

<comp id="141" class="1004" name="zext_ln164_cast_fu_141">
<pin_list>
<pin id="142" dir="0" index="0" bw="8" slack="0"/>
<pin id="143" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_cast/1 "/>
</bind>
</comp>

<comp id="145" class="1004" name="store_ln0_store_fu_145">
<pin_list>
<pin id="146" dir="0" index="0" bw="1" slack="0"/>
<pin id="147" dir="0" index="1" bw="32" slack="0"/>
<pin id="148" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="150" class="1004" name="indvar_flatten_load_load_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="32" slack="0"/>
<pin id="152" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="153" class="1004" name="icmp_ln156_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="32" slack="0"/>
<pin id="155" dir="0" index="1" bw="32" slack="0"/>
<pin id="156" dir="1" index="2" bw="1" slack="2"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln156/1 "/>
</bind>
</comp>

<comp id="159" class="1004" name="add_ln156_fu_159">
<pin_list>
<pin id="160" dir="0" index="0" bw="32" slack="0"/>
<pin id="161" dir="0" index="1" bw="1" slack="0"/>
<pin id="162" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln156/1 "/>
</bind>
</comp>

<comp id="165" class="1004" name="store_ln156_store_fu_165">
<pin_list>
<pin id="166" dir="0" index="0" bw="32" slack="0"/>
<pin id="167" dir="0" index="1" bw="32" slack="0"/>
<pin id="168" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln156/1 "/>
</bind>
</comp>

<comp id="170" class="1004" name="zext_ln164_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="8" slack="1"/>
<pin id="172" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln164_1/3 "/>
</bind>
</comp>

<comp id="173" class="1004" name="mul_ln164_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="8" slack="0"/>
<pin id="175" dir="0" index="1" bw="8" slack="2"/>
<pin id="176" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln164/3 "/>
</bind>
</comp>

<comp id="178" class="1004" name="zext_ln165_1_fu_178">
<pin_list>
<pin id="179" dir="0" index="0" bw="8" slack="1"/>
<pin id="180" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln165_1/3 "/>
</bind>
</comp>

<comp id="181" class="1004" name="mul_ln165_fu_181">
<pin_list>
<pin id="182" dir="0" index="0" bw="8" slack="0"/>
<pin id="183" dir="0" index="1" bw="8" slack="2"/>
<pin id="184" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln165/3 "/>
</bind>
</comp>

<comp id="186" class="1004" name="zext_ln166_1_fu_186">
<pin_list>
<pin id="187" dir="0" index="0" bw="8" slack="1"/>
<pin id="188" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln166_1/3 "/>
</bind>
</comp>

<comp id="189" class="1004" name="mul_ln166_fu_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="8" slack="0"/>
<pin id="191" dir="0" index="1" bw="8" slack="2"/>
<pin id="192" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln166/3 "/>
</bind>
</comp>

<comp id="194" class="1004" name="trunc_ln_fu_194">
<pin_list>
<pin id="195" dir="0" index="0" bw="8" slack="0"/>
<pin id="196" dir="0" index="1" bw="15" slack="0"/>
<pin id="197" dir="0" index="2" bw="4" slack="0"/>
<pin id="198" dir="0" index="3" bw="5" slack="0"/>
<pin id="199" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/3 "/>
</bind>
</comp>

<comp id="204" class="1004" name="trunc_ln1_fu_204">
<pin_list>
<pin id="205" dir="0" index="0" bw="8" slack="0"/>
<pin id="206" dir="0" index="1" bw="15" slack="0"/>
<pin id="207" dir="0" index="2" bw="4" slack="0"/>
<pin id="208" dir="0" index="3" bw="5" slack="0"/>
<pin id="209" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln1/3 "/>
</bind>
</comp>

<comp id="214" class="1004" name="trunc_ln2_fu_214">
<pin_list>
<pin id="215" dir="0" index="0" bw="8" slack="0"/>
<pin id="216" dir="0" index="1" bw="15" slack="0"/>
<pin id="217" dir="0" index="2" bw="4" slack="0"/>
<pin id="218" dir="0" index="3" bw="5" slack="0"/>
<pin id="219" dir="1" index="4" bw="8" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln2/3 "/>
</bind>
</comp>

<comp id="224" class="1005" name="indvar_flatten_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="32" slack="0"/>
<pin id="226" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="231" class="1005" name="zext_ln166_cast_reg_231">
<pin_list>
<pin id="232" dir="0" index="0" bw="15" slack="2"/>
<pin id="233" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln166_cast "/>
</bind>
</comp>

<comp id="236" class="1005" name="zext_ln165_cast_reg_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="15" slack="2"/>
<pin id="238" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln165_cast "/>
</bind>
</comp>

<comp id="241" class="1005" name="zext_ln164_cast_reg_241">
<pin_list>
<pin id="242" dir="0" index="0" bw="15" slack="2"/>
<pin id="243" dir="1" index="1" bw="15" slack="2"/>
</pin_list>
<bind>
<opset="zext_ln164_cast "/>
</bind>
</comp>

<comp id="246" class="1005" name="icmp_ln156_reg_246">
<pin_list>
<pin id="247" dir="0" index="0" bw="1" slack="2"/>
<pin id="248" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln156 "/>
</bind>
</comp>

<comp id="250" class="1005" name="Y_reg_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="8" slack="1"/>
<pin id="252" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="Y "/>
</bind>
</comp>

<comp id="255" class="1005" name="U_reg_255">
<pin_list>
<pin id="256" dir="0" index="0" bw="8" slack="1"/>
<pin id="257" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="U "/>
</bind>
</comp>

<comp id="260" class="1005" name="V_reg_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="8" slack="1"/>
<pin id="262" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="V "/>
</bind>
</comp>

<comp id="265" class="1005" name="trunc_ln_reg_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="8" slack="1"/>
<pin id="267" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="270" class="1005" name="trunc_ln1_reg_270">
<pin_list>
<pin id="271" dir="0" index="0" bw="8" slack="1"/>
<pin id="272" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln1 "/>
</bind>
</comp>

<comp id="275" class="1005" name="trunc_ln2_reg_275">
<pin_list>
<pin id="276" dir="0" index="0" bw="8" slack="1"/>
<pin id="277" dir="1" index="1" bw="8" slack="1"/>
</pin_list>
<bind>
<opset="trunc_ln2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="69"><net_src comp="20" pin="0"/><net_sink comp="66" pin=0"/></net>

<net id="74"><net_src comp="22" pin="0"/><net_sink comp="70" pin=0"/></net>

<net id="75"><net_src comp="12" pin="0"/><net_sink comp="70" pin=1"/></net>

<net id="80"><net_src comp="22" pin="0"/><net_sink comp="76" pin=0"/></net>

<net id="81"><net_src comp="10" pin="0"/><net_sink comp="76" pin=1"/></net>

<net id="86"><net_src comp="22" pin="0"/><net_sink comp="82" pin=0"/></net>

<net id="87"><net_src comp="8" pin="0"/><net_sink comp="82" pin=1"/></net>

<net id="92"><net_src comp="24" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="93"><net_src comp="0" pin="0"/><net_sink comp="88" pin=1"/></net>

<net id="98"><net_src comp="40" pin="0"/><net_sink comp="94" pin=0"/></net>

<net id="99"><net_src comp="2" pin="0"/><net_sink comp="94" pin=1"/></net>

<net id="104"><net_src comp="40" pin="0"/><net_sink comp="100" pin=0"/></net>

<net id="105"><net_src comp="4" pin="0"/><net_sink comp="100" pin=1"/></net>

<net id="110"><net_src comp="40" pin="0"/><net_sink comp="106" pin=0"/></net>

<net id="111"><net_src comp="6" pin="0"/><net_sink comp="106" pin=1"/></net>

<net id="117"><net_src comp="64" pin="0"/><net_sink comp="112" pin=0"/></net>

<net id="118"><net_src comp="14" pin="0"/><net_sink comp="112" pin=1"/></net>

<net id="124"><net_src comp="64" pin="0"/><net_sink comp="119" pin=0"/></net>

<net id="125"><net_src comp="16" pin="0"/><net_sink comp="119" pin=1"/></net>

<net id="131"><net_src comp="64" pin="0"/><net_sink comp="126" pin=0"/></net>

<net id="132"><net_src comp="18" pin="0"/><net_sink comp="126" pin=1"/></net>

<net id="136"><net_src comp="70" pin="2"/><net_sink comp="133" pin=0"/></net>

<net id="140"><net_src comp="76" pin="2"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="82" pin="2"/><net_sink comp="141" pin=0"/></net>

<net id="149"><net_src comp="30" pin="0"/><net_sink comp="145" pin=0"/></net>

<net id="157"><net_src comp="150" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="158"><net_src comp="88" pin="2"/><net_sink comp="153" pin=1"/></net>

<net id="163"><net_src comp="150" pin="1"/><net_sink comp="159" pin=0"/></net>

<net id="164"><net_src comp="20" pin="0"/><net_sink comp="159" pin=1"/></net>

<net id="169"><net_src comp="159" pin="2"/><net_sink comp="165" pin=0"/></net>

<net id="177"><net_src comp="170" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="185"><net_src comp="178" pin="1"/><net_sink comp="181" pin=0"/></net>

<net id="193"><net_src comp="186" pin="1"/><net_sink comp="189" pin=0"/></net>

<net id="200"><net_src comp="42" pin="0"/><net_sink comp="194" pin=0"/></net>

<net id="201"><net_src comp="173" pin="2"/><net_sink comp="194" pin=1"/></net>

<net id="202"><net_src comp="44" pin="0"/><net_sink comp="194" pin=2"/></net>

<net id="203"><net_src comp="46" pin="0"/><net_sink comp="194" pin=3"/></net>

<net id="210"><net_src comp="42" pin="0"/><net_sink comp="204" pin=0"/></net>

<net id="211"><net_src comp="181" pin="2"/><net_sink comp="204" pin=1"/></net>

<net id="212"><net_src comp="44" pin="0"/><net_sink comp="204" pin=2"/></net>

<net id="213"><net_src comp="46" pin="0"/><net_sink comp="204" pin=3"/></net>

<net id="220"><net_src comp="42" pin="0"/><net_sink comp="214" pin=0"/></net>

<net id="221"><net_src comp="189" pin="2"/><net_sink comp="214" pin=1"/></net>

<net id="222"><net_src comp="44" pin="0"/><net_sink comp="214" pin=2"/></net>

<net id="223"><net_src comp="46" pin="0"/><net_sink comp="214" pin=3"/></net>

<net id="227"><net_src comp="66" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="145" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="150" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="165" pin=1"/></net>

<net id="234"><net_src comp="133" pin="1"/><net_sink comp="231" pin=0"/></net>

<net id="235"><net_src comp="231" pin="1"/><net_sink comp="189" pin=1"/></net>

<net id="239"><net_src comp="137" pin="1"/><net_sink comp="236" pin=0"/></net>

<net id="240"><net_src comp="236" pin="1"/><net_sink comp="181" pin=1"/></net>

<net id="244"><net_src comp="141" pin="1"/><net_sink comp="241" pin=0"/></net>

<net id="245"><net_src comp="241" pin="1"/><net_sink comp="173" pin=1"/></net>

<net id="249"><net_src comp="153" pin="2"/><net_sink comp="246" pin=0"/></net>

<net id="253"><net_src comp="94" pin="2"/><net_sink comp="250" pin=0"/></net>

<net id="254"><net_src comp="250" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="258"><net_src comp="100" pin="2"/><net_sink comp="255" pin=0"/></net>

<net id="259"><net_src comp="255" pin="1"/><net_sink comp="178" pin=0"/></net>

<net id="263"><net_src comp="106" pin="2"/><net_sink comp="260" pin=0"/></net>

<net id="264"><net_src comp="260" pin="1"/><net_sink comp="186" pin=0"/></net>

<net id="268"><net_src comp="194" pin="4"/><net_sink comp="265" pin=0"/></net>

<net id="269"><net_src comp="265" pin="1"/><net_sink comp="112" pin=2"/></net>

<net id="273"><net_src comp="204" pin="4"/><net_sink comp="270" pin=0"/></net>

<net id="274"><net_src comp="270" pin="1"/><net_sink comp="119" pin=2"/></net>

<net id="278"><net_src comp="214" pin="4"/><net_sink comp="275" pin=0"/></net>

<net id="279"><net_src comp="275" pin="1"/><net_sink comp="126" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: p_yuv_channels_ch1 | {}
	Port: p_yuv_channels_ch2 | {}
	Port: p_yuv_channels_ch3 | {}
	Port: p_scale_channels_ch1 | {4 }
	Port: p_scale_channels_ch2 | {4 }
	Port: p_scale_channels_ch3 | {4 }
 - Input state : 
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : bound | {1 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch1 | {2 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch2 | {2 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_yuv_channels_ch3 | {2 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln164 | {1 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln165 | {1 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : zext_ln166 | {1 }
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_scale_channels_ch1 | {}
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_scale_channels_ch2 | {}
	Port: yuv_scale_Pipeline_YUV_SCALE_LOOP_X_YUV_SCALE_LOOP_Y : p_scale_channels_ch3 | {}
  - Chain level:
	State 1
		store_ln0 : 1
		indvar_flatten_load : 1
		icmp_ln156 : 2
		br_ln156 : 3
		add_ln156 : 2
		store_ln156 : 3
	State 2
	State 3
		mul_ln164 : 1
		mul_ln165 : 1
		mul_ln166 : 1
		trunc_ln : 2
		trunc_ln1 : 2
		trunc_ln2 : 2
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------------|---------|---------|---------|
| Operation|       Functional Unit      |   DSP   |    FF   |   LUT   |
|----------|----------------------------|---------|---------|---------|
|          |      mul_ln164_fu_173      |    0    |    0    |    41   |
|    mul   |      mul_ln165_fu_181      |    0    |    0    |    41   |
|          |      mul_ln166_fu_189      |    0    |    0    |    41   |
|----------|----------------------------|---------|---------|---------|
|   icmp   |      icmp_ln156_fu_153     |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|    add   |      add_ln156_fu_159      |    0    |    0    |    39   |
|----------|----------------------------|---------|---------|---------|
|          | zext_ln166_read_read_fu_70 |    0    |    0    |    0    |
|          | zext_ln165_read_read_fu_76 |    0    |    0    |    0    |
|          | zext_ln164_read_read_fu_82 |    0    |    0    |    0    |
|   read   |    bound_read_read_fu_88   |    0    |    0    |    0    |
|          |        Y_read_fu_94        |    0    |    0    |    0    |
|          |        U_read_fu_100       |    0    |    0    |    0    |
|          |        V_read_fu_106       |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |  write_ln167_write_fu_112  |    0    |    0    |    0    |
|   write  |  write_ln168_write_fu_119  |    0    |    0    |    0    |
|          |  write_ln169_write_fu_126  |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |   zext_ln166_cast_fu_133   |    0    |    0    |    0    |
|          |   zext_ln165_cast_fu_137   |    0    |    0    |    0    |
|   zext   |   zext_ln164_cast_fu_141   |    0    |    0    |    0    |
|          |     zext_ln164_1_fu_170    |    0    |    0    |    0    |
|          |     zext_ln165_1_fu_178    |    0    |    0    |    0    |
|          |     zext_ln166_1_fu_186    |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|          |       trunc_ln_fu_194      |    0    |    0    |    0    |
|partselect|      trunc_ln1_fu_204      |    0    |    0    |    0    |
|          |      trunc_ln2_fu_214      |    0    |    0    |    0    |
|----------|----------------------------|---------|---------|---------|
|   Total  |                            |    0    |    0    |   201   |
|----------|----------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+-----------------------+--------+
|                       |   FF   |
+-----------------------+--------+
|       U_reg_255       |    8   |
|       V_reg_260       |    8   |
|       Y_reg_250       |    8   |
|   icmp_ln156_reg_246  |    1   |
| indvar_flatten_reg_224|   32   |
|   trunc_ln1_reg_270   |    8   |
|   trunc_ln2_reg_275   |    8   |
|    trunc_ln_reg_265   |    8   |
|zext_ln164_cast_reg_241|   15   |
|zext_ln165_cast_reg_236|   15   |
|zext_ln166_cast_reg_231|   15   |
+-----------------------+--------+
|         Total         |   126  |
+-----------------------+--------+

* Multiplexer (MUX) list: 
|--------|------|------|------|--------|
|  Comp  |  Pin | Size |  BW  | S x BW |
|--------|------|------|------|--------|
|  Total |      |      |      |    0   |
|--------|------|------|------|--------|



* Summary:
+-----------+--------+--------+--------+
|           |   DSP  |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    0   |    0   |   201  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    -   |    -   |    -   |
|  Register |    -   |   126  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   126  |   201  |
+-----------+--------+--------+--------+
