
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.001246                       # Number of seconds simulated
sim_ticks                                  1246387146                       # Number of ticks simulated
final_tick                               449141466786                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 190201                       # Simulator instruction rate (inst/s)
host_op_rate                                   251517                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                  36439                       # Simulator tick rate (ticks/s)
host_mem_usage                               67381928                       # Number of bytes of host memory used
host_seconds                                 34204.40                       # Real time elapsed on the host
sim_insts                                  6505708945                       # Number of instructions simulated
sim_ops                                    8602981915                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         2944                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data        25344                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         3072                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data        25216                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus4.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.inst         3456                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus5.data        41984                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.inst         3328                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus6.data        14208                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus7.data        20480                       # Number of bytes read from this memory
system.physmem.bytes_read::total               210048                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         2944                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         3072                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus4.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus5.inst         3456                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus6.inst         3328                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus7.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           22784                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks        72448                       # Number of bytes written to this memory
system.physmem.bytes_written::total             72448                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           23                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data          198                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           24                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          197                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus4.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.inst           27                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus5.data          328                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.inst           26                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus6.data          111                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus7.data          160                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1641                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks             566                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus4.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus5.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus6.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus7.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu4.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu5.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu6.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu7.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                  566                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      2362027                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     20333971                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      2464724                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     20231274                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus4.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.inst      2772814                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus5.data     33684558                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.inst      2670117                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus6.data     11399347                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.inst      1437756                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus7.data     16431492                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               168525486                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      2362027                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      2464724                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus4.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus5.inst      2772814                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus6.inst      2670117                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus7.inst      1437756                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total           18280034                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          58126402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               58126402                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          58126402                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      2362027                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     20333971                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      2464724                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     20231274                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus4.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.inst      2772814                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus5.data     33684558                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.inst      2670117                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus6.data     11399347                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.inst      1437756                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus7.data     16431492                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              226651888                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus0.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups          221894                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted       196514                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect        19109                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups       142098                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits          137852                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS           13673                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect          650                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      2301823                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts               1258721                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches             221894                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches       151525                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles               278673                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles          62652                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles         53028                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.CacheLines           140602                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        18571                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     0.530137                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     1.784419                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         2398273     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1           41418      1.55%     91.14% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2           21622      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3           40476      1.51%     93.46% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4           13376      0.50%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5           37395      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6            6003      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7           10504      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8          107879      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      2676946                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.074238                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               0.421126                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         2257320                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles        98355                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles           277950                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles          314                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles         43001                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved        21981                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          421                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts       1414188                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1766                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles         43001                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         2262476                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles          64058                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        19373                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles           273531                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles        14501                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts       1411517                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents          1203                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        12347                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands      1857182                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups      6405369                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups      6405369                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps      1478061                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps          379098                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts            29063                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads       248840                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores        42683                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads          349                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores         9443                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded           1402264                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued          1302402                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued         1337                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined       269731                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined       571466                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     0.486525                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.104605                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2106740     78.70%     78.70% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1       185054      6.91%     85.61% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       183499      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       109411      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4        58534      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5        15440      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6        17467      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7          429      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8          372      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      2676946                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu           2347     57.54%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     57.54% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead           962     23.58%     81.12% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite          770     18.88%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu      1024572     78.67%     78.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult        10501      0.81%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead       225204     17.29%     96.77% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite        42030      3.23%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total       1302402                       # Type of FU issued
system.switch_cpus0.iq.rate                  0.435741                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt               4079                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.003132                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads      5287164                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes      1672218                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses      1267238                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses       1306481                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads         1107                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads        53543                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores         1797                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles         43001                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles          43319                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         1705                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts      1402471                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts          185                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts       248840                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts        42683                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents           513                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        11331                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect         8899                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts        20230                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts      1283730                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts       221572                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts        18670                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs              263575                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches          194572                       # Number of branches executed
system.switch_cpus0.iew.exec_stores             42003                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            0.429494                       # Inst execution rate
system.switch_cpus0.iew.wb_sent               1267816                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count              1267238                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers           766146                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers          1692781                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              0.423976                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.452596                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts      1000004                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps      1129677                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts       272866                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts        18794                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     0.428892                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     1.295406                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      2211164     83.95%     83.95% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1       167350      6.35%     90.30% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       106577      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3        33269      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4        55135      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5        11243      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6         7291      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7         6463      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8        35453      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      2633945                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts      1000004                       # Number of instructions committed
system.switch_cpus0.commit.committedOps       1129677                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs                236183                       # Number of memory references committed
system.switch_cpus0.commit.loads               195297                       # Number of loads committed
system.switch_cpus0.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus0.commit.branches            173317                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts           988113                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls        14525                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events        35453                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads             4001022                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes            2848126                       # The number of ROB writes
system.switch_cpus0.timesIdled                  52022                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 311993                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts            1000004                       # Number of Instructions Simulated
system.switch_cpus0.committedOps              1129677                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total      1000004                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      2.988927                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                2.988927                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      0.334568                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                0.334568                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads         5955939                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes        1657598                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads        1490197                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus1.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups          222616                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted       197193                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect        19242                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups       142624                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits          138198                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS           13734                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect          655                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      2308237                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts               1262779                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches             222616                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches       151932                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles               279566                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles          62985                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles         53542                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.CacheLines           141052                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        18701                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      2684967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     0.530452                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     1.784840                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         2405401     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1           41341      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2           21785      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3           40562      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4           13573      0.51%     93.96% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5           37462      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6            6065      0.23%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7           10568      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8          108210      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      2684967                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.074480                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               0.422484                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         2263597                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles        99011                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles           278840                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles          313                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles         43200                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved        22037                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          422                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts       1419249                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles         43200                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         2268788                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles          64670                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles        19346                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles           274385                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles        14572                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts       1416535                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents          1226                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        12394                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands      1864315                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups      6429209                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups      6429209                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps      1483762                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps          380553                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts            29192                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads       249333                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores        42883                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads          333                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores         9488                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded           1407121                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued          1306735                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued         1374                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined       270605                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined       575025                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      2684967                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     0.486686                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.104787                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2112652     78.68%     78.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1       186128      6.93%     85.62% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2       183919      6.85%     92.47% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       109755      4.09%     96.55% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4        58633      2.18%     98.74% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5        15486      0.58%     99.31% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6        17586      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7          438      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8          370      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      2684967                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu           2359     57.49%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     57.49% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead           968     23.59%     81.09% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite          776     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu      1028121     78.68%     78.68% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult        10587      0.81%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.49% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.50% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead       225707     17.27%     96.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite        42225      3.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total       1306735                       # Type of FU issued
system.switch_cpus1.iq.rate                  0.437190                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt               4103                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.003140                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads      5303914                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes      1677949                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses      1271378                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses       1310838                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads         1135                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads        53682                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses            8                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores         1769                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles         43200                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          43872                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles         1695                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts      1407328                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts          180                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts       249333                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts        42883                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents           496                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           20                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect        11454                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect         8918                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts        20372                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts      1287995                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts       221982                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts        18740                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs              264183                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches          195078                       # Number of branches executed
system.switch_cpus1.iew.exec_stores             42201                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            0.430920                       # Inst execution rate
system.switch_cpus1.iew.wb_sent               1271943                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count              1271378                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers           768585                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers          1700723                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              0.425361                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.451917                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      1003276                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps      1133729                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts       273680                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts        18926                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      2641767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     0.429156                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     1.295590                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2217174     83.93%     83.93% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1       168347      6.37%     90.30% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       106967      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3        33346      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4        55296      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5        11242      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6         7327      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7         6490      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8        35578      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      2641767                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      1003276                       # Number of instructions committed
system.switch_cpus1.commit.committedOps       1133729                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs                236765                       # Number of memory references committed
system.switch_cpus1.commit.loads               195651                       # Number of loads committed
system.switch_cpus1.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus1.commit.branches            173897                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts           991759                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls        14610                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events        35578                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads             4013585                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes            2858053                       # The number of ROB writes
system.switch_cpus1.timesIdled                  52206                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 303972                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            1003276                       # Number of Instructions Simulated
system.switch_cpus1.committedOps              1133729                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      1003276                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      2.979179                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                2.979179                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      0.335663                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                0.335663                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads         5975189                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes        1663510                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads        1494644                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus2.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups          222114                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted       196729                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect        19212                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups       142210                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits          137932                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS           13724                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect          652                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      2303550                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts               1259971                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches             222114                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches       151656                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles               279013                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles          62903                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles         53280                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.CacheLines           140784                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        18668                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     0.530310                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     1.784539                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         2400400     89.59%     89.59% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1           41315      1.54%     91.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2           21806      0.81%     91.94% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3           40503      1.51%     93.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4           13402      0.50%     93.95% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5           37492      1.40%     95.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6            6010      0.22%     95.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7           10525      0.39%     95.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8          107960      4.03%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      2679413                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.074312                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               0.421545                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         2259043                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles        98611                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles           278294                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles          312                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles         43147                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved        21974                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          423                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts       1415929                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1769                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles         43147                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         2264221                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          64380                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles        19345                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles           273858                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles        14456                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts       1413170                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents            5                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents          1121                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        12399                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands      1859555                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups      6413750                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups      6413750                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps      1479332                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps          380193                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts          199                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts          105                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts            29048                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads       248975                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores        42738                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads          327                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores         9442                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded           1403787                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded          202                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued          1303804                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued         1353                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined       270333                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined       573179                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved            5                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     0.486601                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.104864                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      2108848     78.71%     78.71% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1       184860      6.90%     85.60% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2       183855      6.86%     92.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       109450      4.08%     96.55% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4        58559      2.19%     98.74% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5        15571      0.58%     99.32% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6        17466      0.65%     99.97% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7          435      0.02%     99.99% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8          369      0.01%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      2679413                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu           2356     57.58%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     57.58% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead           962     23.51%     81.09% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite          774     18.91%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu      1025616     78.66%     78.66% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult        10517      0.81%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.47% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc           95      0.01%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.48% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead       225498     17.30%     96.77% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite        42078      3.23%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total       1303804                       # Type of FU issued
system.switch_cpus2.iq.rate                  0.436210                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt               4092                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.003139                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads      5292465                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes      1674343                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses      1268335                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses       1307896                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads         1111                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads        53603                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses            7                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation           23                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores         1804                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles         43147                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          43598                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         1664                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts      1403994                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts          174                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts       248975                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts        42738                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts          104                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents           474                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           21                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents           23                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect        11424                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect         8913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts        20337                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts      1284854                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts       221645                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts        18949                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs              263698                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches          194620                       # Number of branches executed
system.switch_cpus2.iew.exec_stores             42053                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            0.429870                       # Inst execution rate
system.switch_cpus2.iew.wb_sent               1268929                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count              1268335                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers           766707                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers          1695914                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              0.424343                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.452091                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      1000728                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps      1130565                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts       273487                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls          197                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts        18895                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     0.428851                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     1.295518                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      2213350     83.96%     83.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1       167156      6.34%     90.30% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       106835      4.05%     94.35% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3        33210      1.26%     95.61% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4        55200      2.09%     97.70% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5        11247      0.43%     98.13% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6         7301      0.28%     98.41% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7         6468      0.25%     98.65% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8        35499      1.35%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      2636266                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      1000728                       # Number of instructions committed
system.switch_cpus2.commit.committedOps       1130565                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs                236303                       # Number of memory references committed
system.switch_cpus2.commit.loads               195369                       # Number of loads committed
system.switch_cpus2.commit.membars                 98                       # Number of memory barriers committed
system.switch_cpus2.commit.branches            173445                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts           988911                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls        14543                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events        35499                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads             4004806                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes            2851305                       # The number of ROB writes
system.switch_cpus2.timesIdled                  52123                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 309526                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            1000728                       # Number of Instructions Simulated
system.switch_cpus2.committedOps              1130565                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      1000728                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      2.986765                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                2.986765                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      0.334810                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                0.334810                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads         5961169                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes        1659202                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads        1491520                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes           196                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus3.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups          234113                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted       192178                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect        24840                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups        96972                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits           90118                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS           23484                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2246721                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts               1335451                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches             234113                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches       113602                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles               292682                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles          70544                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        112631                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.CacheLines           139992                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        24551                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      2697278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     0.605289                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     1.953343                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         2404596     89.15%     89.15% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1           30988      1.15%     90.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2           37192      1.38%     91.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3           19845      0.74%     92.41% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4           22524      0.84%     93.25% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5           13073      0.48%     93.73% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6            8813      0.33%     94.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           22589      0.84%     94.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8          137658      5.10%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      2697278                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.078326                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               0.446798                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         2227420                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       132583                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles           290120                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles         2283                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles         44863                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved        37633                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts       1627463                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles         44863                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         2231374                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles          32953                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles        89264                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles           288442                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles        10374                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts       1625075                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents          2390                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents         4947                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands      2261863                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups      7563451                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups      7563451                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps      1906447                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps          355408                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts            30031                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads       155027                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores        83655                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads         2044                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores        17071                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded           1620573                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued          1523674                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued         1830                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined       215107                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined       501427                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      2697278                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     0.564893                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.256601                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2054730     76.18%     76.18% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1       259235      9.61%     85.79% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2       138678      5.14%     90.93% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3        95934      3.56%     94.49% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4        83663      3.10%     97.59% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5        42569      1.58%     99.17% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6        10577      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7         6814      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8         5078      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      2697278                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu            415     12.50%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     12.50% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead          1403     42.25%     54.74% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite         1503     45.26%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu      1276875     83.80%     83.80% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult        23824      1.56%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.37% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.38% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead       139905      9.18%     94.56% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite        82884      5.44%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total       1523674                       # Type of FU issued
system.switch_cpus3.iq.rate                  0.509771                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt               3321                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.002180                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads      5749773                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes      1836135                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses      1497647                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses       1526995                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads         3907                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads        28785                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores         1842                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked           71                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles         44863                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          27336                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         1516                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts      1620995                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts          276                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts       155027                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts        83655                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          1091                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect        13804                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect        14263                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts        28067                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts      1500366                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts       131820                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts        23304                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs              214664                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches          209372                       # Number of branches executed
system.switch_cpus3.iew.exec_stores             82844                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            0.501973                       # Inst execution rate
system.switch_cpus3.iew.wb_sent               1497731                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count              1497647                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers           892107                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers          2333117                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              0.501063                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.382367                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      1119487                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps      1373292                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts       247755                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts        24825                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      2652415                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     0.517752                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     1.335098                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2091177     78.84%     78.84% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1       260344      9.82%     88.66% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       109304      4.12%     92.78% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3        65298      2.46%     95.24% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4        45204      1.70%     96.94% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5        29302      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6        15538      0.59%     98.63% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        12092      0.46%     99.09% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8        24156      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      2652415                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      1119487                       # Number of instructions committed
system.switch_cpus3.commit.committedOps       1373292                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs                208052                       # Number of memory references committed
system.switch_cpus3.commit.loads               126242                       # Number of loads committed
system.switch_cpus3.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus3.commit.branches            196390                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts          1238190                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls        27929                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events        24156                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads             4249306                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes            3286970                       # The number of ROB writes
system.switch_cpus3.timesIdled                  36506                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 291661                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            1119487                       # Number of Instructions Simulated
system.switch_cpus3.committedOps              1373292                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      1119487                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      2.669918                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                2.669918                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      0.374543                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                0.374543                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads         6768561                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes        2082208                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads        1519179                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes           372                       # number of misc regfile writes
system.switch_cpus4.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus4.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus4.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus4.dtb.write_misses                0                       # DTB write misses
system.switch_cpus4.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.dtb.hits                        0                       # DTB hits
system.switch_cpus4.dtb.misses                      0                       # DTB misses
system.switch_cpus4.dtb.accesses                    0                       # DTB accesses
system.switch_cpus4.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus4.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus4.itb.read_hits                   0                       # DTB read hits
system.switch_cpus4.itb.read_misses                 0                       # DTB read misses
system.switch_cpus4.itb.write_hits                  0                       # DTB write hits
system.switch_cpus4.itb.write_misses                0                       # DTB write misses
system.switch_cpus4.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus4.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus4.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus4.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus4.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus4.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus4.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus4.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus4.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus4.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus4.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus4.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus4.itb.hits                        0                       # DTB hits
system.switch_cpus4.itb.misses                      0                       # DTB misses
system.switch_cpus4.itb.accesses                    0                       # DTB accesses
system.cpu4.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus4.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus4.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus4.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus4.BPredUnit.lookups          240967                       # Number of BP lookups
system.switch_cpus4.BPredUnit.condPredicted       197079                       # Number of conditional branches predicted
system.switch_cpus4.BPredUnit.condIncorrect        25143                       # Number of conditional branches incorrect
system.switch_cpus4.BPredUnit.BTBLookups        98049                       # Number of BTB lookups
system.switch_cpus4.BPredUnit.BTBHits           92361                       # Number of BTB hits
system.switch_cpus4.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus4.BPredUnit.usedRAS           24438                       # Number of times the RAS was used to get a target.
system.switch_cpus4.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus4.fetch.icacheStallCycles      2310859                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus4.fetch.Insts               1349683                       # Number of instructions fetch has processed
system.switch_cpus4.fetch.Branches             240967                       # Number of branches that fetch encountered
system.switch_cpus4.fetch.predictedBranches       116799                       # Number of branches that fetch has predicted taken
system.switch_cpus4.fetch.Cycles               280283                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus4.fetch.SquashCycles          69820                       # Number of cycles fetch has spent squashing
system.switch_cpus4.fetch.BlockedCycles         63551                       # Number of cycles fetch has spent blocked
system.switch_cpus4.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus4.fetch.CacheLines           142914                       # Number of cache lines fetched
system.switch_cpus4.fetch.IcacheSquashes        25000                       # Number of outstanding Icache misses that were squashed
system.switch_cpus4.fetch.rateDist::samples      2699076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::mean     0.614263                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::stdev     1.960483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::0         2418793     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::1           12972      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::2           20282      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::3           27412      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::4           28738      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::5           24447      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::6           12974      0.48%     94.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::7           20525      0.76%     95.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::8          132933      4.93%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.rateDist::total      2699076                       # Number of instructions fetched each cycle (Total)
system.switch_cpus4.fetch.branchRate         0.080620                       # Number of branch fetches per cycle
system.switch_cpus4.fetch.rate               0.451559                       # Number of inst fetches per cycle
system.switch_cpus4.decode.IdleCycles         2286842                       # Number of cycles decode is idle
system.switch_cpus4.decode.BlockedCycles        88081                       # Number of cycles decode is blocked
system.switch_cpus4.decode.RunCycles           279589                       # Number of cycles decode is running
system.switch_cpus4.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus4.decode.SquashCycles         44149                       # Number of cycles decode is squashing
system.switch_cpus4.decode.BranchResolved        39554                       # Number of times decode resolved a branch
system.switch_cpus4.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus4.decode.DecodedInsts       1654351                       # Number of instructions handled by decode
system.switch_cpus4.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus4.rename.SquashCycles         44149                       # Number of cycles rename is squashing
system.switch_cpus4.rename.IdleCycles         2293553                       # Number of cycles rename is idle
system.switch_cpus4.rename.BlockCycles          18046                       # Number of cycles rename is blocking
system.switch_cpus4.rename.serializeStallCycles        55112                       # count of cycles rename stalled for serializing inst
system.switch_cpus4.rename.RunCycles           273299                       # Number of cycles rename is running
system.switch_cpus4.rename.UnblockCycles        14912                       # Number of cycles rename is unblocking
system.switch_cpus4.rename.RenamedInsts       1652699                       # Number of instructions processed by rename
system.switch_cpus4.rename.IQFullEvents          2091                       # Number of times rename has blocked due to IQ full
system.switch_cpus4.rename.LSQFullEvents         6476                       # Number of times rename has blocked due to LSQ full
system.switch_cpus4.rename.RenamedOperands      2307360                       # Number of destination operands rename has renamed
system.switch_cpus4.rename.RenameLookups      7684240                       # Number of register rename lookups that rename has made
system.switch_cpus4.rename.int_rename_lookups      7684240                       # Number of integer rename lookups
system.switch_cpus4.rename.CommittedMaps      1967225                       # Number of HB maps that are committed
system.switch_cpus4.rename.UndoneMaps          340135                       # Number of HB maps that are undone due to squashing
system.switch_cpus4.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus4.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus4.rename.skidInsts            46319                       # count of insts added to the skid buffer
system.switch_cpus4.memDep0.insertedLoads       155522                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus4.memDep0.insertedStores        82964                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus4.memDep0.conflictingLoads          930                       # Number of conflicting loads.
system.switch_cpus4.memDep0.conflictingStores        21821                       # Number of conflicting stores.
system.switch_cpus4.iq.iqInstsAdded           1649296                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus4.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus4.iq.iqInstsIssued          1555584                       # Number of instructions issued
system.switch_cpus4.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus4.iq.iqSquashedInstsExamined       201479                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus4.iq.iqSquashedOperandsExamined       489195                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus4.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus4.iq.issued_per_cycle::samples      2699076                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::mean     0.576339                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::stdev     1.268466                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::0      2039919     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::1       272243     10.09%     85.66% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::2       137458      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::3       102783      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::4        80452      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::5        32901      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::6        20985      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::7        10827      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::8         1508      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus4.iq.issued_per_cycle::total      2699076                       # Number of insts issued each cycle
system.switch_cpus4.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus4.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntAlu      1308648     84.13%     84.13% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntMult        23152      1.49%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemRead       141031      9.07%     94.69% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::MemWrite        82560      5.31%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus4.iq.FU_type_0::total       1555584                       # Type of FU issued
system.switch_cpus4.iq.rate                  0.520447                       # Inst issue rate
system.switch_cpus4.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus4.iq.fu_busy_rate          0.001770                       # FU busy rate (busy events/executed inst)
system.switch_cpus4.iq.int_inst_queue_reads      5813330                       # Number of integer instruction queue reads
system.switch_cpus4.iq.int_inst_queue_writes      1851192                       # Number of integer instruction queue writes
system.switch_cpus4.iq.int_inst_queue_wakeup_accesses      1530293                       # Number of integer instruction queue wakeup accesses
system.switch_cpus4.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus4.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus4.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus4.iq.int_alu_accesses       1558337                       # Number of integer alu accesses
system.switch_cpus4.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus4.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus4.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.squashedLoads        27689                       # Number of loads squashed
system.switch_cpus4.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus4.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus4.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus4.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus4.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus4.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus4.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus4.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus4.iew.iewSquashCycles         44149                       # Number of cycles IEW is squashing
system.switch_cpus4.iew.iewBlockCycles          14465                       # Number of cycles IEW is blocking
system.switch_cpus4.iew.iewUnblockCycles         1543                       # Number of cycles IEW is unblocking
system.switch_cpus4.iew.iewDispatchedInsts      1649705                       # Number of instructions dispatched to IQ
system.switch_cpus4.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus4.iew.iewDispLoadInsts       155522                       # Number of dispatched load instructions
system.switch_cpus4.iew.iewDispStoreInsts        82964                       # Number of dispatched store instructions
system.switch_cpus4.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus4.iew.iewIQFullEvents          1327                       # Number of times the IQ has become full, causing a stall
system.switch_cpus4.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus4.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus4.iew.predictedTakenIncorrect        13694                       # Number of branches that were predicted taken incorrectly
system.switch_cpus4.iew.predictedNotTakenIncorrect        14694                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus4.iew.branchMispredicts        28388                       # Number of branch mispredicts detected at execute
system.switch_cpus4.iew.iewExecutedInsts      1532638                       # Number of executed instructions
system.switch_cpus4.iew.iewExecLoadInsts       132577                       # Number of load instructions executed
system.switch_cpus4.iew.iewExecSquashedInsts        22946                       # Number of squashed instructions skipped in execute
system.switch_cpus4.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus4.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus4.iew.exec_refs              215116                       # number of memory reference insts executed
system.switch_cpus4.iew.exec_branches          217186                       # Number of branches executed
system.switch_cpus4.iew.exec_stores             82539                       # Number of stores executed
system.switch_cpus4.iew.exec_rate            0.512770                       # Inst execution rate
system.switch_cpus4.iew.wb_sent               1530373                       # cumulative count of insts sent to commit
system.switch_cpus4.iew.wb_count              1530293                       # cumulative count of insts written-back
system.switch_cpus4.iew.wb_producers           879425                       # num instructions producing a value
system.switch_cpus4.iew.wb_consumers          2368831                       # num instructions consuming a value
system.switch_cpus4.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus4.iew.wb_rate              0.511985                       # insts written-back per cycle
system.switch_cpus4.iew.wb_fanout            0.371249                       # average fanout of values written-back
system.switch_cpus4.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus4.commit.commitCommittedInsts      1146638                       # The number of committed instructions
system.switch_cpus4.commit.commitCommittedOps      1410891                       # The number of committed instructions
system.switch_cpus4.commit.commitSquashedInsts       238816                       # The number of squashed insts skipped by commit
system.switch_cpus4.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus4.commit.branchMispredicts        25237                       # The number of times a branch was mispredicted
system.switch_cpus4.commit.committed_per_cycle::samples      2654927                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::mean     0.531424                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::stdev     1.375831                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::0      2073991     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::1       289046     10.89%     89.01% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::2       108103      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::3        51524      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::4        44777      1.69%     96.70% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::5        25152      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::6        21317      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::7         9839      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::8        31178      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus4.commit.committed_per_cycle::total      2654927                       # Number of insts commited each cycle
system.switch_cpus4.commit.committedInsts      1146638                       # Number of instructions committed
system.switch_cpus4.commit.committedOps       1410891                       # Number of ops (including micro ops) committed
system.switch_cpus4.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus4.commit.refs                209189                       # Number of memory references committed
system.switch_cpus4.commit.loads               127833                       # Number of loads committed
system.switch_cpus4.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus4.commit.branches            203412                       # Number of branches committed
system.switch_cpus4.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus4.commit.int_insts          1271209                       # Number of committed integer instructions.
system.switch_cpus4.commit.function_calls        29044                       # Number of function calls committed.
system.switch_cpus4.commit.bw_lim_events        31178                       # number cycles where commit BW limit reached
system.switch_cpus4.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus4.rob.rob_reads             4273443                       # The number of ROB reads
system.switch_cpus4.rob.rob_writes            3343574                       # The number of ROB writes
system.switch_cpus4.timesIdled                  36833                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus4.idleCycles                 289863                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus4.committedInsts            1146638                       # Number of Instructions Simulated
system.switch_cpus4.committedOps              1410891                       # Number of Ops (including micro ops) Simulated
system.switch_cpus4.committedInsts_total      1146638                       # Number of Instructions Simulated
system.switch_cpus4.cpi                      2.606698                       # CPI: Cycles Per Instruction
system.switch_cpus4.cpi_total                2.606698                       # CPI: Total CPI of All Threads
system.switch_cpus4.ipc                      0.383627                       # IPC: Instructions Per Cycle
system.switch_cpus4.ipc_total                0.383627                       # IPC: Total IPC of All Threads
system.switch_cpus4.int_regfile_reads         6896756                       # number of integer regfile reads
system.switch_cpus4.int_regfile_writes        2133622                       # number of integer regfile writes
system.switch_cpus4.misc_regfile_reads        1533021                       # number of misc regfile reads
system.switch_cpus4.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus5.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus5.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus5.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus5.dtb.write_misses                0                       # DTB write misses
system.switch_cpus5.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.dtb.hits                        0                       # DTB hits
system.switch_cpus5.dtb.misses                      0                       # DTB misses
system.switch_cpus5.dtb.accesses                    0                       # DTB accesses
system.switch_cpus5.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus5.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus5.itb.read_hits                   0                       # DTB read hits
system.switch_cpus5.itb.read_misses                 0                       # DTB read misses
system.switch_cpus5.itb.write_hits                  0                       # DTB write hits
system.switch_cpus5.itb.write_misses                0                       # DTB write misses
system.switch_cpus5.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus5.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus5.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus5.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus5.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus5.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus5.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus5.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus5.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus5.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus5.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus5.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus5.itb.hits                        0                       # DTB hits
system.switch_cpus5.itb.misses                      0                       # DTB misses
system.switch_cpus5.itb.accesses                    0                       # DTB accesses
system.cpu5.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus5.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus5.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus5.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus5.BPredUnit.lookups          221646                       # Number of BP lookups
system.switch_cpus5.BPredUnit.condPredicted       199530                       # Number of conditional branches predicted
system.switch_cpus5.BPredUnit.condIncorrect        13680                       # Number of conditional branches incorrect
system.switch_cpus5.BPredUnit.BTBLookups       100033                       # Number of BTB lookups
system.switch_cpus5.BPredUnit.BTBHits           77551                       # Number of BTB hits
system.switch_cpus5.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus5.BPredUnit.usedRAS           12068                       # Number of times the RAS was used to get a target.
system.switch_cpus5.BPredUnit.RASInCorrect          611                       # Number of incorrect RAS predictions.
system.switch_cpus5.fetch.icacheStallCycles      2342777                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus5.fetch.Insts               1392410                       # Number of instructions fetch has processed
system.switch_cpus5.fetch.Branches             221646                       # Number of branches that fetch encountered
system.switch_cpus5.fetch.predictedBranches        89619                       # Number of branches that fetch has predicted taken
system.switch_cpus5.fetch.Cycles               274588                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus5.fetch.SquashCycles          43404                       # Number of cycles fetch has spent squashing
system.switch_cpus5.fetch.BlockedCycles        146198                       # Number of cycles fetch has spent blocked
system.switch_cpus5.fetch.CacheLines           136362                       # Number of cache lines fetched
system.switch_cpus5.fetch.IcacheSquashes        13563                       # Number of outstanding Icache misses that were squashed
system.switch_cpus5.fetch.rateDist::samples      2792943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::mean     0.585573                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::stdev     1.907483                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::0         2518355     90.17%     90.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::1            9658      0.35%     90.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::2           19905      0.71%     91.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::3            8255      0.30%     91.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::4           44869      1.61%     93.13% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::5           40414      1.45%     94.58% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::6            7919      0.28%     94.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::7           16365      0.59%     95.45% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::8          127203      4.55%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.rateDist::total      2792943                       # Number of instructions fetched each cycle (Total)
system.switch_cpus5.fetch.branchRate         0.074155                       # Number of branch fetches per cycle
system.switch_cpus5.fetch.rate               0.465854                       # Number of inst fetches per cycle
system.switch_cpus5.decode.IdleCycles         2328528                       # Number of cycles decode is idle
system.switch_cpus5.decode.BlockedCycles       160910                       # Number of cycles decode is blocked
system.switch_cpus5.decode.RunCycles           273414                       # Number of cycles decode is running
system.switch_cpus5.decode.UnblockCycles          927                       # Number of cycles decode is unblocking
system.switch_cpus5.decode.SquashCycles         29155                       # Number of cycles decode is squashing
system.switch_cpus5.decode.BranchResolved        19665                       # Number of times decode resolved a branch
system.switch_cpus5.decode.BranchMispred          226                       # Number of times decode detected a branch misprediction
system.switch_cpus5.decode.DecodedInsts       1632103                       # Number of instructions handled by decode
system.switch_cpus5.decode.SquashedInsts         1357                       # Number of squashed instructions handled by decode
system.switch_cpus5.rename.SquashCycles         29155                       # Number of cycles rename is squashing
system.switch_cpus5.rename.IdleCycles         2331517                       # Number of cycles rename is idle
system.switch_cpus5.rename.BlockCycles         128893                       # Number of cycles rename is blocking
system.switch_cpus5.rename.serializeStallCycles        23574                       # count of cycles rename stalled for serializing inst
system.switch_cpus5.rename.RunCycles           271451                       # Number of cycles rename is running
system.switch_cpus5.rename.UnblockCycles         8344                       # Number of cycles rename is unblocking
system.switch_cpus5.rename.RenamedInsts       1629864                       # Number of instructions processed by rename
system.switch_cpus5.rename.ROBFullEvents           14                       # Number of times rename has blocked due to ROB full
system.switch_cpus5.rename.IQFullEvents          3231                       # Number of times rename has blocked due to IQ full
system.switch_cpus5.rename.LSQFullEvents         3121                       # Number of times rename has blocked due to LSQ full
system.switch_cpus5.rename.FullRegisterEvents          260                       # Number of times there has been no free registers
system.switch_cpus5.rename.RenamedOperands      1920628                       # Number of destination operands rename has renamed
system.switch_cpus5.rename.RenameLookups      7671634                       # Number of register rename lookups that rename has made
system.switch_cpus5.rename.int_rename_lookups      7671634                       # Number of integer rename lookups
system.switch_cpus5.rename.CommittedMaps      1662789                       # Number of HB maps that are committed
system.switch_cpus5.rename.UndoneMaps          257820                       # Number of HB maps that are undone due to squashing
system.switch_cpus5.rename.serializingInsts          202                       # count of serializing insts renamed
system.switch_cpus5.rename.tempSerializingInsts          110                       # count of temporary serializing insts renamed
system.switch_cpus5.rename.skidInsts            22511                       # count of insts added to the skid buffer
system.switch_cpus5.memDep0.insertedLoads       382299                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus5.memDep0.insertedStores       192083                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus5.memDep0.conflictingLoads         1813                       # Number of conflicting loads.
system.switch_cpus5.memDep0.conflictingStores         9269                       # Number of conflicting stores.
system.switch_cpus5.iq.iqInstsAdded           1624320                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus5.iq.iqNonSpecInstsAdded          205                       # Number of non-speculative instructions added to the IQ
system.switch_cpus5.iq.iqInstsIssued          1550553                       # Number of instructions issued
system.switch_cpus5.iq.iqSquashedInstsIssued         1225                       # Number of squashed instructions issued
system.switch_cpus5.iq.iqSquashedInstsExamined       148496                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus5.iq.iqSquashedOperandsExamined       357370                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus5.iq.iqSquashedNonSpecRemoved           16                       # Number of squashed non-spec instructions that were removed
system.switch_cpus5.iq.issued_per_cycle::samples      2792943                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::mean     0.555168                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::stdev     1.349793                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::0      2239158     80.17%     80.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::1       167523      6.00%     86.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::2       136240      4.88%     91.05% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::3        59292      2.12%     93.17% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::4        73783      2.64%     95.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::5        71305      2.55%     98.37% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::6        40414      1.45%     99.81% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::7         3291      0.12%     99.93% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::8         1937      0.07%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus5.iq.issued_per_cycle::total      2792943                       # Number of insts issued each cycle
system.switch_cpus5.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntAlu           3856     11.06%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntMult             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IntDiv              0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::FloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAdd             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAddAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdAlu             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCmp             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdCvt             0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShift            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdShiftAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAdd            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatAlu            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCmp            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatCvt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatDiv            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMisc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMult            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::SimdFloatSqrt            0      0.00%     11.06% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemRead         30129     86.44%     97.50% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::MemWrite          872      2.50%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus5.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntAlu       975512     62.91%     62.91% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntMult        13471      0.87%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IntDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::FloatSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAddAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMisc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMult            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdMultAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShift            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdShiftAcc            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdSqrt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAdd            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatAlu            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCmp            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatCvt            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatDiv            0      0.00%     63.78% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMisc           91      0.01%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMult            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::SimdFloatSqrt            0      0.00%     63.79% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemRead       370310     23.88%     87.67% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::MemWrite       191169     12.33%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus5.iq.FU_type_0::total       1550553                       # Type of FU issued
system.switch_cpus5.iq.rate                  0.518764                       # Inst issue rate
system.switch_cpus5.iq.fu_busy_cnt              34857                       # FU busy when requested
system.switch_cpus5.iq.fu_busy_rate          0.022480                       # FU busy rate (busy events/executed inst)
system.switch_cpus5.iq.int_inst_queue_reads      5930131                       # Number of integer instruction queue reads
system.switch_cpus5.iq.int_inst_queue_writes      1773088                       # Number of integer instruction queue writes
system.switch_cpus5.iq.int_inst_queue_wakeup_accesses      1535046                       # Number of integer instruction queue wakeup accesses
system.switch_cpus5.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus5.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus5.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus5.iq.int_alu_accesses       1585410                       # Number of integer alu accesses
system.switch_cpus5.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus5.iew.lsq.thread0.forwLoads         2737                       # Number of loads that had data forwarded from stores
system.switch_cpus5.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.squashedLoads        19165                       # Number of loads squashed
system.switch_cpus5.iew.lsq.thread0.ignoredResponses           11                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus5.iew.lsq.thread0.memOrderViolation           68                       # Number of memory ordering violations
system.switch_cpus5.iew.lsq.thread0.squashedStores         2236                       # Number of stores squashed
system.switch_cpus5.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus5.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus5.iew.lsq.thread0.rescheduledLoads          138                       # Number of loads that were rescheduled
system.switch_cpus5.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus5.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus5.iew.iewSquashCycles         29155                       # Number of cycles IEW is squashing
system.switch_cpus5.iew.iewBlockCycles         123946                       # Number of cycles IEW is blocking
system.switch_cpus5.iew.iewUnblockCycles         2070                       # Number of cycles IEW is unblocking
system.switch_cpus5.iew.iewDispatchedInsts      1624529                       # Number of instructions dispatched to IQ
system.switch_cpus5.iew.iewDispSquashedInsts           38                       # Number of squashed instructions skipped by dispatch
system.switch_cpus5.iew.iewDispLoadInsts       382299                       # Number of dispatched load instructions
system.switch_cpus5.iew.iewDispStoreInsts       192083                       # Number of dispatched store instructions
system.switch_cpus5.iew.iewDispNonSpecInsts          111                       # Number of dispatched non-speculative instructions
system.switch_cpus5.iew.iewIQFullEvents          1380                       # Number of times the IQ has become full, causing a stall
system.switch_cpus5.iew.iewLSQFullEvents           10                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus5.iew.memOrderViolationEvents           68                       # Number of memory order violations
system.switch_cpus5.iew.predictedTakenIncorrect         7281                       # Number of branches that were predicted taken incorrectly
system.switch_cpus5.iew.predictedNotTakenIncorrect         8382                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus5.iew.branchMispredicts        15663                       # Number of branch mispredicts detected at execute
system.switch_cpus5.iew.iewExecutedInsts      1538109                       # Number of executed instructions
system.switch_cpus5.iew.iewExecLoadInsts       368868                       # Number of load instructions executed
system.switch_cpus5.iew.iewExecSquashedInsts        12444                       # Number of squashed instructions skipped in execute
system.switch_cpus5.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus5.iew.exec_nop                    4                       # number of nop insts executed
system.switch_cpus5.iew.exec_refs              559971                       # number of memory reference insts executed
system.switch_cpus5.iew.exec_branches          201338                       # Number of branches executed
system.switch_cpus5.iew.exec_stores            191103                       # Number of stores executed
system.switch_cpus5.iew.exec_rate            0.514600                       # Inst execution rate
system.switch_cpus5.iew.wb_sent               1535163                       # cumulative count of insts sent to commit
system.switch_cpus5.iew.wb_count              1535046                       # cumulative count of insts written-back
system.switch_cpus5.iew.wb_producers           830467                       # num instructions producing a value
system.switch_cpus5.iew.wb_consumers          1638161                       # num instructions consuming a value
system.switch_cpus5.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus5.iew.wb_rate              0.513576                       # insts written-back per cycle
system.switch_cpus5.iew.wb_fanout            0.506951                       # average fanout of values written-back
system.switch_cpus5.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus5.commit.commitCommittedInsts      1235408                       # The number of committed instructions
system.switch_cpus5.commit.commitCommittedOps      1451652                       # The number of committed instructions
system.switch_cpus5.commit.commitSquashedInsts       172958                       # The number of squashed insts skipped by commit
system.switch_cpus5.commit.commitNonSpecStalls          189                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus5.commit.branchMispredicts        13749                       # The number of times a branch was mispredicted
system.switch_cpus5.commit.committed_per_cycle::samples      2763788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::mean     0.525240                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::stdev     1.345438                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::0      2235771     80.90%     80.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::1       193593      7.00%     87.90% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::2        90747      3.28%     91.18% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::3        89198      3.23%     94.41% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::4        23892      0.86%     95.28% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::5       103342      3.74%     99.01% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::6         7812      0.28%     99.30% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::7         5643      0.20%     99.50% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::8        13790      0.50%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus5.commit.committed_per_cycle::total      2763788                       # Number of insts commited each cycle
system.switch_cpus5.commit.committedInsts      1235408                       # Number of instructions committed
system.switch_cpus5.commit.committedOps       1451652                       # Number of ops (including micro ops) committed
system.switch_cpus5.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus5.commit.refs                552972                       # Number of memory references committed
system.switch_cpus5.commit.loads               363125                       # Number of loads committed
system.switch_cpus5.commit.membars                 94                       # Number of memory barriers committed
system.switch_cpus5.commit.branches            191700                       # Number of branches committed
system.switch_cpus5.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus5.commit.int_insts          1290786                       # Number of committed integer instructions.
system.switch_cpus5.commit.function_calls        14028                       # Number of function calls committed.
system.switch_cpus5.commit.bw_lim_events        13790                       # number cycles where commit BW limit reached
system.switch_cpus5.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus5.rob.rob_reads             4374595                       # The number of ROB reads
system.switch_cpus5.rob.rob_writes            3278405                       # The number of ROB writes
system.switch_cpus5.timesIdled                  52784                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus5.idleCycles                 195996                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus5.committedInsts            1235408                       # Number of Instructions Simulated
system.switch_cpus5.committedOps              1451652                       # Number of Ops (including micro ops) Simulated
system.switch_cpus5.committedInsts_total      1235408                       # Number of Instructions Simulated
system.switch_cpus5.cpi                      2.419394                       # CPI: Cycles Per Instruction
system.switch_cpus5.cpi_total                2.419394                       # CPI: Total CPI of All Threads
system.switch_cpus5.ipc                      0.413327                       # IPC: Instructions Per Cycle
system.switch_cpus5.ipc_total                0.413327                       # IPC: Total IPC of All Threads
system.switch_cpus5.int_regfile_reads         7597355                       # number of integer regfile reads
system.switch_cpus5.int_regfile_writes        1786840                       # number of integer regfile writes
system.switch_cpus5.misc_regfile_reads        1935481                       # number of misc regfile reads
system.switch_cpus5.misc_regfile_writes           188                       # number of misc regfile writes
system.switch_cpus6.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus6.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus6.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus6.dtb.write_misses                0                       # DTB write misses
system.switch_cpus6.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.dtb.hits                        0                       # DTB hits
system.switch_cpus6.dtb.misses                      0                       # DTB misses
system.switch_cpus6.dtb.accesses                    0                       # DTB accesses
system.switch_cpus6.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus6.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus6.itb.read_hits                   0                       # DTB read hits
system.switch_cpus6.itb.read_misses                 0                       # DTB read misses
system.switch_cpus6.itb.write_hits                  0                       # DTB write hits
system.switch_cpus6.itb.write_misses                0                       # DTB write misses
system.switch_cpus6.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus6.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus6.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus6.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus6.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus6.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus6.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus6.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus6.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus6.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus6.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus6.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus6.itb.hits                        0                       # DTB hits
system.switch_cpus6.itb.misses                      0                       # DTB misses
system.switch_cpus6.itb.accesses                    0                       # DTB accesses
system.cpu6.workload.num_syscalls                   1                       # Number of system calls
system.switch_cpus6.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus6.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus6.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus6.BPredUnit.lookups          241011                       # Number of BP lookups
system.switch_cpus6.BPredUnit.condPredicted       197119                       # Number of conditional branches predicted
system.switch_cpus6.BPredUnit.condIncorrect        25149                       # Number of conditional branches incorrect
system.switch_cpus6.BPredUnit.BTBLookups        98070                       # Number of BTB lookups
system.switch_cpus6.BPredUnit.BTBHits           92379                       # Number of BTB hits
system.switch_cpus6.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus6.BPredUnit.usedRAS           24443                       # Number of times the RAS was used to get a target.
system.switch_cpus6.BPredUnit.RASInCorrect         1153                       # Number of incorrect RAS predictions.
system.switch_cpus6.fetch.icacheStallCycles      2311344                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus6.fetch.Insts               1349939                       # Number of instructions fetch has processed
system.switch_cpus6.fetch.Branches             241011                       # Number of branches that fetch encountered
system.switch_cpus6.fetch.predictedBranches       116822                       # Number of branches that fetch has predicted taken
system.switch_cpus6.fetch.Cycles               280336                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus6.fetch.SquashCycles          69840                       # Number of cycles fetch has spent squashing
system.switch_cpus6.fetch.BlockedCycles         63784                       # Number of cycles fetch has spent blocked
system.switch_cpus6.fetch.PendingTrapStallCycles           24                       # Number of stall cycles due to pending traps
system.switch_cpus6.fetch.CacheLines           142943                       # Number of cache lines fetched
system.switch_cpus6.fetch.IcacheSquashes        25005                       # Number of outstanding Icache misses that were squashed
system.switch_cpus6.fetch.rateDist::samples      2699861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::mean     0.614206                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::stdev     1.960401                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::0         2419525     89.62%     89.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::1           12974      0.48%     90.10% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::2           20283      0.75%     90.85% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::3           27416      1.02%     91.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::4           28744      1.06%     92.93% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::5           24451      0.91%     93.83% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::6           12981      0.48%     94.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::7           20531      0.76%     95.08% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::8          132956      4.92%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.rateDist::total      2699861                       # Number of instructions fetched each cycle (Total)
system.switch_cpus6.fetch.branchRate         0.080634                       # Number of branch fetches per cycle
system.switch_cpus6.fetch.rate               0.451645                       # Number of inst fetches per cycle
system.switch_cpus6.decode.IdleCycles         2287327                       # Number of cycles decode is idle
system.switch_cpus6.decode.BlockedCycles        88315                       # Number of cycles decode is blocked
system.switch_cpus6.decode.RunCycles           279641                       # Number of cycles decode is running
system.switch_cpus6.decode.UnblockCycles          409                       # Number of cycles decode is unblocking
system.switch_cpus6.decode.SquashCycles         44163                       # Number of cycles decode is squashing
system.switch_cpus6.decode.BranchResolved        39558                       # Number of times decode resolved a branch
system.switch_cpus6.decode.BranchMispred          210                       # Number of times decode detected a branch misprediction
system.switch_cpus6.decode.DecodedInsts       1654671                       # Number of instructions handled by decode
system.switch_cpus6.decode.SquashedInsts         1268                       # Number of squashed instructions handled by decode
system.switch_cpus6.rename.SquashCycles         44163                       # Number of cycles rename is squashing
system.switch_cpus6.rename.IdleCycles         2294037                       # Number of cycles rename is idle
system.switch_cpus6.rename.BlockCycles          17488                       # Number of cycles rename is blocking
system.switch_cpus6.rename.serializeStallCycles        55896                       # count of cycles rename stalled for serializing inst
system.switch_cpus6.rename.RunCycles           273352                       # Number of cycles rename is running
system.switch_cpus6.rename.UnblockCycles        14920                       # Number of cycles rename is unblocking
system.switch_cpus6.rename.RenamedInsts       1653025                       # Number of instructions processed by rename
system.switch_cpus6.rename.IQFullEvents          2097                       # Number of times rename has blocked due to IQ full
system.switch_cpus6.rename.LSQFullEvents         6477                       # Number of times rename has blocked due to LSQ full
system.switch_cpus6.rename.RenamedOperands      2307810                       # Number of destination operands rename has renamed
system.switch_cpus6.rename.RenameLookups      7685782                       # Number of register rename lookups that rename has made
system.switch_cpus6.rename.int_rename_lookups      7685782                       # Number of integer rename lookups
system.switch_cpus6.rename.CommittedMaps      1967568                       # Number of HB maps that are committed
system.switch_cpus6.rename.UndoneMaps          340242                       # Number of HB maps that are undone due to squashing
system.switch_cpus6.rename.serializingInsts          400                       # count of serializing insts renamed
system.switch_cpus6.rename.tempSerializingInsts          204                       # count of temporary serializing insts renamed
system.switch_cpus6.rename.skidInsts            46321                       # count of insts added to the skid buffer
system.switch_cpus6.memDep0.insertedLoads       155561                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus6.memDep0.insertedStores        82977                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus6.memDep0.conflictingLoads          931                       # Number of conflicting loads.
system.switch_cpus6.memDep0.conflictingStores        21830                       # Number of conflicting stores.
system.switch_cpus6.iq.iqInstsAdded           1649619                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus6.iq.iqNonSpecInstsAdded          402                       # Number of non-speculative instructions added to the IQ
system.switch_cpus6.iq.iqInstsIssued          1555867                       # Number of instructions issued
system.switch_cpus6.iq.iqSquashedInstsIssued          333                       # Number of squashed instructions issued
system.switch_cpus6.iq.iqSquashedInstsExamined       201552                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus6.iq.iqSquashedOperandsExamined       489399                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus6.iq.iqSquashedNonSpecRemoved            9                       # Number of squashed non-spec instructions that were removed
system.switch_cpus6.iq.issued_per_cycle::samples      2699861                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::mean     0.576277                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::stdev     1.268399                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::0      2040574     75.58%     75.58% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::1       272301     10.09%     85.67% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::2       137487      5.09%     90.76% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::3       102802      3.81%     94.57% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::4        80466      2.98%     97.55% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::5        32909      1.22%     98.77% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::6        20985      0.78%     99.54% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::7        10829      0.40%     99.94% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::8         1508      0.06%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus6.iq.issued_per_cycle::total      2699861                       # Number of insts issued each cycle
system.switch_cpus6.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntAlu            330     11.99%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntMult             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IntDiv              0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::FloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAdd             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAddAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdAlu             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCmp             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdCvt             0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShift            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdShiftAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAdd            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatAlu            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCmp            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatCvt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatDiv            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMisc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMult            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatMultAcc            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::SimdFloatSqrt            0      0.00%     11.99% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemRead           995     36.14%     48.13% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::MemWrite         1428     51.87%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus6.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntAlu      1308882     84.13%     84.13% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntMult        23156      1.49%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IntDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::FloatSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAddAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMisc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMult            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdMultAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShift            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdSqrt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.61% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMisc          193      0.01%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMult            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.63% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemRead       141063      9.07%     94.69% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::MemWrite        82573      5.31%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus6.iq.FU_type_0::total       1555867                       # Type of FU issued
system.switch_cpus6.iq.rate                  0.520542                       # Inst issue rate
system.switch_cpus6.iq.fu_busy_cnt               2753                       # FU busy when requested
system.switch_cpus6.iq.fu_busy_rate          0.001769                       # FU busy rate (busy events/executed inst)
system.switch_cpus6.iq.int_inst_queue_reads      5814681                       # Number of integer instruction queue reads
system.switch_cpus6.iq.int_inst_queue_writes      1851588                       # Number of integer instruction queue writes
system.switch_cpus6.iq.int_inst_queue_wakeup_accesses      1530569                       # Number of integer instruction queue wakeup accesses
system.switch_cpus6.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus6.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus6.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus6.iq.int_alu_accesses       1558620                       # Number of integer alu accesses
system.switch_cpus6.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus6.iew.lsq.thread0.forwLoads         3215                       # Number of loads that had data forwarded from stores
system.switch_cpus6.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.squashedLoads        27700                       # Number of loads squashed
system.switch_cpus6.iew.lsq.thread0.ignoredResponses            1                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus6.iew.lsq.thread0.memOrderViolation           16                       # Number of memory ordering violations
system.switch_cpus6.iew.lsq.thread0.squashedStores         1608                       # Number of stores squashed
system.switch_cpus6.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus6.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus6.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus6.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus6.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus6.iew.iewSquashCycles         44163                       # Number of cycles IEW is squashing
system.switch_cpus6.iew.iewBlockCycles          13907                       # Number of cycles IEW is blocking
system.switch_cpus6.iew.iewUnblockCycles         1538                       # Number of cycles IEW is unblocking
system.switch_cpus6.iew.iewDispatchedInsts      1650028                       # Number of instructions dispatched to IQ
system.switch_cpus6.iew.iewDispSquashedInsts            5                       # Number of squashed instructions skipped by dispatch
system.switch_cpus6.iew.iewDispLoadInsts       155561                       # Number of dispatched load instructions
system.switch_cpus6.iew.iewDispStoreInsts        82977                       # Number of dispatched store instructions
system.switch_cpus6.iew.iewDispNonSpecInsts          206                       # Number of dispatched non-speculative instructions
system.switch_cpus6.iew.iewIQFullEvents          1323                       # Number of times the IQ has become full, causing a stall
system.switch_cpus6.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus6.iew.memOrderViolationEvents           16                       # Number of memory order violations
system.switch_cpus6.iew.predictedTakenIncorrect        13700                       # Number of branches that were predicted taken incorrectly
system.switch_cpus6.iew.predictedNotTakenIncorrect        14696                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus6.iew.branchMispredicts        28396                       # Number of branch mispredicts detected at execute
system.switch_cpus6.iew.iewExecutedInsts      1532914                       # Number of executed instructions
system.switch_cpus6.iew.iewExecLoadInsts       132605                       # Number of load instructions executed
system.switch_cpus6.iew.iewExecSquashedInsts        22953                       # Number of squashed instructions skipped in execute
system.switch_cpus6.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus6.iew.exec_nop                    7                       # number of nop insts executed
system.switch_cpus6.iew.exec_refs              215157                       # number of memory reference insts executed
system.switch_cpus6.iew.exec_branches          217220                       # Number of branches executed
system.switch_cpus6.iew.exec_stores             82552                       # Number of stores executed
system.switch_cpus6.iew.exec_rate            0.512862                       # Inst execution rate
system.switch_cpus6.iew.wb_sent               1530649                       # cumulative count of insts sent to commit
system.switch_cpus6.iew.wb_count              1530569                       # cumulative count of insts written-back
system.switch_cpus6.iew.wb_producers           879587                       # num instructions producing a value
system.switch_cpus6.iew.wb_consumers          2369305                       # num instructions consuming a value
system.switch_cpus6.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus6.iew.wb_rate              0.512078                       # insts written-back per cycle
system.switch_cpus6.iew.wb_fanout            0.371243                       # average fanout of values written-back
system.switch_cpus6.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus6.commit.commitCommittedInsts      1146830                       # The number of committed instructions
system.switch_cpus6.commit.commitCommittedOps      1411137                       # The number of committed instructions
system.switch_cpus6.commit.commitSquashedInsts       238893                       # The number of squashed insts skipped by commit
system.switch_cpus6.commit.commitNonSpecStalls          393                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus6.commit.branchMispredicts        25243                       # The number of times a branch was mispredicted
system.switch_cpus6.commit.committed_per_cycle::samples      2655698                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::mean     0.531362                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::stdev     1.375755                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::0      2074656     78.12%     78.12% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::1       289100     10.89%     89.01% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::2       108123      4.07%     93.08% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::3        51533      1.94%     95.02% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::4        44786      1.69%     96.71% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::5        25156      0.95%     97.65% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::6        21322      0.80%     98.46% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::7         9840      0.37%     98.83% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::8        31182      1.17%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus6.commit.committed_per_cycle::total      2655698                       # Number of insts commited each cycle
system.switch_cpus6.commit.committedInsts      1146830                       # Number of instructions committed
system.switch_cpus6.commit.committedOps       1411137                       # Number of ops (including micro ops) committed
system.switch_cpus6.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus6.commit.refs                209230                       # Number of memory references committed
system.switch_cpus6.commit.loads               127861                       # Number of loads committed
system.switch_cpus6.commit.membars                196                       # Number of memory barriers committed
system.switch_cpus6.commit.branches            203444                       # Number of branches committed
system.switch_cpus6.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus6.commit.int_insts          1271434                       # Number of committed integer instructions.
system.switch_cpus6.commit.function_calls        29049                       # Number of function calls committed.
system.switch_cpus6.commit.bw_lim_events        31182                       # number cycles where commit BW limit reached
system.switch_cpus6.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus6.rob.rob_reads             4274533                       # The number of ROB reads
system.switch_cpus6.rob.rob_writes            3344234                       # The number of ROB writes
system.switch_cpus6.timesIdled                  36839                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus6.idleCycles                 289078                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus6.committedInsts            1146830                       # Number of Instructions Simulated
system.switch_cpus6.committedOps              1411137                       # Number of Ops (including micro ops) Simulated
system.switch_cpus6.committedInsts_total      1146830                       # Number of Instructions Simulated
system.switch_cpus6.cpi                      2.606262                       # CPI: Cycles Per Instruction
system.switch_cpus6.cpi_total                2.606262                       # CPI: Total CPI of All Threads
system.switch_cpus6.ipc                      0.383691                       # IPC: Instructions Per Cycle
system.switch_cpus6.ipc_total                0.383691                       # IPC: Total IPC of All Threads
system.switch_cpus6.int_regfile_reads         6898020                       # number of integer regfile reads
system.switch_cpus6.int_regfile_writes        2134010                       # number of integer regfile writes
system.switch_cpus6.misc_regfile_reads        1533312                       # number of misc regfile reads
system.switch_cpus6.misc_regfile_writes           392                       # number of misc regfile writes
system.switch_cpus7.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus7.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus7.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus7.dtb.write_misses                0                       # DTB write misses
system.switch_cpus7.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.dtb.hits                        0                       # DTB hits
system.switch_cpus7.dtb.misses                      0                       # DTB misses
system.switch_cpus7.dtb.accesses                    0                       # DTB accesses
system.switch_cpus7.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus7.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus7.itb.read_hits                   0                       # DTB read hits
system.switch_cpus7.itb.read_misses                 0                       # DTB read misses
system.switch_cpus7.itb.write_hits                  0                       # DTB write hits
system.switch_cpus7.itb.write_misses                0                       # DTB write misses
system.switch_cpus7.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus7.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus7.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus7.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus7.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus7.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus7.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus7.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus7.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus7.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus7.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus7.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus7.itb.hits                        0                       # DTB hits
system.switch_cpus7.itb.misses                      0                       # DTB misses
system.switch_cpus7.itb.accesses                    0                       # DTB accesses
system.cpu7.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus7.numCycles                 2988939                       # number of cpu cycles simulated
system.switch_cpus7.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus7.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus7.BPredUnit.lookups          233663                       # Number of BP lookups
system.switch_cpus7.BPredUnit.condPredicted       191806                       # Number of conditional branches predicted
system.switch_cpus7.BPredUnit.condIncorrect        24798                       # Number of conditional branches incorrect
system.switch_cpus7.BPredUnit.BTBLookups        96828                       # Number of BTB lookups
system.switch_cpus7.BPredUnit.BTBHits           89927                       # Number of BTB hits
system.switch_cpus7.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus7.BPredUnit.usedRAS           23436                       # Number of times the RAS was used to get a target.
system.switch_cpus7.BPredUnit.RASInCorrect         1096                       # Number of incorrect RAS predictions.
system.switch_cpus7.fetch.icacheStallCycles      2242464                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus7.fetch.Insts               1332907                       # Number of instructions fetch has processed
system.switch_cpus7.fetch.Branches             233663                       # Number of branches that fetch encountered
system.switch_cpus7.fetch.predictedBranches       113363                       # Number of branches that fetch has predicted taken
system.switch_cpus7.fetch.Cycles               292094                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus7.fetch.SquashCycles          70477                       # Number of cycles fetch has spent squashing
system.switch_cpus7.fetch.BlockedCycles        118520                       # Number of cycles fetch has spent blocked
system.switch_cpus7.fetch.CacheLines           139768                       # Number of cache lines fetched
system.switch_cpus7.fetch.IcacheSquashes        24537                       # Number of outstanding Icache misses that were squashed
system.switch_cpus7.fetch.rateDist::samples      2698270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::mean     0.603874                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::stdev     1.951277                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::0         2406176     89.17%     89.17% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::1           30920      1.15%     90.32% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::2           37110      1.38%     91.70% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::3           19804      0.73%     92.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::4           22472      0.83%     93.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::5           13047      0.48%     93.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::6            8822      0.33%     94.07% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::7           22544      0.84%     94.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::8          137375      5.09%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.rateDist::total      2698270                       # Number of instructions fetched each cycle (Total)
system.switch_cpus7.fetch.branchRate         0.078176                       # Number of branch fetches per cycle
system.switch_cpus7.fetch.rate               0.445947                       # Number of inst fetches per cycle
system.switch_cpus7.decode.IdleCycles         2223130                       # Number of cycles decode is idle
system.switch_cpus7.decode.BlockedCycles       138504                       # Number of cycles decode is blocked
system.switch_cpus7.decode.RunCycles           289542                       # Number of cycles decode is running
system.switch_cpus7.decode.UnblockCycles         2274                       # Number of cycles decode is unblocking
system.switch_cpus7.decode.SquashCycles         44811                       # Number of cycles decode is squashing
system.switch_cpus7.decode.BranchResolved        37555                       # Number of times decode resolved a branch
system.switch_cpus7.decode.BranchMispred          381                       # Number of times decode detected a branch misprediction
system.switch_cpus7.decode.DecodedInsts       1624246                       # Number of instructions handled by decode
system.switch_cpus7.decode.SquashedInsts         2111                       # Number of squashed instructions handled by decode
system.switch_cpus7.rename.SquashCycles         44811                       # Number of cycles rename is squashing
system.switch_cpus7.rename.IdleCycles         2227074                       # Number of cycles rename is idle
system.switch_cpus7.rename.BlockCycles          30516                       # Number of cycles rename is blocking
system.switch_cpus7.rename.serializeStallCycles        97622                       # count of cycles rename stalled for serializing inst
system.switch_cpus7.rename.RunCycles           287835                       # Number of cycles rename is running
system.switch_cpus7.rename.UnblockCycles        10404                       # Number of cycles rename is unblocking
system.switch_cpus7.rename.RenamedInsts       1621877                       # Number of instructions processed by rename
system.switch_cpus7.rename.ROBFullEvents            1                       # Number of times rename has blocked due to ROB full
system.switch_cpus7.rename.IQFullEvents          2377                       # Number of times rename has blocked due to IQ full
system.switch_cpus7.rename.LSQFullEvents         4968                       # Number of times rename has blocked due to LSQ full
system.switch_cpus7.rename.FullRegisterEvents           44                       # Number of times there has been no free registers
system.switch_cpus7.rename.RenamedOperands      2257214                       # Number of destination operands rename has renamed
system.switch_cpus7.rename.RenameLookups      7548220                       # Number of register rename lookups that rename has made
system.switch_cpus7.rename.int_rename_lookups      7548220                       # Number of integer rename lookups
system.switch_cpus7.rename.CommittedMaps      1902007                       # Number of HB maps that are committed
system.switch_cpus7.rename.UndoneMaps          355181                       # Number of HB maps that are undone due to squashing
system.switch_cpus7.rename.serializingInsts          419                       # count of serializing insts renamed
system.switch_cpus7.rename.tempSerializingInsts          233                       # count of temporary serializing insts renamed
system.switch_cpus7.rename.skidInsts            30129                       # count of insts added to the skid buffer
system.switch_cpus7.memDep0.insertedLoads       154758                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus7.memDep0.insertedStores        83484                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus7.memDep0.conflictingLoads         2039                       # Number of conflicting loads.
system.switch_cpus7.memDep0.conflictingStores        17014                       # Number of conflicting stores.
system.switch_cpus7.iq.iqInstsAdded           1617210                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus7.iq.iqNonSpecInstsAdded          419                       # Number of non-speculative instructions added to the IQ
system.switch_cpus7.iq.iqInstsIssued          1520385                       # Number of instructions issued
system.switch_cpus7.iq.iqSquashedInstsIssued         1819                       # Number of squashed instructions issued
system.switch_cpus7.iq.iqSquashedInstsExamined       214950                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus7.iq.iqSquashedOperandsExamined       501084                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus7.iq.iqSquashedNonSpecRemoved           47                       # Number of squashed non-spec instructions that were removed
system.switch_cpus7.iq.issued_per_cycle::samples      2698270                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::mean     0.563467                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::stdev     1.255312                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::0      2057103     76.24%     76.24% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::1       258696      9.59%     85.83% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::2       138349      5.13%     90.95% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::3        95716      3.55%     94.50% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::4        83521      3.10%     97.60% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::5        42473      1.57%     99.17% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::6        10554      0.39%     99.56% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::7         6794      0.25%     99.81% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::8         5064      0.19%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus7.iq.issued_per_cycle::total      2698270                       # Number of insts issued each cycle
system.switch_cpus7.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntAlu            414     12.47%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntMult             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IntDiv              0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::FloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAdd             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAddAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdAlu             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCmp             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdCvt             0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShift            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdShiftAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAdd            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatAlu            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCmp            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatCvt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatDiv            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMisc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMult            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatMultAcc            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::SimdFloatSqrt            0      0.00%     12.47% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemRead          1404     42.29%     54.76% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::MemWrite         1502     45.24%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus7.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntAlu      1274086     83.80%     83.80% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntMult        23756      1.56%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IntDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::FloatSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAddAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMisc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMult            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdMultAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShift            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdShiftAcc            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdSqrt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAdd            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatAlu            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCmp            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatCvt            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatDiv            0      0.00%     85.36% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMisc          186      0.01%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMult            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.37% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemRead       139639      9.18%     94.56% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::MemWrite        82718      5.44%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus7.iq.FU_type_0::total       1520385                       # Type of FU issued
system.switch_cpus7.iq.rate                  0.508670                       # Inst issue rate
system.switch_cpus7.iq.fu_busy_cnt               3320                       # FU busy when requested
system.switch_cpus7.iq.fu_busy_rate          0.002184                       # FU busy rate (busy events/executed inst)
system.switch_cpus7.iq.int_inst_queue_reads      5744178                       # Number of integer instruction queue reads
system.switch_cpus7.iq.int_inst_queue_writes      1832615                       # Number of integer instruction queue writes
system.switch_cpus7.iq.int_inst_queue_wakeup_accesses      1494371                       # Number of integer instruction queue wakeup accesses
system.switch_cpus7.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus7.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus7.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus7.iq.int_alu_accesses       1523705                       # Number of integer alu accesses
system.switch_cpus7.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus7.iew.lsq.thread0.forwLoads         3894                       # Number of loads that had data forwarded from stores
system.switch_cpus7.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.squashedLoads        28792                       # Number of loads squashed
system.switch_cpus7.iew.lsq.thread0.ignoredResponses           13                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus7.iew.lsq.thread0.memOrderViolation           36                       # Number of memory ordering violations
system.switch_cpus7.iew.lsq.thread0.squashedStores         1843                       # Number of stores squashed
system.switch_cpus7.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus7.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus7.iew.lsq.thread0.rescheduledLoads           93                       # Number of loads that were rescheduled
system.switch_cpus7.iew.lsq.thread0.cacheBlocked           98                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus7.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus7.iew.iewSquashCycles         44811                       # Number of cycles IEW is squashing
system.switch_cpus7.iew.iewBlockCycles          24850                       # Number of cycles IEW is blocking
system.switch_cpus7.iew.iewUnblockCycles         1510                       # Number of cycles IEW is unblocking
system.switch_cpus7.iew.iewDispatchedInsts      1617632                       # Number of instructions dispatched to IQ
system.switch_cpus7.iew.iewDispSquashedInsts          384                       # Number of squashed instructions skipped by dispatch
system.switch_cpus7.iew.iewDispLoadInsts       154758                       # Number of dispatched load instructions
system.switch_cpus7.iew.iewDispStoreInsts        83484                       # Number of dispatched store instructions
system.switch_cpus7.iew.iewDispNonSpecInsts          233                       # Number of dispatched non-speculative instructions
system.switch_cpus7.iew.iewIQFullEvents          1089                       # Number of times the IQ has become full, causing a stall
system.switch_cpus7.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus7.iew.memOrderViolationEvents           36                       # Number of memory order violations
system.switch_cpus7.iew.predictedTakenIncorrect        13780                       # Number of branches that were predicted taken incorrectly
system.switch_cpus7.iew.predictedNotTakenIncorrect        14240                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus7.iew.branchMispredicts        28020                       # Number of branch mispredicts detected at execute
system.switch_cpus7.iew.iewExecutedInsts      1497116                       # Number of executed instructions
system.switch_cpus7.iew.iewExecLoadInsts       131566                       # Number of load instructions executed
system.switch_cpus7.iew.iewExecSquashedInsts        23268                       # Number of squashed instructions skipped in execute
system.switch_cpus7.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus7.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus7.iew.exec_refs              214245                       # number of memory reference insts executed
system.switch_cpus7.iew.exec_branches          208907                       # Number of branches executed
system.switch_cpus7.iew.exec_stores             82679                       # Number of stores executed
system.switch_cpus7.iew.exec_rate            0.500885                       # Inst execution rate
system.switch_cpus7.iew.wb_sent               1494457                       # cumulative count of insts sent to commit
system.switch_cpus7.iew.wb_count              1494371                       # cumulative count of insts written-back
system.switch_cpus7.iew.wb_producers           890129                       # num instructions producing a value
system.switch_cpus7.iew.wb_consumers          2327777                       # num instructions consuming a value
system.switch_cpus7.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus7.iew.wb_rate              0.499967                       # insts written-back per cycle
system.switch_cpus7.iew.wb_fanout            0.382394                       # average fanout of values written-back
system.switch_cpus7.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus7.commit.commitCommittedInsts      1116921                       # The number of committed instructions
system.switch_cpus7.commit.commitCommittedOps      1370136                       # The number of committed instructions
system.switch_cpus7.commit.commitSquashedInsts       247538                       # The number of squashed insts skipped by commit
system.switch_cpus7.commit.commitNonSpecStalls          372                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus7.commit.branchMispredicts        24783                       # The number of times a branch was mispredicted
system.switch_cpus7.commit.committed_per_cycle::samples      2653459                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::mean     0.516358                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::stdev     1.333532                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::0      2093457     78.90%     78.90% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::1       259818      9.79%     88.69% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::2       109046      4.11%     92.80% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::3        65142      2.45%     95.25% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::4        45107      1.70%     96.95% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::5        29227      1.10%     98.05% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::6        15499      0.58%     98.64% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::7        12061      0.45%     99.09% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::8        24102      0.91%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus7.commit.committed_per_cycle::total      2653459                       # Number of insts commited each cycle
system.switch_cpus7.commit.committedInsts      1116921                       # Number of instructions committed
system.switch_cpus7.commit.committedOps       1370136                       # Number of ops (including micro ops) committed
system.switch_cpus7.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus7.commit.refs                207605                       # Number of memory references committed
system.switch_cpus7.commit.loads               125966                       # Number of loads committed
system.switch_cpus7.commit.membars                186                       # Number of memory barriers committed
system.switch_cpus7.commit.branches            195947                       # Number of branches committed
system.switch_cpus7.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus7.commit.int_insts          1235347                       # Number of committed integer instructions.
system.switch_cpus7.commit.function_calls        27866                       # Number of function calls committed.
system.switch_cpus7.commit.bw_lim_events        24102                       # number cycles where commit BW limit reached
system.switch_cpus7.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus7.rob.rob_reads             4247031                       # The number of ROB reads
system.switch_cpus7.rob.rob_writes            3280182                       # The number of ROB writes
system.switch_cpus7.timesIdled                  36473                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus7.idleCycles                 290669                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus7.committedInsts            1116921                       # Number of Instructions Simulated
system.switch_cpus7.committedOps              1370136                       # Number of Ops (including micro ops) Simulated
system.switch_cpus7.committedInsts_total      1116921                       # Number of Instructions Simulated
system.switch_cpus7.cpi                      2.676052                       # CPI: Cycles Per Instruction
system.switch_cpus7.cpi_total                2.676052                       # CPI: Total CPI of All Threads
system.switch_cpus7.ipc                      0.373685                       # IPC: Instructions Per Cycle
system.switch_cpus7.ipc_total                0.373685                       # IPC: Total IPC of All Threads
system.switch_cpus7.int_regfile_reads         6753791                       # number of integer regfile reads
system.switch_cpus7.int_regfile_writes        2077573                       # number of integer regfile writes
system.switch_cpus7.misc_regfile_reads        1516264                       # number of misc regfile reads
system.switch_cpus7.misc_regfile_writes           372                       # number of misc regfile writes
system.l20.replacements                           220                       # number of replacements
system.l20.tagsinuse                      4095.349850                       # Cycle average of tags in use
system.l20.total_refs                          115460                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l20.avg_refs                         26.751622                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           62.321612                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    14.152438                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   103.925282                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          3914.950517                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.015215                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.003455                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.025372                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.955798                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999841                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            1                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data          441                       # number of ReadReq hits
system.l20.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l20.Writeback_hits::total                   89                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data            3                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            1                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data          444                       # number of demand (read+write) hits
system.l20.demand_hits::total                     445                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            1                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data          444                       # number of overall hits
system.l20.overall_hits::total                    445                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           23                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data          198                       # number of ReadReq misses
system.l20.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           23                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data          198                       # number of demand (read+write) misses
system.l20.demand_misses::total                   221                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           23                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data          198                       # number of overall misses
system.l20.overall_misses::total                  221                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     13301454                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data     89782436                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      103083890                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     13301454                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data     89782436                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       103083890                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     13301454                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data     89782436                       # number of overall miss cycles
system.l20.overall_miss_latency::total      103083890                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           24                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data          639                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total                663                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data            3                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           24                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data          642                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                 666                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           24                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data          642                       # number of overall (read+write) accesses
system.l20.overall_accesses::total                666                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.309859                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.333333                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.308411                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.331832                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.958333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.308411                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.331832                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 453446.646465                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 466442.941176                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 453446.646465                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 466442.941176                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 578324.086957                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 453446.646465                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 466442.941176                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                  32                       # number of writebacks
system.l20.writebacks::total                       32                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           23                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data          198                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           23                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data          198                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           23                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data          198                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data     75558203                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total     87207287                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data     75558203                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total     87207287                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     11649084                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data     75558203                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total     87207287                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.333333                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.331832                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.958333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.308411                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.331832                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 381607.085859                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 394603.108597                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 381607.085859                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 394603.108597                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 506481.913043                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 381607.085859                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 394603.108597                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                           221                       # number of replacements
system.l21.tagsinuse                      4095.365342                       # Cycle average of tags in use
system.l21.total_refs                          115460                       # Total number of references to valid blocks.
system.l21.sampled_refs                          4317                       # Sample count of references to valid blocks.
system.l21.avg_refs                         26.745425                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           62.333786                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    14.422011                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   104.015204                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          3914.594340                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.015218                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.003521                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.025394                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.955712                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999845                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            1                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data          441                       # number of ReadReq hits
system.l21.ReadReq_hits::total                    442                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l21.Writeback_hits::total                   89                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data            3                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            1                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data          444                       # number of demand (read+write) hits
system.l21.demand_hits::total                     445                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            1                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data          444                       # number of overall hits
system.l21.overall_hits::total                    445                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           24                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data          198                       # number of ReadReq misses
system.l21.ReadReq_misses::total                  222                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           24                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data          198                       # number of demand (read+write) misses
system.l21.demand_misses::total                   222                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           24                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data          198                       # number of overall misses
system.l21.overall_misses::total                  222                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     20833822                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data     87861358                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      108695180                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     20833822                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data     87861358                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       108695180                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     20833822                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data     87861358                       # number of overall miss cycles
system.l21.overall_miss_latency::total      108695180                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           25                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data          639                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total                664                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data            3                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           25                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data          642                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                 667                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           25                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data          642                       # number of overall (read+write) accesses
system.l21.overall_accesses::total                667                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.309859                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.334337                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.308411                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.332834                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.960000                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.308411                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.332834                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 443744.232323                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 489617.927928                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 443744.232323                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 489617.927928                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 868075.916667                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 443744.232323                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 489617.927928                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                  32                       # number of writebacks
system.l21.writebacks::total                       32                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           24                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data          198                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total             222                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           24                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data          198                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total              222                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           24                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data          198                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total             222                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data     73545513                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total     92649385                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data     73545513                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total     92649385                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     19103872                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data     73545513                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total     92649385                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.309859                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.334337                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.308411                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.332834                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.960000                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.308411                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.332834                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 417339.572072                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 417339.572072                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 795994.666667                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 371441.984848                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 417339.572072                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           220                       # number of replacements
system.l22.tagsinuse                      4095.359415                       # Cycle average of tags in use
system.l22.total_refs                          115459                       # Total number of references to valid blocks.
system.l22.sampled_refs                          4316                       # Sample count of references to valid blocks.
system.l22.avg_refs                         26.751390                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           62.330203                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    14.424182                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   103.634158                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          3914.970871                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.015217                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.003522                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.025301                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.955803                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999844                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data          440                       # number of ReadReq hits
system.l22.ReadReq_hits::total                    441                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks              89                       # number of Writeback hits
system.l22.Writeback_hits::total                   89                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data            3                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data          443                       # number of demand (read+write) hits
system.l22.demand_hits::total                     444                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data          443                       # number of overall hits
system.l22.overall_hits::total                    444                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           24                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          197                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  221                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           24                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          197                       # number of demand (read+write) misses
system.l22.demand_misses::total                   221                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           24                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          197                       # number of overall misses
system.l22.overall_misses::total                  221                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     16534259                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data     90584641                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      107118900                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     16534259                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data     90584641                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       107118900                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     16534259                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data     90584641                       # number of overall miss cycles
system.l22.overall_miss_latency::total      107118900                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           25                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data          637                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total                662                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks           89                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total               89                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           25                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data          640                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                 665                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           25                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data          640                       # number of overall (read+write) accesses
system.l22.overall_accesses::total                665                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.309262                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.333837                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.307812                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.332331                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.960000                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.307812                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.332331                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 459820.512690                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 484700.904977                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 688927.458333                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 459820.512690                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 484700.904977                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                  32                       # number of writebacks
system.l22.writebacks::total                       32                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           24                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          197                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             221                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           24                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          197                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              221                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           24                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          197                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             221                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data     76440041                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total     91251100                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data     76440041                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total     91251100                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     14811059                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data     76440041                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total     91251100                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.309262                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.333837                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.332331                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.960000                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.307812                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.332331                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 412900.904977                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 617127.458333                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 388020.512690                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 412900.904977                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                           174                       # number of replacements
system.l23.tagsinuse                      4095.337560                       # Cycle average of tags in use
system.l23.total_refs                          291214                       # Total number of references to valid blocks.
system.l23.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l23.avg_refs                         68.200000                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks          203.825915                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    13.819839                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data    88.638300                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          3789.053506                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.049762                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.003374                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.021640                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.925062                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999838                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.data          449                       # number of ReadReq hits
system.l23.ReadReq_hits::total                    449                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks             245                       # number of Writeback hits
system.l23.Writeback_hits::total                  245                       # number of Writeback hits
system.l23.demand_hits::switch_cpus3.data          449                       # number of demand (read+write) hits
system.l23.demand_hits::total                     449                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.data          449                       # number of overall hits
system.l23.overall_hits::total                    449                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           14                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data          159                       # number of ReadReq misses
system.l23.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l23.ReadExReq_misses::switch_cpus3.data            1                       # number of ReadExReq misses
system.l23.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l23.demand_misses::switch_cpus3.inst           14                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data          160                       # number of demand (read+write) misses
system.l23.demand_misses::total                   174                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           14                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data          160                       # number of overall misses
system.l23.overall_misses::total                  174                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst      6671608                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data     74669422                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total       81341030                       # number of ReadReq miss cycles
system.l23.ReadExReq_miss_latency::switch_cpus3.data       384931                       # number of ReadExReq miss cycles
system.l23.ReadExReq_miss_latency::total       384931                       # number of ReadExReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst      6671608                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data     75054353                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total        81725961                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst      6671608                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data     75054353                       # number of overall miss cycles
system.l23.overall_miss_latency::total       81725961                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           14                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data          608                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total                622                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks          245                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total              245                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data            1                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           14                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data          609                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                 623                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           14                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data          609                       # number of overall (read+write) accesses
system.l23.overall_accesses::total                623                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst            1                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.261513                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.278135                       # miss rate for ReadReq accesses
system.l23.ReadExReq_miss_rate::switch_cpus3.data            1                       # miss rate for ReadExReq accesses
system.l23.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst            1                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.262726                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.279294                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst            1                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.262726                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.279294                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 469619.006289                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 470179.364162                       # average ReadReq miss latency
system.l23.ReadExReq_avg_miss_latency::switch_cpus3.data       384931                       # average ReadExReq miss latency
system.l23.ReadExReq_avg_miss_latency::total       384931                       # average ReadExReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 469089.706250                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 469689.431034                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 476543.428571                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 469089.706250                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 469689.431034                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                 115                       # number of writebacks
system.l23.writebacks::total                      115                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data          159                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l23.ReadExReq_mshr_misses::switch_cpus3.data            1                       # number of ReadExReq MSHR misses
system.l23.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data          160                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data          160                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data     63245142                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total     68911300                       # number of ReadReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::switch_cpus3.data       313131                       # number of ReadExReq MSHR miss cycles
system.l23.ReadExReq_mshr_miss_latency::total       313131                       # number of ReadExReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data     63558273                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total     69224431                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst      5666158                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data     63558273                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total     69224431                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.261513                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.278135                       # mshr miss rate for ReadReq accesses
system.l23.ReadExReq_mshr_miss_rate::switch_cpus3.data            1                       # mshr miss rate for ReadExReq accesses
system.l23.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.262726                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.279294                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst            1                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.262726                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.279294                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 397768.188679                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 398331.213873                       # average ReadReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::switch_cpus3.data       313131                       # average ReadExReq mshr miss latency
system.l23.ReadExReq_avg_mshr_miss_latency::total       313131                       # average ReadExReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 397239.206250                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 397841.557471                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 404725.571429                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 397239.206250                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 397841.557471                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l24.replacements                           137                       # number of replacements
system.l24.tagsinuse                      4095.437758                       # Cycle average of tags in use
system.l24.total_refs                          219600                       # Total number of references to valid blocks.
system.l24.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l24.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l24.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l24.occ_blocks::writebacks           82.437758                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.inst    15.949620                       # Average occupied blocks per requestor
system.l24.occ_blocks::switch_cpus4.data    56.771296                       # Average occupied blocks per requestor
system.l24.occ_blocks::cpu4.data          3940.279085                       # Average occupied blocks per requestor
system.l24.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.inst     0.003894                       # Average percentage of cache occupancy
system.l24.occ_percent::switch_cpus4.data     0.013860                       # Average percentage of cache occupancy
system.l24.occ_percent::cpu4.data            0.961982                       # Average percentage of cache occupancy
system.l24.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l24.ReadReq_hits::switch_cpus4.inst            1                       # number of ReadReq hits
system.l24.ReadReq_hits::switch_cpus4.data          389                       # number of ReadReq hits
system.l24.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l24.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l24.Writeback_hits::total                  129                       # number of Writeback hits
system.l24.ReadExReq_hits::switch_cpus4.data            3                       # number of ReadExReq hits
system.l24.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l24.demand_hits::switch_cpus4.inst            1                       # number of demand (read+write) hits
system.l24.demand_hits::switch_cpus4.data          392                       # number of demand (read+write) hits
system.l24.demand_hits::total                     393                       # number of demand (read+write) hits
system.l24.overall_hits::switch_cpus4.inst            1                       # number of overall hits
system.l24.overall_hits::switch_cpus4.data          392                       # number of overall hits
system.l24.overall_hits::total                    393                       # number of overall hits
system.l24.ReadReq_misses::switch_cpus4.inst           26                       # number of ReadReq misses
system.l24.ReadReq_misses::switch_cpus4.data          111                       # number of ReadReq misses
system.l24.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l24.demand_misses::switch_cpus4.inst           26                       # number of demand (read+write) misses
system.l24.demand_misses::switch_cpus4.data          111                       # number of demand (read+write) misses
system.l24.demand_misses::total                   137                       # number of demand (read+write) misses
system.l24.overall_misses::switch_cpus4.inst           26                       # number of overall misses
system.l24.overall_misses::switch_cpus4.data          111                       # number of overall misses
system.l24.overall_misses::total                  137                       # number of overall misses
system.l24.ReadReq_miss_latency::switch_cpus4.inst     24651183                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::switch_cpus4.data     55318059                       # number of ReadReq miss cycles
system.l24.ReadReq_miss_latency::total       79969242                       # number of ReadReq miss cycles
system.l24.demand_miss_latency::switch_cpus4.inst     24651183                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::switch_cpus4.data     55318059                       # number of demand (read+write) miss cycles
system.l24.demand_miss_latency::total        79969242                       # number of demand (read+write) miss cycles
system.l24.overall_miss_latency::switch_cpus4.inst     24651183                       # number of overall miss cycles
system.l24.overall_miss_latency::switch_cpus4.data     55318059                       # number of overall miss cycles
system.l24.overall_miss_latency::total       79969242                       # number of overall miss cycles
system.l24.ReadReq_accesses::switch_cpus4.inst           27                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::switch_cpus4.data          500                       # number of ReadReq accesses(hits+misses)
system.l24.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l24.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l24.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l24.ReadExReq_accesses::switch_cpus4.data            3                       # number of ReadExReq accesses(hits+misses)
system.l24.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l24.demand_accesses::switch_cpus4.inst           27                       # number of demand (read+write) accesses
system.l24.demand_accesses::switch_cpus4.data          503                       # number of demand (read+write) accesses
system.l24.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l24.overall_accesses::switch_cpus4.inst           27                       # number of overall (read+write) accesses
system.l24.overall_accesses::switch_cpus4.data          503                       # number of overall (read+write) accesses
system.l24.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l24.ReadReq_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::switch_cpus4.data     0.222000                       # miss rate for ReadReq accesses
system.l24.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l24.demand_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for demand accesses
system.l24.demand_miss_rate::switch_cpus4.data     0.220676                       # miss rate for demand accesses
system.l24.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l24.overall_miss_rate::switch_cpus4.inst     0.962963                       # miss rate for overall accesses
system.l24.overall_miss_rate::switch_cpus4.data     0.220676                       # miss rate for overall accesses
system.l24.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l24.ReadReq_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::switch_cpus4.data 498360.891892                       # average ReadReq miss latency
system.l24.ReadReq_avg_miss_latency::total 583717.094891                       # average ReadReq miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.demand_avg_miss_latency::switch_cpus4.data 498360.891892                       # average overall miss latency
system.l24.demand_avg_miss_latency::total 583717.094891                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.inst 948122.423077                       # average overall miss latency
system.l24.overall_avg_miss_latency::switch_cpus4.data 498360.891892                       # average overall miss latency
system.l24.overall_avg_miss_latency::total 583717.094891                       # average overall miss latency
system.l24.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l24.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l24.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l24.blocked::no_targets                      0                       # number of cycles access was blocked
system.l24.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l24.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l24.fast_writes                              0                       # number of fast writes performed
system.l24.cache_copies                             0                       # number of cache copies performed
system.l24.writebacks::writebacks                  85                       # number of writebacks
system.l24.writebacks::total                       85                       # number of writebacks
system.l24.ReadReq_mshr_misses::switch_cpus4.inst           26                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::switch_cpus4.data          111                       # number of ReadReq MSHR misses
system.l24.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.inst           26                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::switch_cpus4.data          111                       # number of demand (read+write) MSHR misses
system.l24.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.inst           26                       # number of overall MSHR misses
system.l24.overall_mshr_misses::switch_cpus4.data          111                       # number of overall MSHR misses
system.l24.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::switch_cpus4.data     47344363                       # number of ReadReq MSHR miss cycles
system.l24.ReadReq_mshr_miss_latency::total     70128318                       # number of ReadReq MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::switch_cpus4.data     47344363                       # number of demand (read+write) MSHR miss cycles
system.l24.demand_mshr_miss_latency::total     70128318                       # number of demand (read+write) MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.inst     22783955                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::switch_cpus4.data     47344363                       # number of overall MSHR miss cycles
system.l24.overall_mshr_miss_latency::total     70128318                       # number of overall MSHR miss cycles
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::switch_cpus4.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l24.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for demand accesses
system.l24.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.inst     0.962963                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::switch_cpus4.data     0.220676                       # mshr miss rate for overall accesses
system.l24.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 426525.792793                       # average ReadReq mshr miss latency
system.l24.ReadReq_avg_mshr_miss_latency::total 511885.532847                       # average ReadReq mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::switch_cpus4.data 426525.792793                       # average overall mshr miss latency
system.l24.demand_avg_mshr_miss_latency::total 511885.532847                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.inst 876305.961538                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::switch_cpus4.data 426525.792793                       # average overall mshr miss latency
system.l24.overall_avg_mshr_miss_latency::total 511885.532847                       # average overall mshr miss latency
system.l24.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l25.replacements                           355                       # number of replacements
system.l25.tagsinuse                      4095.592949                       # Cycle average of tags in use
system.l25.total_refs                          260503                       # Total number of references to valid blocks.
system.l25.sampled_refs                          4451                       # Sample count of references to valid blocks.
system.l25.avg_refs                         58.526848                       # Average number of references to valid blocks.
system.l25.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l25.occ_blocks::writebacks           10.592949                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.inst    25.798113                       # Average occupied blocks per requestor
system.l25.occ_blocks::switch_cpus5.data   169.308226                       # Average occupied blocks per requestor
system.l25.occ_blocks::cpu5.data          3889.893661                       # Average occupied blocks per requestor
system.l25.occ_percent::writebacks           0.002586                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.inst     0.006298                       # Average percentage of cache occupancy
system.l25.occ_percent::switch_cpus5.data     0.041335                       # Average percentage of cache occupancy
system.l25.occ_percent::cpu5.data            0.949681                       # Average percentage of cache occupancy
system.l25.occ_percent::total                0.999901                       # Average percentage of cache occupancy
system.l25.ReadReq_hits::switch_cpus5.inst            1                       # number of ReadReq hits
system.l25.ReadReq_hits::switch_cpus5.data          596                       # number of ReadReq hits
system.l25.ReadReq_hits::total                    597                       # number of ReadReq hits
system.l25.Writeback_hits::writebacks             243                       # number of Writeback hits
system.l25.Writeback_hits::total                  243                       # number of Writeback hits
system.l25.ReadExReq_hits::switch_cpus5.data            4                       # number of ReadExReq hits
system.l25.ReadExReq_hits::total                    4                       # number of ReadExReq hits
system.l25.demand_hits::switch_cpus5.inst            1                       # number of demand (read+write) hits
system.l25.demand_hits::switch_cpus5.data          600                       # number of demand (read+write) hits
system.l25.demand_hits::total                     601                       # number of demand (read+write) hits
system.l25.overall_hits::switch_cpus5.inst            1                       # number of overall hits
system.l25.overall_hits::switch_cpus5.data          600                       # number of overall hits
system.l25.overall_hits::total                    601                       # number of overall hits
system.l25.ReadReq_misses::switch_cpus5.inst           27                       # number of ReadReq misses
system.l25.ReadReq_misses::switch_cpus5.data          328                       # number of ReadReq misses
system.l25.ReadReq_misses::total                  355                       # number of ReadReq misses
system.l25.demand_misses::switch_cpus5.inst           27                       # number of demand (read+write) misses
system.l25.demand_misses::switch_cpus5.data          328                       # number of demand (read+write) misses
system.l25.demand_misses::total                   355                       # number of demand (read+write) misses
system.l25.overall_misses::switch_cpus5.inst           27                       # number of overall misses
system.l25.overall_misses::switch_cpus5.data          328                       # number of overall misses
system.l25.overall_misses::total                  355                       # number of overall misses
system.l25.ReadReq_miss_latency::switch_cpus5.inst     22215260                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::switch_cpus5.data    167613986                       # number of ReadReq miss cycles
system.l25.ReadReq_miss_latency::total      189829246                       # number of ReadReq miss cycles
system.l25.demand_miss_latency::switch_cpus5.inst     22215260                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::switch_cpus5.data    167613986                       # number of demand (read+write) miss cycles
system.l25.demand_miss_latency::total       189829246                       # number of demand (read+write) miss cycles
system.l25.overall_miss_latency::switch_cpus5.inst     22215260                       # number of overall miss cycles
system.l25.overall_miss_latency::switch_cpus5.data    167613986                       # number of overall miss cycles
system.l25.overall_miss_latency::total      189829246                       # number of overall miss cycles
system.l25.ReadReq_accesses::switch_cpus5.inst           28                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::switch_cpus5.data          924                       # number of ReadReq accesses(hits+misses)
system.l25.ReadReq_accesses::total                952                       # number of ReadReq accesses(hits+misses)
system.l25.Writeback_accesses::writebacks          243                       # number of Writeback accesses(hits+misses)
system.l25.Writeback_accesses::total              243                       # number of Writeback accesses(hits+misses)
system.l25.ReadExReq_accesses::switch_cpus5.data            4                       # number of ReadExReq accesses(hits+misses)
system.l25.ReadExReq_accesses::total                4                       # number of ReadExReq accesses(hits+misses)
system.l25.demand_accesses::switch_cpus5.inst           28                       # number of demand (read+write) accesses
system.l25.demand_accesses::switch_cpus5.data          928                       # number of demand (read+write) accesses
system.l25.demand_accesses::total                 956                       # number of demand (read+write) accesses
system.l25.overall_accesses::switch_cpus5.inst           28                       # number of overall (read+write) accesses
system.l25.overall_accesses::switch_cpus5.data          928                       # number of overall (read+write) accesses
system.l25.overall_accesses::total                956                       # number of overall (read+write) accesses
system.l25.ReadReq_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::switch_cpus5.data     0.354978                       # miss rate for ReadReq accesses
system.l25.ReadReq_miss_rate::total          0.372899                       # miss rate for ReadReq accesses
system.l25.demand_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for demand accesses
system.l25.demand_miss_rate::switch_cpus5.data     0.353448                       # miss rate for demand accesses
system.l25.demand_miss_rate::total           0.371339                       # miss rate for demand accesses
system.l25.overall_miss_rate::switch_cpus5.inst     0.964286                       # miss rate for overall accesses
system.l25.overall_miss_rate::switch_cpus5.data     0.353448                       # miss rate for overall accesses
system.l25.overall_miss_rate::total          0.371339                       # miss rate for overall accesses
system.l25.ReadReq_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::switch_cpus5.data 511018.250000                       # average ReadReq miss latency
system.l25.ReadReq_avg_miss_latency::total 534730.270423                       # average ReadReq miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average overall miss latency
system.l25.demand_avg_miss_latency::switch_cpus5.data 511018.250000                       # average overall miss latency
system.l25.demand_avg_miss_latency::total 534730.270423                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.inst 822787.407407                       # average overall miss latency
system.l25.overall_avg_miss_latency::switch_cpus5.data 511018.250000                       # average overall miss latency
system.l25.overall_avg_miss_latency::total 534730.270423                       # average overall miss latency
system.l25.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l25.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l25.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l25.blocked::no_targets                      0                       # number of cycles access was blocked
system.l25.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l25.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l25.fast_writes                              0                       # number of fast writes performed
system.l25.cache_copies                             0                       # number of cache copies performed
system.l25.writebacks::writebacks                  70                       # number of writebacks
system.l25.writebacks::total                       70                       # number of writebacks
system.l25.ReadReq_mshr_misses::switch_cpus5.inst           27                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::switch_cpus5.data          328                       # number of ReadReq MSHR misses
system.l25.ReadReq_mshr_misses::total             355                       # number of ReadReq MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.inst           27                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::switch_cpus5.data          328                       # number of demand (read+write) MSHR misses
system.l25.demand_mshr_misses::total              355                       # number of demand (read+write) MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.inst           27                       # number of overall MSHR misses
system.l25.overall_mshr_misses::switch_cpus5.data          328                       # number of overall MSHR misses
system.l25.overall_mshr_misses::total             355                       # number of overall MSHR misses
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::switch_cpus5.data    144060717                       # number of ReadReq MSHR miss cycles
system.l25.ReadReq_mshr_miss_latency::total    164337377                       # number of ReadReq MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::switch_cpus5.data    144060717                       # number of demand (read+write) MSHR miss cycles
system.l25.demand_mshr_miss_latency::total    164337377                       # number of demand (read+write) MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.inst     20276660                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::switch_cpus5.data    144060717                       # number of overall MSHR miss cycles
system.l25.overall_mshr_miss_latency::total    164337377                       # number of overall MSHR miss cycles
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::switch_cpus5.data     0.354978                       # mshr miss rate for ReadReq accesses
system.l25.ReadReq_mshr_miss_rate::total     0.372899                       # mshr miss rate for ReadReq accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::switch_cpus5.data     0.353448                       # mshr miss rate for demand accesses
system.l25.demand_mshr_miss_rate::total      0.371339                       # mshr miss rate for demand accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.inst     0.964286                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::switch_cpus5.data     0.353448                       # mshr miss rate for overall accesses
system.l25.overall_mshr_miss_rate::total     0.371339                       # mshr miss rate for overall accesses
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 439209.503049                       # average ReadReq mshr miss latency
system.l25.ReadReq_avg_mshr_miss_latency::total 462922.188732                       # average ReadReq mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::switch_cpus5.data 439209.503049                       # average overall mshr miss latency
system.l25.demand_avg_mshr_miss_latency::total 462922.188732                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.inst 750987.407407                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::switch_cpus5.data 439209.503049                       # average overall mshr miss latency
system.l25.overall_avg_mshr_miss_latency::total 462922.188732                       # average overall mshr miss latency
system.l25.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l26.replacements                           137                       # number of replacements
system.l26.tagsinuse                      4095.437994                       # Cycle average of tags in use
system.l26.total_refs                          219600                       # Total number of references to valid blocks.
system.l26.sampled_refs                          4230                       # Sample count of references to valid blocks.
system.l26.avg_refs                         51.914894                       # Average number of references to valid blocks.
system.l26.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l26.occ_blocks::writebacks           82.437994                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.inst    15.944861                       # Average occupied blocks per requestor
system.l26.occ_blocks::switch_cpus6.data    56.784618                       # Average occupied blocks per requestor
system.l26.occ_blocks::cpu6.data          3940.270521                       # Average occupied blocks per requestor
system.l26.occ_percent::writebacks           0.020126                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.inst     0.003893                       # Average percentage of cache occupancy
system.l26.occ_percent::switch_cpus6.data     0.013863                       # Average percentage of cache occupancy
system.l26.occ_percent::cpu6.data            0.961980                       # Average percentage of cache occupancy
system.l26.occ_percent::total                0.999863                       # Average percentage of cache occupancy
system.l26.ReadReq_hits::switch_cpus6.inst            1                       # number of ReadReq hits
system.l26.ReadReq_hits::switch_cpus6.data          389                       # number of ReadReq hits
system.l26.ReadReq_hits::total                    390                       # number of ReadReq hits
system.l26.Writeback_hits::writebacks             129                       # number of Writeback hits
system.l26.Writeback_hits::total                  129                       # number of Writeback hits
system.l26.ReadExReq_hits::switch_cpus6.data            3                       # number of ReadExReq hits
system.l26.ReadExReq_hits::total                    3                       # number of ReadExReq hits
system.l26.demand_hits::switch_cpus6.inst            1                       # number of demand (read+write) hits
system.l26.demand_hits::switch_cpus6.data          392                       # number of demand (read+write) hits
system.l26.demand_hits::total                     393                       # number of demand (read+write) hits
system.l26.overall_hits::switch_cpus6.inst            1                       # number of overall hits
system.l26.overall_hits::switch_cpus6.data          392                       # number of overall hits
system.l26.overall_hits::total                    393                       # number of overall hits
system.l26.ReadReq_misses::switch_cpus6.inst           26                       # number of ReadReq misses
system.l26.ReadReq_misses::switch_cpus6.data          111                       # number of ReadReq misses
system.l26.ReadReq_misses::total                  137                       # number of ReadReq misses
system.l26.demand_misses::switch_cpus6.inst           26                       # number of demand (read+write) misses
system.l26.demand_misses::switch_cpus6.data          111                       # number of demand (read+write) misses
system.l26.demand_misses::total                   137                       # number of demand (read+write) misses
system.l26.overall_misses::switch_cpus6.inst           26                       # number of overall misses
system.l26.overall_misses::switch_cpus6.data          111                       # number of overall misses
system.l26.overall_misses::total                  137                       # number of overall misses
system.l26.ReadReq_miss_latency::switch_cpus6.inst     31053800                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::switch_cpus6.data     55798080                       # number of ReadReq miss cycles
system.l26.ReadReq_miss_latency::total       86851880                       # number of ReadReq miss cycles
system.l26.demand_miss_latency::switch_cpus6.inst     31053800                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::switch_cpus6.data     55798080                       # number of demand (read+write) miss cycles
system.l26.demand_miss_latency::total        86851880                       # number of demand (read+write) miss cycles
system.l26.overall_miss_latency::switch_cpus6.inst     31053800                       # number of overall miss cycles
system.l26.overall_miss_latency::switch_cpus6.data     55798080                       # number of overall miss cycles
system.l26.overall_miss_latency::total       86851880                       # number of overall miss cycles
system.l26.ReadReq_accesses::switch_cpus6.inst           27                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::switch_cpus6.data          500                       # number of ReadReq accesses(hits+misses)
system.l26.ReadReq_accesses::total                527                       # number of ReadReq accesses(hits+misses)
system.l26.Writeback_accesses::writebacks          129                       # number of Writeback accesses(hits+misses)
system.l26.Writeback_accesses::total              129                       # number of Writeback accesses(hits+misses)
system.l26.ReadExReq_accesses::switch_cpus6.data            3                       # number of ReadExReq accesses(hits+misses)
system.l26.ReadExReq_accesses::total                3                       # number of ReadExReq accesses(hits+misses)
system.l26.demand_accesses::switch_cpus6.inst           27                       # number of demand (read+write) accesses
system.l26.demand_accesses::switch_cpus6.data          503                       # number of demand (read+write) accesses
system.l26.demand_accesses::total                 530                       # number of demand (read+write) accesses
system.l26.overall_accesses::switch_cpus6.inst           27                       # number of overall (read+write) accesses
system.l26.overall_accesses::switch_cpus6.data          503                       # number of overall (read+write) accesses
system.l26.overall_accesses::total                530                       # number of overall (read+write) accesses
system.l26.ReadReq_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::switch_cpus6.data     0.222000                       # miss rate for ReadReq accesses
system.l26.ReadReq_miss_rate::total          0.259962                       # miss rate for ReadReq accesses
system.l26.demand_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for demand accesses
system.l26.demand_miss_rate::switch_cpus6.data     0.220676                       # miss rate for demand accesses
system.l26.demand_miss_rate::total           0.258491                       # miss rate for demand accesses
system.l26.overall_miss_rate::switch_cpus6.inst     0.962963                       # miss rate for overall accesses
system.l26.overall_miss_rate::switch_cpus6.data     0.220676                       # miss rate for overall accesses
system.l26.overall_miss_rate::total          0.258491                       # miss rate for overall accesses
system.l26.ReadReq_avg_miss_latency::switch_cpus6.inst 1194376.923077                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::switch_cpus6.data 502685.405405                       # average ReadReq miss latency
system.l26.ReadReq_avg_miss_latency::total 633955.328467                       # average ReadReq miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.inst 1194376.923077                       # average overall miss latency
system.l26.demand_avg_miss_latency::switch_cpus6.data 502685.405405                       # average overall miss latency
system.l26.demand_avg_miss_latency::total 633955.328467                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.inst 1194376.923077                       # average overall miss latency
system.l26.overall_avg_miss_latency::switch_cpus6.data 502685.405405                       # average overall miss latency
system.l26.overall_avg_miss_latency::total 633955.328467                       # average overall miss latency
system.l26.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l26.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l26.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l26.blocked::no_targets                      0                       # number of cycles access was blocked
system.l26.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l26.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l26.fast_writes                              0                       # number of fast writes performed
system.l26.cache_copies                             0                       # number of cache copies performed
system.l26.writebacks::writebacks                  85                       # number of writebacks
system.l26.writebacks::total                       85                       # number of writebacks
system.l26.ReadReq_mshr_misses::switch_cpus6.inst           26                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::switch_cpus6.data          111                       # number of ReadReq MSHR misses
system.l26.ReadReq_mshr_misses::total             137                       # number of ReadReq MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.inst           26                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::switch_cpus6.data          111                       # number of demand (read+write) MSHR misses
system.l26.demand_mshr_misses::total              137                       # number of demand (read+write) MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.inst           26                       # number of overall MSHR misses
system.l26.overall_mshr_misses::switch_cpus6.data          111                       # number of overall MSHR misses
system.l26.overall_mshr_misses::total             137                       # number of overall MSHR misses
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.inst     29185689                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::switch_cpus6.data     47821074                       # number of ReadReq MSHR miss cycles
system.l26.ReadReq_mshr_miss_latency::total     77006763                       # number of ReadReq MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.inst     29185689                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::switch_cpus6.data     47821074                       # number of demand (read+write) MSHR miss cycles
system.l26.demand_mshr_miss_latency::total     77006763                       # number of demand (read+write) MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.inst     29185689                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::switch_cpus6.data     47821074                       # number of overall MSHR miss cycles
system.l26.overall_mshr_miss_latency::total     77006763                       # number of overall MSHR miss cycles
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::switch_cpus6.data     0.222000                       # mshr miss rate for ReadReq accesses
system.l26.ReadReq_mshr_miss_rate::total     0.259962                       # mshr miss rate for ReadReq accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::switch_cpus6.data     0.220676                       # mshr miss rate for demand accesses
system.l26.demand_mshr_miss_rate::total      0.258491                       # mshr miss rate for demand accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.inst     0.962963                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::switch_cpus6.data     0.220676                       # mshr miss rate for overall accesses
system.l26.overall_mshr_miss_rate::total     0.258491                       # mshr miss rate for overall accesses
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1122526.500000                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 430820.486486                       # average ReadReq mshr miss latency
system.l26.ReadReq_avg_mshr_miss_latency::total 562093.160584                       # average ReadReq mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.inst 1122526.500000                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::switch_cpus6.data 430820.486486                       # average overall mshr miss latency
system.l26.demand_avg_mshr_miss_latency::total 562093.160584                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.inst 1122526.500000                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::switch_cpus6.data 430820.486486                       # average overall mshr miss latency
system.l26.overall_avg_mshr_miss_latency::total 562093.160584                       # average overall mshr miss latency
system.l26.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l27.replacements                           174                       # number of replacements
system.l27.tagsinuse                      4095.336665                       # Cycle average of tags in use
system.l27.total_refs                          291212                       # Total number of references to valid blocks.
system.l27.sampled_refs                          4270                       # Sample count of references to valid blocks.
system.l27.avg_refs                         68.199532                       # Average number of references to valid blocks.
system.l27.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l27.occ_blocks::writebacks          203.832609                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.inst    13.820095                       # Average occupied blocks per requestor
system.l27.occ_blocks::switch_cpus7.data    88.406652                       # Average occupied blocks per requestor
system.l27.occ_blocks::cpu7.data          3789.277309                       # Average occupied blocks per requestor
system.l27.occ_percent::writebacks           0.049764                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.inst     0.003374                       # Average percentage of cache occupancy
system.l27.occ_percent::switch_cpus7.data     0.021584                       # Average percentage of cache occupancy
system.l27.occ_percent::cpu7.data            0.925117                       # Average percentage of cache occupancy
system.l27.occ_percent::total                0.999838                       # Average percentage of cache occupancy
system.l27.ReadReq_hits::switch_cpus7.data          448                       # number of ReadReq hits
system.l27.ReadReq_hits::total                    448                       # number of ReadReq hits
system.l27.Writeback_hits::writebacks             244                       # number of Writeback hits
system.l27.Writeback_hits::total                  244                       # number of Writeback hits
system.l27.demand_hits::switch_cpus7.data          448                       # number of demand (read+write) hits
system.l27.demand_hits::total                     448                       # number of demand (read+write) hits
system.l27.overall_hits::switch_cpus7.data          448                       # number of overall hits
system.l27.overall_hits::total                    448                       # number of overall hits
system.l27.ReadReq_misses::switch_cpus7.inst           14                       # number of ReadReq misses
system.l27.ReadReq_misses::switch_cpus7.data          159                       # number of ReadReq misses
system.l27.ReadReq_misses::total                  173                       # number of ReadReq misses
system.l27.ReadExReq_misses::switch_cpus7.data            1                       # number of ReadExReq misses
system.l27.ReadExReq_misses::total                  1                       # number of ReadExReq misses
system.l27.demand_misses::switch_cpus7.inst           14                       # number of demand (read+write) misses
system.l27.demand_misses::switch_cpus7.data          160                       # number of demand (read+write) misses
system.l27.demand_misses::total                   174                       # number of demand (read+write) misses
system.l27.overall_misses::switch_cpus7.inst           14                       # number of overall misses
system.l27.overall_misses::switch_cpus7.data          160                       # number of overall misses
system.l27.overall_misses::total                  174                       # number of overall misses
system.l27.ReadReq_miss_latency::switch_cpus7.inst      6048449                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::switch_cpus7.data     77298088                       # number of ReadReq miss cycles
system.l27.ReadReq_miss_latency::total       83346537                       # number of ReadReq miss cycles
system.l27.ReadExReq_miss_latency::switch_cpus7.data       385010                       # number of ReadExReq miss cycles
system.l27.ReadExReq_miss_latency::total       385010                       # number of ReadExReq miss cycles
system.l27.demand_miss_latency::switch_cpus7.inst      6048449                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::switch_cpus7.data     77683098                       # number of demand (read+write) miss cycles
system.l27.demand_miss_latency::total        83731547                       # number of demand (read+write) miss cycles
system.l27.overall_miss_latency::switch_cpus7.inst      6048449                       # number of overall miss cycles
system.l27.overall_miss_latency::switch_cpus7.data     77683098                       # number of overall miss cycles
system.l27.overall_miss_latency::total       83731547                       # number of overall miss cycles
system.l27.ReadReq_accesses::switch_cpus7.inst           14                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::switch_cpus7.data          607                       # number of ReadReq accesses(hits+misses)
system.l27.ReadReq_accesses::total                621                       # number of ReadReq accesses(hits+misses)
system.l27.Writeback_accesses::writebacks          244                       # number of Writeback accesses(hits+misses)
system.l27.Writeback_accesses::total              244                       # number of Writeback accesses(hits+misses)
system.l27.ReadExReq_accesses::switch_cpus7.data            1                       # number of ReadExReq accesses(hits+misses)
system.l27.ReadExReq_accesses::total                1                       # number of ReadExReq accesses(hits+misses)
system.l27.demand_accesses::switch_cpus7.inst           14                       # number of demand (read+write) accesses
system.l27.demand_accesses::switch_cpus7.data          608                       # number of demand (read+write) accesses
system.l27.demand_accesses::total                 622                       # number of demand (read+write) accesses
system.l27.overall_accesses::switch_cpus7.inst           14                       # number of overall (read+write) accesses
system.l27.overall_accesses::switch_cpus7.data          608                       # number of overall (read+write) accesses
system.l27.overall_accesses::total                622                       # number of overall (read+write) accesses
system.l27.ReadReq_miss_rate::switch_cpus7.inst            1                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::switch_cpus7.data     0.261944                       # miss rate for ReadReq accesses
system.l27.ReadReq_miss_rate::total          0.278583                       # miss rate for ReadReq accesses
system.l27.ReadExReq_miss_rate::switch_cpus7.data            1                       # miss rate for ReadExReq accesses
system.l27.ReadExReq_miss_rate::total               1                       # miss rate for ReadExReq accesses
system.l27.demand_miss_rate::switch_cpus7.inst            1                       # miss rate for demand accesses
system.l27.demand_miss_rate::switch_cpus7.data     0.263158                       # miss rate for demand accesses
system.l27.demand_miss_rate::total           0.279743                       # miss rate for demand accesses
system.l27.overall_miss_rate::switch_cpus7.inst            1                       # miss rate for overall accesses
system.l27.overall_miss_rate::switch_cpus7.data     0.263158                       # miss rate for overall accesses
system.l27.overall_miss_rate::total          0.279743                       # miss rate for overall accesses
system.l27.ReadReq_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::switch_cpus7.data 486151.496855                       # average ReadReq miss latency
system.l27.ReadReq_avg_miss_latency::total 481771.890173                       # average ReadReq miss latency
system.l27.ReadExReq_avg_miss_latency::switch_cpus7.data       385010                       # average ReadExReq miss latency
system.l27.ReadExReq_avg_miss_latency::total       385010                       # average ReadExReq miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.demand_avg_miss_latency::switch_cpus7.data 485519.362500                       # average overall miss latency
system.l27.demand_avg_miss_latency::total 481215.787356                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.inst 432032.071429                       # average overall miss latency
system.l27.overall_avg_miss_latency::switch_cpus7.data 485519.362500                       # average overall miss latency
system.l27.overall_avg_miss_latency::total 481215.787356                       # average overall miss latency
system.l27.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l27.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l27.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l27.blocked::no_targets                      0                       # number of cycles access was blocked
system.l27.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l27.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l27.fast_writes                              0                       # number of fast writes performed
system.l27.cache_copies                             0                       # number of cache copies performed
system.l27.writebacks::writebacks                 115                       # number of writebacks
system.l27.writebacks::total                      115                       # number of writebacks
system.l27.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::switch_cpus7.data          159                       # number of ReadReq MSHR misses
system.l27.ReadReq_mshr_misses::total             173                       # number of ReadReq MSHR misses
system.l27.ReadExReq_mshr_misses::switch_cpus7.data            1                       # number of ReadExReq MSHR misses
system.l27.ReadExReq_mshr_misses::total             1                       # number of ReadExReq MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::switch_cpus7.data          160                       # number of demand (read+write) MSHR misses
system.l27.demand_mshr_misses::total              174                       # number of demand (read+write) MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.l27.overall_mshr_misses::switch_cpus7.data          160                       # number of overall MSHR misses
system.l27.overall_mshr_misses::total             174                       # number of overall MSHR misses
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::switch_cpus7.data     65873042                       # number of ReadReq MSHR miss cycles
system.l27.ReadReq_mshr_miss_latency::total     70916291                       # number of ReadReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::switch_cpus7.data       313210                       # number of ReadExReq MSHR miss cycles
system.l27.ReadExReq_mshr_miss_latency::total       313210                       # number of ReadExReq MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::switch_cpus7.data     66186252                       # number of demand (read+write) MSHR miss cycles
system.l27.demand_mshr_miss_latency::total     71229501                       # number of demand (read+write) MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.inst      5043249                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::switch_cpus7.data     66186252                       # number of overall MSHR miss cycles
system.l27.overall_mshr_miss_latency::total     71229501                       # number of overall MSHR miss cycles
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::switch_cpus7.data     0.261944                       # mshr miss rate for ReadReq accesses
system.l27.ReadReq_mshr_miss_rate::total     0.278583                       # mshr miss rate for ReadReq accesses
system.l27.ReadExReq_mshr_miss_rate::switch_cpus7.data            1                       # mshr miss rate for ReadExReq accesses
system.l27.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for demand accesses
system.l27.demand_mshr_miss_rate::total      0.279743                       # mshr miss rate for demand accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.inst            1                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::switch_cpus7.data     0.263158                       # mshr miss rate for overall accesses
system.l27.overall_mshr_miss_rate::total     0.279743                       # mshr miss rate for overall accesses
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 414295.861635                       # average ReadReq mshr miss latency
system.l27.ReadReq_avg_mshr_miss_latency::total 409920.757225                       # average ReadReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::switch_cpus7.data       313210                       # average ReadExReq mshr miss latency
system.l27.ReadExReq_avg_mshr_miss_latency::total       313210                       # average ReadExReq mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::switch_cpus7.data 413664.075000                       # average overall mshr miss latency
system.l27.demand_avg_mshr_miss_latency::total 409364.948276                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.inst 360232.071429                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::switch_cpus7.data 413664.075000                       # average overall mshr miss latency
system.l27.overall_avg_mshr_miss_latency::total 409364.948276                       # average overall mshr miss latency
system.l27.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     1                       # number of replacements
system.cpu0.icache.tagsinuse               541.151662                       # Cycle average of tags in use
system.cpu0.icache.total_refs               750172764                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   551                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1361475.070780                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    14.417328                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   526.734334                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.023105                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.844126                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.867230                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst       140567                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total         140567                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst       140567                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total          140567                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst       140567                       # number of overall hits
system.cpu0.icache.overall_hits::total         140567                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           35                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           35                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           35                       # number of overall misses
system.cpu0.icache.overall_misses::total           35                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     16789924                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     16789924                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     16789924                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     16789924                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total       140602                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst       140602                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total       140602                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst       140602                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total       140602                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000249                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000249                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000249                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000249                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 479712.114286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 479712.114286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 479712.114286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           24                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           24                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           24                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           24                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           24                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     13575937                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     13575937                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     13575937                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000171                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000171                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000171                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 565664.041667                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 565664.041667                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                   642                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               171131164                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              190569.224944                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   155.056827                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data   100.943173                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.605691                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.394309                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data       201490                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total         201490                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data        40673                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total         40673                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data           99                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data           98                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data       242163                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total          242163                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data       242163                       # number of overall hits
system.cpu0.dcache.overall_hits::total         242163                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data         2195                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total         2195                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           11                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           11                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data         2206                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total          2206                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data         2206                       # number of overall misses
system.cpu0.dcache.overall_misses::total         2206                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data    531306009                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total    531306009                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total       940115                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data    532246124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total    532246124                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data    532246124                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total    532246124                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total       203685                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total        40684                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total       244369                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total       244369                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.010776                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000270                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.009027                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.009027                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 242052.851481                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 242052.851481                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data        85465                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total        85465                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 241272.041704                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 241272.041704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 241272.041704                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 241272.041704                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu0.dcache.writebacks::total               89                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total         1556                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total            8                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total         1564                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data         1564                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total         1564                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data          642                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    120364276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    120364276                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    120556576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    120556576                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    120556576                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    120556576                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003137                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002627                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002627                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 188363.499218                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 188363.499218                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 187782.828660                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 187782.828660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 187782.828660                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 187782.828660                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     1                       # number of replacements
system.cpu1.icache.tagsinuse               541.421227                       # Cycle average of tags in use
system.cpu1.icache.total_refs               750173214                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              1359009.445652                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    14.687900                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst   526.733327                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.023538                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.844124                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.867662                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst       141017                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total         141017                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst       141017                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total          141017                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst       141017                       # number of overall hits
system.cpu1.icache.overall_hits::total         141017                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           35                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           35                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           35                       # number of overall misses
system.cpu1.icache.overall_misses::total           35                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     25532757                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     25532757                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     25532757                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     25532757                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     25532757                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     25532757                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst       141052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total       141052                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst       141052                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total       141052                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst       141052                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total       141052                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000248                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000248                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000248                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000248                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 729507.342857                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 729507.342857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 729507.342857                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 729507.342857                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           10                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           10                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           25                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           25                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     21115912                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     21115912                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     21115912                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     21115912                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000177                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000177                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000177                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 844636.480000                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 844636.480000                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                   642                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               171131692                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                   898                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              190569.812918                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   155.015187                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data   100.984813                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.605528                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.394472                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data       201794                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total         201794                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data        40897                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total         40897                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data           99                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data           98                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data       242691                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total          242691                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data       242691                       # number of overall hits
system.cpu1.dcache.overall_hits::total         242691                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data         2192                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total         2192                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data           15                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data         2207                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total          2207                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data         2207                       # number of overall misses
system.cpu1.dcache.overall_misses::total         2207                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    514737342                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    514737342                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      1215851                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      1215851                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    515953193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    515953193                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    515953193                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    515953193                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data       203986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total       203986                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data        40912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total        40912                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data       244898                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total       244898                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data       244898                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total       244898                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010746                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010746                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000367                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000367                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.009012                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.009012                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.009012                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.009012                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 234825.429745                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 234825.429745                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 81056.733333                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 81056.733333                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 233780.332125                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 233780.332125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 233780.332125                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 233780.332125                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu1.dcache.writebacks::total               89                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         1553                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         1553                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         1565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         1565                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         1565                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         1565                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data          639                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total          639                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data          642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total          642                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data          642                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total          642                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    118476830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    118476830                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    118669130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    118669130                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    118669130                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    118669130                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003133                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000073                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002621                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002621                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 185409.749609                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 185409.749609                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 184842.881620                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     1                       # number of replacements
system.cpu2.icache.tagsinuse               541.423400                       # Cycle average of tags in use
system.cpu2.icache.total_refs               750172947                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   552                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              1359008.961957                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    14.689784                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst   526.733616                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.023541                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.844124                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.867666                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst       140750                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total         140750                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst       140750                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total          140750                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst       140750                       # number of overall hits
system.cpu2.icache.overall_hits::total         140750                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           34                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           34                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           34                       # number of overall misses
system.cpu2.icache.overall_misses::total           34                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     19867172                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     19867172                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     19867172                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     19867172                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total       140784                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst       140784                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total       140784                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst       140784                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total       140784                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000242                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000242                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000242                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000242                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 584328.588235                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 584328.588235                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 584328.588235                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            9                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            9                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            9                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            9                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            9                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           25                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           25                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           25                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           25                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           25                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     16817393                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     16817393                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     16817393                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000178                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000178                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000178                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 672695.720000                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 672695.720000                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                   640                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               171131232                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                   896                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              190994.678571                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   154.973473                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data   101.026527                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.605365                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.394635                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data       201514                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total         201514                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data        40717                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total         40717                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data           99                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total           99                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data           98                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total           98                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data       242231                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total          242231                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data       242231                       # number of overall hits
system.cpu2.dcache.overall_hits::total         242231                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         2201                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         2201                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data           15                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total           15                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         2216                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         2216                       # number of overall misses
system.cpu2.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    527869278                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      1215831                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    529085109                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    529085109                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    529085109                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total       203715                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total        40732                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total           99                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total           98                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total       244447                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total       244447                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.010804                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000368                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.009065                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.009065                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 239831.566561                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 81055.400000                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 238756.818141                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 238756.818141                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks           89                       # number of writebacks
system.cpu2.dcache.writebacks::total               89                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         1564                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total           12                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         1576                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         1576                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         1576                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total          637                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total          640                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data          640                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total          640                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    121131029                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    121323329                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    121323329                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003127                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000074                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002618                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002618                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 190158.601256                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 189567.701563                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               495.819028                       # Cycle average of tags in use
system.cpu3.icache.total_refs               845325002                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              1704284.278226                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    13.819028                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          482                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.022146                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.772436                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.794582                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst       139974                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total         139974                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst       139974                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total          139974                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst       139974                       # number of overall hits
system.cpu3.icache.overall_hits::total         139974                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           18                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           18                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           18                       # number of overall misses
system.cpu3.icache.overall_misses::total           18                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst      8290364                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total      8290364                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst      8290364                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total      8290364                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst      8290364                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total      8290364                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst       139992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total       139992                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst       139992                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total       139992                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst       139992                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total       139992                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000129                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 460575.777778                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 460575.777778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 460575.777778                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 460575.777778                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst            4                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst            4                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           14                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           14                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total      6792849                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total      6792849                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst      6792849                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total      6792849                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 485203.500000                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 485203.500000                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                   609                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               132976132                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                   865                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              153729.632370                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   176.603503                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    79.396497                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.689857                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.310143                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data        96232                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total          96232                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data        81277                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total         81277                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data          196                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data          186                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data       177509                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total          177509                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data       177509                       # number of overall hits
system.cpu3.dcache.overall_hits::total         177509                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data         2087                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total         2087                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          133                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data         2220                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total          2220                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data         2220                       # number of overall misses
system.cpu3.dcache.overall_misses::total         2220                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data    472556487                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total    472556487                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     59308219                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     59308219                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data    531864706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total    531864706                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data    531864706                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total    531864706                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data        98319                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total        98319                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data        81410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total        81410                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data       179729                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total       179729                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data       179729                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total       179729                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.021227                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.021227                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.001634                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.001634                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.012352                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.012352                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.012352                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.012352                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 226428.599425                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 226428.599425                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 445926.458647                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 445926.458647                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 239578.696396                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 239578.696396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 239578.696396                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 239578.696396                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets       826104                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets       275368                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks          245                       # number of writebacks
system.cpu3.dcache.writebacks::total              245                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         1479                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         1479                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         1611                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         1611                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         1611                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         1611                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data          608                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total          608                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data          609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total          609                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data          609                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total          609                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    105364331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    105364331                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data       393231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total       393231                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    105757562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    105757562                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    105757562                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    105757562                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.006184                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003388                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003388                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003388                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003388                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 173296.597039                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 173296.597039                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data       393231                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total       393231                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 173657.737274                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 173657.737274                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 173657.737274                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 173657.737274                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dtb.inst_hits                           0                       # ITB inst hits
system.cpu4.dtb.inst_misses                         0                       # ITB inst misses
system.cpu4.dtb.read_hits                           0                       # DTB read hits
system.cpu4.dtb.read_misses                         0                       # DTB read misses
system.cpu4.dtb.write_hits                          0                       # DTB write hits
system.cpu4.dtb.write_misses                        0                       # DTB write misses
system.cpu4.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.dtb.read_accesses                       0                       # DTB read accesses
system.cpu4.dtb.write_accesses                      0                       # DTB write accesses
system.cpu4.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.dtb.hits                                0                       # DTB hits
system.cpu4.dtb.misses                              0                       # DTB misses
system.cpu4.dtb.accesses                            0                       # DTB accesses
system.cpu4.itb.inst_hits                           0                       # ITB inst hits
system.cpu4.itb.inst_misses                         0                       # ITB inst misses
system.cpu4.itb.read_hits                           0                       # DTB read hits
system.cpu4.itb.read_misses                         0                       # DTB read misses
system.cpu4.itb.write_hits                          0                       # DTB write hits
system.cpu4.itb.write_misses                        0                       # DTB write misses
system.cpu4.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu4.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu4.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu4.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu4.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu4.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu4.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu4.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu4.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu4.itb.read_accesses                       0                       # DTB read accesses
system.cpu4.itb.write_accesses                      0                       # DTB write accesses
system.cpu4.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu4.itb.hits                                0                       # DTB hits
system.cpu4.itb.misses                              0                       # DTB misses
system.cpu4.itb.accesses                            0                       # DTB accesses
system.cpu4.numCycles                               0                       # number of cpu cycles simulated
system.cpu4.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu4.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu4.committedInsts                          0                       # Number of instructions committed
system.cpu4.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu4.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu4.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu4.num_func_calls                          0                       # number of times a function call or return occured
system.cpu4.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu4.num_int_insts                           0                       # number of integer instructions
system.cpu4.num_fp_insts                            0                       # number of float instructions
system.cpu4.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu4.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu4.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu4.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu4.num_mem_refs                            0                       # number of memory refs
system.cpu4.num_load_insts                          0                       # Number of load instructions
system.cpu4.num_store_insts                         0                       # Number of store instructions
system.cpu4.num_idle_cycles                         0                       # Number of idle cycles
system.cpu4.num_busy_cycles                         0                       # Number of busy cycles
system.cpu4.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu4.idle_fraction                           0                       # Percentage of idle cycles
system.cpu4.icache.replacements                     0                       # number of replacements
system.cpu4.icache.tagsinuse               491.135445                       # Cycle average of tags in use
system.cpu4.icache.total_refs               844473651                       # Total number of references to valid blocks.
system.cpu4.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu4.icache.avg_refs              1682218.428287                       # Average number of references to valid blocks.
system.cpu4.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.icache.occ_blocks::switch_cpus4.inst    16.135445                       # Average occupied blocks per requestor
system.cpu4.icache.occ_blocks::cpu4.inst          475                       # Average occupied blocks per requestor
system.cpu4.icache.occ_percent::switch_cpus4.inst     0.025858                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::cpu4.inst     0.761218                       # Average percentage of cache occupancy
system.cpu4.icache.occ_percent::total        0.787076                       # Average percentage of cache occupancy
system.cpu4.icache.ReadReq_hits::switch_cpus4.inst       142879                       # number of ReadReq hits
system.cpu4.icache.ReadReq_hits::total         142879                       # number of ReadReq hits
system.cpu4.icache.demand_hits::switch_cpus4.inst       142879                       # number of demand (read+write) hits
system.cpu4.icache.demand_hits::total          142879                       # number of demand (read+write) hits
system.cpu4.icache.overall_hits::switch_cpus4.inst       142879                       # number of overall hits
system.cpu4.icache.overall_hits::total         142879                       # number of overall hits
system.cpu4.icache.ReadReq_misses::switch_cpus4.inst           35                       # number of ReadReq misses
system.cpu4.icache.ReadReq_misses::total           35                       # number of ReadReq misses
system.cpu4.icache.demand_misses::switch_cpus4.inst           35                       # number of demand (read+write) misses
system.cpu4.icache.demand_misses::total            35                       # number of demand (read+write) misses
system.cpu4.icache.overall_misses::switch_cpus4.inst           35                       # number of overall misses
system.cpu4.icache.overall_misses::total           35                       # number of overall misses
system.cpu4.icache.ReadReq_miss_latency::switch_cpus4.inst     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.ReadReq_miss_latency::total     28268491                       # number of ReadReq miss cycles
system.cpu4.icache.demand_miss_latency::switch_cpus4.inst     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.demand_miss_latency::total     28268491                       # number of demand (read+write) miss cycles
system.cpu4.icache.overall_miss_latency::switch_cpus4.inst     28268491                       # number of overall miss cycles
system.cpu4.icache.overall_miss_latency::total     28268491                       # number of overall miss cycles
system.cpu4.icache.ReadReq_accesses::switch_cpus4.inst       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.ReadReq_accesses::total       142914                       # number of ReadReq accesses(hits+misses)
system.cpu4.icache.demand_accesses::switch_cpus4.inst       142914                       # number of demand (read+write) accesses
system.cpu4.icache.demand_accesses::total       142914                       # number of demand (read+write) accesses
system.cpu4.icache.overall_accesses::switch_cpus4.inst       142914                       # number of overall (read+write) accesses
system.cpu4.icache.overall_accesses::total       142914                       # number of overall (read+write) accesses
system.cpu4.icache.ReadReq_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_miss_rate::total     0.000245                       # miss rate for ReadReq accesses
system.cpu4.icache.demand_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for demand accesses
system.cpu4.icache.demand_miss_rate::total     0.000245                       # miss rate for demand accesses
system.cpu4.icache.overall_miss_rate::switch_cpus4.inst     0.000245                       # miss rate for overall accesses
system.cpu4.icache.overall_miss_rate::total     0.000245                       # miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.ReadReq_avg_miss_latency::total 807671.171429                       # average ReadReq miss latency
system.cpu4.icache.demand_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.demand_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::switch_cpus4.inst 807671.171429                       # average overall miss latency
system.cpu4.icache.overall_avg_miss_latency::total 807671.171429                       # average overall miss latency
system.cpu4.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.icache.fast_writes                      0                       # number of fast writes performed
system.cpu4.icache.cache_copies                     0                       # number of cache copies performed
system.cpu4.icache.ReadReq_mshr_hits::switch_cpus4.inst            8                       # number of ReadReq MSHR hits
system.cpu4.icache.ReadReq_mshr_hits::total            8                       # number of ReadReq MSHR hits
system.cpu4.icache.demand_mshr_hits::switch_cpus4.inst            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.demand_mshr_hits::total            8                       # number of demand (read+write) MSHR hits
system.cpu4.icache.overall_mshr_hits::switch_cpus4.inst            8                       # number of overall MSHR hits
system.cpu4.icache.overall_mshr_hits::total            8                       # number of overall MSHR hits
system.cpu4.icache.ReadReq_mshr_misses::switch_cpus4.inst           27                       # number of ReadReq MSHR misses
system.cpu4.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu4.icache.demand_mshr_misses::switch_cpus4.inst           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu4.icache.overall_mshr_misses::switch_cpus4.inst           27                       # number of overall MSHR misses
system.cpu4.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu4.icache.ReadReq_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_latency::total     24931741                       # number of ReadReq MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.demand_mshr_miss_latency::total     24931741                       # number of demand (read+write) MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::switch_cpus4.inst     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.overall_mshr_miss_latency::total     24931741                       # number of overall MSHR miss cycles
system.cpu4.icache.ReadReq_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu4.icache.demand_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu4.icache.overall_mshr_miss_rate::switch_cpus4.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.ReadReq_avg_mshr_miss_latency::total 923397.814815                       # average ReadReq mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.demand_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::switch_cpus4.inst 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.overall_avg_mshr_miss_latency::total 923397.814815                       # average overall mshr miss latency
system.cpu4.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu4.dcache.replacements                   503                       # number of replacements
system.cpu4.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu4.dcache.total_refs               127664156                       # Total number of references to valid blocks.
system.cpu4.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu4.dcache.avg_refs              168200.469038                       # Average number of references to valid blocks.
system.cpu4.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu4.dcache.occ_blocks::switch_cpus4.data   155.375689                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_blocks::cpu4.data   100.624311                       # Average occupied blocks per requestor
system.cpu4.dcache.occ_percent::switch_cpus4.data     0.606936                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::cpu4.data     0.393064                       # Average percentage of cache occupancy
system.cpu4.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu4.dcache.ReadReq_hits::switch_cpus4.data        97089                       # number of ReadReq hits
system.cpu4.dcache.ReadReq_hits::total          97089                       # number of ReadReq hits
system.cpu4.dcache.WriteReq_hits::switch_cpus4.data        80959                       # number of WriteReq hits
system.cpu4.dcache.WriteReq_hits::total         80959                       # number of WriteReq hits
system.cpu4.dcache.LoadLockedReq_hits::switch_cpus4.data          197                       # number of LoadLockedReq hits
system.cpu4.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu4.dcache.StoreCondReq_hits::switch_cpus4.data          196                       # number of StoreCondReq hits
system.cpu4.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu4.dcache.demand_hits::switch_cpus4.data       178048                       # number of demand (read+write) hits
system.cpu4.dcache.demand_hits::total          178048                       # number of demand (read+write) hits
system.cpu4.dcache.overall_hits::switch_cpus4.data       178048                       # number of overall hits
system.cpu4.dcache.overall_hits::total         178048                       # number of overall hits
system.cpu4.dcache.ReadReq_misses::switch_cpus4.data         1592                       # number of ReadReq misses
system.cpu4.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu4.dcache.WriteReq_misses::switch_cpus4.data           14                       # number of WriteReq misses
system.cpu4.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu4.dcache.demand_misses::switch_cpus4.data         1606                       # number of demand (read+write) misses
system.cpu4.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu4.dcache.overall_misses::switch_cpus4.data         1606                       # number of overall misses
system.cpu4.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu4.dcache.ReadReq_miss_latency::switch_cpus4.data    326844274                       # number of ReadReq miss cycles
system.cpu4.dcache.ReadReq_miss_latency::total    326844274                       # number of ReadReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::switch_cpus4.data      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.WriteReq_miss_latency::total      1162689                       # number of WriteReq miss cycles
system.cpu4.dcache.demand_miss_latency::switch_cpus4.data    328006963                       # number of demand (read+write) miss cycles
system.cpu4.dcache.demand_miss_latency::total    328006963                       # number of demand (read+write) miss cycles
system.cpu4.dcache.overall_miss_latency::switch_cpus4.data    328006963                       # number of overall miss cycles
system.cpu4.dcache.overall_miss_latency::total    328006963                       # number of overall miss cycles
system.cpu4.dcache.ReadReq_accesses::switch_cpus4.data        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.ReadReq_accesses::total        98681                       # number of ReadReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::switch_cpus4.data        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.WriteReq_accesses::total        80973                       # number of WriteReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::switch_cpus4.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::switch_cpus4.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu4.dcache.demand_accesses::switch_cpus4.data       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.demand_accesses::total       179654                       # number of demand (read+write) accesses
system.cpu4.dcache.overall_accesses::switch_cpus4.data       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.overall_accesses::total       179654                       # number of overall (read+write) accesses
system.cpu4.dcache.ReadReq_miss_rate::switch_cpus4.data     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_miss_rate::total     0.016133                       # miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_miss_rate::switch_cpus4.data     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu4.dcache.demand_miss_rate::switch_cpus4.data     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.demand_miss_rate::total     0.008939                       # miss rate for demand accesses
system.cpu4.dcache.overall_miss_rate::switch_cpus4.data     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.overall_miss_rate::total     0.008939                       # miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_miss_latency::switch_cpus4.data 205304.192211                       # average ReadReq miss latency
system.cpu4.dcache.ReadReq_avg_miss_latency::total 205304.192211                       # average ReadReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::switch_cpus4.data 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.WriteReq_avg_miss_latency::total 83049.214286                       # average WriteReq miss latency
system.cpu4.dcache.demand_avg_miss_latency::switch_cpus4.data 204238.457659                       # average overall miss latency
system.cpu4.dcache.demand_avg_miss_latency::total 204238.457659                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::switch_cpus4.data 204238.457659                       # average overall miss latency
system.cpu4.dcache.overall_avg_miss_latency::total 204238.457659                       # average overall miss latency
system.cpu4.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu4.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu4.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu4.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu4.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu4.dcache.writebacks::total              129                       # number of writebacks
system.cpu4.dcache.ReadReq_mshr_hits::switch_cpus4.data         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::switch_cpus4.data           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu4.dcache.demand_mshr_hits::switch_cpus4.data         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu4.dcache.overall_mshr_hits::switch_cpus4.data         1103                       # number of overall MSHR hits
system.cpu4.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu4.dcache.ReadReq_mshr_misses::switch_cpus4.data          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::switch_cpus4.data            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu4.dcache.demand_mshr_misses::switch_cpus4.data          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu4.dcache.overall_mshr_misses::switch_cpus4.data          503                       # number of overall MSHR misses
system.cpu4.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu4.dcache.ReadReq_mshr_miss_latency::switch_cpus4.data     81625264                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_latency::total     81625264                       # number of ReadReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::switch_cpus4.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::switch_cpus4.data     81817564                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.demand_mshr_miss_latency::total     81817564                       # number of demand (read+write) MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::switch_cpus4.data     81817564                       # number of overall MSHR miss cycles
system.cpu4.dcache.overall_mshr_miss_latency::total     81817564                       # number of overall MSHR miss cycles
system.cpu4.dcache.ReadReq_mshr_miss_rate::switch_cpus4.data     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.ReadReq_mshr_miss_rate::total     0.005067                       # mshr miss rate for ReadReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::switch_cpus4.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu4.dcache.demand_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.demand_mshr_miss_rate::total     0.002800                       # mshr miss rate for demand accesses
system.cpu4.dcache.overall_mshr_miss_rate::switch_cpus4.data     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.overall_mshr_miss_rate::total     0.002800                       # mshr miss rate for overall accesses
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus4.data 163250.528000                       # average ReadReq mshr miss latency
system.cpu4.dcache.ReadReq_avg_mshr_miss_latency::total 163250.528000                       # average ReadReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus4.data        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::switch_cpus4.data 162659.172962                       # average overall mshr miss latency
system.cpu4.dcache.demand_avg_mshr_miss_latency::total 162659.172962                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::switch_cpus4.data 162659.172962                       # average overall mshr miss latency
system.cpu4.dcache.overall_avg_mshr_miss_latency::total 162659.172962                       # average overall mshr miss latency
system.cpu4.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dtb.inst_hits                           0                       # ITB inst hits
system.cpu5.dtb.inst_misses                         0                       # ITB inst misses
system.cpu5.dtb.read_hits                           0                       # DTB read hits
system.cpu5.dtb.read_misses                         0                       # DTB read misses
system.cpu5.dtb.write_hits                          0                       # DTB write hits
system.cpu5.dtb.write_misses                        0                       # DTB write misses
system.cpu5.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.dtb.read_accesses                       0                       # DTB read accesses
system.cpu5.dtb.write_accesses                      0                       # DTB write accesses
system.cpu5.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.dtb.hits                                0                       # DTB hits
system.cpu5.dtb.misses                              0                       # DTB misses
system.cpu5.dtb.accesses                            0                       # DTB accesses
system.cpu5.itb.inst_hits                           0                       # ITB inst hits
system.cpu5.itb.inst_misses                         0                       # ITB inst misses
system.cpu5.itb.read_hits                           0                       # DTB read hits
system.cpu5.itb.read_misses                         0                       # DTB read misses
system.cpu5.itb.write_hits                          0                       # DTB write hits
system.cpu5.itb.write_misses                        0                       # DTB write misses
system.cpu5.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu5.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu5.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu5.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu5.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu5.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu5.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu5.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu5.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu5.itb.read_accesses                       0                       # DTB read accesses
system.cpu5.itb.write_accesses                      0                       # DTB write accesses
system.cpu5.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu5.itb.hits                                0                       # DTB hits
system.cpu5.itb.misses                              0                       # DTB misses
system.cpu5.itb.accesses                            0                       # DTB accesses
system.cpu5.numCycles                               0                       # number of cpu cycles simulated
system.cpu5.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu5.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu5.committedInsts                          0                       # Number of instructions committed
system.cpu5.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu5.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu5.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu5.num_func_calls                          0                       # number of times a function call or return occured
system.cpu5.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu5.num_int_insts                           0                       # number of integer instructions
system.cpu5.num_fp_insts                            0                       # number of float instructions
system.cpu5.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu5.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu5.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu5.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu5.num_mem_refs                            0                       # number of memory refs
system.cpu5.num_load_insts                          0                       # Number of load instructions
system.cpu5.num_store_insts                         0                       # Number of store instructions
system.cpu5.num_idle_cycles                         0                       # Number of idle cycles
system.cpu5.num_busy_cycles                         0                       # Number of busy cycles
system.cpu5.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu5.idle_fraction                           0                       # Percentage of idle cycles
system.cpu5.icache.replacements                     1                       # number of replacements
system.cpu5.icache.tagsinuse               568.795447                       # Cycle average of tags in use
system.cpu5.icache.total_refs               868084278                       # Total number of references to valid blocks.
system.cpu5.icache.sampled_refs                   571                       # Sample count of references to valid blocks.
system.cpu5.icache.avg_refs              1520287.702277                       # Average number of references to valid blocks.
system.cpu5.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.icache.occ_blocks::switch_cpus5.inst    26.748261                       # Average occupied blocks per requestor
system.cpu5.icache.occ_blocks::cpu5.inst   542.047187                       # Average occupied blocks per requestor
system.cpu5.icache.occ_percent::switch_cpus5.inst     0.042866                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::cpu5.inst     0.868665                       # Average percentage of cache occupancy
system.cpu5.icache.occ_percent::total        0.911531                       # Average percentage of cache occupancy
system.cpu5.icache.ReadReq_hits::switch_cpus5.inst       136320                       # number of ReadReq hits
system.cpu5.icache.ReadReq_hits::total         136320                       # number of ReadReq hits
system.cpu5.icache.demand_hits::switch_cpus5.inst       136320                       # number of demand (read+write) hits
system.cpu5.icache.demand_hits::total          136320                       # number of demand (read+write) hits
system.cpu5.icache.overall_hits::switch_cpus5.inst       136320                       # number of overall hits
system.cpu5.icache.overall_hits::total         136320                       # number of overall hits
system.cpu5.icache.ReadReq_misses::switch_cpus5.inst           42                       # number of ReadReq misses
system.cpu5.icache.ReadReq_misses::total           42                       # number of ReadReq misses
system.cpu5.icache.demand_misses::switch_cpus5.inst           42                       # number of demand (read+write) misses
system.cpu5.icache.demand_misses::total            42                       # number of demand (read+write) misses
system.cpu5.icache.overall_misses::switch_cpus5.inst           42                       # number of overall misses
system.cpu5.icache.overall_misses::total           42                       # number of overall misses
system.cpu5.icache.ReadReq_miss_latency::switch_cpus5.inst     30929380                       # number of ReadReq miss cycles
system.cpu5.icache.ReadReq_miss_latency::total     30929380                       # number of ReadReq miss cycles
system.cpu5.icache.demand_miss_latency::switch_cpus5.inst     30929380                       # number of demand (read+write) miss cycles
system.cpu5.icache.demand_miss_latency::total     30929380                       # number of demand (read+write) miss cycles
system.cpu5.icache.overall_miss_latency::switch_cpus5.inst     30929380                       # number of overall miss cycles
system.cpu5.icache.overall_miss_latency::total     30929380                       # number of overall miss cycles
system.cpu5.icache.ReadReq_accesses::switch_cpus5.inst       136362                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.ReadReq_accesses::total       136362                       # number of ReadReq accesses(hits+misses)
system.cpu5.icache.demand_accesses::switch_cpus5.inst       136362                       # number of demand (read+write) accesses
system.cpu5.icache.demand_accesses::total       136362                       # number of demand (read+write) accesses
system.cpu5.icache.overall_accesses::switch_cpus5.inst       136362                       # number of overall (read+write) accesses
system.cpu5.icache.overall_accesses::total       136362                       # number of overall (read+write) accesses
system.cpu5.icache.ReadReq_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_miss_rate::total     0.000308                       # miss rate for ReadReq accesses
system.cpu5.icache.demand_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for demand accesses
system.cpu5.icache.demand_miss_rate::total     0.000308                       # miss rate for demand accesses
system.cpu5.icache.overall_miss_rate::switch_cpus5.inst     0.000308                       # miss rate for overall accesses
system.cpu5.icache.overall_miss_rate::total     0.000308                       # miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average ReadReq miss latency
system.cpu5.icache.ReadReq_avg_miss_latency::total 736413.809524                       # average ReadReq miss latency
system.cpu5.icache.demand_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average overall miss latency
system.cpu5.icache.demand_avg_miss_latency::total 736413.809524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::switch_cpus5.inst 736413.809524                       # average overall miss latency
system.cpu5.icache.overall_avg_miss_latency::total 736413.809524                       # average overall miss latency
system.cpu5.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.icache.fast_writes                      0                       # number of fast writes performed
system.cpu5.icache.cache_copies                     0                       # number of cache copies performed
system.cpu5.icache.ReadReq_mshr_hits::switch_cpus5.inst           14                       # number of ReadReq MSHR hits
system.cpu5.icache.ReadReq_mshr_hits::total           14                       # number of ReadReq MSHR hits
system.cpu5.icache.demand_mshr_hits::switch_cpus5.inst           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.demand_mshr_hits::total           14                       # number of demand (read+write) MSHR hits
system.cpu5.icache.overall_mshr_hits::switch_cpus5.inst           14                       # number of overall MSHR hits
system.cpu5.icache.overall_mshr_hits::total           14                       # number of overall MSHR hits
system.cpu5.icache.ReadReq_mshr_misses::switch_cpus5.inst           28                       # number of ReadReq MSHR misses
system.cpu5.icache.ReadReq_mshr_misses::total           28                       # number of ReadReq MSHR misses
system.cpu5.icache.demand_mshr_misses::switch_cpus5.inst           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.demand_mshr_misses::total           28                       # number of demand (read+write) MSHR misses
system.cpu5.icache.overall_mshr_misses::switch_cpus5.inst           28                       # number of overall MSHR misses
system.cpu5.icache.overall_mshr_misses::total           28                       # number of overall MSHR misses
system.cpu5.icache.ReadReq_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_latency::total     22512058                       # number of ReadReq MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.demand_mshr_miss_latency::total     22512058                       # number of demand (read+write) MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::switch_cpus5.inst     22512058                       # number of overall MSHR miss cycles
system.cpu5.icache.overall_mshr_miss_latency::total     22512058                       # number of overall MSHR miss cycles
system.cpu5.icache.ReadReq_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.ReadReq_mshr_miss_rate::total     0.000205                       # mshr miss rate for ReadReq accesses
system.cpu5.icache.demand_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for demand accesses
system.cpu5.icache.demand_mshr_miss_rate::total     0.000205                       # mshr miss rate for demand accesses
system.cpu5.icache.overall_mshr_miss_rate::switch_cpus5.inst     0.000205                       # mshr miss rate for overall accesses
system.cpu5.icache.overall_mshr_miss_rate::total     0.000205                       # mshr miss rate for overall accesses
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.ReadReq_avg_mshr_miss_latency::total 804002.071429                       # average ReadReq mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.demand_avg_mshr_miss_latency::total 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::switch_cpus5.inst 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.overall_avg_mshr_miss_latency::total 804002.071429                       # average overall mshr miss latency
system.cpu5.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu5.dcache.replacements                   928                       # number of replacements
system.cpu5.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu5.dcache.total_refs               332273914                       # Total number of references to valid blocks.
system.cpu5.dcache.sampled_refs                  1184                       # Sample count of references to valid blocks.
system.cpu5.dcache.avg_refs              280636.751689                       # Average number of references to valid blocks.
system.cpu5.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu5.dcache.occ_blocks::switch_cpus5.data   106.184312                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_blocks::cpu5.data   149.815688                       # Average occupied blocks per requestor
system.cpu5.dcache.occ_percent::switch_cpus5.data     0.414782                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::cpu5.data     0.585218                       # Average percentage of cache occupancy
system.cpu5.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu5.dcache.ReadReq_hits::switch_cpus5.data       348233                       # number of ReadReq hits
system.cpu5.dcache.ReadReq_hits::total         348233                       # number of ReadReq hits
system.cpu5.dcache.WriteReq_hits::switch_cpus5.data       189639                       # number of WriteReq hits
system.cpu5.dcache.WriteReq_hits::total        189639                       # number of WriteReq hits
system.cpu5.dcache.LoadLockedReq_hits::switch_cpus5.data           96                       # number of LoadLockedReq hits
system.cpu5.dcache.LoadLockedReq_hits::total           96                       # number of LoadLockedReq hits
system.cpu5.dcache.StoreCondReq_hits::switch_cpus5.data           94                       # number of StoreCondReq hits
system.cpu5.dcache.StoreCondReq_hits::total           94                       # number of StoreCondReq hits
system.cpu5.dcache.demand_hits::switch_cpus5.data       537872                       # number of demand (read+write) hits
system.cpu5.dcache.demand_hits::total          537872                       # number of demand (read+write) hits
system.cpu5.dcache.overall_hits::switch_cpus5.data       537872                       # number of overall hits
system.cpu5.dcache.overall_hits::total         537872                       # number of overall hits
system.cpu5.dcache.ReadReq_misses::switch_cpus5.data         3244                       # number of ReadReq misses
system.cpu5.dcache.ReadReq_misses::total         3244                       # number of ReadReq misses
system.cpu5.dcache.WriteReq_misses::switch_cpus5.data           13                       # number of WriteReq misses
system.cpu5.dcache.WriteReq_misses::total           13                       # number of WriteReq misses
system.cpu5.dcache.demand_misses::switch_cpus5.data         3257                       # number of demand (read+write) misses
system.cpu5.dcache.demand_misses::total          3257                       # number of demand (read+write) misses
system.cpu5.dcache.overall_misses::switch_cpus5.data         3257                       # number of overall misses
system.cpu5.dcache.overall_misses::total         3257                       # number of overall misses
system.cpu5.dcache.ReadReq_miss_latency::switch_cpus5.data    803810080                       # number of ReadReq miss cycles
system.cpu5.dcache.ReadReq_miss_latency::total    803810080                       # number of ReadReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::switch_cpus5.data      1188759                       # number of WriteReq miss cycles
system.cpu5.dcache.WriteReq_miss_latency::total      1188759                       # number of WriteReq miss cycles
system.cpu5.dcache.demand_miss_latency::switch_cpus5.data    804998839                       # number of demand (read+write) miss cycles
system.cpu5.dcache.demand_miss_latency::total    804998839                       # number of demand (read+write) miss cycles
system.cpu5.dcache.overall_miss_latency::switch_cpus5.data    804998839                       # number of overall miss cycles
system.cpu5.dcache.overall_miss_latency::total    804998839                       # number of overall miss cycles
system.cpu5.dcache.ReadReq_accesses::switch_cpus5.data       351477                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.ReadReq_accesses::total       351477                       # number of ReadReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::switch_cpus5.data       189652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.WriteReq_accesses::total       189652                       # number of WriteReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::switch_cpus5.data           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.LoadLockedReq_accesses::total           96                       # number of LoadLockedReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::switch_cpus5.data           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.StoreCondReq_accesses::total           94                       # number of StoreCondReq accesses(hits+misses)
system.cpu5.dcache.demand_accesses::switch_cpus5.data       541129                       # number of demand (read+write) accesses
system.cpu5.dcache.demand_accesses::total       541129                       # number of demand (read+write) accesses
system.cpu5.dcache.overall_accesses::switch_cpus5.data       541129                       # number of overall (read+write) accesses
system.cpu5.dcache.overall_accesses::total       541129                       # number of overall (read+write) accesses
system.cpu5.dcache.ReadReq_miss_rate::switch_cpus5.data     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_miss_rate::total     0.009230                       # miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_miss_rate::switch_cpus5.data     0.000069                       # miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_miss_rate::total     0.000069                       # miss rate for WriteReq accesses
system.cpu5.dcache.demand_miss_rate::switch_cpus5.data     0.006019                       # miss rate for demand accesses
system.cpu5.dcache.demand_miss_rate::total     0.006019                       # miss rate for demand accesses
system.cpu5.dcache.overall_miss_rate::switch_cpus5.data     0.006019                       # miss rate for overall accesses
system.cpu5.dcache.overall_miss_rate::total     0.006019                       # miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_miss_latency::switch_cpus5.data 247783.625154                       # average ReadReq miss latency
system.cpu5.dcache.ReadReq_avg_miss_latency::total 247783.625154                       # average ReadReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::switch_cpus5.data        91443                       # average WriteReq miss latency
system.cpu5.dcache.WriteReq_avg_miss_latency::total        91443                       # average WriteReq miss latency
system.cpu5.dcache.demand_avg_miss_latency::switch_cpus5.data 247159.606693                       # average overall miss latency
system.cpu5.dcache.demand_avg_miss_latency::total 247159.606693                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::switch_cpus5.data 247159.606693                       # average overall miss latency
system.cpu5.dcache.overall_avg_miss_latency::total 247159.606693                       # average overall miss latency
system.cpu5.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu5.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu5.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu5.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu5.dcache.writebacks::writebacks          243                       # number of writebacks
system.cpu5.dcache.writebacks::total              243                       # number of writebacks
system.cpu5.dcache.ReadReq_mshr_hits::switch_cpus5.data         2320                       # number of ReadReq MSHR hits
system.cpu5.dcache.ReadReq_mshr_hits::total         2320                       # number of ReadReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::switch_cpus5.data            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.WriteReq_mshr_hits::total            9                       # number of WriteReq MSHR hits
system.cpu5.dcache.demand_mshr_hits::switch_cpus5.data         2329                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.demand_mshr_hits::total         2329                       # number of demand (read+write) MSHR hits
system.cpu5.dcache.overall_mshr_hits::switch_cpus5.data         2329                       # number of overall MSHR hits
system.cpu5.dcache.overall_mshr_hits::total         2329                       # number of overall MSHR hits
system.cpu5.dcache.ReadReq_mshr_misses::switch_cpus5.data          924                       # number of ReadReq MSHR misses
system.cpu5.dcache.ReadReq_mshr_misses::total          924                       # number of ReadReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::switch_cpus5.data            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.WriteReq_mshr_misses::total            4                       # number of WriteReq MSHR misses
system.cpu5.dcache.demand_mshr_misses::switch_cpus5.data          928                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.demand_mshr_misses::total          928                       # number of demand (read+write) MSHR misses
system.cpu5.dcache.overall_mshr_misses::switch_cpus5.data          928                       # number of overall MSHR misses
system.cpu5.dcache.overall_mshr_misses::total          928                       # number of overall MSHR misses
system.cpu5.dcache.ReadReq_mshr_miss_latency::switch_cpus5.data    210961850                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_latency::total    210961850                       # number of ReadReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::switch_cpus5.data       282605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.WriteReq_mshr_miss_latency::total       282605                       # number of WriteReq MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::switch_cpus5.data    211244455                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.demand_mshr_miss_latency::total    211244455                       # number of demand (read+write) MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::switch_cpus5.data    211244455                       # number of overall MSHR miss cycles
system.cpu5.dcache.overall_mshr_miss_latency::total    211244455                       # number of overall MSHR miss cycles
system.cpu5.dcache.ReadReq_mshr_miss_rate::switch_cpus5.data     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.ReadReq_mshr_miss_rate::total     0.002629                       # mshr miss rate for ReadReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::switch_cpus5.data     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.WriteReq_mshr_miss_rate::total     0.000021                       # mshr miss rate for WriteReq accesses
system.cpu5.dcache.demand_mshr_miss_rate::switch_cpus5.data     0.001715                       # mshr miss rate for demand accesses
system.cpu5.dcache.demand_mshr_miss_rate::total     0.001715                       # mshr miss rate for demand accesses
system.cpu5.dcache.overall_mshr_miss_rate::switch_cpus5.data     0.001715                       # mshr miss rate for overall accesses
system.cpu5.dcache.overall_mshr_miss_rate::total     0.001715                       # mshr miss rate for overall accesses
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus5.data 228313.690476                       # average ReadReq mshr miss latency
system.cpu5.dcache.ReadReq_avg_mshr_miss_latency::total 228313.690476                       # average ReadReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus5.data 70651.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.WriteReq_avg_mshr_miss_latency::total 70651.250000                       # average WriteReq mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::switch_cpus5.data 227634.110991                       # average overall mshr miss latency
system.cpu5.dcache.demand_avg_mshr_miss_latency::total 227634.110991                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::switch_cpus5.data 227634.110991                       # average overall mshr miss latency
system.cpu5.dcache.overall_avg_mshr_miss_latency::total 227634.110991                       # average overall mshr miss latency
system.cpu5.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dtb.inst_hits                           0                       # ITB inst hits
system.cpu6.dtb.inst_misses                         0                       # ITB inst misses
system.cpu6.dtb.read_hits                           0                       # DTB read hits
system.cpu6.dtb.read_misses                         0                       # DTB read misses
system.cpu6.dtb.write_hits                          0                       # DTB write hits
system.cpu6.dtb.write_misses                        0                       # DTB write misses
system.cpu6.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.dtb.read_accesses                       0                       # DTB read accesses
system.cpu6.dtb.write_accesses                      0                       # DTB write accesses
system.cpu6.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.dtb.hits                                0                       # DTB hits
system.cpu6.dtb.misses                              0                       # DTB misses
system.cpu6.dtb.accesses                            0                       # DTB accesses
system.cpu6.itb.inst_hits                           0                       # ITB inst hits
system.cpu6.itb.inst_misses                         0                       # ITB inst misses
system.cpu6.itb.read_hits                           0                       # DTB read hits
system.cpu6.itb.read_misses                         0                       # DTB read misses
system.cpu6.itb.write_hits                          0                       # DTB write hits
system.cpu6.itb.write_misses                        0                       # DTB write misses
system.cpu6.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu6.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu6.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu6.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu6.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu6.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu6.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu6.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu6.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu6.itb.read_accesses                       0                       # DTB read accesses
system.cpu6.itb.write_accesses                      0                       # DTB write accesses
system.cpu6.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu6.itb.hits                                0                       # DTB hits
system.cpu6.itb.misses                              0                       # DTB misses
system.cpu6.itb.accesses                            0                       # DTB accesses
system.cpu6.numCycles                               0                       # number of cpu cycles simulated
system.cpu6.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu6.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu6.committedInsts                          0                       # Number of instructions committed
system.cpu6.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu6.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu6.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu6.num_func_calls                          0                       # number of times a function call or return occured
system.cpu6.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu6.num_int_insts                           0                       # number of integer instructions
system.cpu6.num_fp_insts                            0                       # number of float instructions
system.cpu6.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu6.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu6.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu6.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu6.num_mem_refs                            0                       # number of memory refs
system.cpu6.num_load_insts                          0                       # Number of load instructions
system.cpu6.num_store_insts                         0                       # Number of store instructions
system.cpu6.num_idle_cycles                         0                       # Number of idle cycles
system.cpu6.num_busy_cycles                         0                       # Number of busy cycles
system.cpu6.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu6.idle_fraction                           0                       # Percentage of idle cycles
system.cpu6.icache.replacements                     0                       # number of replacements
system.cpu6.icache.tagsinuse               491.130607                       # Cycle average of tags in use
system.cpu6.icache.total_refs               844473681                       # Total number of references to valid blocks.
system.cpu6.icache.sampled_refs                   502                       # Sample count of references to valid blocks.
system.cpu6.icache.avg_refs              1682218.488048                       # Average number of references to valid blocks.
system.cpu6.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.icache.occ_blocks::switch_cpus6.inst    16.130607                       # Average occupied blocks per requestor
system.cpu6.icache.occ_blocks::cpu6.inst          475                       # Average occupied blocks per requestor
system.cpu6.icache.occ_percent::switch_cpus6.inst     0.025850                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::cpu6.inst     0.761218                       # Average percentage of cache occupancy
system.cpu6.icache.occ_percent::total        0.787068                       # Average percentage of cache occupancy
system.cpu6.icache.ReadReq_hits::switch_cpus6.inst       142909                       # number of ReadReq hits
system.cpu6.icache.ReadReq_hits::total         142909                       # number of ReadReq hits
system.cpu6.icache.demand_hits::switch_cpus6.inst       142909                       # number of demand (read+write) hits
system.cpu6.icache.demand_hits::total          142909                       # number of demand (read+write) hits
system.cpu6.icache.overall_hits::switch_cpus6.inst       142909                       # number of overall hits
system.cpu6.icache.overall_hits::total         142909                       # number of overall hits
system.cpu6.icache.ReadReq_misses::switch_cpus6.inst           34                       # number of ReadReq misses
system.cpu6.icache.ReadReq_misses::total           34                       # number of ReadReq misses
system.cpu6.icache.demand_misses::switch_cpus6.inst           34                       # number of demand (read+write) misses
system.cpu6.icache.demand_misses::total            34                       # number of demand (read+write) misses
system.cpu6.icache.overall_misses::switch_cpus6.inst           34                       # number of overall misses
system.cpu6.icache.overall_misses::total           34                       # number of overall misses
system.cpu6.icache.ReadReq_miss_latency::switch_cpus6.inst     34035178                       # number of ReadReq miss cycles
system.cpu6.icache.ReadReq_miss_latency::total     34035178                       # number of ReadReq miss cycles
system.cpu6.icache.demand_miss_latency::switch_cpus6.inst     34035178                       # number of demand (read+write) miss cycles
system.cpu6.icache.demand_miss_latency::total     34035178                       # number of demand (read+write) miss cycles
system.cpu6.icache.overall_miss_latency::switch_cpus6.inst     34035178                       # number of overall miss cycles
system.cpu6.icache.overall_miss_latency::total     34035178                       # number of overall miss cycles
system.cpu6.icache.ReadReq_accesses::switch_cpus6.inst       142943                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.ReadReq_accesses::total       142943                       # number of ReadReq accesses(hits+misses)
system.cpu6.icache.demand_accesses::switch_cpus6.inst       142943                       # number of demand (read+write) accesses
system.cpu6.icache.demand_accesses::total       142943                       # number of demand (read+write) accesses
system.cpu6.icache.overall_accesses::switch_cpus6.inst       142943                       # number of overall (read+write) accesses
system.cpu6.icache.overall_accesses::total       142943                       # number of overall (read+write) accesses
system.cpu6.icache.ReadReq_miss_rate::switch_cpus6.inst     0.000238                       # miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_miss_rate::total     0.000238                       # miss rate for ReadReq accesses
system.cpu6.icache.demand_miss_rate::switch_cpus6.inst     0.000238                       # miss rate for demand accesses
system.cpu6.icache.demand_miss_rate::total     0.000238                       # miss rate for demand accesses
system.cpu6.icache.overall_miss_rate::switch_cpus6.inst     0.000238                       # miss rate for overall accesses
system.cpu6.icache.overall_miss_rate::total     0.000238                       # miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_miss_latency::switch_cpus6.inst 1001034.647059                       # average ReadReq miss latency
system.cpu6.icache.ReadReq_avg_miss_latency::total 1001034.647059                       # average ReadReq miss latency
system.cpu6.icache.demand_avg_miss_latency::switch_cpus6.inst 1001034.647059                       # average overall miss latency
system.cpu6.icache.demand_avg_miss_latency::total 1001034.647059                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::switch_cpus6.inst 1001034.647059                       # average overall miss latency
system.cpu6.icache.overall_avg_miss_latency::total 1001034.647059                       # average overall miss latency
system.cpu6.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.icache.fast_writes                      0                       # number of fast writes performed
system.cpu6.icache.cache_copies                     0                       # number of cache copies performed
system.cpu6.icache.ReadReq_mshr_hits::switch_cpus6.inst            7                       # number of ReadReq MSHR hits
system.cpu6.icache.ReadReq_mshr_hits::total            7                       # number of ReadReq MSHR hits
system.cpu6.icache.demand_mshr_hits::switch_cpus6.inst            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.demand_mshr_hits::total            7                       # number of demand (read+write) MSHR hits
system.cpu6.icache.overall_mshr_hits::switch_cpus6.inst            7                       # number of overall MSHR hits
system.cpu6.icache.overall_mshr_hits::total            7                       # number of overall MSHR hits
system.cpu6.icache.ReadReq_mshr_misses::switch_cpus6.inst           27                       # number of ReadReq MSHR misses
system.cpu6.icache.ReadReq_mshr_misses::total           27                       # number of ReadReq MSHR misses
system.cpu6.icache.demand_mshr_misses::switch_cpus6.inst           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.demand_mshr_misses::total           27                       # number of demand (read+write) MSHR misses
system.cpu6.icache.overall_mshr_misses::switch_cpus6.inst           27                       # number of overall MSHR misses
system.cpu6.icache.overall_mshr_misses::total           27                       # number of overall MSHR misses
system.cpu6.icache.ReadReq_mshr_miss_latency::switch_cpus6.inst     31333700                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_latency::total     31333700                       # number of ReadReq MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::switch_cpus6.inst     31333700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.demand_mshr_miss_latency::total     31333700                       # number of demand (read+write) MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::switch_cpus6.inst     31333700                       # number of overall MSHR miss cycles
system.cpu6.icache.overall_mshr_miss_latency::total     31333700                       # number of overall MSHR miss cycles
system.cpu6.icache.ReadReq_mshr_miss_rate::switch_cpus6.inst     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.ReadReq_mshr_miss_rate::total     0.000189                       # mshr miss rate for ReadReq accesses
system.cpu6.icache.demand_mshr_miss_rate::switch_cpus6.inst     0.000189                       # mshr miss rate for demand accesses
system.cpu6.icache.demand_mshr_miss_rate::total     0.000189                       # mshr miss rate for demand accesses
system.cpu6.icache.overall_mshr_miss_rate::switch_cpus6.inst     0.000189                       # mshr miss rate for overall accesses
system.cpu6.icache.overall_mshr_miss_rate::total     0.000189                       # mshr miss rate for overall accesses
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::switch_cpus6.inst 1160507.407407                       # average ReadReq mshr miss latency
system.cpu6.icache.ReadReq_avg_mshr_miss_latency::total 1160507.407407                       # average ReadReq mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::switch_cpus6.inst 1160507.407407                       # average overall mshr miss latency
system.cpu6.icache.demand_avg_mshr_miss_latency::total 1160507.407407                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::switch_cpus6.inst 1160507.407407                       # average overall mshr miss latency
system.cpu6.icache.overall_avg_mshr_miss_latency::total 1160507.407407                       # average overall mshr miss latency
system.cpu6.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu6.dcache.replacements                   503                       # number of replacements
system.cpu6.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu6.dcache.total_refs               127664191                       # Total number of references to valid blocks.
system.cpu6.dcache.sampled_refs                   759                       # Sample count of references to valid blocks.
system.cpu6.dcache.avg_refs              168200.515152                       # Average number of references to valid blocks.
system.cpu6.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu6.dcache.occ_blocks::switch_cpus6.data   155.399489                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_blocks::cpu6.data   100.600511                       # Average occupied blocks per requestor
system.cpu6.dcache.occ_percent::switch_cpus6.data     0.607029                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::cpu6.data     0.392971                       # Average percentage of cache occupancy
system.cpu6.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu6.dcache.ReadReq_hits::switch_cpus6.data        97111                       # number of ReadReq hits
system.cpu6.dcache.ReadReq_hits::total          97111                       # number of ReadReq hits
system.cpu6.dcache.WriteReq_hits::switch_cpus6.data        80972                       # number of WriteReq hits
system.cpu6.dcache.WriteReq_hits::total         80972                       # number of WriteReq hits
system.cpu6.dcache.LoadLockedReq_hits::switch_cpus6.data          197                       # number of LoadLockedReq hits
system.cpu6.dcache.LoadLockedReq_hits::total          197                       # number of LoadLockedReq hits
system.cpu6.dcache.StoreCondReq_hits::switch_cpus6.data          196                       # number of StoreCondReq hits
system.cpu6.dcache.StoreCondReq_hits::total          196                       # number of StoreCondReq hits
system.cpu6.dcache.demand_hits::switch_cpus6.data       178083                       # number of demand (read+write) hits
system.cpu6.dcache.demand_hits::total          178083                       # number of demand (read+write) hits
system.cpu6.dcache.overall_hits::switch_cpus6.data       178083                       # number of overall hits
system.cpu6.dcache.overall_hits::total         178083                       # number of overall hits
system.cpu6.dcache.ReadReq_misses::switch_cpus6.data         1592                       # number of ReadReq misses
system.cpu6.dcache.ReadReq_misses::total         1592                       # number of ReadReq misses
system.cpu6.dcache.WriteReq_misses::switch_cpus6.data           14                       # number of WriteReq misses
system.cpu6.dcache.WriteReq_misses::total           14                       # number of WriteReq misses
system.cpu6.dcache.demand_misses::switch_cpus6.data         1606                       # number of demand (read+write) misses
system.cpu6.dcache.demand_misses::total          1606                       # number of demand (read+write) misses
system.cpu6.dcache.overall_misses::switch_cpus6.data         1606                       # number of overall misses
system.cpu6.dcache.overall_misses::total         1606                       # number of overall misses
system.cpu6.dcache.ReadReq_miss_latency::switch_cpus6.data    330395615                       # number of ReadReq miss cycles
system.cpu6.dcache.ReadReq_miss_latency::total    330395615                       # number of ReadReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::switch_cpus6.data      1162759                       # number of WriteReq miss cycles
system.cpu6.dcache.WriteReq_miss_latency::total      1162759                       # number of WriteReq miss cycles
system.cpu6.dcache.demand_miss_latency::switch_cpus6.data    331558374                       # number of demand (read+write) miss cycles
system.cpu6.dcache.demand_miss_latency::total    331558374                       # number of demand (read+write) miss cycles
system.cpu6.dcache.overall_miss_latency::switch_cpus6.data    331558374                       # number of overall miss cycles
system.cpu6.dcache.overall_miss_latency::total    331558374                       # number of overall miss cycles
system.cpu6.dcache.ReadReq_accesses::switch_cpus6.data        98703                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.ReadReq_accesses::total        98703                       # number of ReadReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::switch_cpus6.data        80986                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.WriteReq_accesses::total        80986                       # number of WriteReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::switch_cpus6.data          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.LoadLockedReq_accesses::total          197                       # number of LoadLockedReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::switch_cpus6.data          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.StoreCondReq_accesses::total          196                       # number of StoreCondReq accesses(hits+misses)
system.cpu6.dcache.demand_accesses::switch_cpus6.data       179689                       # number of demand (read+write) accesses
system.cpu6.dcache.demand_accesses::total       179689                       # number of demand (read+write) accesses
system.cpu6.dcache.overall_accesses::switch_cpus6.data       179689                       # number of overall (read+write) accesses
system.cpu6.dcache.overall_accesses::total       179689                       # number of overall (read+write) accesses
system.cpu6.dcache.ReadReq_miss_rate::switch_cpus6.data     0.016129                       # miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_miss_rate::total     0.016129                       # miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_miss_rate::switch_cpus6.data     0.000173                       # miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_miss_rate::total     0.000173                       # miss rate for WriteReq accesses
system.cpu6.dcache.demand_miss_rate::switch_cpus6.data     0.008938                       # miss rate for demand accesses
system.cpu6.dcache.demand_miss_rate::total     0.008938                       # miss rate for demand accesses
system.cpu6.dcache.overall_miss_rate::switch_cpus6.data     0.008938                       # miss rate for overall accesses
system.cpu6.dcache.overall_miss_rate::total     0.008938                       # miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_miss_latency::switch_cpus6.data 207534.934045                       # average ReadReq miss latency
system.cpu6.dcache.ReadReq_avg_miss_latency::total 207534.934045                       # average ReadReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::switch_cpus6.data 83054.214286                       # average WriteReq miss latency
system.cpu6.dcache.WriteReq_avg_miss_latency::total 83054.214286                       # average WriteReq miss latency
system.cpu6.dcache.demand_avg_miss_latency::switch_cpus6.data 206449.797011                       # average overall miss latency
system.cpu6.dcache.demand_avg_miss_latency::total 206449.797011                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::switch_cpus6.data 206449.797011                       # average overall miss latency
system.cpu6.dcache.overall_avg_miss_latency::total 206449.797011                       # average overall miss latency
system.cpu6.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu6.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu6.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu6.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu6.dcache.writebacks::writebacks          129                       # number of writebacks
system.cpu6.dcache.writebacks::total              129                       # number of writebacks
system.cpu6.dcache.ReadReq_mshr_hits::switch_cpus6.data         1092                       # number of ReadReq MSHR hits
system.cpu6.dcache.ReadReq_mshr_hits::total         1092                       # number of ReadReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::switch_cpus6.data           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.WriteReq_mshr_hits::total           11                       # number of WriteReq MSHR hits
system.cpu6.dcache.demand_mshr_hits::switch_cpus6.data         1103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.demand_mshr_hits::total         1103                       # number of demand (read+write) MSHR hits
system.cpu6.dcache.overall_mshr_hits::switch_cpus6.data         1103                       # number of overall MSHR hits
system.cpu6.dcache.overall_mshr_hits::total         1103                       # number of overall MSHR hits
system.cpu6.dcache.ReadReq_mshr_misses::switch_cpus6.data          500                       # number of ReadReq MSHR misses
system.cpu6.dcache.ReadReq_mshr_misses::total          500                       # number of ReadReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::switch_cpus6.data            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu6.dcache.demand_mshr_misses::switch_cpus6.data          503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.demand_mshr_misses::total          503                       # number of demand (read+write) MSHR misses
system.cpu6.dcache.overall_mshr_misses::switch_cpus6.data          503                       # number of overall MSHR misses
system.cpu6.dcache.overall_mshr_misses::total          503                       # number of overall MSHR misses
system.cpu6.dcache.ReadReq_mshr_miss_latency::switch_cpus6.data     82101276                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_latency::total     82101276                       # number of ReadReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::switch_cpus6.data       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.WriteReq_mshr_miss_latency::total       192300                       # number of WriteReq MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::switch_cpus6.data     82293576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.demand_mshr_miss_latency::total     82293576                       # number of demand (read+write) MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::switch_cpus6.data     82293576                       # number of overall MSHR miss cycles
system.cpu6.dcache.overall_mshr_miss_latency::total     82293576                       # number of overall MSHR miss cycles
system.cpu6.dcache.ReadReq_mshr_miss_rate::switch_cpus6.data     0.005066                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.ReadReq_mshr_miss_rate::total     0.005066                       # mshr miss rate for ReadReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::switch_cpus6.data     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.WriteReq_mshr_miss_rate::total     0.000037                       # mshr miss rate for WriteReq accesses
system.cpu6.dcache.demand_mshr_miss_rate::switch_cpus6.data     0.002799                       # mshr miss rate for demand accesses
system.cpu6.dcache.demand_mshr_miss_rate::total     0.002799                       # mshr miss rate for demand accesses
system.cpu6.dcache.overall_mshr_miss_rate::switch_cpus6.data     0.002799                       # mshr miss rate for overall accesses
system.cpu6.dcache.overall_mshr_miss_rate::total     0.002799                       # mshr miss rate for overall accesses
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus6.data 164202.552000                       # average ReadReq mshr miss latency
system.cpu6.dcache.ReadReq_avg_mshr_miss_latency::total 164202.552000                       # average ReadReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus6.data        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.WriteReq_avg_mshr_miss_latency::total        64100                       # average WriteReq mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::switch_cpus6.data 163605.518887                       # average overall mshr miss latency
system.cpu6.dcache.demand_avg_mshr_miss_latency::total 163605.518887                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::switch_cpus6.data 163605.518887                       # average overall mshr miss latency
system.cpu6.dcache.overall_avg_mshr_miss_latency::total 163605.518887                       # average overall mshr miss latency
system.cpu6.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dtb.inst_hits                           0                       # ITB inst hits
system.cpu7.dtb.inst_misses                         0                       # ITB inst misses
system.cpu7.dtb.read_hits                           0                       # DTB read hits
system.cpu7.dtb.read_misses                         0                       # DTB read misses
system.cpu7.dtb.write_hits                          0                       # DTB write hits
system.cpu7.dtb.write_misses                        0                       # DTB write misses
system.cpu7.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.dtb.read_accesses                       0                       # DTB read accesses
system.cpu7.dtb.write_accesses                      0                       # DTB write accesses
system.cpu7.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.dtb.hits                                0                       # DTB hits
system.cpu7.dtb.misses                              0                       # DTB misses
system.cpu7.dtb.accesses                            0                       # DTB accesses
system.cpu7.itb.inst_hits                           0                       # ITB inst hits
system.cpu7.itb.inst_misses                         0                       # ITB inst misses
system.cpu7.itb.read_hits                           0                       # DTB read hits
system.cpu7.itb.read_misses                         0                       # DTB read misses
system.cpu7.itb.write_hits                          0                       # DTB write hits
system.cpu7.itb.write_misses                        0                       # DTB write misses
system.cpu7.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu7.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu7.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu7.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu7.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu7.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu7.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu7.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu7.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu7.itb.read_accesses                       0                       # DTB read accesses
system.cpu7.itb.write_accesses                      0                       # DTB write accesses
system.cpu7.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu7.itb.hits                                0                       # DTB hits
system.cpu7.itb.misses                              0                       # DTB misses
system.cpu7.itb.accesses                            0                       # DTB accesses
system.cpu7.numCycles                               0                       # number of cpu cycles simulated
system.cpu7.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu7.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu7.committedInsts                          0                       # Number of instructions committed
system.cpu7.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu7.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu7.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu7.num_func_calls                          0                       # number of times a function call or return occured
system.cpu7.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu7.num_int_insts                           0                       # number of integer instructions
system.cpu7.num_fp_insts                            0                       # number of float instructions
system.cpu7.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu7.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu7.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu7.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu7.num_mem_refs                            0                       # number of memory refs
system.cpu7.num_load_insts                          0                       # Number of load instructions
system.cpu7.num_store_insts                         0                       # Number of store instructions
system.cpu7.num_idle_cycles                         0                       # Number of idle cycles
system.cpu7.num_busy_cycles                         0                       # Number of busy cycles
system.cpu7.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu7.idle_fraction                           0                       # Percentage of idle cycles
system.cpu7.icache.replacements                     0                       # number of replacements
system.cpu7.icache.tagsinuse               495.819289                       # Cycle average of tags in use
system.cpu7.icache.total_refs               845324778                       # Total number of references to valid blocks.
system.cpu7.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu7.icache.avg_refs              1704283.826613                       # Average number of references to valid blocks.
system.cpu7.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.icache.occ_blocks::switch_cpus7.inst    13.819289                       # Average occupied blocks per requestor
system.cpu7.icache.occ_blocks::cpu7.inst          482                       # Average occupied blocks per requestor
system.cpu7.icache.occ_percent::switch_cpus7.inst     0.022146                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::cpu7.inst     0.772436                       # Average percentage of cache occupancy
system.cpu7.icache.occ_percent::total        0.794582                       # Average percentage of cache occupancy
system.cpu7.icache.ReadReq_hits::switch_cpus7.inst       139750                       # number of ReadReq hits
system.cpu7.icache.ReadReq_hits::total         139750                       # number of ReadReq hits
system.cpu7.icache.demand_hits::switch_cpus7.inst       139750                       # number of demand (read+write) hits
system.cpu7.icache.demand_hits::total          139750                       # number of demand (read+write) hits
system.cpu7.icache.overall_hits::switch_cpus7.inst       139750                       # number of overall hits
system.cpu7.icache.overall_hits::total         139750                       # number of overall hits
system.cpu7.icache.ReadReq_misses::switch_cpus7.inst           18                       # number of ReadReq misses
system.cpu7.icache.ReadReq_misses::total           18                       # number of ReadReq misses
system.cpu7.icache.demand_misses::switch_cpus7.inst           18                       # number of demand (read+write) misses
system.cpu7.icache.demand_misses::total            18                       # number of demand (read+write) misses
system.cpu7.icache.overall_misses::switch_cpus7.inst           18                       # number of overall misses
system.cpu7.icache.overall_misses::total           18                       # number of overall misses
system.cpu7.icache.ReadReq_miss_latency::switch_cpus7.inst      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.ReadReq_miss_latency::total      7689093                       # number of ReadReq miss cycles
system.cpu7.icache.demand_miss_latency::switch_cpus7.inst      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.demand_miss_latency::total      7689093                       # number of demand (read+write) miss cycles
system.cpu7.icache.overall_miss_latency::switch_cpus7.inst      7689093                       # number of overall miss cycles
system.cpu7.icache.overall_miss_latency::total      7689093                       # number of overall miss cycles
system.cpu7.icache.ReadReq_accesses::switch_cpus7.inst       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.ReadReq_accesses::total       139768                       # number of ReadReq accesses(hits+misses)
system.cpu7.icache.demand_accesses::switch_cpus7.inst       139768                       # number of demand (read+write) accesses
system.cpu7.icache.demand_accesses::total       139768                       # number of demand (read+write) accesses
system.cpu7.icache.overall_accesses::switch_cpus7.inst       139768                       # number of overall (read+write) accesses
system.cpu7.icache.overall_accesses::total       139768                       # number of overall (read+write) accesses
system.cpu7.icache.ReadReq_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_miss_rate::total     0.000129                       # miss rate for ReadReq accesses
system.cpu7.icache.demand_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for demand accesses
system.cpu7.icache.demand_miss_rate::total     0.000129                       # miss rate for demand accesses
system.cpu7.icache.overall_miss_rate::switch_cpus7.inst     0.000129                       # miss rate for overall accesses
system.cpu7.icache.overall_miss_rate::total     0.000129                       # miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.ReadReq_avg_miss_latency::total 427171.833333                       # average ReadReq miss latency
system.cpu7.icache.demand_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.demand_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::switch_cpus7.inst 427171.833333                       # average overall miss latency
system.cpu7.icache.overall_avg_miss_latency::total 427171.833333                       # average overall miss latency
system.cpu7.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu7.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu7.icache.fast_writes                      0                       # number of fast writes performed
system.cpu7.icache.cache_copies                     0                       # number of cache copies performed
system.cpu7.icache.ReadReq_mshr_hits::switch_cpus7.inst            4                       # number of ReadReq MSHR hits
system.cpu7.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu7.icache.demand_mshr_hits::switch_cpus7.inst            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu7.icache.overall_mshr_hits::switch_cpus7.inst            4                       # number of overall MSHR hits
system.cpu7.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu7.icache.ReadReq_mshr_misses::switch_cpus7.inst           14                       # number of ReadReq MSHR misses
system.cpu7.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu7.icache.demand_mshr_misses::switch_cpus7.inst           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu7.icache.overall_mshr_misses::switch_cpus7.inst           14                       # number of overall MSHR misses
system.cpu7.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu7.icache.ReadReq_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_latency::total      6165290                       # number of ReadReq MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.demand_mshr_miss_latency::total      6165290                       # number of demand (read+write) MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::switch_cpus7.inst      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.overall_mshr_miss_latency::total      6165290                       # number of overall MSHR miss cycles
system.cpu7.icache.ReadReq_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.ReadReq_mshr_miss_rate::total     0.000100                       # mshr miss rate for ReadReq accesses
system.cpu7.icache.demand_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.demand_mshr_miss_rate::total     0.000100                       # mshr miss rate for demand accesses
system.cpu7.icache.overall_mshr_miss_rate::switch_cpus7.inst     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.overall_mshr_miss_rate::total     0.000100                       # mshr miss rate for overall accesses
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.ReadReq_avg_mshr_miss_latency::total 440377.857143                       # average ReadReq mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.demand_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::switch_cpus7.inst 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.overall_avg_mshr_miss_latency::total 440377.857143                       # average overall mshr miss latency
system.cpu7.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu7.dcache.replacements                   608                       # number of replacements
system.cpu7.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu7.dcache.total_refs               132975767                       # Total number of references to valid blocks.
system.cpu7.dcache.sampled_refs                   864                       # Sample count of references to valid blocks.
system.cpu7.dcache.avg_refs              153907.137731                       # Average number of references to valid blocks.
system.cpu7.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu7.dcache.occ_blocks::switch_cpus7.data   176.368084                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_blocks::cpu7.data    79.631916                       # Average occupied blocks per requestor
system.cpu7.dcache.occ_percent::switch_cpus7.data     0.688938                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::cpu7.data     0.311062                       # Average percentage of cache occupancy
system.cpu7.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu7.dcache.ReadReq_hits::switch_cpus7.data        96040                       # number of ReadReq hits
system.cpu7.dcache.ReadReq_hits::total          96040                       # number of ReadReq hits
system.cpu7.dcache.WriteReq_hits::switch_cpus7.data        81104                       # number of WriteReq hits
system.cpu7.dcache.WriteReq_hits::total         81104                       # number of WriteReq hits
system.cpu7.dcache.LoadLockedReq_hits::switch_cpus7.data          196                       # number of LoadLockedReq hits
system.cpu7.dcache.LoadLockedReq_hits::total          196                       # number of LoadLockedReq hits
system.cpu7.dcache.StoreCondReq_hits::switch_cpus7.data          186                       # number of StoreCondReq hits
system.cpu7.dcache.StoreCondReq_hits::total          186                       # number of StoreCondReq hits
system.cpu7.dcache.demand_hits::switch_cpus7.data       177144                       # number of demand (read+write) hits
system.cpu7.dcache.demand_hits::total          177144                       # number of demand (read+write) hits
system.cpu7.dcache.overall_hits::switch_cpus7.data       177144                       # number of overall hits
system.cpu7.dcache.overall_hits::total         177144                       # number of overall hits
system.cpu7.dcache.ReadReq_misses::switch_cpus7.data         2083                       # number of ReadReq misses
system.cpu7.dcache.ReadReq_misses::total         2083                       # number of ReadReq misses
system.cpu7.dcache.WriteReq_misses::switch_cpus7.data          133                       # number of WriteReq misses
system.cpu7.dcache.WriteReq_misses::total          133                       # number of WriteReq misses
system.cpu7.dcache.demand_misses::switch_cpus7.data         2216                       # number of demand (read+write) misses
system.cpu7.dcache.demand_misses::total          2216                       # number of demand (read+write) misses
system.cpu7.dcache.overall_misses::switch_cpus7.data         2216                       # number of overall misses
system.cpu7.dcache.overall_misses::total         2216                       # number of overall misses
system.cpu7.dcache.ReadReq_miss_latency::switch_cpus7.data    496562873                       # number of ReadReq miss cycles
system.cpu7.dcache.ReadReq_miss_latency::total    496562873                       # number of ReadReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::switch_cpus7.data     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.WriteReq_miss_latency::total     69483798                       # number of WriteReq miss cycles
system.cpu7.dcache.demand_miss_latency::switch_cpus7.data    566046671                       # number of demand (read+write) miss cycles
system.cpu7.dcache.demand_miss_latency::total    566046671                       # number of demand (read+write) miss cycles
system.cpu7.dcache.overall_miss_latency::switch_cpus7.data    566046671                       # number of overall miss cycles
system.cpu7.dcache.overall_miss_latency::total    566046671                       # number of overall miss cycles
system.cpu7.dcache.ReadReq_accesses::switch_cpus7.data        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.ReadReq_accesses::total        98123                       # number of ReadReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::switch_cpus7.data        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.WriteReq_accesses::total        81237                       # number of WriteReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::switch_cpus7.data          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.LoadLockedReq_accesses::total          196                       # number of LoadLockedReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::switch_cpus7.data          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.StoreCondReq_accesses::total          186                       # number of StoreCondReq accesses(hits+misses)
system.cpu7.dcache.demand_accesses::switch_cpus7.data       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.demand_accesses::total       179360                       # number of demand (read+write) accesses
system.cpu7.dcache.overall_accesses::switch_cpus7.data       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.overall_accesses::total       179360                       # number of overall (read+write) accesses
system.cpu7.dcache.ReadReq_miss_rate::switch_cpus7.data     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_miss_rate::total     0.021228                       # miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_miss_rate::switch_cpus7.data     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_miss_rate::total     0.001637                       # miss rate for WriteReq accesses
system.cpu7.dcache.demand_miss_rate::switch_cpus7.data     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.demand_miss_rate::total     0.012355                       # miss rate for demand accesses
system.cpu7.dcache.overall_miss_rate::switch_cpus7.data     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.overall_miss_rate::total     0.012355                       # miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_miss_latency::switch_cpus7.data 238388.321171                       # average ReadReq miss latency
system.cpu7.dcache.ReadReq_avg_miss_latency::total 238388.321171                       # average ReadReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::switch_cpus7.data 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.WriteReq_avg_miss_latency::total 522434.571429                       # average WriteReq miss latency
system.cpu7.dcache.demand_avg_miss_latency::switch_cpus7.data 255436.223375                       # average overall miss latency
system.cpu7.dcache.demand_avg_miss_latency::total 255436.223375                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::switch_cpus7.data 255436.223375                       # average overall miss latency
system.cpu7.dcache.overall_avg_miss_latency::total 255436.223375                       # average overall miss latency
system.cpu7.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu7.dcache.blocked_cycles::no_targets      1138794                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu7.dcache.blocked::no_targets              3                       # number of cycles access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu7.dcache.avg_blocked_cycles::no_targets       379598                       # average number of cycles each access was blocked
system.cpu7.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu7.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu7.dcache.writebacks::writebacks          244                       # number of writebacks
system.cpu7.dcache.writebacks::total              244                       # number of writebacks
system.cpu7.dcache.ReadReq_mshr_hits::switch_cpus7.data         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.ReadReq_mshr_hits::total         1476                       # number of ReadReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::switch_cpus7.data          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.WriteReq_mshr_hits::total          132                       # number of WriteReq MSHR hits
system.cpu7.dcache.demand_mshr_hits::switch_cpus7.data         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.demand_mshr_hits::total         1608                       # number of demand (read+write) MSHR hits
system.cpu7.dcache.overall_mshr_hits::switch_cpus7.data         1608                       # number of overall MSHR hits
system.cpu7.dcache.overall_mshr_hits::total         1608                       # number of overall MSHR hits
system.cpu7.dcache.ReadReq_mshr_misses::switch_cpus7.data          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.ReadReq_mshr_misses::total          607                       # number of ReadReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::switch_cpus7.data            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.WriteReq_mshr_misses::total            1                       # number of WriteReq MSHR misses
system.cpu7.dcache.demand_mshr_misses::switch_cpus7.data          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.demand_mshr_misses::total          608                       # number of demand (read+write) MSHR misses
system.cpu7.dcache.overall_mshr_misses::switch_cpus7.data          608                       # number of overall MSHR misses
system.cpu7.dcache.overall_mshr_misses::total          608                       # number of overall MSHR misses
system.cpu7.dcache.ReadReq_mshr_miss_latency::switch_cpus7.data    107935943                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_latency::total    107935943                       # number of ReadReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::switch_cpus7.data       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.WriteReq_mshr_miss_latency::total       393310                       # number of WriteReq MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::switch_cpus7.data    108329253                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.demand_mshr_miss_latency::total    108329253                       # number of demand (read+write) MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::switch_cpus7.data    108329253                       # number of overall MSHR miss cycles
system.cpu7.dcache.overall_mshr_miss_latency::total    108329253                       # number of overall MSHR miss cycles
system.cpu7.dcache.ReadReq_mshr_miss_rate::switch_cpus7.data     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.ReadReq_mshr_miss_rate::total     0.006186                       # mshr miss rate for ReadReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::switch_cpus7.data     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.WriteReq_mshr_miss_rate::total     0.000012                       # mshr miss rate for WriteReq accesses
system.cpu7.dcache.demand_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.demand_mshr_miss_rate::total     0.003390                       # mshr miss rate for demand accesses
system.cpu7.dcache.overall_mshr_miss_rate::switch_cpus7.data     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.overall_mshr_miss_rate::total     0.003390                       # mshr miss rate for overall accesses
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus7.data 177818.686985                       # average ReadReq mshr miss latency
system.cpu7.dcache.ReadReq_avg_mshr_miss_latency::total 177818.686985                       # average ReadReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus7.data       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.WriteReq_avg_mshr_miss_latency::total       393310                       # average WriteReq mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::switch_cpus7.data 178173.113487                       # average overall mshr miss latency
system.cpu7.dcache.demand_avg_mshr_miss_latency::total 178173.113487                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::switch_cpus7.data 178173.113487                       # average overall mshr miss latency
system.cpu7.dcache.overall_avg_mshr_miss_latency::total 178173.113487                       # average overall mshr miss latency
system.cpu7.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
