8:-out_dir
99:F:/Coumputer Architecture/Lab/Project/CAD/cad_lib/ps/Fetch_Behavior/Fetch_Behavior_impl_1//rtlc.out
10:-pipe_flow
4:-vhf
110:F:/Coumputer Architecture/Lab/Project/CAD/cad_lib/ps/Fetch_Behavior/Fetch_Behavior_impl_1//hdlAnalyze_vhdlfile
25:-comment_transoff_regions
13:-lib_map_file
99:F:/Coumputer Architecture/Lab/Project/CAD/cad_lib/ps/Fetch_Behavior/Fetch_Behavior_impl_1//.jaguarc
197:+incdir+F:/Coumputer Architecture/Lab/Project/CAD/cad_lib/hdl+F:/Coumputer+F:/Coumputer Architecture/Lab/Project/CAD/cad_lib/ps/Fetch_Behavior/Architecture/Lab/Project/CAD/cad_lib/ps/Fetch_Behavior
17:+define+synthesis
