package arm64

import "github.com/vmpacker/pkg/vm"

// ============================================================
// 数据处理（寄存器）模式表
//
// 覆盖: ADD/SUB/ADDS/SUBS(reg), AND/ORR/EOR/ANDS(reg), MVN,
//       LSL/LSR/ASR/ROR(reg), MUL/MADD/MSUB, SDIV/UDIV,
//       CSEL/CSINC/CSINV/CSNEG
// ============================================================

var dpRegPatterns = []InstrPattern{
	// ---- Logical (shifted register) ----
	// 编码: sf:opc:01010:shift:N:Rm:imm6:Rn:Rd
	// bits[28:24] = 01010 → 组内用 opc+N 区分
	{
		Name: "AND_REG", Mask: 0x7F200000, Value: 0x0A000000, Op: AND_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "ORR_REG", Mask: 0x7F200000, Value: 0x2A000000, Op: ORR_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		// MVN = ORR(reg) with N=1, Rn=11111
		Name: "MVN", Mask: 0x7F200000, Value: 0x2A200000, Op: MVN,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "EOR_REG", Mask: 0x7F200000, Value: 0x4A000000, Op: EOR_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		// EON = EOR(reg) with N=1 → Rd = Rn XOR NOT(shift(Rm))
		Name: "EON", Mask: 0x7F200000, Value: 0x4A200000, Op: EON,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "ANDS_REG", Mask: 0x7F200000, Value: 0x6A000000, Op: ANDS_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},

	// ---- Add/Subtract (shifted register) ----
	// 编码: sf:op:S:01011:shift:0:Rm:imm6:Rn:Rd
	// bits[28:24] = 01011
	{
		Name: "ADD_REG", Mask: 0x7F200000, Value: 0x0B000000, Op: ADD_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "ADDS_REG", Mask: 0x7F200000, Value: 0x2B000000, Op: ADDS_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "SUB_REG", Mask: 0x7F200000, Value: 0x4B000000, Op: SUB_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},
	{
		Name: "SUBS_REG", Mask: 0x7F200000, Value: 0x6B000000, Op: SUBS_REG,
		Fields: []FieldDef{fSF, {Name: "shtype", Hi: 23, Lo: 22}, fRm16, {Name: "shift", Hi: 15, Lo: 10}, fRn, fRd},
		Post:   postShiftedXZR3,
	},

	// ---- Conditional select ----
	// 编码: sf:op:S:11010:00:Rm:cond:o2:Rn:Rd
	// bits[28:21] = 11010_00_0 (bit21=0 for condsel)
	{
		Name: "CSEL", Mask: 0x7FE00C00, Value: 0x1A800000, Op: CSEL,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, fRd},
		Post:   postXZR3,
	},
	{
		Name: "CSINC", Mask: 0x7FE00C00, Value: 0x1A800400, Op: CSINC,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, fRd},
		Post:   postXZR3,
	},
	{
		Name: "CSINV", Mask: 0x7FE00C00, Value: 0x5A800000, Op: CSINV,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, fRd},
		Post:   postXZR3,
	},
	{
		Name: "CSNEG", Mask: 0x7FE00C00, Value: 0x5A800400, Op: CSNEG,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, fRd},
		Post:   postXZR3,
	},

	// ---- Data processing (2-source): DIV/SHIFT ----
	// 编码: sf:0:S:11010110:Rm:opcode:Rn:Rd
	// bits[28:21] = 11010_11_0 (bit21=1 for 2-source)
	{
		Name: "UDIV", Mask: 0x7FE0FC00, Value: 0x1AC00800, Op: UDIV,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},
	{
		Name: "SDIV", Mask: 0x7FE0FC00, Value: 0x1AC00C00, Op: SDIV,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},
	{
		Name: "LSL_REG", Mask: 0x7FE0FC00, Value: 0x1AC02000, Op: LSL_REG,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},
	{
		Name: "LSR_REG", Mask: 0x7FE0FC00, Value: 0x1AC02400, Op: LSR_REG,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},
	{
		Name: "ASR_REG", Mask: 0x7FE0FC00, Value: 0x1AC02800, Op: ASR_REG,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},
	{
		Name: "ROR_REG", Mask: 0x7FE0FC00, Value: 0x1AC02C00, Op: ROR_REG,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
	},

	// ---- Data processing (3-source): MUL/MADD/MSUB ----
	// 编码: sf:00:11011:000:Rm:o0:Ra:Rn:Rd
	// MUL = MADD with Ra=11111
	{
		Name: "MUL", Mask: 0x7FE0FC00, Value: 0x1B007C00, Op: MUL,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},
	{
		// MADD: o0=0, Ra≠11111 → 需要匹配 o0=0 但 Ra 任意
		// 用更宽松的 mask 先匹配 MADD（MUL 的 mask 更严格，放在前面优先匹配）
		Name: "MADD", Mask: 0x7FE08000, Value: 0x1B000000, Op: MADD,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},
	{
		Name: "MSUB", Mask: 0x7FE08000, Value: 0x1B008000, Op: MSUB,
		Fields: []FieldDef{fSF, fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},

	// ---- Data processing (3-source): SMADDL/SMSUBL ----
	// 编码: 1:00:11011:010:Rm:o0:Ra:Rn:Rd  (sf=1 only, 32×32→64)
	// SMADDL: o0=0, Xd = Xa + SEXT(Wn)*SEXT(Wm)
	// SMULL:  o0=0, Ra=11111 (SMADDL alias)
	{
		Name: "SMADDL", Mask: 0xFFE08000, Value: 0x9B200000, Op: SMADDL,
		Fields: []FieldDef{fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			inst.SF = true // always 64-bit result
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},
	// SMSUBL: o0=1, Xd = Xa - SEXT(Wn)*SEXT(Wm)
	// SMNEGL: Ra=11111 (SMSUBL alias)
	{
		Name: "SMSUBL", Mask: 0xFFE08000, Value: 0x9B208000, Op: SMSUBL,
		Fields: []FieldDef{fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			inst.SF = true
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},

	// ---- Data processing (3-source): UMADDL/UMSUBL ----
	// 编码: 1:00:11011:101:Rm:o0:Ra:Rn:Rd  (sf=1 only, 32×32→64 unsigned)
	// UMADDL: o0=0, Xd = Xa + ZEXT(Wn)*ZEXT(Wm)
	// UMULL:  o0=0, Ra=11111 (UMADDL alias)
	{
		Name: "UMADDL", Mask: 0xFFE08000, Value: 0x9BA00000, Op: UMADDL,
		Fields: []FieldDef{fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			inst.SF = true // always 64-bit result
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},
	// UMSUBL: o0=1, Xd = Xa - ZEXT(Wn)*ZEXT(Wm)
	// UMNEGL: Ra=11111 (UMSUBL alias)
	{
		Name: "UMSUBL", Mask: 0xFFE08000, Value: 0x9BA08000, Op: UMSUBL,
		Fields: []FieldDef{fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			inst.SF = true
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},

	// ---- Data processing (3-source): UMULH ----
	// 编码: 1:00:11011:110:Rm:0:11111:Rn:Rd
	// sf=1 (64-bit only), op54=00, op31=110, o0=0, Ra=11111
	{
		Name: "UMULH", Mask: 0xFFE0FC00, Value: 0x9BC07C00, Op: UMULH,
		Fields: []FieldDef{fRm16, fRn, fRd},
		Post: func(f map[string]int64, inst *vm.Instruction) {
			inst.SF = true // UMULH is always 64-bit
			xzrReplace(&inst.Rd)
			xzrReplace(&inst.Rn)
			xzrReplace(&inst.Rm)
		},
	},

	// ---- Add/Subtract (extended register) ----
	// 编码: sf:op:S:01011:00:1:Rm:option:imm3:Rn:Rd
	// bits[28:24]=01011, bits[23:22]=00, bit21=1
	{
		Name: "ADD_EXT", Mask: 0x7FE00000, Value: 0x0B200000, Op: ADD_EXT,
		Fields: []FieldDef{fSF, fRm16, {Name: "option", Hi: 15, Lo: 13}, {Name: "imm3", Hi: 12, Lo: 10}, fRn, fRd},
		Post:   postExtReg,
	},
	{
		Name: "ADDS_EXT", Mask: 0x7FE00000, Value: 0x2B200000, Op: ADDS_EXT,
		Fields: []FieldDef{fSF, fRm16, {Name: "option", Hi: 15, Lo: 13}, {Name: "imm3", Hi: 12, Lo: 10}, fRn, fRd},
		Post:   postExtReg,
	},
	{
		Name: "SUB_EXT", Mask: 0x7FE00000, Value: 0x4B200000, Op: SUB_EXT,
		Fields: []FieldDef{fSF, fRm16, {Name: "option", Hi: 15, Lo: 13}, {Name: "imm3", Hi: 12, Lo: 10}, fRn, fRd},
		Post:   postExtReg,
	},
	{
		Name: "SUBS_EXT", Mask: 0x7FE00000, Value: 0x6B200000, Op: SUBS_EXT,
		Fields: []FieldDef{fSF, fRm16, {Name: "option", Hi: 15, Lo: 13}, {Name: "imm3", Hi: 12, Lo: 10}, fRn, fRd},
		Post:   postExtReg,
	},

	// ---- Conditional compare (CCMP/CCMN) ----
	// CCMP register: sf:1:1:11010010:Rm:cond:0:0:Rn:0:nzcv
	{
		Name: "CCMP_REG", Mask: 0x7FE00C10, Value: 0x7A400000, Op: CCMP_REG,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, {Name: "nzcv", Hi: 3, Lo: 0}},
		Post:   postCCMP,
	},
	// CCMP immediate: sf:1:1:11010010:imm5:cond:1:0:Rn:0:nzcv
	{
		Name: "CCMP_IMM", Mask: 0x7FE00C10, Value: 0x7A400800, Op: CCMP_IMM,
		Fields: []FieldDef{fSF, {Name: "imm5", Hi: 20, Lo: 16}, {Name: "cond", Hi: 15, Lo: 12}, fRn, {Name: "nzcv", Hi: 3, Lo: 0}},
		Post:   postCCMPImm,
	},
	// CCMN register: sf:0:1:11010010:Rm:cond:0:0:Rn:0:nzcv
	{
		Name: "CCMN_REG", Mask: 0x7FE00C10, Value: 0x3A400000, Op: CCMN_REG,
		Fields: []FieldDef{fSF, fRm16, {Name: "cond", Hi: 15, Lo: 12}, fRn, {Name: "nzcv", Hi: 3, Lo: 0}},
		Post:   postCCMP,
	},
	// CCMN immediate: sf:0:1:11010010:imm5:cond:1:0:Rn:0:nzcv
	{
		Name: "CCMN_IMM", Mask: 0x7FE00C10, Value: 0x3A400800, Op: CCMN_IMM,
		Fields: []FieldDef{fSF, {Name: "imm5", Hi: 20, Lo: 16}, {Name: "cond", Hi: 15, Lo: 12}, fRn, {Name: "nzcv", Hi: 3, Lo: 0}},
		Post:   postCCMPImm,
	},
}

// postXZR3 逻辑/算术/条件选择(reg): Rd/Rn/Rm=31 → XZR
func postXZR3(f map[string]int64, inst *vm.Instruction) {
	xzrReplace(&inst.Rd)
	xzrReplace(&inst.Rn)
	xzrReplace(&inst.Rm)
}

// postShiftedXZR3 shifted register: XZR 替换 + shift type 保存
func postShiftedXZR3(f map[string]int64, inst *vm.Instruction) {
	xzrReplace(&inst.Rd)
	xzrReplace(&inst.Rn)
	xzrReplace(&inst.Rm)
	if shtype, ok := f["shtype"]; ok {
		inst.ShiftType = int(shtype) // 0=LSL, 1=LSR, 2=ASR, 3=ROR
	}
}

// postExtReg extended register: option→ShiftType, imm3→Shift, Rn=31→SP(保留), Rd=31→SP(保留), Rm→XZR
func postExtReg(f map[string]int64, inst *vm.Instruction) {
	// Rd=31 在 extended register 中也是 SP (如 SUB SP, SP, Xm)，不做 XZR 替换
	xzrReplace(&inst.Rm)
	// Rn=31 在 extended register 中是 SP, 不做 XZR 替换
	if option, ok := f["option"]; ok {
		inst.ShiftType = int(option) // 0=UXTB..7=SXTX
	}
	if imm3, ok := f["imm3"]; ok {
		inst.Shift = int(imm3) // 额外左移量 0-4
	}
}

// postCCMP conditional compare (register): nzcv→WB, cond→Cond, Rn/Rm→XZR
func postCCMP(f map[string]int64, inst *vm.Instruction) {
	xzrReplace(&inst.Rn)
	xzrReplace(&inst.Rm)
	if nzcv, ok := f["nzcv"]; ok {
		inst.WB = int(nzcv)
	}
}

// postCCMPImm conditional compare (immediate): nzcv→WB, cond→Cond, imm5→Rm, Rn→XZR
func postCCMPImm(f map[string]int64, inst *vm.Instruction) {
	xzrReplace(&inst.Rn)
	if nzcv, ok := f["nzcv"]; ok {
		inst.WB = int(nzcv)
	}
	if imm5, ok := f["imm5"]; ok {
		inst.Rm = int(imm5) // 复用 Rm 字段存储 imm5
	}
}
