{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1655837355137 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition " "Version 21.1.0 Build 842 10/21/2021 SJ Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1655837355137 ""} { "Info" "IQEXE_START_BANNER_TIME" "Tue Jun 21 20:49:15 2022 " "Processing started: Tue Jun 21 20:49:15 2022" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1655837355137 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837355137 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT " "Command: quartus_map --read_settings_files=on --write_settings_files=off SDUP_PROJEKT -c SDUP_PROJEKT" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837355137 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1655837355783 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "6 6 " "Parallel compilation is enabled and will use 6 of the 6 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1655837355783 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "avalonst_axi4stream/avalon-axi4stream-interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file avalonst_axi4stream/avalon-axi4stream-interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_axi4stream_bridge " "Found entity 1: avalon_axi4stream_bridge" {  } { { "AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/AvalonST_AXI4Stream/avalon-axi4stream-interconnect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363040 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363040 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/pd1.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/pd1.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1 " "Found entity 1: pd1" {  } { { "pd1/synthesis/pd1.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 6 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363042 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363042 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_reset_controller.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_controller.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_controller " "Found entity 1: altera_reset_controller" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 42 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363043 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363043 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_reset_synchronizer.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_reset_synchronizer.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_reset_synchronizer " "Found entity 1: altera_reset_synchronizer" {  } { { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 24 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363044 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363044 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_irq_mapper.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_irq_mapper.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_irq_mapper " "Found entity 1: pd1_irq_mapper" {  } { { "pd1/synthesis/submodules/pd1_irq_mapper.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_irq_mapper.sv" 31 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363045 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363045 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0 " "Found entity 1: pd1_mm_interconnect_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363050 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363050 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_001 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363052 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363052 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363054 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363054 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363055 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363055 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 " "Found entity 1: pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0.sv" 66 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363056 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363056 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_width_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_width_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_width_adapter " "Found entity 1: altera_merlin_width_adapter" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363059 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363059 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_address_alignment.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_address_alignment.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_address_alignment " "Found entity 1: altera_merlin_address_alignment" {  } { { "pd1/synthesis/submodules/altera_merlin_address_alignment.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_address_alignment.sv" 26 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363060 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363060 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_uncompressor " "Found entity 1: altera_merlin_burst_uncompressor" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_uncompressor.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363062 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363062 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_mux_001 " "Found entity 1: pd1_mm_interconnect_0_rsp_mux_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363063 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363063 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_arbitrator.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/altera_merlin_arbitrator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_arbitrator " "Found entity 1: altera_merlin_arbitrator" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 103 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363064 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_arb_adder " "Found entity 2: altera_merlin_arb_adder" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 228 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363064 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363064 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_mux " "Found entity 1: pd1_mm_interconnect_0_rsp_mux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363066 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363066 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_rsp_demux " "Found entity 1: pd1_mm_interconnect_0_rsp_demux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363067 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_mux_002 " "Found entity 1: pd1_mm_interconnect_0_cmd_mux_002" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363068 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363068 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_mux " "Found entity 1: pd1_mm_interconnect_0_cmd_mux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux.sv" 51 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363070 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363070 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_demux_001 " "Found entity 1: pd1_mm_interconnect_0_cmd_demux_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux_001.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363072 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363072 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_cmd_demux " "Found entity 1: pd1_mm_interconnect_0_cmd_demux" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_demux.sv" 43 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363073 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363073 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter " "Found entity 1: altera_merlin_burst_adapter" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363074 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363074 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_uncompressed_only " "Found entity 1: altera_merlin_burst_adapter_uncompressed_only" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_uncmpr.sv" 39 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363076 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363076 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv 5 5 " "Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_burstwrap_increment " "Found entity 1: altera_merlin_burst_adapter_burstwrap_increment" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 40 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363078 ""} { "Info" "ISGN_ENTITY_NAME" "2 altera_merlin_burst_adapter_adder " "Found entity 2: altera_merlin_burst_adapter_adder" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 55 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363078 ""} { "Info" "ISGN_ENTITY_NAME" "3 altera_merlin_burst_adapter_subtractor " "Found entity 3: altera_merlin_burst_adapter_subtractor" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 77 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363078 ""} { "Info" "ISGN_ENTITY_NAME" "4 altera_merlin_burst_adapter_min " "Found entity 4: altera_merlin_burst_adapter_min" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 98 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363078 ""} { "Info" "ISGN_ENTITY_NAME" "5 altera_merlin_burst_adapter_13_1 " "Found entity 5: altera_merlin_burst_adapter_13_1" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_13_1.sv" 264 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363078 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363078 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "BYTE_TO_WORD_SHIFT byte_to_word_shift altera_merlin_burst_adapter_new.sv(139) " "Verilog HDL Declaration information at altera_merlin_burst_adapter_new.sv(139): object \"BYTE_TO_WORD_SHIFT\" differs only in case from object \"byte_to_word_shift\" in the same scope" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 139 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_burst_adapter_new " "Found entity 1: altera_merlin_burst_adapter_new" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter_new.sv" 25 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363083 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363083 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_incr_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_incr_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_incr_burst_converter " "Found entity 1: altera_incr_burst_converter" {  } { { "pd1/synthesis/submodules/altera_incr_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_incr_burst_converter.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363086 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363086 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "addr_incr ADDR_INCR altera_wrap_burst_converter.sv(279) " "Verilog HDL Declaration information at altera_wrap_burst_converter.sv(279): object \"addr_incr\" differs only in case from object \"ADDR_INCR\" in the same scope" {  } { { "pd1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_wrap_burst_converter.sv" 279 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363088 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_wrap_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_wrap_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_wrap_burst_converter " "Found entity 1: altera_wrap_burst_converter" {  } { { "pd1/synthesis/submodules/altera_wrap_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_wrap_burst_converter.sv" 27 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363089 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363089 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_default_burst_converter.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_default_burst_converter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_default_burst_converter " "Found entity 1: altera_default_burst_converter" {  } { { "pd1/synthesis/submodules/altera_default_burst_converter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_default_burst_converter.sv" 30 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363090 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363090 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_stage " "Found entity 1: altera_avalon_st_pipeline_stage" {  } { { "pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_stage.sv" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363092 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363092 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_st_pipeline_base " "Found entity 1: altera_avalon_st_pipeline_base" {  } { { "pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_st_pipeline_base.v" 22 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363093 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363093 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_005.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_005.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_005.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_005.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363094 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_005_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_005_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363094 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_005 " "Found entity 2: pd1_mm_interconnect_0_router_005" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363094 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363094 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_004.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_004.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363095 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_004.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_004.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363095 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_004_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_004_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363096 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_004 " "Found entity 2: pd1_mm_interconnect_0_router_004" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363096 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363096 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_003.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_003.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_003.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_003.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363097 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_003_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_003_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363097 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_003 " "Found entity 2: pd1_mm_interconnect_0_router_003" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363097 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363097 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_002.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_002.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363098 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_002.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_002.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363098 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_002_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_002_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363099 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_002 " "Found entity 2: pd1_mm_interconnect_0_router_002" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363099 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router_001.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_001.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363099 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router_001.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router_001.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363100 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_001_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_001_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363100 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router_001 " "Found entity 2: pd1_mm_interconnect_0_router_001" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363100 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363100 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_WR_CHANNEL default_wr_channel pd1_mm_interconnect_0_router.sv(48) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router.sv(48): object \"DEFAULT_WR_CHANNEL\" differs only in case from object \"default_wr_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 48 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363101 ""}
{ "Info" "IVRFX_L3_VERI_OBJ_DIFF_ONLY_IN_CASE" "DEFAULT_RD_CHANNEL default_rd_channel pd1_mm_interconnect_0_router.sv(49) " "Verilog HDL Declaration information at pd1_mm_interconnect_0_router.sv(49): object \"DEFAULT_RD_CHANNEL\" differs only in case from object \"default_rd_channel\" in the same scope" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 49 0 0 } }  } 0 10281 "Verilog HDL Declaration information at %3!s!: object \"%1!s!\" differs only in case from object \"%2!s!\" in the same scope" 1 0 "Analysis & Synthesis" 0 -1 1655837363101 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv 2 2 " "Found 2 design units, including 2 entities, in source file pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_mm_interconnect_0_router_default_decode " "Found entity 1: pd1_mm_interconnect_0_router_default_decode" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 45 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363102 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_mm_interconnect_0_router " "Found entity 2: pd1_mm_interconnect_0_router" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 84 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363102 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363102 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_avalon_sc_fifo.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_avalon_sc_fifo.v" { { "Info" "ISGN_ENTITY_NAME" "1 altera_avalon_sc_fifo " "Found entity 1: altera_avalon_sc_fifo" {  } { { "pd1/synthesis/submodules/altera_avalon_sc_fifo.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_avalon_sc_fifo.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363105 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363105 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_slave_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_agent " "Found entity 1: altera_merlin_slave_agent" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 34 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363107 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363107 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_master_agent.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_agent.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_agent " "Found entity 1: altera_merlin_master_agent" {  } { { "pd1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv" 28 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363108 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_slave_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_slave_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_slave_translator " "Found entity 1: altera_merlin_slave_translator" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv" 35 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363110 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363110 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/altera_merlin_master_translator.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/altera_merlin_master_translator.sv" { { "Info" "ISGN_ENTITY_NAME" "1 altera_merlin_master_translator " "Found entity 1: altera_merlin_master_translator" {  } { { "pd1/synthesis/submodules/altera_merlin_master_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_translator.sv" 32 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363112 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363112 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_onchip_memory2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_onchip_memory2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_onchip_memory2_0 " "Found entity 1: pd1_onchip_memory2_0" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363116 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363116 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0 " "Found entity 1: pd1_nios2_gen2_0" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363118 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363118 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v 21 21 " "Found 21 design units, including 21 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_register_bank_a_module " "Found entity 1: pd1_nios2_gen2_0_cpu_register_bank_a_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_nios2_gen2_0_cpu_register_bank_b_module " "Found entity 2: pd1_nios2_gen2_0_cpu_register_bank_b_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 87 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd1_nios2_gen2_0_cpu_nios2_oci_debug " "Found entity 3: pd1_nios2_gen2_0_cpu_nios2_oci_debug" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 153 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd1_nios2_gen2_0_cpu_nios2_oci_break " "Found entity 4: pd1_nios2_gen2_0_cpu_nios2_oci_break" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 308 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Found entity 5: pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 601 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "6 pd1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Found entity 6: pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 808 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "7 pd1_nios2_gen2_0_cpu_nios2_oci_itrace " "Found entity 7: pd1_nios2_gen2_0_cpu_nios2_oci_itrace" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 995 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "8 pd1_nios2_gen2_0_cpu_nios2_oci_td_mode " "Found entity 8: pd1_nios2_gen2_0_cpu_nios2_oci_td_mode" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1128 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "9 pd1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Found entity 9: pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1196 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "10 pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Found entity 10: pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1278 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "11 pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Found entity 11: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1350 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "12 pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Found entity 12: pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1393 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "13 pd1_nios2_gen2_0_cpu_nios2_oci_fifo " "Found entity 13: pd1_nios2_gen2_0_cpu_nios2_oci_fifo" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1440 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "14 pd1_nios2_gen2_0_cpu_nios2_oci_pib " "Found entity 14: pd1_nios2_gen2_0_cpu_nios2_oci_pib" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1926 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "15 pd1_nios2_gen2_0_cpu_nios2_oci_im " "Found entity 15: pd1_nios2_gen2_0_cpu_nios2_oci_im" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1949 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "16 pd1_nios2_gen2_0_cpu_nios2_performance_monitors " "Found entity 16: pd1_nios2_gen2_0_cpu_nios2_performance_monitors" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2019 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "17 pd1_nios2_gen2_0_cpu_nios2_avalon_reg " "Found entity 17: pd1_nios2_gen2_0_cpu_nios2_avalon_reg" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2036 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "18 pd1_nios2_gen2_0_cpu_ociram_sp_ram_module " "Found entity 18: pd1_nios2_gen2_0_cpu_ociram_sp_ram_module" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2129 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "19 pd1_nios2_gen2_0_cpu_nios2_ocimem " "Found entity 19: pd1_nios2_gen2_0_cpu_nios2_ocimem" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2194 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "20 pd1_nios2_gen2_0_cpu_nios2_oci " "Found entity 20: pd1_nios2_gen2_0_cpu_nios2_oci" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2375 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""} { "Info" "ISGN_ENTITY_NAME" "21 pd1_nios2_gen2_0_cpu " "Found entity 21: pd1_nios2_gen2_0_cpu" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2847 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363139 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363139 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_sysclk " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_sysclk" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_sysclk.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363144 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363144 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_tck " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_tck" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_tck.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363149 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363149 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_debug_slave_wrapper " "Found entity 1: pd1_nios2_gen2_0_cpu_debug_slave_wrapper" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363155 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363155 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_nios2_gen2_0_cpu_test_bench " "Found entity 1: pd1_nios2_gen2_0_cpu_test_bench" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_test_bench.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363162 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363162 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/pd1_jtag_uart_0.v 5 5 " "Found 5 design units, including 5 entities, in source file pd1/synthesis/submodules/pd1_jtag_uart_0.v" { { "Info" "ISGN_ENTITY_NAME" "1 pd1_jtag_uart_0_sim_scfifo_w " "Found entity 1: pd1_jtag_uart_0_sim_scfifo_w" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 21 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363168 ""} { "Info" "ISGN_ENTITY_NAME" "2 pd1_jtag_uart_0_scfifo_w " "Found entity 2: pd1_jtag_uart_0_scfifo_w" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 78 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363168 ""} { "Info" "ISGN_ENTITY_NAME" "3 pd1_jtag_uart_0_sim_scfifo_r " "Found entity 3: pd1_jtag_uart_0_sim_scfifo_r" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 164 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363168 ""} { "Info" "ISGN_ENTITY_NAME" "4 pd1_jtag_uart_0_scfifo_r " "Found entity 4: pd1_jtag_uart_0_scfifo_r" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 243 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363168 ""} { "Info" "ISGN_ENTITY_NAME" "5 pd1_jtag_uart_0 " "Found entity 5: pd1_jtag_uart_0" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 331 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363168 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363168 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" { { "Info" "ISGN_ENTITY_NAME" "1 avalon_axi4stream_bridge " "Found entity 1: avalon_axi4stream_bridge" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 10 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363170 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363170 ""}
{ "Warning" "WVRFX_L3_VERI_MIXED_BLOCKING_NONBLOCKING_ASSIGNMENT" "FIFO.sv(64) " "Verilog HDL information at FIFO.sv(64): always construct contains both blocking and non-blocking assignments" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 64 0 0 } }  } 0 10268 "Verilog HDL information at %1!s!: always construct contains both blocking and non-blocking assignments" 1 0 "Analysis & Synthesis" 0 -1 1655837363171 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "pd1/synthesis/submodules/fifo.sv 1 1 " "Found 1 design units, including 1 entities, in source file pd1/synthesis/submodules/fifo.sv" { { "Info" "ISGN_ENTITY_NAME" "1 AXI_FIFO " "Found entity 1: AXI_FIFO" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 23 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363172 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363172 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "pd1 " "Elaborating entity \"pd1\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1655837363274 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "AXI_FIFO AXI_FIFO:axi_fifo_0 " "Elaborating entity \"AXI_FIFO\" for hierarchy \"AXI_FIFO:axi_fifo_0\"" {  } { { "pd1/synthesis/pd1.v" "axi_fifo_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 80 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363293 ""}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(106) " "Verilog HDL assignment warning at FIFO.sv(106): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 106 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655837363294 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(112) " "Verilog HDL assignment warning at FIFO.sv(112): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 112 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655837363294 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_EXPRESSION_TRUNCATED_TO_FIT" "32 8 FIFO.sv(117) " "Verilog HDL assignment warning at FIFO.sv(117): truncated value with size 32 to match size of target (8)" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 117 0 0 } }  } 0 10230 "Verilog HDL assignment warning at %3!s!: truncated value with size %1!d! to match size of target (%2!d!)" 0 0 "Analysis & Synthesis" 0 -1 1655837363295 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.sv(134) " "Verilog HDL Case Statement warning at FIFO.sv(134): incomplete case statement has no default case item" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 134 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655837363296 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "FIFO.sv(189) " "Verilog HDL Case Statement warning at FIFO.sv(189): incomplete case statement has no default case item" {  } { { "pd1/synthesis/submodules/FIFO.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/FIFO.sv" 189 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1655837363297 "|pd1|AXI_FIFO:axi_fifo_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "avalon_axi4stream_bridge avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0 " "Elaborating entity \"avalon_axi4stream_bridge\" for hierarchy \"avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0\"" {  } { { "pd1/synthesis/pd1.v" "avalonst_axi4_stream_bridge_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 101 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363325 ""}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iAXI_aclk avalon-axi4stream-interconnect.sv(18) " "Output port \"iAXI_aclk\" at avalon-axi4stream-interconnect.sv(18) has no driver" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 18 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655837363326 "|pd1|avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"}
{ "Warning" "WVRFX_L2_VDB_DRIVERLESS_OUTPUT_PORT" "iAXI_tuser avalon-axi4stream-interconnect.sv(22) " "Output port \"iAXI_tuser\" at avalon-axi4stream-interconnect.sv(22) has no driver" {  } { { "pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/avalon-axi4stream-interconnect.sv" 22 0 0 } }  } 0 10034 "Output port \"%1!s!\" at %2!s! has no driver" 0 0 "Analysis & Synthesis" 0 -1 1655837363326 "|pd1|avalon_axi4stream_bridge:avalonst_axi4_stream_bridge_0"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0 pd1_jtag_uart_0:jtag_uart_0 " "Elaborating entity \"pd1_jtag_uart_0\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\"" {  } { { "pd1/synthesis/pd1.v" "jtag_uart_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 114 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363330 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0_scfifo_w pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w " "Elaborating entity \"pd1_jtag_uart_0_scfifo_w\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "the_pd1_jtag_uart_0_scfifo_w" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 420 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363338 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborating entity \"scfifo\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "wfifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363506 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Elaborated megafunction instantiation \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363511 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo " "Instantiated megafunction \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_hint RAM_BLOCK_TYPE=AUTO " "Parameter \"lpm_hint\" = \"RAM_BLOCK_TYPE=AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_numwords 64 " "Parameter \"lpm_numwords\" = \"64\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_showahead OFF " "Parameter \"lpm_showahead\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type scfifo " "Parameter \"lpm_type\" = \"scfifo\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_width 8 " "Parameter \"lpm_width\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_widthu 6 " "Parameter \"lpm_widthu\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "overflow_checking OFF " "Parameter \"overflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "underflow_checking OFF " "Parameter \"underflow_checking\" = \"OFF\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "use_eab ON " "Parameter \"use_eab\" = \"ON\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363511 ""}  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 139 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837363511 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/scfifo_jr21.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/scfifo_jr21.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 scfifo_jr21 " "Found entity 1: scfifo_jr21" {  } { { "db/scfifo_jr21.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363549 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363549 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "scfifo_jr21 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated " "Elaborating entity \"scfifo_jr21\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\"" {  } { { "scfifo.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/scfifo.tdf" 300 3 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363550 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_dpfifo_l011.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_dpfifo_l011.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_dpfifo_l011 " "Found entity 1: a_dpfifo_l011" {  } { { "db/a_dpfifo_l011.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363561 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_dpfifo_l011 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo " "Elaborating entity \"a_dpfifo_l011\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\"" {  } { { "db/scfifo_jr21.tdf" "dpfifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/scfifo_jr21.tdf" 38 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363562 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/a_fefifo_7cf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/a_fefifo_7cf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 a_fefifo_7cf " "Found entity 1: a_fefifo_7cf" {  } { { "db/a_fefifo_7cf.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf" 25 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363573 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363573 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "a_fefifo_7cf pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state " "Elaborating entity \"a_fefifo_7cf\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\"" {  } { { "db/a_dpfifo_l011.tdf" "fifo_state" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 43 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363574 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_vg7.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_vg7.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_vg7 " "Found entity 1: cntr_vg7" {  } { { "db/cntr_vg7.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_vg7.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363613 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_vg7 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw " "Elaborating entity \"cntr_vg7\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|a_fefifo_7cf:fifo_state\|cntr_vg7:count_usedw\"" {  } { { "db/a_fefifo_7cf.tdf" "count_usedw" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_fefifo_7cf.tdf" 39 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363614 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_nio1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_nio1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_nio1 " "Found entity 1: altsyncram_nio1" {  } { { "db/altsyncram_nio1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_nio1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363658 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363658 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_nio1 pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram " "Elaborating entity \"altsyncram_nio1\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|altsyncram_nio1:FIFOram\"" {  } { { "db/a_dpfifo_l011.tdf" "FIFOram" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 44 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363659 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_1ob.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_1ob.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_1ob " "Found entity 1: cntr_1ob" {  } { { "db/cntr_1ob.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_1ob.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837363700 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837363700 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "cntr_1ob pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count " "Elaborating entity \"cntr_1ob\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_w:the_pd1_jtag_uart_0_scfifo_w\|scfifo:wfifo\|scfifo_jr21:auto_generated\|a_dpfifo_l011:dpfifo\|cntr_1ob:rd_ptr_count\"" {  } { { "db/a_dpfifo_l011.tdf" "rd_ptr_count" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/a_dpfifo_l011.tdf" 45 2 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_jtag_uart_0_scfifo_r pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r " "Elaborating entity \"pd1_jtag_uart_0_scfifo_r\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|pd1_jtag_uart_0_scfifo_r:the_pd1_jtag_uart_0_scfifo_r\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "the_pd1_jtag_uart_0_scfifo_r" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 434 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363708 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "alt_jtag_atlantic pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Elaborating entity \"alt_jtag_atlantic\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "pd1_jtag_uart_0_alt_jtag_atlantic" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363963 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Elaborated megafunction instantiation \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\"" {  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837363983 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic " "Instantiated megafunction \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "INSTANCE_ID 0 " "Parameter \"INSTANCE_ID\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_RXFIFO_DEPTH 6 " "Parameter \"LOG2_RXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "LOG2_TXFIFO_DEPTH 6 " "Parameter \"LOG2_TXFIFO_DEPTH\" = \"6\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363983 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "SLD_AUTO_INSTANCE_INDEX YES " "Parameter \"SLD_AUTO_INSTANCE_INDEX\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837363983 ""}  } { { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 569 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837363983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\"" {  } { { "alt_jtag_atlantic.v" "inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364441 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd1_jtag_uart_0:jtag_uart_0\|alt_jtag_atlantic:pd1_jtag_uart_0_alt_jtag_atlantic\|sld_jtag_endpoint_adapter:inst\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364572 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0 pd1_nios2_gen2_0:nios2_gen2_0 " "Elaborating entity \"pd1_nios2_gen2_0\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\"" {  } { { "pd1/synthesis/pd1.v" "nios2_gen2_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 143 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364615 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu " "Elaborating entity \"pd1_nios2_gen2_0_cpu\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0.v" "cpu" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0.v" 65 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_test_bench pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench " "Elaborating entity \"pd1_nios2_gen2_0_cpu_test_bench\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_test_bench:the_pd1_nios2_gen2_0_cpu_test_bench\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_test_bench" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3558 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364715 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_register_bank_a_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a " "Elaborating entity \"pd1_nios2_gen2_0_cpu_register_bank_a_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_register_bank_a" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4074 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364727 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364760 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364769 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "address_reg_b CLOCK0 " "Parameter \"address_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 32 " "Parameter \"numwords_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_b 32 " "Parameter \"numwords_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode DUAL_PORT " "Parameter \"operation_mode\" = \"DUAL_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_b UNREGISTERED " "Parameter \"outdata_reg_b\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "rdcontrol_reg_b CLOCK0 " "Parameter \"rdcontrol_reg_b\" = \"CLOCK0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_b 32 " "Parameter \"width_b\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 5 " "Parameter \"widthad_a\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_b 5 " "Parameter \"widthad_b\" = \"5\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364769 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 58 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837364769 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_6mc1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_6mc1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_6mc1 " "Found entity 1: altsyncram_6mc1" {  } { { "db/altsyncram_6mc1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_6mc1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837364812 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837364812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_6mc1 pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated " "Elaborating entity \"altsyncram_6mc1\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_a_module:pd1_nios2_gen2_0_cpu_register_bank_a\|altsyncram:the_altsyncram\|altsyncram_6mc1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364812 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_register_bank_b_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b " "Elaborating entity \"pd1_nios2_gen2_0_cpu_register_bank_b_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_register_bank_b_module:pd1_nios2_gen2_0_cpu_register_bank_b\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_register_bank_b" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4092 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364829 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 4588 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364844 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_debug pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_debug\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_debug" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2544 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364865 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_std_synchronizer pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborating entity \"altera_std_synchronizer\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altera_std_synchronizer" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364882 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364885 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_debug:the_pd1_nios2_gen2_0_cpu_nios2_oci_debug\|altera_std_synchronizer:the_altera_std_synchronizer\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "depth 2 " "Parameter \"depth\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837364885 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 222 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837364885 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_break pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_break\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_break:the_pd1_nios2_gen2_0_cpu_nios2_oci_break\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_break" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2574 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364889 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_xbrk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_xbrk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_xbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_xbrk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2595 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364906 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_dbrk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_dbrk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dbrk:the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_dbrk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2621 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364912 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_itrace pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_itrace\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_itrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_itrace" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2637 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364918 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_dtrace pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2652 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364925 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_td_mode pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_td_mode\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_dtrace:the_pd1_nios2_gen2_0_cpu_nios2_oci_dtrace\|pd1_nios2_gen2_0_cpu_nios2_oci_td_mode:pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_nios2_oci_trc_ctrl_td_mode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1246 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364939 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2667 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364945 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt:the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_compute_input_tm_cnt" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1559 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_wrptr_inc" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1568 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364975 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo\|pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc:the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_fifo_cnt_inc" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 1577 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364979 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_pib pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_pib\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_pib:the_pd1_nios2_gen2_0_cpu_nios2_oci_pib\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_pib" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2672 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364983 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_oci_im pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_oci_im\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_oci_im:the_pd1_nios2_gen2_0_cpu_nios2_oci_im\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_oci_im" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2686 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364987 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_avalon_reg pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_avalon_reg\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_avalon_reg:the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_avalon_reg" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2705 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837364998 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_nios2_ocimem pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem " "Elaborating entity \"pd1_nios2_gen2_0_cpu_nios2_ocimem\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_nios2_ocimem" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2725 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365005 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_ociram_sp_ram_module pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram " "Elaborating entity \"pd1_nios2_gen2_0_cpu_ociram_sp_ram_module\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "pd1_nios2_gen2_0_cpu_ociram_sp_ram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2345 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365048 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365058 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365066 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file UNUSED " "Parameter \"init_file\" = \"UNUSED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 0 " "Parameter \"maximum_depth\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 256 " "Parameter \"numwords_a\" = \"256\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 32 " "Parameter \"width_a\" = \"32\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 4 " "Parameter \"width_byteena_a\" = \"4\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 8 " "Parameter \"widthad_a\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365067 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2169 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837365067 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_ac71.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_ac71.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_ac71 " "Found entity 1: altsyncram_ac71" {  } { { "db/altsyncram_ac71.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_ac71.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837365108 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837365108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_ac71 pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated " "Elaborating entity \"altsyncram_ac71\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_nios2_ocimem:the_pd1_nios2_gen2_0_cpu_nios2_ocimem\|pd1_nios2_gen2_0_cpu_ociram_sp_ram_module:pd1_nios2_gen2_0_cpu_ociram_sp_ram\|altsyncram:the_altsyncram\|altsyncram_ac71:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365108 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_wrapper pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_wrapper\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2827 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365120 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_tck pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_tck\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_tck:the_pd1_nios2_gen2_0_cpu_debug_slave_tck\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_tck" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365128 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_nios2_gen2_0_cpu_debug_slave_sysclk pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk " "Elaborating entity \"pd1_nios2_gen2_0_cpu_debug_slave_sysclk\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|pd1_nios2_gen2_0_cpu_debug_slave_sysclk:the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "the_pd1_nios2_gen2_0_cpu_debug_slave_sysclk" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 177 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365145 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_basic pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborating entity \"sld_virtual_jtag_basic\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "pd1_nios2_gen2_0_cpu_debug_slave_phy" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365173 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365177 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Instantiated megafunction \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_auto_instance_index YES " "Parameter \"sld_auto_instance_index\" = \"YES\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_instance_index 0 " "Parameter \"sld_instance_index\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_ir_width 2 " "Parameter \"sld_ir_width\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_mfg_id 70 " "Parameter \"sld_mfg_id\" = \"70\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_action  " "Parameter \"sld_sim_action\" = \"\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_n_scan 0 " "Parameter \"sld_sim_n_scan\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_sim_total_length 0 " "Parameter \"sld_sim_total_length\" = \"0\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_type_id 34 " "Parameter \"sld_type_id\" = \"34\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "sld_version 3 " "Parameter \"sld_version\" = \"3\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365177 ""}  } { { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837365177 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_virtual_jtag_impl pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst " "Elaborating entity \"sld_virtual_jtag_impl\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\"" {  } { { "sld_virtual_jtag_basic.v" "sld_virtual_jtag_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365178 ""}
{ "Info" "ISGN_MEGAFN_DESCENDANT" "pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy " "Elaborated megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\", which is child of megafunction instantiation \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\"" {  } { { "sld_virtual_jtag_basic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 152 0 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu_debug_slave_wrapper.v" 207 0 0 } }  } 0 12131 "Elaborated megafunction instantiation \"%1!s!\", which is child of megafunction instantiation \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365182 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter " "Elaborating entity \"sld_jtag_endpoint_adapter\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\"" {  } { { "sld_virtual_jtag_basic.v" "jtag_signal_adapter" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_virtual_jtag_basic.v" 415 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365183 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sld_jtag_endpoint_adapter_impl pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst " "Elaborating entity \"sld_jtag_endpoint_adapter_impl\" for hierarchy \"pd1_nios2_gen2_0:nios2_gen2_0\|pd1_nios2_gen2_0_cpu:cpu\|pd1_nios2_gen2_0_cpu_nios2_oci:the_pd1_nios2_gen2_0_cpu_nios2_oci\|pd1_nios2_gen2_0_cpu_debug_slave_wrapper:the_pd1_nios2_gen2_0_cpu_debug_slave_wrapper\|sld_virtual_jtag_basic:pd1_nios2_gen2_0_cpu_debug_slave_phy\|sld_virtual_jtag_impl:sld_virtual_jtag_impl_inst\|sld_jtag_endpoint_adapter:jtag_signal_adapter\|sld_jtag_endpoint_adapter_impl:sld_jtag_endpoint_adapter_impl_inst\"" {  } { { "sld_jtag_endpoint_adapter.vhd" "sld_jtag_endpoint_adapter_impl_inst" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/sld_jtag_endpoint_adapter.vhd" 232 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365189 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_onchip_memory2_0 pd1_onchip_memory2_0:onchip_memory2_0 " "Elaborating entity \"pd1_onchip_memory2_0\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\"" {  } { { "pd1/synthesis/pd1.v" "onchip_memory2_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 157 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365195 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborating entity \"altsyncram\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "the_altsyncram" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365203 ""}
{ "Info" "ISGN_ELABORATION_HEADER" "pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Elaborated megafunction instantiation \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\"" {  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12130 "Elaborated megafunction instantiation \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365212 ""}
{ "Info" "ISGN_MEGAFN_PARAM_TOP" "pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram " "Instantiated megafunction \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\" with the following parameter:" { { "Info" "ISGN_MEGAFN_PARAM_SUB" "byte_size 8 " "Parameter \"byte_size\" = \"8\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "init_file pd1_onchip_memory2_0.hex " "Parameter \"init_file\" = \"pd1_onchip_memory2_0.hex\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "lpm_type altsyncram " "Parameter \"lpm_type\" = \"altsyncram\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "maximum_depth 8192 " "Parameter \"maximum_depth\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "numwords_a 8192 " "Parameter \"numwords_a\" = \"8192\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "operation_mode SINGLE_PORT " "Parameter \"operation_mode\" = \"SINGLE_PORT\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "outdata_reg_a UNREGISTERED " "Parameter \"outdata_reg_a\" = \"UNREGISTERED\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "ram_block_type AUTO " "Parameter \"ram_block_type\" = \"AUTO\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_mixed_ports DONT_CARE " "Parameter \"read_during_write_mode_mixed_ports\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "read_during_write_mode_port_a DONT_CARE " "Parameter \"read_during_write_mode_port_a\" = \"DONT_CARE\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_a 16 " "Parameter \"width_a\" = \"16\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "width_byteena_a 2 " "Parameter \"width_byteena_a\" = \"2\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""} { "Info" "ISGN_MEGAFN_PARAM_SUB" "widthad_a 13 " "Parameter \"widthad_a\" = \"13\"" {  } {  } 0 12134 "Parameter \"%1!s!\" = \"%2!s!\"" 0 0 "Design Software" 0 -1 1655837365212 ""}  } { { "pd1/synthesis/submodules/pd1_onchip_memory2_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_onchip_memory2_0.v" 69 0 0 } }  } 0 12133 "Instantiated megafunction \"%1!s!\" with the following parameter:" 0 0 "Analysis & Synthesis" 0 -1 1655837365212 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_8mg1.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_8mg1.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_8mg1 " "Found entity 1: altsyncram_8mg1" {  } { { "db/altsyncram_8mg1.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_8mg1.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837365252 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837365252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altsyncram_8mg1 pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mg1:auto_generated " "Elaborating entity \"altsyncram_8mg1\" for hierarchy \"pd1_onchip_memory2_0:onchip_memory2_0\|altsyncram:the_altsyncram\|altsyncram_8mg1:auto_generated\"" {  } { { "altsyncram.tdf" "auto_generated" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/altsyncram.tdf" 792 4 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365252 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0 pd1_mm_interconnect_0:mm_interconnect_0 " "Elaborating entity \"pd1_mm_interconnect_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\"" {  } { { "pd1/synthesis/pd1.v" "mm_interconnect_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365335 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_data_master_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_data_master_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 459 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365473 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator " "Elaborating entity \"altera_merlin_master_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_translator:nios2_gen2_0_instruction_master_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 519 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365484 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:jtag_uart_0_avalon_jtag_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365495 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:avalonst_axi4_stream_bridge_0_avalon_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 647 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365508 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:nios2_gen2_0_debug_mem_slave_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_debug_mem_slave_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 711 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365518 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_translator pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator " "Elaborating entity \"altera_merlin_slave_translator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_translator:onchip_memory2_0_s1_translator\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "onchip_memory2_0_s1_translator" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 775 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365530 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_data_master_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_data_master_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 856 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365541 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_master_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent " "Elaborating entity \"altera_merlin_master_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_master_agent:nios2_gen2_0_instruction_master_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "nios2_gen2_0_instruction_master_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 937 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365551 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1021 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365561 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:jtag_uart_0_avalon_jtag_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365575 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "jtag_uart_0_avalon_jtag_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1062 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365585 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_slave_agent pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent " "Elaborating entity \"altera_merlin_slave_agent\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_agent" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1146 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365612 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_uncompressor pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor " "Elaborating entity \"altera_merlin_burst_uncompressor\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_slave_agent:avalonst_axi4_stream_bridge_0_avalon_slave_agent\|altera_merlin_burst_uncompressor:uncompressor\"" {  } { { "pd1/synthesis/submodules/altera_merlin_slave_agent.sv" "uncompressor" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_agent.sv" 608 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365626 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_avalon_sc_fifo pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo " "Elaborating entity \"altera_avalon_sc_fifo\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_avalon_sc_fifo:avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_agent_rsp_fifo" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1187 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365637 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router " "Elaborating entity \"pd1_mm_interconnect_0_router\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1453 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365666 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\|pd1_mm_interconnect_0_router_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router:router\|pd1_mm_interconnect_0_router_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router.sv" 182 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365682 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001 " "Elaborating entity \"pd1_mm_interconnect_0_router_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1469 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365686 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_001_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_001_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_001:router_001\|pd1_mm_interconnect_0_router_001_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_001.sv" 180 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365701 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_002 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002 " "Elaborating entity \"pd1_mm_interconnect_0_router_002\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1485 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365707 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_002_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_002_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_002:router_002\|pd1_mm_interconnect_0_router_002_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_002.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365714 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_003 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003 " "Elaborating entity \"pd1_mm_interconnect_0_router_003\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_003" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1501 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365718 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_003_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_003_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_003:router_003\|pd1_mm_interconnect_0_router_003_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_003.sv" 173 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365725 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_004 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004 " "Elaborating entity \"pd1_mm_interconnect_0_router_004\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_004" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1517 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365730 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_004_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_004_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_004:router_004\|pd1_mm_interconnect_0_router_004_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_004.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365736 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_005 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005 " "Elaborating entity \"pd1_mm_interconnect_0_router_005\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "router_005" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1533 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365740 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_router_005_default_decode pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode " "Elaborating entity \"pd1_mm_interconnect_0_router_005_default_decode\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_router_005:router_005\|pd1_mm_interconnect_0_router_005_default_decode:the_default_decode\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" "the_default_decode" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_router_005.sv" 178 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365747 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1583 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365751 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter_uncompressed_only pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter_uncompressed_only\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_burst_adapter\|altera_merlin_burst_adapter_uncompressed_only:altera_merlin_burst_adapter_uncompressed_only.burst_adapter\"" {  } { { "pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" "altera_merlin_burst_adapter_uncompressed_only.burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_burst_adapter.sv" 126 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365758 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_burst_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter " "Elaborating entity \"altera_merlin_burst_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_burst_adapter:onchip_memory2_0_s1_burst_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "onchip_memory2_0_s1_burst_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1633 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365764 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_demux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux:cmd_demux " "Elaborating entity \"pd1_mm_interconnect_0_cmd_demux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux:cmd_demux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_demux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1668 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365771 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_demux_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001 " "Elaborating entity \"pd1_mm_interconnect_0_cmd_demux_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_demux_001:cmd_demux_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_demux_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1691 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365780 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_mux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux:cmd_mux " "Elaborating entity \"pd1_mm_interconnect_0_cmd_mux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux:cmd_mux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_mux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1708 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365787 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_cmd_mux_002 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002 " "Elaborating entity \"pd1_mm_interconnect_0_cmd_mux_002\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "cmd_mux_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1748 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365794 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_cmd_mux_002.sv" 287 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_cmd_mux_002:cmd_mux_002\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365813 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_demux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_demux:rsp_demux " "Elaborating entity \"pd1_mm_interconnect_0_rsp_demux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_demux:rsp_demux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_demux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1788 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365821 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_mux pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux " "Elaborating entity \"pd1_mm_interconnect_0_rsp_mux\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_mux" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1886 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365831 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux.sv" 342 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365848 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arb_adder pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder " "Elaborating entity \"altera_merlin_arb_adder\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux:rsp_mux\|altera_merlin_arbitrator:arb\|altera_merlin_arb_adder:adder\"" {  } { { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "adder" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 169 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365852 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_rsp_mux_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001 " "Elaborating entity \"pd1_mm_interconnect_0_rsp_mux_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "rsp_mux_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1909 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365858 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_arbitrator pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb " "Elaborating entity \"altera_merlin_arbitrator\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_rsp_mux_001:rsp_mux_001\|altera_merlin_arbitrator:arb\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" "arb" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_rsp_mux_001.sv" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365868 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 1975 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365875 ""}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "in_write altera_merlin_width_adapter.sv(283) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(283): object \"in_write\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 283 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655837365883 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_addr altera_merlin_width_adapter.sv(742) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(742): object \"aligned_addr\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 742 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655837365883 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Warning" "WVRFX_L2_HDL_OBJECT_ASSIGNED_NOT_READ" "aligned_byte_cnt altera_merlin_width_adapter.sv(743) " "Verilog HDL or VHDL warning at altera_merlin_width_adapter.sv(743): object \"aligned_byte_cnt\" assigned a value but never read" {  } { { "pd1/synthesis/submodules/altera_merlin_width_adapter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_width_adapter.sv" 743 0 0 } }  } 0 10036 "Verilog HDL or VHDL warning at %2!s!: object \"%1!s!\" assigned a value but never read" 0 0 "Analysis & Synthesis" 0 -1 1655837365883 "|pd1|pd1_mm_interconnect_0:mm_interconnect_0|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_rsp_width_adapter"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_merlin_width_adapter pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter " "Elaborating entity \"altera_merlin_width_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|altera_merlin_width_adapter:avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalonst_axi4_stream_bridge_0_avalon_slave_cmd_width_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2107 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365917 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalon_st_adapter" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2202 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365946 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter:avalon_st_adapter\|pd1_mm_interconnect_0_avalon_st_adapter_error_adapter_0:error_adapter_0\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" "error_adapter_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365951 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_001 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_001\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0.v" "avalon_st_adapter_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0.v" 2231 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365957 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0 pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0 " "Elaborating entity \"pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0\" for hierarchy \"pd1_mm_interconnect_0:mm_interconnect_0\|pd1_mm_interconnect_0_avalon_st_adapter_001:avalon_st_adapter_001\|pd1_mm_interconnect_0_avalon_st_adapter_001_error_adapter_0:error_adapter_0\"" {  } { { "pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" "error_adapter_0" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_mm_interconnect_0_avalon_st_adapter_001.v" 200 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365962 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "pd1_irq_mapper pd1_irq_mapper:irq_mapper " "Elaborating entity \"pd1_irq_mapper\" for hierarchy \"pd1_irq_mapper:irq_mapper\"" {  } { { "pd1/synthesis/pd1.v" "irq_mapper" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 210 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365971 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 273 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365976 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_sync_uq1\"" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "alt_rst_sync_uq1" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 208 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365981 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_synchronizer altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1 " "Elaborating entity \"altera_reset_synchronizer\" for hierarchy \"altera_reset_controller:rst_controller\|altera_reset_synchronizer:alt_rst_req_sync_uq1\"" {  } { { "pd1/synthesis/submodules/altera_reset_controller.v" "alt_rst_req_sync_uq1" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_controller.v" 220 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365985 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_001 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_001\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller_001" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 336 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365990 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "altera_reset_controller altera_reset_controller:rst_controller_002 " "Elaborating entity \"altera_reset_controller\" for hierarchy \"altera_reset_controller:rst_controller_002\"" {  } { { "pd1/synthesis/pd1.v" "rst_controller_002" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/pd1.v" 399 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837365998 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_ela_trigger_epp.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_epp.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 sld_ela_trigger_epp " "Found entity 1: sld_ela_trigger_epp" {  } { { "db/sld_ela_trigger_epp.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/sld_ela_trigger_epp.tdf" 29 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837367369 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837367369 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v 1 1 " "Found 1 design units, including 1 entities, in source file db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" { { "Info" "ISGN_ENTITY_NAME" "1 sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686 " "Found entity 1: sld_reserved_SDUP_PROJEKT_auto_signaltap_0_1_5686" {  } { { "db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/sld_reserved_sdup_projekt_auto_signaltap_0_1_5686.v" 29 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837367628 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837367628 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/altsyncram_5824.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/altsyncram_5824.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 altsyncram_5824 " "Found entity 1: altsyncram_5824" {  } { { "db/altsyncram_5824.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/altsyncram_5824.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368272 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368272 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/mux_ssc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/mux_ssc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 mux_ssc " "Found entity 1: mux_ssc" {  } { { "db/mux_ssc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/mux_ssc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368460 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368460 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/decode_dvf.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 decode_dvf " "Found entity 1: decode_dvf" {  } { { "db/decode_dvf.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/decode_dvf.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368524 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368524 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_4ii.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_4ii.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_4ii " "Found entity 1: cntr_4ii" {  } { { "db/cntr_4ii.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_4ii.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368613 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368613 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ugc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ugc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ugc " "Found entity 1: cmpr_ugc" {  } { { "db/cmpr_ugc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ugc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368653 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368653 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_i6j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_i6j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_i6j " "Found entity 1: cntr_i6j" {  } { { "db/cntr_i6j.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_i6j.tdf" 26 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368710 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368710 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_egi.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_egi.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_egi " "Found entity 1: cntr_egi" {  } { { "db/cntr_egi.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_egi.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368784 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368784 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_qgc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_qgc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_qgc " "Found entity 1: cmpr_qgc" {  } { { "db/cmpr_qgc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_qgc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368825 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368825 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cntr_23j.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cntr_23j " "Found entity 1: cntr_23j" {  } { { "db/cntr_23j.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cntr_23j.tdf" 28 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368879 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368879 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/cmpr_ngc.tdf 1 1 " "Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf" { { "Info" "ISGN_ENTITY_NAME" "1 cmpr_ngc " "Found entity 1: cmpr_ngc" {  } { { "db/cmpr_ngc.tdf" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/cmpr_ngc.tdf" 23 1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837368922 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837368922 ""}
{ "Info" "ISGN_AE_SUCCESSFUL" "auto_signaltap_0 " "Analysis and Synthesis generated Signal Tap or debug node instance \"auto_signaltap_0\"" {  } {  } 0 12033 "Analysis and Synthesis generated Signal Tap or debug node instance \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837369164 ""}
{ "Info" "ISCI_START_SUPER_FABRIC_GEN" "alt_sld_fab " "Starting IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11170 "Starting IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655837369351 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "2022.06.21.20:49:32 Progress: Loading sldb850d593/alt_sld_fab_wrapper_hw.tcl " "2022.06.21.20:49:32 Progress: Loading sldb850d593/alt_sld_fab_wrapper_hw.tcl" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837372485 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG " "Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837374506 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH " "Alt_sld_fab: Generating alt_sld_fab \"alt_sld_fab\" for QUARTUS_SYNTH" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837374601 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\" " "Alt_sld_fab: \"alt_sld_fab\" instantiated alt_sld_fab \"alt_sld_fab\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377514 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\" " "Presplit: \"alt_sld_fab\" instantiated altera_super_splitter \"presplit\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377644 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\" " "Splitter: \"alt_sld_fab\" instantiated altera_sld_splitter \"splitter\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377777 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\" " "Sldfabric: \"alt_sld_fab\" instantiated altera_sld_jtag_hub \"sldfabric\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377933 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\" " "Ident: \"alt_sld_fab\" instantiated altera_connection_identification_hub \"ident\"" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377937 ""}
{ "Info" "ISCI_EXT_PROC_INFO_MSG" "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files " "Alt_sld_fab: Done \"alt_sld_fab\" with 6 modules, 6 files" {  } {  } 0 11172 "%1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837377937 ""}
{ "Info" "ISCI_END_SUPER_FABRIC_GEN" "alt_sld_fab " "Finished IP generation for the debug fabric: alt_sld_fab." {  } {  } 0 11171 "Finished IP generation for the debug fabric: %1!s!." 0 0 "Analysis & Synthesis" 0 -1 1655837378595 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab " "Found entity 1: alt_sld_fab" {  } { { "db/ip/sldb850d593/alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837378814 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837378814 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab " "Found entity 1: alt_sld_fab_alt_sld_fab" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab.v" 9 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837378930 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837378930 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_ident " "Found entity 1: alt_sld_fab_alt_sld_fab_ident" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_ident.sv" 33 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837378931 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837378931 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_presplit " "Found entity 1: alt_sld_fab_alt_sld_fab_presplit" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_presplit.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837379010 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837379010 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd 2 1 " "Found 2 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" { { "Info" "ISGN_DESIGN_UNIT_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric-rtl " "Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 182 -1 0 } }  } 0 12022 "Found design unit %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837379114 ""} { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_sldfabric " "Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd" 11 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837379114 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837379114 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv 1 1 " "Found 1 design units, including 1 entities, in source file db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" { { "Info" "ISGN_ENTITY_NAME" "1 alt_sld_fab_alt_sld_fab_splitter " "Found entity 1: alt_sld_fab_alt_sld_fab_splitter" {  } { { "db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/db/ip/sldb850d593/submodules/alt_sld_fab_alt_sld_fab_splitter.sv" 3 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1655837379197 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837379197 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "5 " "5 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1655837382130 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "pd1/synthesis/submodules/altera_merlin_master_agent.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_master_agent.sv" 239 -1 0 } } { "pd1/synthesis/submodules/altera_reset_synchronizer.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_reset_synchronizer.v" 62 -1 0 } } { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 352 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3513 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 2891 -1 0 } } { "pd1/synthesis/submodules/altera_merlin_arbitrator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_arbitrator.sv" 203 -1 0 } } { "pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_nios2_gen2_0_cpu.v" 3891 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 210 -1 0 } } { "pd1/synthesis/submodules/altera_merlin_slave_translator.sv" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/altera_merlin_slave_translator.sv" 294 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 321 -1 0 } } { "pd1/synthesis/submodules/pd1_jtag_uart_0.v" "" { Text "D:/intelFPGA_lite/SDUP_PROJ/pd1/synthesis/submodules/pd1_jtag_uart_0.v" 398 -1 0 } } { "alt_jtag_atlantic.v" "" { Text "d:/intelfpga_lite/21.1/quartus/libraries/megafunctions/alt_jtag_atlantic.v" 211 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1655837382231 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Analysis & Synthesis" 0 -1 1655837382231 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837383178 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "168 " "168 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Analysis & Synthesis" 0 -1 1655837384510 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg " "Generated suppressed messages file D:/intelFPGA_lite/SDUP_PROJ/output_files/SDUP_PROJEKT.map.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837384909 ""}
{ "Info" "IAMERGE_SLD_INSTANCE_WITH_FULL_CONNECTIONS" "auto_signaltap_0 239 " "Successfully connected in-system debug instance \"auto_signaltap_0\" to all 239 required data inputs, trigger inputs, acquisition clocks, and dynamic pins" {  } {  } 0 35024 "Successfully connected in-system debug instance \"%1!s!\" to all %2!d! required data inputs, trigger inputs, acquisition clocks, and dynamic pins" 0 0 "Analysis & Synthesis" 0 -1 1655837387521 ""}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Generating hard_block partition \"hard_block:auto_generated_inst\"" { { "Info" "IBPM_HARD_BLOCK_PARTITION_NODE" "0 0 0 0 0 " "Adding 0 node(s), including 0 DDIO, 0 PLL, 0 transceiver and 0 LCELL" {  } {  } 0 16011 "Adding %1!d! node(s), including %2!d! DDIO, %3!d! PLL, %4!d! transceiver and %5!d! LCELL" 0 0 "Design Software" 0 -1 1655837387598 ""}  } {  } 0 16010 "Generating hard_block partition \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1655837387598 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "4328 " "Implemented 4328 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1655837388049 ""} { "Info" "ICUT_CUT_TM_OPINS" "1 " "Implemented 1 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1655837388049 ""} { "Info" "ICUT_CUT_TM_LCELLS" "3988 " "Implemented 3988 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1655837388049 ""} { "Info" "ICUT_CUT_TM_RAMS" "333 " "Implemented 333 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Design Software" 0 -1 1655837388049 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1655837388049 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 12 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 12 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4937 " "Peak virtual memory: 4937 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1655837388099 ""} { "Info" "IQEXE_END_BANNER_TIME" "Tue Jun 21 20:49:48 2022 " "Processing ended: Tue Jun 21 20:49:48 2022" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1655837388099 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:33 " "Elapsed time: 00:00:33" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1655837388099 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:47 " "Total CPU time (on all processors): 00:00:47" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1655837388099 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1655837388099 ""}
