Running: C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\fuse.exe -intstyle ise -incremental -lib unisims_ver -lib unimacro_ver -lib xilinxcorelib_ver -o C:/Xilinx/ise_projects/music_playing/tb_freq_controller_isim_beh.exe -prj C:/Xilinx/ise_projects/music_playing/tb_freq_controller_beh.prj work.tb_freq_controller work.glbl 
ISim P.20131013 (signature 0x7708f090)
Number of CPUs detected in this system: 1
Turning on mult-threading, number of parallel sub-compilation jobs: 0 
Determining compilation order of HDL files
Analyzing Verilog file "C:/Xilinx/ise_projects/music_playing/top.v" into library work
Analyzing Verilog file "C:/Xilinx/ise_projects/music_playing/tb_top.v" into library work
WARNING:HDLCompiler:568 - "C:/Xilinx/ise_projects/music_playing/tb_top.v" Line 224: Constant value is truncated to fit in <4> bits.
Analyzing Verilog file "C:/Xilinx/ise_projects/music_playing/tb_freq_controller.v" into library work
Analyzing Verilog file "C:/Xilinx/ise_projects/music_playing/divider_12.v" into library work
WARNING:HDLCompiler:687 - "C:/Xilinx/ise_projects/music_playing/divider_12.v" Line 7: Illegal redeclaration of module <divider_12>.
Analyzing Verilog file "C:/Xilinx/14.7/ISE_DS/ISE//verilog/src/glbl.v" into library work
Starting static elaboration
WARNING:HDLCompiler:1016 - "C:/Xilinx/ise_projects/music_playing/tb_freq_controller.v" Line 24: Port led_table0 is not connected to this instance
Completed static elaboration
Compiling module freq_controller
Compiling module tb_freq_controller
Compiling module glbl
Time Resolution for simulation is 1ps.
Compiled 3 Verilog Units
Built simulation executable C:/Xilinx/ise_projects/music_playing/tb_freq_controller_isim_beh.exe
Fuse Memory Usage: 27832 KB
Fuse CPU Usage: 202 ms
