digraph "CFG for '_Z11Saxy_devicePfS_S_ffi' function" {
	label="CFG for '_Z11Saxy_devicePfS_S_ffi' function";

	Node0x5a2df50 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%6:\l  %7 = tail call i32 @llvm.amdgcn.workitem.id.x(), !range !4\l  %8 = icmp slt i32 %7, %5\l  br i1 %8, label %9, label %19\l|{<s0>T|<s1>F}}"];
	Node0x5a2df50:s0 -> Node0x5a2d180;
	Node0x5a2df50:s1 -> Node0x5a2ee10;
	Node0x5a2d180 [shape=record,color="#3d50c3ff", style=filled, fillcolor="#f59c7d70",label="{%9:\l9:                                                \l  %10 = zext i32 %7 to i64\l  %11 = getelementptr inbounds float, float addrspace(1)* %0, i64 %10\l  %12 = load float, float addrspace(1)* %11, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %13 = fsub contract float %12, %3\l  %14 = getelementptr inbounds float, float addrspace(1)* %1, i64 %10\l  %15 = load float, float addrspace(1)* %14, align 4, !tbaa !5,\l... !amdgpu.noclobber !9\l  %16 = fsub contract float %15, %4\l  %17 = fmul contract float %13, %16\l  %18 = getelementptr inbounds float, float addrspace(1)* %2, i64 %10\l  store float %17, float addrspace(1)* %18, align 4, !tbaa !5\l  br label %19\l}"];
	Node0x5a2d180 -> Node0x5a2ee10;
	Node0x5a2ee10 [shape=record,color="#b70d28ff", style=filled, fillcolor="#b70d2870",label="{%19:\l19:                                               \l  ret void\l}"];
}
