<?xml version="1.0" encoding="UTF-8" standalone="no" ?><Component xmlns="http://actel.com/sweng/afi"><name>COREFIFO_C0_COREFIFO_C0_0_COREFIFO</name><vendor/><library/><version/><fileSets><fileSet fileSetId="HDL_FILESET"><file fileid="0"><name>rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_ram_wrapper.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="1"><name>rtl\vhdl\core\COREFIFO_C0_COREFIFO_C0_0_USRAM_top.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType></file><file fileid="2"><name>rtl\vhdl\core\COREFIFO.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="3"><name>rtl\vhdl\core\corefifo_sync.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="4"><name>rtl\vhdl\core\corefifo_sync_scntr.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="5"><name>rtl\vhdl\core\corefifo_async.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="6"><name>rtl\vhdl\core\corefifo_NstagesSync.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="7"><name>rtl\vhdl\core\corefifo_grayToBinConv.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="8"><name>rtl\vhdl\core\corefifo_resetSync.vhd</name><logicalName>COREFIFO_LIB</logicalName><userFileType>VHDL</userFileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="9"><name>rtl\vhdl\core\corefifo_fwft.vhd</name><logicalName>COREFIFO_LIB</logicalName><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="STIMULUS_FILESET"><file fileid="10"><name>coreparameters.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="11"><name>rtl\vhdl\test\user\XHDL_std_logic.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="12"><name>rtl\vhdl\test\user\XHDL_misc.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="13"><name>rtl\vhdl\test\user\g4_dp_ext_mem.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file><file fileid="14"><name>rtl\vhdl\test\user\TB.vhd</name><fileType>VHDLSource</fileType><vendorExtensions><requireUniquify/></vendorExtensions></file></fileSet><fileSet fileSetId="ANY_SIMULATION_FILESET"><file fileid="15"><name>mti\scripts\wave_vhdl.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file><file fileid="16"><name>mti\scripts\runall_vhdl.do</name><userFileType>DO</userFileType><vendorExtensions><IncludeInRunDo/><requireUniquify/></vendorExtensions></file></fileSet></fileSets><hwModel><views><view><fileSetRef>HDL_FILESET</fileSetRef><name>HDL</name></view><view><fileSetRef>STIMULUS_FILESET</fileSetRef><fileSetRef>ANY_SIMULATION_FILESET</fileSetRef><name>SIMULATION</name></view></views></hwModel></Component>