#! /usr/local/Cellar/icarus-verilog/0.9.7/bin/vvp
:ivl_version "0.9.7 " "(v0_9_7)";
:vpi_time_precision - 12;
:vpi_module "system";
:vpi_module "v2005_math";
:vpi_module "va_math";
S_0x7fb9d2509e10 .scope module, "inner_product_tb" "inner_product_tb" 2 7;
 .timescale -12 -12;
P_0x7fb9d250aef8 .param/l "TB_CLK_PERIOD" 2 12, +C4<011111010000>;
P_0x7fb9d250af20 .param/l "TB_RST_PERIOD" 2 13, +C4<0111110100000>;
P_0x7fb9d250af48 .param/l "TB_TIMEOUT" 2 11, +C4<011000011010100000>;
v0x7fb9d251bcf0_0 .net "inps", 8 0, L_0x7fb9d251bf10; 1 drivers
v0x7fb9d251bd90_0 .net "outp", 7 0, L_0x7fb9d251cc20; 1 drivers
v0x7fb9d251be50_0 .var "tb_clk", 0 0;
S_0x7fb9d2508fa0 .scope module, "my_inner_product_test" "pipelined_inner_product_test" 2 27, 3 1, S_0x7fb9d2509e10;
 .timescale -12 -12;
L_0x7fb9d251bf10 .functor BUFZ 9, v0x7fb9d251b920_0, C4<000000000>, C4<000000000>, C4<000000000>;
v0x7fb9d251bb70_0 .net "clk", 0 0, v0x7fb9d251be50_0; 1 drivers
v0x7fb9d251b920_0 .var "count", 8 0;
v0x7fb9d251bbf0_0 .alias "outp", 7 0, v0x7fb9d251bd90_0;
v0x7fb9d251bc70_0 .alias "outp_inps", 8 0, v0x7fb9d251bcf0_0;
S_0x7fb9d2508270 .scope module, "my_inner_product" "pipelined_inner_product" 3 19, 4 1, S_0x7fb9d2508fa0;
 .timescale 0 0;
v0x7fb9d25073e0_0 .net *"_s12", 23 0, L_0x7fb9d251c3d0; 1 drivers
v0x7fb9d251adc0_0 .net *"_s15", 22 0, C4<00000000000000000000000>; 1 drivers
v0x7fb9d251ae50_0 .net *"_s16", 23 0, L_0x7fb9d251c550; 1 drivers
v0x7fb9d251aed0_0 .net *"_s19", 22 0, C4<00000000000000000000000>; 1 drivers
v0x7fb9d251af60_0 .net *"_s2", 2 0, L_0x7fb9d251bfb0; 1 drivers
v0x7fb9d251b020_0 .net *"_s23", 23 0, L_0x7fb9d251c830; 1 drivers
v0x7fb9d251b0b0_0 .net *"_s26", 22 0, C4<00000000000000000000000>; 1 drivers
v0x7fb9d251b170_0 .net *"_s27", 23 0, L_0x7fb9d251c960; 1 drivers
v0x7fb9d251b1f0_0 .net *"_s3", 20 0, L_0x7fb9d251c0c0; 1 drivers
v0x7fb9d251b2c0_0 .net *"_s30", 22 0, C4<00000000000000000000000>; 1 drivers
v0x7fb9d251b340_0 .net *"_s6", 17 0, C4<000000000000000000>; 1 drivers
v0x7fb9d251b420_0 .net *"_s8", 2 0, L_0x7fb9d251c1f0; 1 drivers
v0x7fb9d251b4a0_0 .alias "clk", 0 0, v0x7fb9d251bb70_0;
v0x7fb9d251b590_0 .net "inp1", 8 0, v0x7fb9d251b920_0; 1 drivers
v0x7fb9d251b610_0 .alias "inp2", 8 0, v0x7fb9d251b590_0;
v0x7fb9d251b710_0 .alias "outp", 7 0, v0x7fb9d251bd90_0;
v0x7fb9d251b790_0 .var "rprod2", 0 0;
v0x7fb9d251b690_0 .var "rprod3", 0 0;
v0x7fb9d251b8a0_0 .var "rprod3_1", 0 0;
v0x7fb9d251b9c0_0 .var "rsum1", 0 0;
v0x7fb9d251ba40_0 .var "rsum2", 0 0;
v0x7fb9d251b810 .array "sums", 2 0;
v0x7fb9d251b810_0 .net v0x7fb9d251b810 0, 23 0, L_0x7fb9d251c2a0; 1 drivers
v0x7fb9d251b810_1 .net v0x7fb9d251b810 1, 23 0, L_0x7fb9d251c6c0; 1 drivers
v0x7fb9d251b810_2 .net v0x7fb9d251b810 2, 23 0, L_0x7fb9d251caf0; 1 drivers
E_0x7fb9d25095a0 .event posedge, v0x7fb9d251b4a0_0;
L_0x7fb9d251bfb0 .part v0x7fb9d251b920_0, 0, 3;
L_0x7fb9d251c0c0 .concat [ 3 18 0 0], L_0x7fb9d251bfb0, C4<000000000000000000>;
L_0x7fb9d251c1f0 .part v0x7fb9d251b920_0, 0, 3;
L_0x7fb9d251c2a0 .arith/mult 24, L_0x7fb9d251c0c0, L_0x7fb9d251c1f0;
L_0x7fb9d251c3d0 .concat [ 1 23 0 0], v0x7fb9d251b9c0_0, C4<00000000000000000000000>;
L_0x7fb9d251c550 .concat [ 1 23 0 0], v0x7fb9d251b790_0, C4<00000000000000000000000>;
L_0x7fb9d251c6c0 .arith/sum 24, L_0x7fb9d251c3d0, L_0x7fb9d251c550;
L_0x7fb9d251c830 .concat [ 1 23 0 0], v0x7fb9d251ba40_0, C4<00000000000000000000000>;
L_0x7fb9d251c960 .concat [ 1 23 0 0], v0x7fb9d251b8a0_0, C4<00000000000000000000000>;
L_0x7fb9d251caf0 .arith/sum 24, L_0x7fb9d251c830, L_0x7fb9d251c960;
L_0x7fb9d251cc20 .part L_0x7fb9d251caf0, 0, 8;
    .scope S_0x7fb9d2508270;
T_0 ;
    %wait E_0x7fb9d25095a0;
    %ix/load 3, 0, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb9d251b810, 24;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb9d251b9c0_0, 0, 8;
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.0, 4;
    %load/x1p 8, v0x7fb9d251b590_0, 1;
    %jmp T_0.1;
T_0.0 ;
    %mov 8, 2, 1;
T_0.1 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 3, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.2, 4;
    %load/x1p 9, v0x7fb9d251b610_0, 1;
    %jmp T_0.3;
T_0.2 ;
    %mov 9, 2, 1;
T_0.3 ;
; Save base=9 wid=1 in lookaside.
    %mul 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb9d251b790_0, 0, 8;
    %ix/load 3, 1, 0;
    %mov 4, 0, 1;
    %load/av 8, v0x7fb9d251b810, 24;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb9d251ba40_0, 0, 8;
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.4, 4;
    %load/x1p 8, v0x7fb9d251b590_0, 1;
    %jmp T_0.5;
T_0.4 ;
    %mov 8, 2, 1;
T_0.5 ;
; Save base=8 wid=1 in lookaside.
    %ix/load 1, 6, 0;
    %mov 4, 0, 1;
    %jmp/1 T_0.6, 4;
    %load/x1p 9, v0x7fb9d251b610_0, 1;
    %jmp T_0.7;
T_0.6 ;
    %mov 9, 2, 1;
T_0.7 ;
; Save base=9 wid=1 in lookaside.
    %mul 8, 9, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb9d251b690_0, 0, 8;
    %load/v 8, v0x7fb9d251b690_0, 1;
    %ix/load 0, 1, 0;
    %assign/v0 v0x7fb9d251b8a0_0, 0, 8;
    %jmp T_0;
    .thread T_0;
    .scope S_0x7fb9d2508fa0;
T_1 ;
    %set/v v0x7fb9d251b920_0, 0, 9;
    %end;
    .thread T_1;
    .scope S_0x7fb9d2508fa0;
T_2 ;
    %wait E_0x7fb9d25095a0;
    %load/v 8, v0x7fb9d251b920_0, 9;
    %mov 17, 0, 23;
    %addi 8, 1, 32;
    %ix/load 0, 9, 0;
    %assign/v0 v0x7fb9d251b920_0, 0, 8;
    %jmp T_2;
    .thread T_2;
    .scope S_0x7fb9d2509e10;
T_3 ;
    %delay 100000, 0;
    %vpi_call 2 15 "$finish";
    %end;
    .thread T_3;
    .scope S_0x7fb9d2509e10;
T_4 ;
    %set/v v0x7fb9d251be50_0, 0, 1;
    %end;
    .thread T_4;
    .scope S_0x7fb9d2509e10;
T_5 ;
    %delay 1000, 0;
    %load/v 8, v0x7fb9d251be50_0, 1;
    %inv 8, 1;
    %set/v v0x7fb9d251be50_0, 8, 1;
    %jmp T_5;
    .thread T_5;
    .scope S_0x7fb9d2509e10;
T_6 ;
    %wait E_0x7fb9d25095a0;
    %vpi_call 2 34 "$display", "inps = ", v0x7fb9d251bcf0_0, " => outp = ", v0x7fb9d251bd90_0;
    %jmp T_6;
    .thread T_6;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "pipelined_inner_product_tb.v";
    "piplined_inner_product_test.v";
    "pipelined_inner_product.v";
