                         Lattice Mapping Report File
Design:  top
Family:  iCE40UP
Device:  iCE40UP5K
Package: SG48
Performance Grade:  High-Performance_1.2V

Mapper:    version Radiant Software (64-bit) 2023.1.0.43.3
Mapped on: Mon Dec 18 14:51:12 2023

Design Information
------------------

Command line:   map -i snake_impl_1_syn.udb -pdc Z:/final/snake/test.pdc -o
     snake_impl_1_map.udb -mp snake_impl_1.mrp -hierrpt -gui

Design Summary
--------------

   Number of slice registers: 747 out of  5280 (14%)
   Number of I/O registers:      1 out of   117 (1%)
   Number of LUT4s:           4067 out of  5280 (77%)
      Number of logic LUT4s:             1887
      Number of inserted feedthru LUT4s: 624
      Number of replicated LUT4s:          2
      Number of ripple logic:            777 (1554 LUT4s)
   Number of IO sites used:   21 out of 39 (54%)
      Number of IO sites used for general PIO: 21
      Number of IO sites used for I3C: 0 out of 2 (0%)
      (note: If I3C is not used, its site can be used as general PIO)
      Number of IO sites used for PIO+I3C: 21 out of 36 (58%)
      Number of IO sites used for OD+RGB IO buffers: 0 out of 3 (0%)
      (note: If RGB LED drivers are not used, sites can be used as OD outputs,
       see TN1288 iCE40 LED Driver Usage Guide)
      Number of IO sites used for PIO+I3C+OD+RGB: 21 out of 39 (54%)
   Number of DSPs:             0 out of 8 (0%)
   Number of I2Cs:             0 out of 2 (0%)
   Number of High Speed OSCs:  1 out of 1 (100%)
   Number of Low Speed OSCs:   0 out of 1 (0%)
   Number of RGB PWM:          0 out of 1 (0%)
   Number of RGB Drivers:      0 out of 1 (0%)
   Number of SCL FILTERs:      0 out of 2 (0%)
   Number of SRAMs:            0 out of 4 (0%)
   Number of WARMBOOTs:        0 out of 1 (0%)
   Number of SPIs:             0 out of 2 (0%)
   Number of EBRs:             3 out of 30 (10%)
   Number of PLLs:             1 out of 1 (100%)
   Number of Clocks:  6
      Net pll_clk: 22 loads, 22 rising, 0 falling (Driver: Pin
     pll.lscc_pll_inst.u_PLL_B/OUTGLOBAL)
      Net frameclk: 683 loads, 683 rising, 0 falling (Driver: Pin
     vga_clk.frameclk_I_0/Q)
      Net osc_c: 1 loads, 1 rising, 0 falling (Driver: Port osc)
      Net myNES.clk: 8 loads, 8 rising, 0 falling (Driver: Pin myNES.osc/CLKHF)
      Net latch_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     myNES.latch_c_I_0/Q)
      Net NESclk_c: 8 loads, 8 rising, 0 falling (Driver: Pin
     myNES.NEScount_3__I_70/Q)
   Number of Clock Enables:  6
      Net output_pad[7].vcc: 10 loads, 0 SLICEs
      Net row_0__N_47: 9 loads, 9 SLICEs

                                    Page 1





Design Summary (cont)
---------------------
      Net snake_length_future_0__N_182: 3 loads, 3 SLICEs
      Net pat_gen.snake_head_xy_future_16__N_124: 16 loads, 16 SLICEs
      Net lef_N_401: 4 loads, 4 SLICEs
      Net myNES.NESclk_c_enable_1: 8 loads, 7 SLICEs
   Number of LSRs:  8
      Net col_0__N_80: 9 loads, 9 SLICEs
      Net row_0__N_48: 9 loads, 9 SLICEs
      Net inited: 675 loads, 675 SLICEs
      Net lef_N_402: 4 loads, 4 SLICEs
      Net pat_gen.n4642: 1 loads, 1 SLICEs
      Net pat_gen.n4640: 1 loads, 1 SLICEs
      Net pat_gen.n4638: 1 loads, 1 SLICEs
      Net pat_gen.n4636: 1 loads, 1 SLICEs
   Top 10 highest fanout non-clock nets:
      Net inited: 679 loads
      Net output_pad[7].vcc: 82 loads
      Net n625: 65 loads
      Net n730: 49 loads
      Net snake_length_future_0__N_182: 35 loads
      Net col[4]: 29 loads
      Net col[8]: 29 loads
      Net row[9]: 29 loads
      Net col[7]: 28 loads
      Net row[8]: 28 loads




   Number of warnings:  0
   Number of errors:    0

Design Errors/Warnings
----------------------

   No errors or warnings present.

IO (PIO) Attributes
-------------------

+---------------------+-----------+-----------+-------+-------+-----------+
| IO Name             | Direction | Levelmode |  IO   |  IO   | Special   |
|                     |           |  IO_TYPE  |  REG  |  DDR  | IO Buffer |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[7]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| NESclk              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[3]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| osc                 | INPUT     |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| datain              | INPUT     |           | I     |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[1]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[2]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

                                    Page 2





IO (PIO) Attributes (cont)
--------------------------
| VSYNC_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| HSYNC_out           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| latch               | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[2]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[3]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[4]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| osc_out             | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[0]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[4]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| RGB[5]              | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[0]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[1]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[5]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+
| output[6]           | OUTPUT    |           |       |       |           |
+---------------------+-----------+-----------+-------+-------+-----------+

Removed logic
-------------

Block i1 was optimized away.

PLL/DLL Summary
---------------

PLL 1:                                 Pin/Node Value
  PLL Instance Name:                            pll/lscc_pll_inst/u_PLL_B
  Input Reference Clock:               PIN      osc_c
  Output Clock(CoreA):                 PIN      osc_out_c
  Output Clock(GlobalA):               NODE     pll_clk
  Output Clock(CoreB):                          NONE
  Output Clock(GlobalB):                        NONE
  Feedback input:                      NODE     pll.lscc_pll_inst.feedback_w
  Internal Feedback output:            NODE     pll.lscc_pll_inst.feedback_w
  BYPASS signal:                                GND
  LATCH signal:                                 GND
  Lock Signal:                                  NONE
  Input Clock Frequency (MHz):                  NA
  Reference Divider:                            0
  Feedback Divider:                             66
  VCO Divider:                                  5
  ENABLE_ICEGATE_PORTA:                         0
  ENABLE_ICEGATE_PORTB:                         0
  PLLOUT_SELECT_PORTA:                          GENCLK
  PLLOUT_SELECT_PORTB:                          GENCLK

                                    Page 3





PLL/DLL Summary (cont)
----------------------
  SHIFTREG_DIV_MODE:                            0
  DELAY_ADJUSTMENT_MODE_RELATIVE:               FIXED
  FDA_RELATIVE:                                 0
  FEEDBACK_PATH:                                SIMPLE
  DELAY_ADJUSTMENT_MODE_FEEDBACK:               FIXED
  FDA_FEEDBACK:                                 0
  FILTER_RANGE:                                 1
  EXTERNAL_DIVIDE_FACTOR:                       NONE
  TEST Mode:                                    0

OSC Summary
-----------

OSC 1:                                 Pin/Node Value
  OSC Instance Name:                            myNES/osc
  Power UP:                            NODE     output_pad[7].vcc
  Enable Signal:                       NODE     output_pad[7].vcc
  OSC Output:                          NODE     myNES.clk
  DIV Setting:                                  00

ASIC Components
---------------

Instance Name: pll/lscc_pll_inst/u_PLL_B
         Type: PLL
Instance Name: rom_inst/col_3__I_0_2
         Type: EBR
Instance Name: rom_inst/col_3__I_0_3
         Type: EBR
Instance Name: rom_inst/col_3__I_0
         Type: EBR
Instance Name: myNES/osc
         Type: HFOSC
Instance Name: myNES/datain_c_I_0
         Type: IOLOGIC

Constraint Summary
------------------

   Total number of constraints: 23
   Total number of constraints dropped: 0

Run Time and Memory Usage
-------------------------

   Total CPU Time: 1 secs
   Total REAL Time: 0 secs
   Peak Memory Usage: 105 MB










                                    Page 4


Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995
     AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent
     Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems
     All rights reserved.
Copyright (c) 2002-2023 Lattice Semiconductor
     Corporation,  All rights reserved.
