#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Oct 20 17:05:32 2025
# Process ID: 12656
# Current directory: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent2148 Y:\Code\github\ASIC-PYNQ\LAB5\prj\LAB5_2019\LAB5_2019.xpr
# Log file: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/vivado.log
# Journal file: Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019\vivado.jou
#-----------------------------------------------------------
start_gui
open_project Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.xpr
update_compile_order -fileset sources_1
launch_simulation
source tb_fc_top_ip.tcl
relaunch_sim
set_property -dict [list CONFIG.Write_Depth_A {256} CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB6/input_data/sel_data_processed.coe}] [get_ips input_ram_rd3]
generate_target all [get_files  Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all input_ram_rd3] }
export_ip_user_files -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -no_script -sync -force -quiet
reset_run input_ram_rd3_synth_1
launch_runs -jobs 12 input_ram_rd3_synth_1
export_simulation -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
set_property -dict [list CONFIG.Coe_File {Y:/Code/github/ASIC-PYNQ/LAB5/input_data/sel_data_128.coe}] [get_ips input_ram_rd3]
generate_target all [get_files  Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all input_ram_rd3] }
export_ip_user_files -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -no_script -sync -force -quiet
reset_run input_ram_rd3_synth_1
launch_runs -jobs 12 input_ram_rd3_synth_1
export_simulation -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
relaunch_sim
relaunch_sim
set_property -dict [list CONFIG.Write_Depth_A {4}] [get_ips input_ram_rd3]
generate_target all [get_files  Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
catch { config_ip_cache -export [get_ips -all input_ram_rd3] }
catch { [ delete_ip_run [get_ips -all input_ram_rd3] ] }
export_ip_user_files -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci]
export_simulation -of_objects [get_files Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.srcs/sources_1/ip/input_ram_rd3/input_ram_rd3.xci] -directory Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/sim_scripts -ip_user_files_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files -ipstatic_source_dir Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.ip_user_files/ipstatic -lib_map_path [list {modelsim=E:/modeltech64_2020.4/vivado2019.2_lib} {questa=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/questa} {riviera=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/riviera} {activehdl=Y:/Code/github/ASIC-PYNQ/LAB5/prj/LAB5_2019/LAB5_2019.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
update_compile_order -fileset sources_1
relaunch_sim
close_sim
reset_run synth_1
launch_runs synth_1 -jobs 12
wait_on_run synth_1
