#-----------------------------------------------------------
# Vivado v2022.1 (64-bit)
# SW Build 3526262 on Mon Apr 18 15:48:16 MDT 2022
# IP Build 3524634 on Mon Apr 18 20:55:01 MDT 2022
# Start of session at: Tue Apr 25 23:22:56 2023
# Process ID: 2920
# Current directory: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent29232 D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module7\radio_periph_holzman\vivado\radio_periph_lab.xpr
# Log file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/vivado.log
# Journal file: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado\vivado.jou
# Running On: DESKTOP-GUH0UB4, OS: Windows, CPU Frequency: 3593 MHz, CPU Physical cores: 16, Host memory: 17090 MB
#-----------------------------------------------------------
start_gui
open_project D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.xpr
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.6/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu105/1.7/board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.4/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu116/1.5/board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/kcu1500/1.2/board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.6/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu108/1.7/board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu110/1.4/board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.0/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.3/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu118/2.4/board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu128/production/1.0/board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu129/production/1.0/board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vcu1525/1.3/board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es:part0:1.2 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120/es/1.2/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120_es_revb:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/vpk120_revb/es/1.0/board.xml as part xcvp1202-vsva2785-2mp-e-s-es1 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu208ld/production/2.0/board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu216ld/production/2.0/board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670:part0:2.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670/2.0/board.xml as part xczu67dr-fsve1156-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/Vivado/2022.1/data/xhub/boards/XilinxBoardStore/boards/Xilinx/zcu670ld/1.0/board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
Scanning sources...
Finished scanning sources
WARNING: [Project 1-865] Could not find the file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1/design_1_wrapper.dcp
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/ip_repo'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2022.1/data/ip'.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/cmpy_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/synth/cmpy_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/hdl/cmpy_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'cmpy_0' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/cmpy_0/sim/cmpy_0.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/dds_compiler_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/synth/dds_compiler_tune.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/hdl/dds_compiler_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_tune' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_tune/sim/dds_compiler_tune.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/dds_compiler_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/synth/dds_compiler_sig.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_utils_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/axi_utils_v2_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_pipe_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_bram18k_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/mult_gen_v12_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_wrapper_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_addsub_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/xbip_dsp48_multadd_v3_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/hdl/dds_compiler_v6_0_vh_rfs.vhd'. Please regenerate to continue.
WARNING: [IP_Flow 19-3664] IP 'dds_compiler_sig' generated file not found 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_full_radio_0_0_1/src/dds_compiler_sig/sim/dds_compiler_sig.vhd'. Please regenerate to continue.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:14 . Memory (MB): peak = 1702.035 ; gain = 56.102
update_compile_order -fileset sources_1
open_bd_design {D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd}
Reading block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>...
Adding component instance block -- xilinx.com:ip:axi_iic:2.1 - axi_iic_0
Adding component instance block -- jhuapl.edu:user:lowlevel_dac_intfc:1.1 - lowlevel_dac_intfc_0
Adding component instance block -- xilinx.com:ip:processing_system7:5.5 - processing_system7_0
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - ps7_0_axi_periph
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_clock_converter:2.1 - auto_cc
Adding component instance block -- xilinx.com:ip:axi_mmu:2.1 - s00_mmu
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - rst_ps7_0_125M
Adding component instance block -- xilinx.com:ip:system_ila:1.1 - system_ila_0
Adding component instance block -- xilinx.com:ip:xpm_cdc_gen:1.0 - xpm_cdc_gen_0
Adding component instance block -- xilinx.com:user:radio_fifo:1.1 - radio_fifo_0
Adding component instance block -- jhu.edu:user:full_radio:2.0 - full_radio_0
Successfully read diagram <design_1> from block design file <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/design_1.bd>
assign_bd_address -target_address_space /processing_system7_0/Data [get_bd_addr_segs full_radio_0/S00_AXI/S00_AXI_reg] -force
Slave segment '/full_radio_0/S00_AXI/S00_AXI_reg' is being assigned into address space '/processing_system7_0/Data' at <0x43C0_0000 [ 64K ]>.
save_bd_design
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module7\radio_periph_holzman\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
reset_run synth_1
INFO: [Project 1-1160] Copying file D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.runs/synth_1/design_1_wrapper.dcp to D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module6/lab6/radio_periph_lab_main/vivado/radio_periph_lab.srcs/utils_1/imports/synth_1 and adding it to utils fileset
launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /lowlevel_dac_intfc_0/clk125 have been updated from connected ip, but BD cell '/lowlevel_dac_intfc_0' does not accept parameter changes, so they may not be synchronized with cell properties:
	FREQ_HZ = 125000000 
Please resolve any mismatches by directly setting properties on BD cell </lowlevel_dac_intfc_0> to completely resolve these warnings.
Wrote  : <D:\Dirk\Grad_School\525.742.8VL_SOC\HW\Module7\radio_periph_holzman\vivado\radio_periph_lab.srcs\sources_1\bd\design_1\design_1.bd> 
Wrote  : <D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.srcs/sources_1/bd/design_1/ui/bd_1f5defd0.ui> 
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/sim/design_1.vhd
VHDL Output written to : d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hdl/design_1_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/xbar .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/design_1_system_ila_0_0_ooc.xdc'
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/hw_handoff/design_1_system_ila_0_0.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_system_ila_0_0/bd_0/synth/design_1_system_ila_0_0.hwdef
INFO: [BD 41-1029] Generation completed for the IP Integrator block system_ila_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block full_radio_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_pc_0/design_1_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_0/design_1_auto_cc_0_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m00_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_1/design_1_auto_cc_1_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m01_couplers/auto_cc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'd:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/ip/design_1_auto_cc_2/design_1_auto_cc_2_ooc.xdc'
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'S_AXI'. A default connection has been created.
INFO: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block ps7_0_axi_periph/m02_couplers/auto_cc .
Exporting to file d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/hw_handoff/design_1.hwh
Generated Hardware Definition File d:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.gen/sources_1/bd/design_1/synth/design_1.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_0, cache-ID = 6c81437af7dfecb6; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_1, cache-ID = 63e2634af549c109; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_cc_2, cache-ID = 6c81437af7dfecb6; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_auto_pc_0, cache-ID = 2e391066b4f9282e; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_full_radio_0_0, cache-ID = bca5426c403dc2d9; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_system_ila_0_0, cache-ID = 90e046607ba08095; cache size = 73.909 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP design_1_xbar_0, cache-ID = ffd2073dfb879a02; cache size = 73.909 MB.
config_ip_cache: Time (s): cpu = 00:00:10 ; elapsed = 00:00:07 . Memory (MB): peak = 2297.895 ; gain = 0.000
[Wed Apr 26 16:35:23 2023] Launched synth_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.runs/synth_1/runme.log
[Wed Apr 26 16:35:23 2023] Launched impl_1...
Run output will be captured here: D:/Dirk/Grad_School/525.742.8VL_SOC/HW/Module7/radio_periph_holzman/vivado/radio_periph_lab.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:32 ; elapsed = 00:00:31 . Memory (MB): peak = 2311.926 ; gain = 367.871
exit
INFO: [Common 17-206] Exiting Vivado at Wed Apr 26 18:46:30 2023...
