

================================================================
== Vitis HLS Report for 'SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2'
================================================================
* Date:           Mon Oct 28 14:09:46 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        SMM_CIF_0_1
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  10.00 ns|  10.154 ns|     2.70 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+------+------+---------+
    |  Latency (cycles) |   Latency (absolute)  |   Interval  | Pipeline|
    |   min   |   max   |    min    |    max    |  min |  max |   Type  |
    +---------+---------+-----------+-----------+------+------+---------+
    |     2412|     2412|  24.491 us|  24.491 us|  2412|  2412|       no|
    +---------+---------+-----------+-----------+------+------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                                     |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |              Loop Name              |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_104_1_VITIS_LOOP_105_2  |     2410|     2410|        12|          1|          1|  2400|       yes|
        +-------------------------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 12


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 12
* Pipeline : 1
  Pipeline-0 : II = 1, D = 12, States = { 1 2 3 4 5 6 7 8 9 10 11 12 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 10.1>
ST_1 : Operation 15 [1/1] (0.00ns)   --->   "%j = alloca i32 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 15 'alloca' 'j' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%i_2 = alloca i32 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 16 'alloca' 'i_2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%indvar_flatten = alloca i32 1"   --->   Operation 17 'alloca' 'indvar_flatten' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 18 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 19 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 20 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 21 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 22 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 23 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 24 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 25 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 26 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 27 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 28 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 29 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 30 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 30 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 31 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 31 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 32 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 32 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 33 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 33 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 34 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 34 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 35 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 35 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 36 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 36 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 37 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 37 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 38 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 38 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 39 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 39 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 40 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 40 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 41 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 41 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 42 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 666, i64 25, i64 18446744073709551615"   --->   Operation 42 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 43 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %out_stream, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 43 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 44 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i64 %in_stream_a, void @empty_5, i32 0, i32 0, void @empty_2, i32 0, i32 0, void @empty_1, void @empty_1, void @empty_1, i32 0, i32 0, i32 0, i32 0, void @empty_1, void @empty_1, i32 4294967295, i32 0"   --->   Operation 44 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 45 [1/1] (0.00ns)   --->   "%mul_ln101_1_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %mul_ln101_1"   --->   Operation 45 'read' 'mul_ln101_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 46 [1/1] (0.00ns)   --->   "%tmp = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %empty"   --->   Operation 46 'read' 'tmp' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 47 [1/1] (0.00ns)   --->   "%sub_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub"   --->   Operation 47 'read' 'sub_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 48 [1/1] (0.00ns)   --->   "%sub47_read = read i32 @_ssdm_op_Read.ap_auto.i32, i32 %sub47"   --->   Operation 48 'read' 'sub47_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 49 [1/1] (1.58ns)   --->   "%store_ln0 = store i12 0, i12 %indvar_flatten"   --->   Operation 49 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 50 [1/1] (1.58ns)   --->   "%store_ln104 = store i6 0, i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 50 'store' 'store_ln104' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 51 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 0, i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 51 'store' 'store_ln105' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 52 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.body34"   --->   Operation 52 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 53 [1/1] (0.00ns)   --->   "%indvar_flatten_load = load i12 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 53 'load' 'indvar_flatten_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 54 [1/1] (1.54ns)   --->   "%icmp_ln104 = icmp_eq  i12 %indvar_flatten_load, i12 2400" [fixed_point_stream_convolution.cpp:104]   --->   Operation 54 'icmp' 'icmp_ln104' <Predicate = true> <Delay = 1.54> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 55 [1/1] (1.54ns)   --->   "%add_ln104_1 = add i12 %indvar_flatten_load, i12 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 55 'add' 'add_ln104_1' <Predicate = true> <Delay = 1.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 56 [1/1] (0.00ns)   --->   "%br_ln104 = br i1 %icmp_ln104, void %for.inc58, void %if.end187.loopexit.exitStub" [fixed_point_stream_convolution.cpp:104]   --->   Operation 56 'br' 'br_ln104' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 57 [1/1] (0.00ns)   --->   "%j_load = load i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 57 'load' 'j_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 58 [1/1] (0.00ns)   --->   "%i_2_load = load i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 58 'load' 'i_2_load' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 59 [1/1] (1.82ns)   --->   "%add_ln104 = add i6 %i_2_load, i6 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 59 'add' 'add_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.82> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 60 [1/1] (1.87ns)   --->   "%icmp_ln105 = icmp_eq  i7 %j_load, i7 75" [fixed_point_stream_convolution.cpp:105]   --->   Operation 60 'icmp' 'icmp_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 61 [1/1] (0.99ns)   --->   "%select_ln104 = select i1 %icmp_ln105, i7 0, i7 %j_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 61 'select' 'select_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.99> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.99> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 62 [1/1] (1.18ns)   --->   "%select_ln104_1 = select i1 %icmp_ln105, i6 %add_ln104, i6 %i_2_load" [fixed_point_stream_convolution.cpp:104]   --->   Operation 62 'select' 'select_ln104_1' <Predicate = (!icmp_ln104)> <Delay = 1.18> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 1.18> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_1 : Operation 63 [1/1] (0.00ns)   --->   "%trunc_ln104 = trunc i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 63 'trunc' 'trunc_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%zext_ln104 = zext i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 64 'zext' 'zext_ln104' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (2.55ns)   --->   "%cmp45 = icmp_eq  i32 %zext_ln104, i32 %sub_read" [fixed_point_stream_convolution.cpp:104]   --->   Operation 65 'icmp' 'cmp45' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 66 [1/1] (2.55ns)   --->   "%ult = icmp_ult  i32 %zext_ln104, i32 %tmp" [fixed_point_stream_convolution.cpp:104]   --->   Operation 66 'icmp' 'ult' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 67 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%rev = xor i1 %ult, i1 1" [fixed_point_stream_convolution.cpp:104]   --->   Operation 67 'xor' 'rev' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%zext_ln105 = zext i7 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 68 'zext' 'zext_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 69 [11/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 69 'urem' 'urem_ln105' <Predicate = (!icmp_ln104)> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 70 [1/1] (0.00ns)   --->   "%zext_ln105_1 = zext i7 %select_ln104" [fixed_point_stream_convolution.cpp:105]   --->   Operation 70 'zext' 'zext_ln105_1' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 71 [1/1] (4.35ns)   --->   "%mul_ln105 = mul i15 %zext_ln105_1, i15 171" [fixed_point_stream_convolution.cpp:105]   --->   Operation 71 'mul' 'mul_ln105' <Predicate = (!icmp_ln104)> <Delay = 4.35> <CoreInst = "Multiplier">   --->   Core 3 'Multiplier' <Latency = 0> <II = 1> <Delay = 4.35> <FuncUnit> <Opcode : 'mul'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 72 [1/1] (0.00ns)   --->   "%trunc_ln = partselect i5 @_ssdm_op_PartSelect.i5.i15.i32.i32, i15 %mul_ln105, i32 9, i32 13" [fixed_point_stream_convolution.cpp:105]   --->   Operation 72 'partselect' 'trunc_ln' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 73 [1/1] (2.55ns)   --->   "%icmp_ln108 = icmp_ult  i32 %zext_ln105, i32 %mul_ln101_1_read" [fixed_point_stream_convolution.cpp:108]   --->   Operation 73 'icmp' 'icmp_ln108' <Predicate = (!icmp_ln104)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 74 [1/1] (0.00ns) (grouped into LUT with out node or_ln108)   --->   "%xor_ln108 = xor i1 %icmp_ln108, i1 1" [fixed_point_stream_convolution.cpp:108]   --->   Operation 74 'xor' 'xor_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 75 [1/1] (0.97ns) (out node of the LUT)   --->   "%or_ln108 = or i1 %xor_ln108, i1 %rev" [fixed_point_stream_convolution.cpp:108]   --->   Operation 75 'or' 'or_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 76 [1/1] (0.00ns)   --->   "%br_ln108 = br i1 %or_ln108, void %if.then37, void %if.else51" [fixed_point_stream_convolution.cpp:108]   --->   Operation 76 'br' 'br_ln108' <Predicate = (!icmp_ln104)> <Delay = 0.00>
ST_1 : Operation 77 [1/1] (1.00ns)   --->   "%in_stream_a_read = read i64 @_ssdm_op_Read.axis.volatile.i64P128A, i64 %in_stream_a" [fixed_point_stream_convolution.cpp:109]   --->   Operation 77 'read' 'in_stream_a_read' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_1 : Operation 78 [1/1] (0.00ns)   --->   "%trunc_ln110 = trunc i64 %in_stream_a_read" [fixed_point_stream_convolution.cpp:110]   --->   Operation 78 'trunc' 'trunc_ln110' <Predicate = (!icmp_ln104 & !or_ln108)> <Delay = 0.00>
ST_1 : Operation 79 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 79 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_1 : Operation 80 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 80 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_1 : Operation 81 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 81 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_1 : Operation 82 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 82 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_1 : Operation 83 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 83 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_1 : Operation 84 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 84 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_1 : Operation 85 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 85 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_1 : Operation 86 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 86 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_1 : Operation 87 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 87 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_1 : Operation 88 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 88 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_1 : Operation 89 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 89 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_1 : Operation 90 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 90 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_1 : Operation 91 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 91 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_1 : Operation 92 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 92 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_1 : Operation 93 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 93 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_1 : Operation 94 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 94 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_1 : Operation 95 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 95 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_1 : Operation 96 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 96 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_1 : Operation 97 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 97 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_1 : Operation 98 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 98 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_1 : Operation 99 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 99 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_1 : Operation 100 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 100 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_1 : Operation 101 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 101 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_1 : Operation 102 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 102 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_1 : Operation 103 [1/1] (0.00ns)   --->   "%br_ln110 = br void %arrayidx426.exit" [fixed_point_stream_convolution.cpp:110]   --->   Operation 103 'br' 'br_ln110' <Predicate = (!icmp_ln104 & !or_ln108 & trunc_ln == 31) | (!icmp_ln104 & !or_ln108 & trunc_ln == 30) | (!icmp_ln104 & !or_ln108 & trunc_ln == 29) | (!icmp_ln104 & !or_ln108 & trunc_ln == 28) | (!icmp_ln104 & !or_ln108 & trunc_ln == 27) | (!icmp_ln104 & !or_ln108 & trunc_ln == 26) | (!icmp_ln104 & !or_ln108 & trunc_ln == 25) | (!icmp_ln104 & !or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_1 : Operation 104 [1/1] (1.87ns)   --->   "%add_ln105 = add i7 %select_ln104, i7 1" [fixed_point_stream_convolution.cpp:105]   --->   Operation 104 'add' 'add_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 105 [1/1] (1.58ns)   --->   "%store_ln104 = store i12 %add_ln104_1, i12 %indvar_flatten" [fixed_point_stream_convolution.cpp:104]   --->   Operation 105 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 106 [1/1] (1.58ns)   --->   "%store_ln104 = store i6 %select_ln104_1, i6 %i_2" [fixed_point_stream_convolution.cpp:104]   --->   Operation 106 'store' 'store_ln104' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 107 [1/1] (1.58ns)   --->   "%store_ln105 = store i7 %add_ln105, i7 %j" [fixed_point_stream_convolution.cpp:105]   --->   Operation 107 'store' 'store_ln105' <Predicate = (!icmp_ln104)> <Delay = 1.58>
ST_1 : Operation 108 [1/1] (0.00ns)   --->   "%br_ln105 = br void %for.body34" [fixed_point_stream_convolution.cpp:105]   --->   Operation 108 'br' 'br_ln105' <Predicate = (!icmp_ln104)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 4.53>
ST_2 : Operation 109 [10/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 109 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 110 [1/1] (1.89ns)   --->   "%switch_ln110 = switch i5 %trunc_ln, void %arrayidx426.case.24, i5 0, void %arrayidx426.case.0, i5 1, void %arrayidx426.case.1, i5 2, void %arrayidx426.case.2, i5 3, void %arrayidx426.case.3, i5 4, void %arrayidx426.case.4, i5 5, void %arrayidx426.case.5, i5 6, void %arrayidx426.case.6, i5 7, void %arrayidx426.case.7, i5 8, void %arrayidx426.case.8, i5 9, void %arrayidx426.case.9, i5 10, void %arrayidx426.case.10, i5 11, void %arrayidx426.case.11, i5 12, void %arrayidx426.case.12, i5 13, void %arrayidx426.case.13, i5 14, void %arrayidx426.case.14, i5 15, void %arrayidx426.case.15, i5 16, void %arrayidx426.case.16, i5 17, void %arrayidx426.case.17, i5 18, void %arrayidx426.case.18, i5 19, void %arrayidx426.case.19, i5 20, void %arrayidx426.case.20, i5 21, void %arrayidx426.case.21, i5 22, void %arrayidx426.case.22, i5 23, void %arrayidx426.case.23" [fixed_point_stream_convolution.cpp:110]   --->   Operation 110 'switch' 'switch_ln110' <Predicate = (!or_ln108)> <Delay = 1.89>
ST_2 : Operation 111 [1/1] (2.55ns)   --->   "%icmp_ln112 = icmp_eq  i32 %zext_ln105, i32 %sub47_read" [fixed_point_stream_convolution.cpp:112]   --->   Operation 111 'icmp' 'icmp_ln112' <Predicate = (!or_ln108)> <Delay = 2.55> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.55> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 112 [1/1] (0.97ns)   --->   "%valOut_last = and i1 %cmp45, i1 %icmp_ln112" [fixed_point_stream_convolution.cpp:112]   --->   Operation 112 'and' 'valOut_last' <Predicate = (!or_ln108)> <Delay = 0.97> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.97> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 113 [1/1] (0.00ns)   --->   "%p_0 = bitset i64 @_ssdm_op_BitSet.i64.i64.i64.i1, i64 %in_stream_a_read, i64 32, i1 %valOut_last" [fixed_point_stream_convolution.cpp:114]   --->   Operation 113 'bitset' 'p_0' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 114 [1/1] (1.00ns)   --->   "%write_ln114 = write void @_ssdm_op_Write.axis.volatile.i64P128A, i64 %out_stream, i64 %p_0" [fixed_point_stream_convolution.cpp:114]   --->   Operation 114 'write' 'write_ln114' <Predicate = (!or_ln108)> <Delay = 1.00> <CoreInst = "axis">   --->   Core 115 'axis' <Latency = 0> <II = 1> <Delay = 1.00> <Adapter> <Opcode : >
ST_2 : Operation 115 [1/1] (0.00ns)   --->   "%br_ln115 = br void %for.inc" [fixed_point_stream_convolution.cpp:115]   --->   Operation 115 'br' 'br_ln115' <Predicate = (!or_ln108)> <Delay = 0.00>
ST_2 : Operation 116 [1/1] (1.89ns)   --->   "%switch_ln117 = switch i5 %trunc_ln, void %arrayidx565.case.24, i5 0, void %arrayidx565.case.0, i5 1, void %arrayidx565.case.1, i5 2, void %arrayidx565.case.2, i5 3, void %arrayidx565.case.3, i5 4, void %arrayidx565.case.4, i5 5, void %arrayidx565.case.5, i5 6, void %arrayidx565.case.6, i5 7, void %arrayidx565.case.7, i5 8, void %arrayidx565.case.8, i5 9, void %arrayidx565.case.9, i5 10, void %arrayidx565.case.10, i5 11, void %arrayidx565.case.11, i5 12, void %arrayidx565.case.12, i5 13, void %arrayidx565.case.13, i5 14, void %arrayidx565.case.14, i5 15, void %arrayidx565.case.15, i5 16, void %arrayidx565.case.16, i5 17, void %arrayidx565.case.17, i5 18, void %arrayidx565.case.18, i5 19, void %arrayidx565.case.19, i5 20, void %arrayidx565.case.20, i5 21, void %arrayidx565.case.21, i5 22, void %arrayidx565.case.22, i5 23, void %arrayidx565.case.23" [fixed_point_stream_convolution.cpp:117]   --->   Operation 116 'switch' 'switch_ln117' <Predicate = (or_ln108)> <Delay = 1.89>

State 3 <SV = 2> <Delay = 4.21>
ST_3 : Operation 117 [9/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 117 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 4.21>
ST_4 : Operation 118 [8/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 118 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 4.21>
ST_5 : Operation 119 [7/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 119 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 4.21>
ST_6 : Operation 120 [6/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 120 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 4.21>
ST_7 : Operation 121 [5/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 121 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 4.21>
ST_8 : Operation 122 [4/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 122 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 4.21>
ST_9 : Operation 123 [3/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 123 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 4.21>
ST_10 : Operation 124 [2/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 124 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>

State 11 <SV = 10> <Delay = 4.21>
ST_11 : Operation 125 [1/11] (4.21ns)   --->   "%urem_ln105 = urem i7 %select_ln104, i7 3" [fixed_point_stream_convolution.cpp:105]   --->   Operation 125 'urem' 'urem_ln105' <Predicate = true> <Delay = 4.21> <CoreInst = "Divider">   --->   Core 6 'Divider' <Latency = 10> <II = 1> <Delay = 4.21> <FuncUnit> <Opcode : 'udiv' 'sdiv' 'urem' 'srem'> <InPorts = 2> <OutPorts = 1>
ST_11 : Operation 126 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 126 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 23)> <Delay = 0.00>
ST_11 : Operation 127 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 127 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 22)> <Delay = 0.00>
ST_11 : Operation 128 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 128 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 21)> <Delay = 0.00>
ST_11 : Operation 129 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 129 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 20)> <Delay = 0.00>
ST_11 : Operation 130 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 130 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 19)> <Delay = 0.00>
ST_11 : Operation 131 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 131 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 18)> <Delay = 0.00>
ST_11 : Operation 132 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 132 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 17)> <Delay = 0.00>
ST_11 : Operation 133 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 133 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 16)> <Delay = 0.00>
ST_11 : Operation 134 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 134 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 0.00>
ST_11 : Operation 135 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 135 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 0.00>
ST_11 : Operation 136 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 136 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 0.00>
ST_11 : Operation 137 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 137 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 0.00>
ST_11 : Operation 138 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 138 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 0.00>
ST_11 : Operation 139 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 139 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 0.00>
ST_11 : Operation 140 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 140 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 0.00>
ST_11 : Operation 141 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 141 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 0.00>
ST_11 : Operation 142 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 142 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 0.00>
ST_11 : Operation 143 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 143 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 0.00>
ST_11 : Operation 144 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 144 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 0.00>
ST_11 : Operation 145 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 145 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 0.00>
ST_11 : Operation 146 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 146 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 0.00>
ST_11 : Operation 147 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 147 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 0.00>
ST_11 : Operation 148 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 148 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 0.00>
ST_11 : Operation 149 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 149 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 0.00>
ST_11 : Operation 150 [1/1] (0.00ns)   --->   "%br_ln117 = br void %arrayidx565.exit" [fixed_point_stream_convolution.cpp:117]   --->   Operation 150 'br' 'br_ln117' <Predicate = (or_ln108 & trunc_ln == 31) | (or_ln108 & trunc_ln == 30) | (or_ln108 & trunc_ln == 29) | (or_ln108 & trunc_ln == 28) | (or_ln108 & trunc_ln == 27) | (or_ln108 & trunc_ln == 26) | (or_ln108 & trunc_ln == 25) | (or_ln108 & trunc_ln == 24)> <Delay = 0.00>
ST_11 : Operation 235 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 235 'ret' 'ret_ln0' <Predicate = (icmp_ln104)> <Delay = 0.00>

State 12 <SV = 11> <Delay = 6.83>
ST_12 : Operation 151 [1/1] (0.00ns)   --->   "%specloopname_ln0 = specloopname void @_ssdm_op_SpecLoopName, void @VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"   --->   Operation 151 'specloopname' 'specloopname_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 152 [1/1] (0.00ns)   --->   "%speclooptripcount_ln0 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 2400, i64 2400, i64 2400"   --->   Operation 152 'speclooptripcount' 'speclooptripcount_ln0' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 153 [1/1] (0.00ns)   --->   "%zext_ln110 = zext i6 %select_ln104_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 153 'zext' 'zext_ln110' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 154 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i7 @_ssdm_op_BitConcatenate.i7.i5.i2, i5 %trunc_ln104, i2 0" [fixed_point_stream_convolution.cpp:110]   --->   Operation 154 'bitconcatenate' 'tmp_2' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 155 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%sub_ln110 = sub i7 %tmp_2, i7 %zext_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 155 'sub' 'sub_ln110' <Predicate = true> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 156 [1/1] (0.00ns)   --->   "%specpipeline_ln107 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_1" [fixed_point_stream_convolution.cpp:107]   --->   Operation 156 'specpipeline' 'specpipeline_ln107' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 157 [1/1] (3.58ns) (root node of TernaryAdder)   --->   "%add_ln110 = add i7 %sub_ln110, i7 %urem_ln105" [fixed_point_stream_convolution.cpp:110]   --->   Operation 157 'add' 'add_ln110' <Predicate = true> <Delay = 3.58> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 1.79> <IPBlock> <Opcode : '' 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_12 : Operation 158 [1/1] (0.00ns)   --->   "%zext_ln110_1 = zext i7 %add_ln110" [fixed_point_stream_convolution.cpp:110]   --->   Operation 158 'zext' 'zext_ln110_1' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 159 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 159 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 160 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 160 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 161 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 161 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 162 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 162 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 163 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 163 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 164 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 164 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 165 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 165 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 166 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 166 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 167 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 167 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 168 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr = getelementptr i16 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 168 'getelementptr' 'SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 169 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 169 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 170 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 170 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 171 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 171 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 172 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 172 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 173 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 173 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 174 [1/1] (0.00ns)   --->   "%SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 174 'getelementptr' 'SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 175 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 175 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 176 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 176 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 177 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 177 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 178 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 178 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 179 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 179 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 180 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 180 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 181 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 181 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 182 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 182 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 183 [1/1] (0.00ns)   --->   "%p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr = getelementptr i16 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24, i64 0, i64 %zext_ln110_1" [fixed_point_stream_convolution.cpp:110]   --->   Operation 183 'getelementptr' 'p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr' <Predicate = true> <Delay = 0.00>
ST_12 : Operation 184 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 184 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 185 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 185 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 186 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 186 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 187 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 187 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 188 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 188 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 189 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 189 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 190 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 190 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 191 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 191 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 192 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:110]   --->   Operation 192 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 193 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 193 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 194 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 194 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 195 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 195 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 196 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 196 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 197 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 197 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 198 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 198 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 199 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 199 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 200 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 200 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 201 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 201 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 202 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 202 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 203 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 203 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 204 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 204 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 205 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 205 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 206 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 206 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 207 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 207 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 208 [1/1] (3.25ns)   --->   "%store_ln110 = store i16 %trunc_ln110, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:110]   --->   Operation 208 'store' 'store_ln110' <Predicate = (!or_ln108 & trunc_ln == 31) | (!or_ln108 & trunc_ln == 30) | (!or_ln108 & trunc_ln == 29) | (!or_ln108 & trunc_ln == 28) | (!or_ln108 & trunc_ln == 27) | (!or_ln108 & trunc_ln == 26) | (!or_ln108 & trunc_ln == 25) | (!or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 209 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 209 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 23)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 210 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 210 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 22)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 211 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 211 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 21)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 212 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 212 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 20)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 213 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 213 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 19)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 214 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 214 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 18)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 215 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 215 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 17)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 216 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 216 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 16)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 217 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B" [fixed_point_stream_convolution.cpp:117]   --->   Operation 217 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 15)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 218 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 218 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 14)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 219 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 219 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 13)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 220 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 220 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 12)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 221 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 221 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 11)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 222 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 222 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 10)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 223 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 223 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 9)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 224 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 224 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 8)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 225 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 225 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 7)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 226 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 226 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 6)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 227 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 227 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 5)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 228 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 228 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 4)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 229 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 229 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 3)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 230 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 230 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 2)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 231 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 231 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 1)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 232 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 232 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 0)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 233 [1/1] (3.25ns)   --->   "%store_ln117 = store i16 0, i7 %p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr" [fixed_point_stream_convolution.cpp:117]   --->   Operation 233 'store' 'store_ln117' <Predicate = (or_ln108 & trunc_ln == 31) | (or_ln108 & trunc_ln == 30) | (or_ln108 & trunc_ln == 29) | (or_ln108 & trunc_ln == 28) | (or_ln108 & trunc_ln == 27) | (or_ln108 & trunc_ln == 26) | (or_ln108 & trunc_ln == 25) | (or_ln108 & trunc_ln == 24)> <Delay = 3.25> <CoreInst = "RAM_S2P_BRAM">   --->   Core 93 'RAM_S2P_BRAM' <Latency = 1> <II = 1> <Delay = 3.25> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 16> <Depth = 96> <RAM>
ST_12 : Operation 234 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc"   --->   Operation 234 'br' 'br_ln0' <Predicate = (or_ln108)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ sub47]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ out_stream]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ in_stream_a]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=axis:ce=0
Port [ sub]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ empty]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ mul_ln101_1]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
Port [ p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[30]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
j                                                           (alloca           ) [ 0100000000000]
i_2                                                         (alloca           ) [ 0100000000000]
indvar_flatten                                              (alloca           ) [ 0100000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specmemcore_ln0                                             (specmemcore      ) [ 0000000000000]
specinterface_ln0                                           (specinterface    ) [ 0000000000000]
specinterface_ln0                                           (specinterface    ) [ 0000000000000]
mul_ln101_1_read                                            (read             ) [ 0000000000000]
tmp                                                         (read             ) [ 0000000000000]
sub_read                                                    (read             ) [ 0000000000000]
sub47_read                                                  (read             ) [ 0110000000000]
store_ln0                                                   (store            ) [ 0000000000000]
store_ln104                                                 (store            ) [ 0000000000000]
store_ln105                                                 (store            ) [ 0000000000000]
br_ln0                                                      (br               ) [ 0000000000000]
indvar_flatten_load                                         (load             ) [ 0000000000000]
icmp_ln104                                                  (icmp             ) [ 0111111111110]
add_ln104_1                                                 (add              ) [ 0000000000000]
br_ln104                                                    (br               ) [ 0000000000000]
j_load                                                      (load             ) [ 0000000000000]
i_2_load                                                    (load             ) [ 0000000000000]
add_ln104                                                   (add              ) [ 0000000000000]
icmp_ln105                                                  (icmp             ) [ 0000000000000]
select_ln104                                                (select           ) [ 0111111111110]
select_ln104_1                                              (select           ) [ 0111111111111]
trunc_ln104                                                 (trunc            ) [ 0111111111111]
zext_ln104                                                  (zext             ) [ 0000000000000]
cmp45                                                       (icmp             ) [ 0110000000000]
ult                                                         (icmp             ) [ 0000000000000]
rev                                                         (xor              ) [ 0000000000000]
zext_ln105                                                  (zext             ) [ 0110000000000]
zext_ln105_1                                                (zext             ) [ 0000000000000]
mul_ln105                                                   (mul              ) [ 0000000000000]
trunc_ln                                                    (partselect       ) [ 0111111111111]
icmp_ln108                                                  (icmp             ) [ 0000000000000]
xor_ln108                                                   (xor              ) [ 0000000000000]
or_ln108                                                    (or               ) [ 0111111111111]
br_ln108                                                    (br               ) [ 0000000000000]
in_stream_a_read                                            (read             ) [ 0110000000000]
trunc_ln110                                                 (trunc            ) [ 0111111111111]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
br_ln110                                                    (br               ) [ 0000000000000]
add_ln105                                                   (add              ) [ 0000000000000]
store_ln104                                                 (store            ) [ 0000000000000]
store_ln104                                                 (store            ) [ 0000000000000]
store_ln105                                                 (store            ) [ 0000000000000]
br_ln105                                                    (br               ) [ 0000000000000]
switch_ln110                                                (switch           ) [ 0000000000000]
icmp_ln112                                                  (icmp             ) [ 0000000000000]
valOut_last                                                 (and              ) [ 0000000000000]
p_0                                                         (bitset           ) [ 0000000000000]
write_ln114                                                 (write            ) [ 0000000000000]
br_ln115                                                    (br               ) [ 0000000000000]
switch_ln117                                                (switch           ) [ 0000000000000]
urem_ln105                                                  (urem             ) [ 0100000000001]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
br_ln117                                                    (br               ) [ 0000000000000]
specloopname_ln0                                            (specloopname     ) [ 0000000000000]
speclooptripcount_ln0                                       (speclooptripcount) [ 0000000000000]
zext_ln110                                                  (zext             ) [ 0000000000000]
tmp_2                                                       (bitconcatenate   ) [ 0000000000000]
sub_ln110                                                   (sub              ) [ 0000000000000]
specpipeline_ln107                                          (specpipeline     ) [ 0000000000000]
add_ln110                                                   (add              ) [ 0000000000000]
zext_ln110_1                                                (zext             ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr        (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr     (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr     (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr (getelementptr    ) [ 0000000000000]
SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B     (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr (getelementptr    ) [ 0000000000000]
p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr (getelementptr    ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln110                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
store_ln117                                                 (store            ) [ 0000000000000]
br_ln0                                                      (br               ) [ 0000000000000]
ret_ln0                                                     (ret              ) [ 0000000000000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="sub47">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub47"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="out_stream">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="out_stream"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="in_stream_a">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="in_stream_a"/></StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="sub">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="sub"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="empty">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="mul_ln101_1">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="mul_ln101_1"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="16" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="18" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="20" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="22" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="24" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="26" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="28" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="30" class="1000" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="32" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="34" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="36" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="38" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="40" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="42" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="44" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="46" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="48" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="50" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="52" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="54" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="56" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="58" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="60" class="1000" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24"/><MemPortTyVec>3 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_5"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_2"/></StgValue>
</bind>
</comp>

<comp id="80" class="1001" name="const_80">
<pin_list>
<pin id="81" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_1"/></StgValue>
</bind>
</comp>

<comp id="82" class="1001" name="const_82">
<pin_list>
<pin id="83" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="84" class="1001" name="const_84">
<pin_list>
<pin id="85" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i32"/></StgValue>
</bind>
</comp>

<comp id="86" class="1001" name="const_86">
<pin_list>
<pin id="87" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="88" class="1001" name="const_88">
<pin_list>
<pin id="89" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="90" class="1001" name="const_90">
<pin_list>
<pin id="91" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="92" class="1001" name="const_92">
<pin_list>
<pin id="93" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="94" class="1001" name="const_94">
<pin_list>
<pin id="95" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="96" class="1001" name="const_96">
<pin_list>
<pin id="97" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="98" class="1001" name="const_98">
<pin_list>
<pin id="99" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="100" class="1001" name="const_100">
<pin_list>
<pin id="101" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="102" class="1001" name="const_102">
<pin_list>
<pin id="103" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="104" class="1001" name="const_104">
<pin_list>
<pin id="105" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="106" class="1001" name="const_106">
<pin_list>
<pin id="107" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i5.i15.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="108" class="1001" name="const_108">
<pin_list>
<pin id="109" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="110" class="1001" name="const_110">
<pin_list>
<pin id="111" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="112" class="1001" name="const_112">
<pin_list>
<pin id="113" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="114" class="1001" name="const_114">
<pin_list>
<pin id="115" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="116" class="1001" name="const_116">
<pin_list>
<pin id="117" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="118" class="1001" name="const_118">
<pin_list>
<pin id="119" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="120" class="1001" name="const_120">
<pin_list>
<pin id="121" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="122" class="1001" name="const_122">
<pin_list>
<pin id="123" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="124" class="1001" name="const_124">
<pin_list>
<pin id="125" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="126" class="1001" name="const_126">
<pin_list>
<pin id="127" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="128" class="1001" name="const_128">
<pin_list>
<pin id="129" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="130" class="1001" name="const_130">
<pin_list>
<pin id="131" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="132" class="1001" name="const_132">
<pin_list>
<pin id="133" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="134" class="1001" name="const_134">
<pin_list>
<pin id="135" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="136" class="1001" name="const_136">
<pin_list>
<pin id="137" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="138" class="1001" name="const_138">
<pin_list>
<pin id="139" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="140" class="1001" name="const_140">
<pin_list>
<pin id="141" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="142" class="1001" name="const_142">
<pin_list>
<pin id="143" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="144" class="1001" name="const_144">
<pin_list>
<pin id="145" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="146" class="1001" name="const_146">
<pin_list>
<pin id="147" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="148" class="1001" name="const_148">
<pin_list>
<pin id="149" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="150" class="1001" name="const_150">
<pin_list>
<pin id="151" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="152" class="1001" name="const_152">
<pin_list>
<pin id="153" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="154" class="1001" name="const_154">
<pin_list>
<pin id="155" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="156" class="1001" name="const_156">
<pin_list>
<pin id="157" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="158" class="1001" name="const_158">
<pin_list>
<pin id="159" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="160" class="1001" name="const_160">
<pin_list>
<pin id="161" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="162" class="1001" name="const_162">
<pin_list>
<pin id="163" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="164" class="1001" name="const_164">
<pin_list>
<pin id="165" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSet.i64.i64.i64.i1"/></StgValue>
</bind>
</comp>

<comp id="166" class="1001" name="const_166">
<pin_list>
<pin id="167" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="168" class="1001" name="const_168">
<pin_list>
<pin id="169" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.axis.volatile.i64P128A"/></StgValue>
</bind>
</comp>

<comp id="170" class="1001" name="const_170">
<pin_list>
<pin id="171" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="172" class="1001" name="const_172">
<pin_list>
<pin id="173" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="VITIS_LOOP_104_1_VITIS_LOOP_105_2_str"/></StgValue>
</bind>
</comp>

<comp id="174" class="1001" name="const_174">
<pin_list>
<pin id="175" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="176" class="1001" name="const_176">
<pin_list>
<pin id="177" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="178" class="1001" name="const_178">
<pin_list>
<pin id="179" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i7.i5.i2"/></StgValue>
</bind>
</comp>

<comp id="180" class="1001" name="const_180">
<pin_list>
<pin id="181" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="182" class="1001" name="const_182">
<pin_list>
<pin id="183" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="184" class="1001" name="const_184">
<pin_list>
<pin id="185" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="186" class="1001" name="const_186">
<pin_list>
<pin id="187" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="188" class="1004" name="j_fu_188">
<pin_list>
<pin id="189" dir="0" index="0" bw="1" slack="0"/>
<pin id="190" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="j/1 "/>
</bind>
</comp>

<comp id="192" class="1004" name="i_2_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="1" slack="0"/>
<pin id="194" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_2/1 "/>
</bind>
</comp>

<comp id="196" class="1004" name="indvar_flatten_fu_196">
<pin_list>
<pin id="197" dir="0" index="0" bw="1" slack="0"/>
<pin id="198" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="indvar_flatten/1 "/>
</bind>
</comp>

<comp id="200" class="1004" name="mul_ln101_1_read_read_fu_200">
<pin_list>
<pin id="201" dir="0" index="0" bw="32" slack="0"/>
<pin id="202" dir="0" index="1" bw="32" slack="0"/>
<pin id="203" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="mul_ln101_1_read/1 "/>
</bind>
</comp>

<comp id="206" class="1004" name="tmp_read_fu_206">
<pin_list>
<pin id="207" dir="0" index="0" bw="32" slack="0"/>
<pin id="208" dir="0" index="1" bw="32" slack="0"/>
<pin id="209" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="212" class="1004" name="sub_read_read_fu_212">
<pin_list>
<pin id="213" dir="0" index="0" bw="32" slack="0"/>
<pin id="214" dir="0" index="1" bw="32" slack="0"/>
<pin id="215" dir="1" index="2" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub_read/1 "/>
</bind>
</comp>

<comp id="218" class="1004" name="sub47_read_read_fu_218">
<pin_list>
<pin id="219" dir="0" index="0" bw="32" slack="0"/>
<pin id="220" dir="0" index="1" bw="32" slack="0"/>
<pin id="221" dir="1" index="2" bw="32" slack="1"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="sub47_read/1 "/>
</bind>
</comp>

<comp id="224" class="1004" name="in_stream_a_read_read_fu_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="64" slack="0"/>
<pin id="226" dir="0" index="1" bw="64" slack="0"/>
<pin id="227" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="in_stream_a_read/1 "/>
</bind>
</comp>

<comp id="230" class="1004" name="write_ln114_write_fu_230">
<pin_list>
<pin id="231" dir="0" index="0" bw="0" slack="0"/>
<pin id="232" dir="0" index="1" bw="64" slack="0"/>
<pin id="233" dir="0" index="2" bw="64" slack="0"/>
<pin id="234" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln114/2 "/>
</bind>
</comp>

<comp id="237" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr_gep_fu_237">
<pin_list>
<pin id="238" dir="0" index="0" bw="16" slack="0"/>
<pin id="239" dir="0" index="1" bw="1" slack="0"/>
<pin id="240" dir="0" index="2" bw="7" slack="0"/>
<pin id="241" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr/12 "/>
</bind>
</comp>

<comp id="244" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr_gep_fu_244">
<pin_list>
<pin id="245" dir="0" index="0" bw="16" slack="0"/>
<pin id="246" dir="0" index="1" bw="1" slack="0"/>
<pin id="247" dir="0" index="2" bw="7" slack="0"/>
<pin id="248" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr/12 "/>
</bind>
</comp>

<comp id="251" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr_gep_fu_251">
<pin_list>
<pin id="252" dir="0" index="0" bw="16" slack="0"/>
<pin id="253" dir="0" index="1" bw="1" slack="0"/>
<pin id="254" dir="0" index="2" bw="7" slack="0"/>
<pin id="255" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr/12 "/>
</bind>
</comp>

<comp id="258" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr_gep_fu_258">
<pin_list>
<pin id="259" dir="0" index="0" bw="16" slack="0"/>
<pin id="260" dir="0" index="1" bw="1" slack="0"/>
<pin id="261" dir="0" index="2" bw="7" slack="0"/>
<pin id="262" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr/12 "/>
</bind>
</comp>

<comp id="265" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr_gep_fu_265">
<pin_list>
<pin id="266" dir="0" index="0" bw="16" slack="0"/>
<pin id="267" dir="0" index="1" bw="1" slack="0"/>
<pin id="268" dir="0" index="2" bw="7" slack="0"/>
<pin id="269" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr/12 "/>
</bind>
</comp>

<comp id="272" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr_gep_fu_272">
<pin_list>
<pin id="273" dir="0" index="0" bw="16" slack="0"/>
<pin id="274" dir="0" index="1" bw="1" slack="0"/>
<pin id="275" dir="0" index="2" bw="7" slack="0"/>
<pin id="276" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr/12 "/>
</bind>
</comp>

<comp id="279" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr_gep_fu_279">
<pin_list>
<pin id="280" dir="0" index="0" bw="16" slack="0"/>
<pin id="281" dir="0" index="1" bw="1" slack="0"/>
<pin id="282" dir="0" index="2" bw="7" slack="0"/>
<pin id="283" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr/12 "/>
</bind>
</comp>

<comp id="286" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr_gep_fu_286">
<pin_list>
<pin id="287" dir="0" index="0" bw="16" slack="0"/>
<pin id="288" dir="0" index="1" bw="1" slack="0"/>
<pin id="289" dir="0" index="2" bw="7" slack="0"/>
<pin id="290" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr/12 "/>
</bind>
</comp>

<comp id="293" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr_gep_fu_293">
<pin_list>
<pin id="294" dir="0" index="0" bw="16" slack="0"/>
<pin id="295" dir="0" index="1" bw="1" slack="0"/>
<pin id="296" dir="0" index="2" bw="7" slack="0"/>
<pin id="297" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr/12 "/>
</bind>
</comp>

<comp id="300" class="1004" name="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr_gep_fu_300">
<pin_list>
<pin id="301" dir="0" index="0" bw="16" slack="0"/>
<pin id="302" dir="0" index="1" bw="1" slack="0"/>
<pin id="303" dir="0" index="2" bw="7" slack="0"/>
<pin id="304" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr/12 "/>
</bind>
</comp>

<comp id="307" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr_gep_fu_307">
<pin_list>
<pin id="308" dir="0" index="0" bw="16" slack="0"/>
<pin id="309" dir="0" index="1" bw="1" slack="0"/>
<pin id="310" dir="0" index="2" bw="7" slack="0"/>
<pin id="311" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr/12 "/>
</bind>
</comp>

<comp id="314" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr_gep_fu_314">
<pin_list>
<pin id="315" dir="0" index="0" bw="16" slack="0"/>
<pin id="316" dir="0" index="1" bw="1" slack="0"/>
<pin id="317" dir="0" index="2" bw="7" slack="0"/>
<pin id="318" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr/12 "/>
</bind>
</comp>

<comp id="321" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr_gep_fu_321">
<pin_list>
<pin id="322" dir="0" index="0" bw="16" slack="0"/>
<pin id="323" dir="0" index="1" bw="1" slack="0"/>
<pin id="324" dir="0" index="2" bw="7" slack="0"/>
<pin id="325" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr/12 "/>
</bind>
</comp>

<comp id="328" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr_gep_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="16" slack="0"/>
<pin id="330" dir="0" index="1" bw="1" slack="0"/>
<pin id="331" dir="0" index="2" bw="7" slack="0"/>
<pin id="332" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr/12 "/>
</bind>
</comp>

<comp id="335" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr_gep_fu_335">
<pin_list>
<pin id="336" dir="0" index="0" bw="16" slack="0"/>
<pin id="337" dir="0" index="1" bw="1" slack="0"/>
<pin id="338" dir="0" index="2" bw="7" slack="0"/>
<pin id="339" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr/12 "/>
</bind>
</comp>

<comp id="342" class="1004" name="SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B_gep_fu_342">
<pin_list>
<pin id="343" dir="0" index="0" bw="16" slack="0"/>
<pin id="344" dir="0" index="1" bw="1" slack="0"/>
<pin id="345" dir="0" index="2" bw="7" slack="0"/>
<pin id="346" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B/12 "/>
</bind>
</comp>

<comp id="349" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr_gep_fu_349">
<pin_list>
<pin id="350" dir="0" index="0" bw="16" slack="0"/>
<pin id="351" dir="0" index="1" bw="1" slack="0"/>
<pin id="352" dir="0" index="2" bw="7" slack="0"/>
<pin id="353" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr/12 "/>
</bind>
</comp>

<comp id="356" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr_gep_fu_356">
<pin_list>
<pin id="357" dir="0" index="0" bw="16" slack="0"/>
<pin id="358" dir="0" index="1" bw="1" slack="0"/>
<pin id="359" dir="0" index="2" bw="7" slack="0"/>
<pin id="360" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr/12 "/>
</bind>
</comp>

<comp id="363" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr_gep_fu_363">
<pin_list>
<pin id="364" dir="0" index="0" bw="16" slack="0"/>
<pin id="365" dir="0" index="1" bw="1" slack="0"/>
<pin id="366" dir="0" index="2" bw="7" slack="0"/>
<pin id="367" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr/12 "/>
</bind>
</comp>

<comp id="370" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr_gep_fu_370">
<pin_list>
<pin id="371" dir="0" index="0" bw="16" slack="0"/>
<pin id="372" dir="0" index="1" bw="1" slack="0"/>
<pin id="373" dir="0" index="2" bw="7" slack="0"/>
<pin id="374" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr/12 "/>
</bind>
</comp>

<comp id="377" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr_gep_fu_377">
<pin_list>
<pin id="378" dir="0" index="0" bw="16" slack="0"/>
<pin id="379" dir="0" index="1" bw="1" slack="0"/>
<pin id="380" dir="0" index="2" bw="7" slack="0"/>
<pin id="381" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr/12 "/>
</bind>
</comp>

<comp id="384" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr_gep_fu_384">
<pin_list>
<pin id="385" dir="0" index="0" bw="16" slack="0"/>
<pin id="386" dir="0" index="1" bw="1" slack="0"/>
<pin id="387" dir="0" index="2" bw="7" slack="0"/>
<pin id="388" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr/12 "/>
</bind>
</comp>

<comp id="391" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr_gep_fu_391">
<pin_list>
<pin id="392" dir="0" index="0" bw="16" slack="0"/>
<pin id="393" dir="0" index="1" bw="1" slack="0"/>
<pin id="394" dir="0" index="2" bw="7" slack="0"/>
<pin id="395" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr/12 "/>
</bind>
</comp>

<comp id="398" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr_gep_fu_398">
<pin_list>
<pin id="399" dir="0" index="0" bw="16" slack="0"/>
<pin id="400" dir="0" index="1" bw="1" slack="0"/>
<pin id="401" dir="0" index="2" bw="7" slack="0"/>
<pin id="402" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr/12 "/>
</bind>
</comp>

<comp id="405" class="1004" name="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr_gep_fu_405">
<pin_list>
<pin id="406" dir="0" index="0" bw="16" slack="0"/>
<pin id="407" dir="0" index="1" bw="1" slack="0"/>
<pin id="408" dir="0" index="2" bw="7" slack="0"/>
<pin id="409" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr/12 "/>
</bind>
</comp>

<comp id="412" class="1004" name="grp_access_fu_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="414" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="415" dir="0" index="2" bw="0" slack="0"/>
<pin id="417" dir="0" index="4" bw="7" slack="0"/>
<pin id="418" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="419" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="416" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="420" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="422" class="1004" name="grp_access_fu_422">
<pin_list>
<pin id="423" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="424" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="425" dir="0" index="2" bw="0" slack="0"/>
<pin id="427" dir="0" index="4" bw="7" slack="0"/>
<pin id="428" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="429" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="426" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="430" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="432" class="1004" name="grp_access_fu_432">
<pin_list>
<pin id="433" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="434" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="435" dir="0" index="2" bw="0" slack="0"/>
<pin id="437" dir="0" index="4" bw="7" slack="0"/>
<pin id="438" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="439" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="436" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="440" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="442" class="1004" name="grp_access_fu_442">
<pin_list>
<pin id="443" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="444" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="445" dir="0" index="2" bw="0" slack="0"/>
<pin id="447" dir="0" index="4" bw="7" slack="0"/>
<pin id="448" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="449" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="446" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="450" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="452" class="1004" name="grp_access_fu_452">
<pin_list>
<pin id="453" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="454" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="455" dir="0" index="2" bw="0" slack="0"/>
<pin id="457" dir="0" index="4" bw="7" slack="0"/>
<pin id="458" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="459" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="456" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="460" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="462" class="1004" name="grp_access_fu_462">
<pin_list>
<pin id="463" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="464" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="465" dir="0" index="2" bw="0" slack="0"/>
<pin id="467" dir="0" index="4" bw="7" slack="0"/>
<pin id="468" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="469" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="466" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="470" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="472" class="1004" name="grp_access_fu_472">
<pin_list>
<pin id="473" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="474" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="475" dir="0" index="2" bw="0" slack="0"/>
<pin id="477" dir="0" index="4" bw="7" slack="0"/>
<pin id="478" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="479" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="476" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="480" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="482" class="1004" name="grp_access_fu_482">
<pin_list>
<pin id="483" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="484" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="485" dir="0" index="2" bw="0" slack="0"/>
<pin id="487" dir="0" index="4" bw="7" slack="0"/>
<pin id="488" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="489" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="486" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="490" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="492" class="1004" name="grp_access_fu_492">
<pin_list>
<pin id="493" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="494" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="495" dir="0" index="2" bw="0" slack="0"/>
<pin id="497" dir="0" index="4" bw="7" slack="0"/>
<pin id="498" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="499" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="496" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="500" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="502" class="1004" name="grp_access_fu_502">
<pin_list>
<pin id="503" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="504" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="505" dir="0" index="2" bw="0" slack="0"/>
<pin id="507" dir="0" index="4" bw="7" slack="0"/>
<pin id="508" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="509" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="506" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="510" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="512" class="1004" name="grp_access_fu_512">
<pin_list>
<pin id="513" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="514" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="515" dir="0" index="2" bw="0" slack="0"/>
<pin id="517" dir="0" index="4" bw="7" slack="0"/>
<pin id="518" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="519" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="516" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="520" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="522" class="1004" name="grp_access_fu_522">
<pin_list>
<pin id="523" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="524" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="525" dir="0" index="2" bw="0" slack="0"/>
<pin id="527" dir="0" index="4" bw="7" slack="0"/>
<pin id="528" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="529" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="526" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="530" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="532" class="1004" name="grp_access_fu_532">
<pin_list>
<pin id="533" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="534" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="535" dir="0" index="2" bw="0" slack="0"/>
<pin id="537" dir="0" index="4" bw="7" slack="0"/>
<pin id="538" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="539" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="536" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="540" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="542" class="1004" name="grp_access_fu_542">
<pin_list>
<pin id="543" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="544" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="545" dir="0" index="2" bw="0" slack="0"/>
<pin id="547" dir="0" index="4" bw="7" slack="0"/>
<pin id="548" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="549" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="546" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="550" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="552" class="1004" name="grp_access_fu_552">
<pin_list>
<pin id="553" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="554" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="555" dir="0" index="2" bw="0" slack="0"/>
<pin id="557" dir="0" index="4" bw="7" slack="0"/>
<pin id="558" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="559" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="556" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="560" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="562" class="1004" name="grp_access_fu_562">
<pin_list>
<pin id="563" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="564" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="565" dir="0" index="2" bw="0" slack="0"/>
<pin id="567" dir="0" index="4" bw="7" slack="0"/>
<pin id="568" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="569" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="566" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="570" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="572" class="1004" name="grp_access_fu_572">
<pin_list>
<pin id="573" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="574" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="575" dir="0" index="2" bw="0" slack="0"/>
<pin id="577" dir="0" index="4" bw="7" slack="0"/>
<pin id="578" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="579" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="576" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="580" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="582" class="1004" name="grp_access_fu_582">
<pin_list>
<pin id="583" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="584" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="585" dir="0" index="2" bw="0" slack="0"/>
<pin id="587" dir="0" index="4" bw="7" slack="0"/>
<pin id="588" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="589" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="586" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="590" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="592" class="1004" name="grp_access_fu_592">
<pin_list>
<pin id="593" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="594" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="595" dir="0" index="2" bw="0" slack="0"/>
<pin id="597" dir="0" index="4" bw="7" slack="0"/>
<pin id="598" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="599" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="596" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="600" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="602" class="1004" name="grp_access_fu_602">
<pin_list>
<pin id="603" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="604" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="605" dir="0" index="2" bw="0" slack="0"/>
<pin id="607" dir="0" index="4" bw="7" slack="0"/>
<pin id="608" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="609" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="606" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="610" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="612" class="1004" name="grp_access_fu_612">
<pin_list>
<pin id="613" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="614" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="615" dir="0" index="2" bw="0" slack="0"/>
<pin id="617" dir="0" index="4" bw="7" slack="0"/>
<pin id="618" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="619" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="616" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="620" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="622" class="1004" name="grp_access_fu_622">
<pin_list>
<pin id="623" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="624" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="625" dir="0" index="2" bw="0" slack="0"/>
<pin id="627" dir="0" index="4" bw="7" slack="0"/>
<pin id="628" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="629" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="626" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="630" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="632" class="1004" name="grp_access_fu_632">
<pin_list>
<pin id="633" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="634" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="635" dir="0" index="2" bw="0" slack="0"/>
<pin id="637" dir="0" index="4" bw="7" slack="0"/>
<pin id="638" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="639" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="636" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="640" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="642" class="1004" name="grp_access_fu_642">
<pin_list>
<pin id="643" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="644" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="645" dir="0" index="2" bw="0" slack="0"/>
<pin id="647" dir="0" index="4" bw="7" slack="0"/>
<pin id="648" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="649" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="646" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="650" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="652" class="1004" name="grp_access_fu_652">
<pin_list>
<pin id="653" dir="0" index="0" bw="7" slack="2147483647"/>
<pin id="654" dir="0" index="1" bw="16" slack="2147483647"/>
<pin id="655" dir="0" index="2" bw="0" slack="0"/>
<pin id="657" dir="0" index="4" bw="7" slack="0"/>
<pin id="658" dir="0" index="5" bw="16" slack="2147483647"/>
<pin id="659" dir="0" index="6" bw="0" slack="2147483647"/>
<pin id="656" dir="1" index="3" bw="16" slack="2147483647"/>
<pin id="660" dir="1" index="7" bw="16" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln110/12 store_ln117/12 "/>
</bind>
</comp>

<comp id="687" class="1004" name="store_ln0_store_fu_687">
<pin_list>
<pin id="688" dir="0" index="0" bw="1" slack="0"/>
<pin id="689" dir="0" index="1" bw="12" slack="0"/>
<pin id="690" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="692" class="1004" name="store_ln104_store_fu_692">
<pin_list>
<pin id="693" dir="0" index="0" bw="1" slack="0"/>
<pin id="694" dir="0" index="1" bw="6" slack="0"/>
<pin id="695" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="697" class="1004" name="store_ln105_store_fu_697">
<pin_list>
<pin id="698" dir="0" index="0" bw="1" slack="0"/>
<pin id="699" dir="0" index="1" bw="7" slack="0"/>
<pin id="700" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="702" class="1004" name="indvar_flatten_load_load_fu_702">
<pin_list>
<pin id="703" dir="0" index="0" bw="12" slack="0"/>
<pin id="704" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="indvar_flatten_load/1 "/>
</bind>
</comp>

<comp id="705" class="1004" name="icmp_ln104_fu_705">
<pin_list>
<pin id="706" dir="0" index="0" bw="12" slack="0"/>
<pin id="707" dir="0" index="1" bw="12" slack="0"/>
<pin id="708" dir="1" index="2" bw="1" slack="10"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln104/1 "/>
</bind>
</comp>

<comp id="711" class="1004" name="add_ln104_1_fu_711">
<pin_list>
<pin id="712" dir="0" index="0" bw="12" slack="0"/>
<pin id="713" dir="0" index="1" bw="1" slack="0"/>
<pin id="714" dir="1" index="2" bw="12" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104_1/1 "/>
</bind>
</comp>

<comp id="717" class="1004" name="j_load_load_fu_717">
<pin_list>
<pin id="718" dir="0" index="0" bw="7" slack="0"/>
<pin id="719" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="j_load/1 "/>
</bind>
</comp>

<comp id="720" class="1004" name="i_2_load_load_fu_720">
<pin_list>
<pin id="721" dir="0" index="0" bw="6" slack="0"/>
<pin id="722" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_2_load/1 "/>
</bind>
</comp>

<comp id="723" class="1004" name="add_ln104_fu_723">
<pin_list>
<pin id="724" dir="0" index="0" bw="6" slack="0"/>
<pin id="725" dir="0" index="1" bw="1" slack="0"/>
<pin id="726" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln104/1 "/>
</bind>
</comp>

<comp id="729" class="1004" name="icmp_ln105_fu_729">
<pin_list>
<pin id="730" dir="0" index="0" bw="7" slack="0"/>
<pin id="731" dir="0" index="1" bw="7" slack="0"/>
<pin id="732" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln105/1 "/>
</bind>
</comp>

<comp id="735" class="1004" name="select_ln104_fu_735">
<pin_list>
<pin id="736" dir="0" index="0" bw="1" slack="0"/>
<pin id="737" dir="0" index="1" bw="1" slack="0"/>
<pin id="738" dir="0" index="2" bw="7" slack="0"/>
<pin id="739" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104/1 "/>
</bind>
</comp>

<comp id="743" class="1004" name="select_ln104_1_fu_743">
<pin_list>
<pin id="744" dir="0" index="0" bw="1" slack="0"/>
<pin id="745" dir="0" index="1" bw="6" slack="0"/>
<pin id="746" dir="0" index="2" bw="6" slack="0"/>
<pin id="747" dir="1" index="3" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln104_1/1 "/>
</bind>
</comp>

<comp id="751" class="1004" name="trunc_ln104_fu_751">
<pin_list>
<pin id="752" dir="0" index="0" bw="6" slack="0"/>
<pin id="753" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln104/1 "/>
</bind>
</comp>

<comp id="755" class="1004" name="zext_ln104_fu_755">
<pin_list>
<pin id="756" dir="0" index="0" bw="6" slack="0"/>
<pin id="757" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln104/1 "/>
</bind>
</comp>

<comp id="759" class="1004" name="cmp45_fu_759">
<pin_list>
<pin id="760" dir="0" index="0" bw="6" slack="0"/>
<pin id="761" dir="0" index="1" bw="32" slack="0"/>
<pin id="762" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="cmp45/1 "/>
</bind>
</comp>

<comp id="765" class="1004" name="ult_fu_765">
<pin_list>
<pin id="766" dir="0" index="0" bw="6" slack="0"/>
<pin id="767" dir="0" index="1" bw="32" slack="0"/>
<pin id="768" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="ult/1 "/>
</bind>
</comp>

<comp id="771" class="1004" name="rev_fu_771">
<pin_list>
<pin id="772" dir="0" index="0" bw="1" slack="0"/>
<pin id="773" dir="0" index="1" bw="1" slack="0"/>
<pin id="774" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="rev/1 "/>
</bind>
</comp>

<comp id="777" class="1004" name="zext_ln105_fu_777">
<pin_list>
<pin id="778" dir="0" index="0" bw="7" slack="0"/>
<pin id="779" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105/1 "/>
</bind>
</comp>

<comp id="781" class="1004" name="grp_fu_781">
<pin_list>
<pin id="782" dir="0" index="0" bw="7" slack="0"/>
<pin id="783" dir="0" index="1" bw="3" slack="0"/>
<pin id="784" dir="1" index="2" bw="7" slack="1"/>
</pin_list>
<bind>
<opcode="urem(17) " fcode="urem"/>
<opset="urem_ln105/1 "/>
</bind>
</comp>

<comp id="787" class="1004" name="zext_ln105_1_fu_787">
<pin_list>
<pin id="788" dir="0" index="0" bw="7" slack="0"/>
<pin id="789" dir="1" index="1" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln105_1/1 "/>
</bind>
</comp>

<comp id="791" class="1004" name="mul_ln105_fu_791">
<pin_list>
<pin id="792" dir="0" index="0" bw="7" slack="0"/>
<pin id="793" dir="0" index="1" bw="9" slack="0"/>
<pin id="794" dir="1" index="2" bw="15" slack="0"/>
</pin_list>
<bind>
<opcode="mul(12) " fcode="mul"/>
<opset="mul_ln105/1 "/>
</bind>
</comp>

<comp id="797" class="1004" name="trunc_ln_fu_797">
<pin_list>
<pin id="798" dir="0" index="0" bw="5" slack="0"/>
<pin id="799" dir="0" index="1" bw="15" slack="0"/>
<pin id="800" dir="0" index="2" bw="5" slack="0"/>
<pin id="801" dir="0" index="3" bw="5" slack="0"/>
<pin id="802" dir="1" index="4" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="trunc_ln/1 "/>
</bind>
</comp>

<comp id="807" class="1004" name="icmp_ln108_fu_807">
<pin_list>
<pin id="808" dir="0" index="0" bw="7" slack="0"/>
<pin id="809" dir="0" index="1" bw="32" slack="0"/>
<pin id="810" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln108/1 "/>
</bind>
</comp>

<comp id="813" class="1004" name="xor_ln108_fu_813">
<pin_list>
<pin id="814" dir="0" index="0" bw="1" slack="0"/>
<pin id="815" dir="0" index="1" bw="1" slack="0"/>
<pin id="816" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="xor_ln108/1 "/>
</bind>
</comp>

<comp id="819" class="1004" name="or_ln108_fu_819">
<pin_list>
<pin id="820" dir="0" index="0" bw="1" slack="0"/>
<pin id="821" dir="0" index="1" bw="1" slack="0"/>
<pin id="822" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln108/1 "/>
</bind>
</comp>

<comp id="825" class="1004" name="trunc_ln110_fu_825">
<pin_list>
<pin id="826" dir="0" index="0" bw="64" slack="0"/>
<pin id="827" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="trunc_ln110/1 "/>
</bind>
</comp>

<comp id="829" class="1004" name="add_ln105_fu_829">
<pin_list>
<pin id="830" dir="0" index="0" bw="7" slack="0"/>
<pin id="831" dir="0" index="1" bw="1" slack="0"/>
<pin id="832" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln105/1 "/>
</bind>
</comp>

<comp id="835" class="1004" name="store_ln104_store_fu_835">
<pin_list>
<pin id="836" dir="0" index="0" bw="12" slack="0"/>
<pin id="837" dir="0" index="1" bw="12" slack="0"/>
<pin id="838" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="840" class="1004" name="store_ln104_store_fu_840">
<pin_list>
<pin id="841" dir="0" index="0" bw="6" slack="0"/>
<pin id="842" dir="0" index="1" bw="6" slack="0"/>
<pin id="843" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln104/1 "/>
</bind>
</comp>

<comp id="845" class="1004" name="store_ln105_store_fu_845">
<pin_list>
<pin id="846" dir="0" index="0" bw="7" slack="0"/>
<pin id="847" dir="0" index="1" bw="7" slack="0"/>
<pin id="848" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln105/1 "/>
</bind>
</comp>

<comp id="850" class="1004" name="icmp_ln112_fu_850">
<pin_list>
<pin id="851" dir="0" index="0" bw="7" slack="1"/>
<pin id="852" dir="0" index="1" bw="32" slack="1"/>
<pin id="853" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln112/2 "/>
</bind>
</comp>

<comp id="854" class="1004" name="valOut_last_fu_854">
<pin_list>
<pin id="855" dir="0" index="0" bw="1" slack="1"/>
<pin id="856" dir="0" index="1" bw="1" slack="0"/>
<pin id="857" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="and(23) " fcode="and"/>
<opset="valOut_last/2 "/>
</bind>
</comp>

<comp id="859" class="1004" name="p_0_fu_859">
<pin_list>
<pin id="860" dir="0" index="0" bw="64" slack="0"/>
<pin id="861" dir="0" index="1" bw="64" slack="1"/>
<pin id="862" dir="0" index="2" bw="7" slack="0"/>
<pin id="863" dir="0" index="3" bw="1" slack="0"/>
<pin id="864" dir="1" index="4" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitset(1001) " fcode="bitset"/>
<opset="p_0/2 "/>
</bind>
</comp>

<comp id="869" class="1004" name="zext_ln110_fu_869">
<pin_list>
<pin id="870" dir="0" index="0" bw="6" slack="11"/>
<pin id="871" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110/12 "/>
</bind>
</comp>

<comp id="872" class="1004" name="tmp_2_fu_872">
<pin_list>
<pin id="873" dir="0" index="0" bw="7" slack="0"/>
<pin id="874" dir="0" index="1" bw="5" slack="11"/>
<pin id="875" dir="0" index="2" bw="1" slack="0"/>
<pin id="876" dir="1" index="3" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_2/12 "/>
</bind>
</comp>

<comp id="879" class="1004" name="sub_ln110_fu_879">
<pin_list>
<pin id="880" dir="0" index="0" bw="7" slack="0"/>
<pin id="881" dir="0" index="1" bw="6" slack="0"/>
<pin id="882" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="sub(10) " fcode="sub"/>
<opset="sub_ln110/12 "/>
</bind>
</comp>

<comp id="885" class="1004" name="add_ln110_fu_885">
<pin_list>
<pin id="886" dir="0" index="0" bw="7" slack="0"/>
<pin id="887" dir="0" index="1" bw="3" slack="1"/>
<pin id="888" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln110/12 "/>
</bind>
</comp>

<comp id="890" class="1004" name="zext_ln110_1_fu_890">
<pin_list>
<pin id="891" dir="0" index="0" bw="7" slack="0"/>
<pin id="892" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln110_1/12 "/>
</bind>
</comp>

<comp id="919" class="1005" name="j_reg_919">
<pin_list>
<pin id="920" dir="0" index="0" bw="7" slack="0"/>
<pin id="921" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="j "/>
</bind>
</comp>

<comp id="926" class="1005" name="i_2_reg_926">
<pin_list>
<pin id="927" dir="0" index="0" bw="6" slack="0"/>
<pin id="928" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i_2 "/>
</bind>
</comp>

<comp id="933" class="1005" name="indvar_flatten_reg_933">
<pin_list>
<pin id="934" dir="0" index="0" bw="12" slack="0"/>
<pin id="935" dir="1" index="1" bw="12" slack="0"/>
</pin_list>
<bind>
<opset="indvar_flatten "/>
</bind>
</comp>

<comp id="940" class="1005" name="sub47_read_reg_940">
<pin_list>
<pin id="941" dir="0" index="0" bw="32" slack="1"/>
<pin id="942" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="sub47_read "/>
</bind>
</comp>

<comp id="945" class="1005" name="icmp_ln104_reg_945">
<pin_list>
<pin id="946" dir="0" index="0" bw="1" slack="10"/>
<pin id="947" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln104 "/>
</bind>
</comp>

<comp id="949" class="1005" name="select_ln104_reg_949">
<pin_list>
<pin id="950" dir="0" index="0" bw="7" slack="1"/>
<pin id="951" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="select_ln104 "/>
</bind>
</comp>

<comp id="954" class="1005" name="select_ln104_1_reg_954">
<pin_list>
<pin id="955" dir="0" index="0" bw="6" slack="11"/>
<pin id="956" dir="1" index="1" bw="6" slack="11"/>
</pin_list>
<bind>
<opset="select_ln104_1 "/>
</bind>
</comp>

<comp id="959" class="1005" name="trunc_ln104_reg_959">
<pin_list>
<pin id="960" dir="0" index="0" bw="5" slack="11"/>
<pin id="961" dir="1" index="1" bw="5" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln104 "/>
</bind>
</comp>

<comp id="964" class="1005" name="cmp45_reg_964">
<pin_list>
<pin id="965" dir="0" index="0" bw="1" slack="1"/>
<pin id="966" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="cmp45 "/>
</bind>
</comp>

<comp id="969" class="1005" name="zext_ln105_reg_969">
<pin_list>
<pin id="970" dir="0" index="0" bw="32" slack="1"/>
<pin id="971" dir="1" index="1" bw="32" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln105 "/>
</bind>
</comp>

<comp id="974" class="1005" name="trunc_ln_reg_974">
<pin_list>
<pin id="975" dir="0" index="0" bw="5" slack="1"/>
<pin id="976" dir="1" index="1" bw="5" slack="2147483647"/>
</pin_list>
<bind>
<opset="trunc_ln "/>
</bind>
</comp>

<comp id="978" class="1005" name="or_ln108_reg_978">
<pin_list>
<pin id="979" dir="0" index="0" bw="1" slack="1"/>
<pin id="980" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="or_ln108 "/>
</bind>
</comp>

<comp id="982" class="1005" name="in_stream_a_read_reg_982">
<pin_list>
<pin id="983" dir="0" index="0" bw="64" slack="1"/>
<pin id="984" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="in_stream_a_read "/>
</bind>
</comp>

<comp id="987" class="1005" name="trunc_ln110_reg_987">
<pin_list>
<pin id="988" dir="0" index="0" bw="16" slack="11"/>
<pin id="989" dir="1" index="1" bw="16" slack="11"/>
</pin_list>
<bind>
<opset="trunc_ln110 "/>
</bind>
</comp>

<comp id="1016" class="1005" name="urem_ln105_reg_1016">
<pin_list>
<pin id="1017" dir="0" index="0" bw="7" slack="1"/>
<pin id="1018" dir="1" index="1" bw="7" slack="1"/>
</pin_list>
<bind>
<opset="urem_ln105 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="191"><net_src comp="62" pin="0"/><net_sink comp="188" pin=0"/></net>

<net id="195"><net_src comp="62" pin="0"/><net_sink comp="192" pin=0"/></net>

<net id="199"><net_src comp="62" pin="0"/><net_sink comp="196" pin=0"/></net>

<net id="204"><net_src comp="84" pin="0"/><net_sink comp="200" pin=0"/></net>

<net id="205"><net_src comp="10" pin="0"/><net_sink comp="200" pin=1"/></net>

<net id="210"><net_src comp="84" pin="0"/><net_sink comp="206" pin=0"/></net>

<net id="211"><net_src comp="8" pin="0"/><net_sink comp="206" pin=1"/></net>

<net id="216"><net_src comp="84" pin="0"/><net_sink comp="212" pin=0"/></net>

<net id="217"><net_src comp="6" pin="0"/><net_sink comp="212" pin=1"/></net>

<net id="222"><net_src comp="84" pin="0"/><net_sink comp="218" pin=0"/></net>

<net id="223"><net_src comp="0" pin="0"/><net_sink comp="218" pin=1"/></net>

<net id="228"><net_src comp="112" pin="0"/><net_sink comp="224" pin=0"/></net>

<net id="229"><net_src comp="4" pin="0"/><net_sink comp="224" pin=1"/></net>

<net id="235"><net_src comp="168" pin="0"/><net_sink comp="230" pin=0"/></net>

<net id="236"><net_src comp="2" pin="0"/><net_sink comp="230" pin=1"/></net>

<net id="242"><net_src comp="12" pin="0"/><net_sink comp="237" pin=0"/></net>

<net id="243"><net_src comp="184" pin="0"/><net_sink comp="237" pin=1"/></net>

<net id="249"><net_src comp="14" pin="0"/><net_sink comp="244" pin=0"/></net>

<net id="250"><net_src comp="184" pin="0"/><net_sink comp="244" pin=1"/></net>

<net id="256"><net_src comp="16" pin="0"/><net_sink comp="251" pin=0"/></net>

<net id="257"><net_src comp="184" pin="0"/><net_sink comp="251" pin=1"/></net>

<net id="263"><net_src comp="18" pin="0"/><net_sink comp="258" pin=0"/></net>

<net id="264"><net_src comp="184" pin="0"/><net_sink comp="258" pin=1"/></net>

<net id="270"><net_src comp="20" pin="0"/><net_sink comp="265" pin=0"/></net>

<net id="271"><net_src comp="184" pin="0"/><net_sink comp="265" pin=1"/></net>

<net id="277"><net_src comp="22" pin="0"/><net_sink comp="272" pin=0"/></net>

<net id="278"><net_src comp="184" pin="0"/><net_sink comp="272" pin=1"/></net>

<net id="284"><net_src comp="24" pin="0"/><net_sink comp="279" pin=0"/></net>

<net id="285"><net_src comp="184" pin="0"/><net_sink comp="279" pin=1"/></net>

<net id="291"><net_src comp="26" pin="0"/><net_sink comp="286" pin=0"/></net>

<net id="292"><net_src comp="184" pin="0"/><net_sink comp="286" pin=1"/></net>

<net id="298"><net_src comp="28" pin="0"/><net_sink comp="293" pin=0"/></net>

<net id="299"><net_src comp="184" pin="0"/><net_sink comp="293" pin=1"/></net>

<net id="305"><net_src comp="30" pin="0"/><net_sink comp="300" pin=0"/></net>

<net id="306"><net_src comp="184" pin="0"/><net_sink comp="300" pin=1"/></net>

<net id="312"><net_src comp="32" pin="0"/><net_sink comp="307" pin=0"/></net>

<net id="313"><net_src comp="184" pin="0"/><net_sink comp="307" pin=1"/></net>

<net id="319"><net_src comp="34" pin="0"/><net_sink comp="314" pin=0"/></net>

<net id="320"><net_src comp="184" pin="0"/><net_sink comp="314" pin=1"/></net>

<net id="326"><net_src comp="36" pin="0"/><net_sink comp="321" pin=0"/></net>

<net id="327"><net_src comp="184" pin="0"/><net_sink comp="321" pin=1"/></net>

<net id="333"><net_src comp="38" pin="0"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="184" pin="0"/><net_sink comp="328" pin=1"/></net>

<net id="340"><net_src comp="40" pin="0"/><net_sink comp="335" pin=0"/></net>

<net id="341"><net_src comp="184" pin="0"/><net_sink comp="335" pin=1"/></net>

<net id="347"><net_src comp="42" pin="0"/><net_sink comp="342" pin=0"/></net>

<net id="348"><net_src comp="184" pin="0"/><net_sink comp="342" pin=1"/></net>

<net id="354"><net_src comp="44" pin="0"/><net_sink comp="349" pin=0"/></net>

<net id="355"><net_src comp="184" pin="0"/><net_sink comp="349" pin=1"/></net>

<net id="361"><net_src comp="46" pin="0"/><net_sink comp="356" pin=0"/></net>

<net id="362"><net_src comp="184" pin="0"/><net_sink comp="356" pin=1"/></net>

<net id="368"><net_src comp="48" pin="0"/><net_sink comp="363" pin=0"/></net>

<net id="369"><net_src comp="184" pin="0"/><net_sink comp="363" pin=1"/></net>

<net id="375"><net_src comp="50" pin="0"/><net_sink comp="370" pin=0"/></net>

<net id="376"><net_src comp="184" pin="0"/><net_sink comp="370" pin=1"/></net>

<net id="382"><net_src comp="52" pin="0"/><net_sink comp="377" pin=0"/></net>

<net id="383"><net_src comp="184" pin="0"/><net_sink comp="377" pin=1"/></net>

<net id="389"><net_src comp="54" pin="0"/><net_sink comp="384" pin=0"/></net>

<net id="390"><net_src comp="184" pin="0"/><net_sink comp="384" pin=1"/></net>

<net id="396"><net_src comp="56" pin="0"/><net_sink comp="391" pin=0"/></net>

<net id="397"><net_src comp="184" pin="0"/><net_sink comp="391" pin=1"/></net>

<net id="403"><net_src comp="58" pin="0"/><net_sink comp="398" pin=0"/></net>

<net id="404"><net_src comp="184" pin="0"/><net_sink comp="398" pin=1"/></net>

<net id="410"><net_src comp="60" pin="0"/><net_sink comp="405" pin=0"/></net>

<net id="411"><net_src comp="184" pin="0"/><net_sink comp="405" pin=1"/></net>

<net id="421"><net_src comp="398" pin="3"/><net_sink comp="412" pin=2"/></net>

<net id="431"><net_src comp="391" pin="3"/><net_sink comp="422" pin=2"/></net>

<net id="441"><net_src comp="384" pin="3"/><net_sink comp="432" pin=2"/></net>

<net id="451"><net_src comp="377" pin="3"/><net_sink comp="442" pin=2"/></net>

<net id="461"><net_src comp="370" pin="3"/><net_sink comp="452" pin=2"/></net>

<net id="471"><net_src comp="363" pin="3"/><net_sink comp="462" pin=2"/></net>

<net id="481"><net_src comp="356" pin="3"/><net_sink comp="472" pin=2"/></net>

<net id="491"><net_src comp="349" pin="3"/><net_sink comp="482" pin=2"/></net>

<net id="501"><net_src comp="342" pin="3"/><net_sink comp="492" pin=2"/></net>

<net id="511"><net_src comp="335" pin="3"/><net_sink comp="502" pin=2"/></net>

<net id="521"><net_src comp="328" pin="3"/><net_sink comp="512" pin=2"/></net>

<net id="531"><net_src comp="321" pin="3"/><net_sink comp="522" pin=2"/></net>

<net id="541"><net_src comp="314" pin="3"/><net_sink comp="532" pin=2"/></net>

<net id="551"><net_src comp="307" pin="3"/><net_sink comp="542" pin=2"/></net>

<net id="561"><net_src comp="300" pin="3"/><net_sink comp="552" pin=2"/></net>

<net id="571"><net_src comp="293" pin="3"/><net_sink comp="562" pin=2"/></net>

<net id="581"><net_src comp="286" pin="3"/><net_sink comp="572" pin=2"/></net>

<net id="591"><net_src comp="279" pin="3"/><net_sink comp="582" pin=2"/></net>

<net id="601"><net_src comp="272" pin="3"/><net_sink comp="592" pin=2"/></net>

<net id="611"><net_src comp="265" pin="3"/><net_sink comp="602" pin=2"/></net>

<net id="621"><net_src comp="258" pin="3"/><net_sink comp="612" pin=2"/></net>

<net id="631"><net_src comp="251" pin="3"/><net_sink comp="622" pin=2"/></net>

<net id="641"><net_src comp="244" pin="3"/><net_sink comp="632" pin=2"/></net>

<net id="651"><net_src comp="237" pin="3"/><net_sink comp="642" pin=2"/></net>

<net id="661"><net_src comp="405" pin="3"/><net_sink comp="652" pin=2"/></net>

<net id="662"><net_src comp="186" pin="0"/><net_sink comp="412" pin=4"/></net>

<net id="663"><net_src comp="186" pin="0"/><net_sink comp="422" pin=4"/></net>

<net id="664"><net_src comp="186" pin="0"/><net_sink comp="432" pin=4"/></net>

<net id="665"><net_src comp="186" pin="0"/><net_sink comp="442" pin=4"/></net>

<net id="666"><net_src comp="186" pin="0"/><net_sink comp="452" pin=4"/></net>

<net id="667"><net_src comp="186" pin="0"/><net_sink comp="462" pin=4"/></net>

<net id="668"><net_src comp="186" pin="0"/><net_sink comp="472" pin=4"/></net>

<net id="669"><net_src comp="186" pin="0"/><net_sink comp="482" pin=4"/></net>

<net id="670"><net_src comp="186" pin="0"/><net_sink comp="492" pin=4"/></net>

<net id="671"><net_src comp="186" pin="0"/><net_sink comp="502" pin=4"/></net>

<net id="672"><net_src comp="186" pin="0"/><net_sink comp="512" pin=4"/></net>

<net id="673"><net_src comp="186" pin="0"/><net_sink comp="522" pin=4"/></net>

<net id="674"><net_src comp="186" pin="0"/><net_sink comp="532" pin=4"/></net>

<net id="675"><net_src comp="186" pin="0"/><net_sink comp="542" pin=4"/></net>

<net id="676"><net_src comp="186" pin="0"/><net_sink comp="552" pin=4"/></net>

<net id="677"><net_src comp="186" pin="0"/><net_sink comp="562" pin=4"/></net>

<net id="678"><net_src comp="186" pin="0"/><net_sink comp="572" pin=4"/></net>

<net id="679"><net_src comp="186" pin="0"/><net_sink comp="582" pin=4"/></net>

<net id="680"><net_src comp="186" pin="0"/><net_sink comp="592" pin=4"/></net>

<net id="681"><net_src comp="186" pin="0"/><net_sink comp="602" pin=4"/></net>

<net id="682"><net_src comp="186" pin="0"/><net_sink comp="612" pin=4"/></net>

<net id="683"><net_src comp="186" pin="0"/><net_sink comp="622" pin=4"/></net>

<net id="684"><net_src comp="186" pin="0"/><net_sink comp="632" pin=4"/></net>

<net id="685"><net_src comp="186" pin="0"/><net_sink comp="642" pin=4"/></net>

<net id="686"><net_src comp="186" pin="0"/><net_sink comp="652" pin=4"/></net>

<net id="691"><net_src comp="86" pin="0"/><net_sink comp="687" pin=0"/></net>

<net id="696"><net_src comp="88" pin="0"/><net_sink comp="692" pin=0"/></net>

<net id="701"><net_src comp="90" pin="0"/><net_sink comp="697" pin=0"/></net>

<net id="709"><net_src comp="702" pin="1"/><net_sink comp="705" pin=0"/></net>

<net id="710"><net_src comp="92" pin="0"/><net_sink comp="705" pin=1"/></net>

<net id="715"><net_src comp="702" pin="1"/><net_sink comp="711" pin=0"/></net>

<net id="716"><net_src comp="94" pin="0"/><net_sink comp="711" pin=1"/></net>

<net id="727"><net_src comp="720" pin="1"/><net_sink comp="723" pin=0"/></net>

<net id="728"><net_src comp="96" pin="0"/><net_sink comp="723" pin=1"/></net>

<net id="733"><net_src comp="717" pin="1"/><net_sink comp="729" pin=0"/></net>

<net id="734"><net_src comp="98" pin="0"/><net_sink comp="729" pin=1"/></net>

<net id="740"><net_src comp="729" pin="2"/><net_sink comp="735" pin=0"/></net>

<net id="741"><net_src comp="90" pin="0"/><net_sink comp="735" pin=1"/></net>

<net id="742"><net_src comp="717" pin="1"/><net_sink comp="735" pin=2"/></net>

<net id="748"><net_src comp="729" pin="2"/><net_sink comp="743" pin=0"/></net>

<net id="749"><net_src comp="723" pin="2"/><net_sink comp="743" pin=1"/></net>

<net id="750"><net_src comp="720" pin="1"/><net_sink comp="743" pin=2"/></net>

<net id="754"><net_src comp="743" pin="3"/><net_sink comp="751" pin=0"/></net>

<net id="758"><net_src comp="743" pin="3"/><net_sink comp="755" pin=0"/></net>

<net id="763"><net_src comp="755" pin="1"/><net_sink comp="759" pin=0"/></net>

<net id="764"><net_src comp="212" pin="2"/><net_sink comp="759" pin=1"/></net>

<net id="769"><net_src comp="755" pin="1"/><net_sink comp="765" pin=0"/></net>

<net id="770"><net_src comp="206" pin="2"/><net_sink comp="765" pin=1"/></net>

<net id="775"><net_src comp="765" pin="2"/><net_sink comp="771" pin=0"/></net>

<net id="776"><net_src comp="100" pin="0"/><net_sink comp="771" pin=1"/></net>

<net id="780"><net_src comp="735" pin="3"/><net_sink comp="777" pin=0"/></net>

<net id="785"><net_src comp="735" pin="3"/><net_sink comp="781" pin=0"/></net>

<net id="786"><net_src comp="102" pin="0"/><net_sink comp="781" pin=1"/></net>

<net id="790"><net_src comp="735" pin="3"/><net_sink comp="787" pin=0"/></net>

<net id="795"><net_src comp="787" pin="1"/><net_sink comp="791" pin=0"/></net>

<net id="796"><net_src comp="104" pin="0"/><net_sink comp="791" pin=1"/></net>

<net id="803"><net_src comp="106" pin="0"/><net_sink comp="797" pin=0"/></net>

<net id="804"><net_src comp="791" pin="2"/><net_sink comp="797" pin=1"/></net>

<net id="805"><net_src comp="108" pin="0"/><net_sink comp="797" pin=2"/></net>

<net id="806"><net_src comp="110" pin="0"/><net_sink comp="797" pin=3"/></net>

<net id="811"><net_src comp="777" pin="1"/><net_sink comp="807" pin=0"/></net>

<net id="812"><net_src comp="200" pin="2"/><net_sink comp="807" pin=1"/></net>

<net id="817"><net_src comp="807" pin="2"/><net_sink comp="813" pin=0"/></net>

<net id="818"><net_src comp="100" pin="0"/><net_sink comp="813" pin=1"/></net>

<net id="823"><net_src comp="813" pin="2"/><net_sink comp="819" pin=0"/></net>

<net id="824"><net_src comp="771" pin="2"/><net_sink comp="819" pin=1"/></net>

<net id="828"><net_src comp="224" pin="2"/><net_sink comp="825" pin=0"/></net>

<net id="833"><net_src comp="735" pin="3"/><net_sink comp="829" pin=0"/></net>

<net id="834"><net_src comp="114" pin="0"/><net_sink comp="829" pin=1"/></net>

<net id="839"><net_src comp="711" pin="2"/><net_sink comp="835" pin=0"/></net>

<net id="844"><net_src comp="743" pin="3"/><net_sink comp="840" pin=0"/></net>

<net id="849"><net_src comp="829" pin="2"/><net_sink comp="845" pin=0"/></net>

<net id="858"><net_src comp="850" pin="2"/><net_sink comp="854" pin=1"/></net>

<net id="865"><net_src comp="164" pin="0"/><net_sink comp="859" pin=0"/></net>

<net id="866"><net_src comp="166" pin="0"/><net_sink comp="859" pin=2"/></net>

<net id="867"><net_src comp="854" pin="2"/><net_sink comp="859" pin=3"/></net>

<net id="868"><net_src comp="859" pin="4"/><net_sink comp="230" pin=2"/></net>

<net id="877"><net_src comp="178" pin="0"/><net_sink comp="872" pin=0"/></net>

<net id="878"><net_src comp="180" pin="0"/><net_sink comp="872" pin=2"/></net>

<net id="883"><net_src comp="872" pin="3"/><net_sink comp="879" pin=0"/></net>

<net id="884"><net_src comp="869" pin="1"/><net_sink comp="879" pin=1"/></net>

<net id="889"><net_src comp="879" pin="2"/><net_sink comp="885" pin=0"/></net>

<net id="893"><net_src comp="885" pin="2"/><net_sink comp="890" pin=0"/></net>

<net id="894"><net_src comp="890" pin="1"/><net_sink comp="237" pin=2"/></net>

<net id="895"><net_src comp="890" pin="1"/><net_sink comp="244" pin=2"/></net>

<net id="896"><net_src comp="890" pin="1"/><net_sink comp="251" pin=2"/></net>

<net id="897"><net_src comp="890" pin="1"/><net_sink comp="258" pin=2"/></net>

<net id="898"><net_src comp="890" pin="1"/><net_sink comp="265" pin=2"/></net>

<net id="899"><net_src comp="890" pin="1"/><net_sink comp="272" pin=2"/></net>

<net id="900"><net_src comp="890" pin="1"/><net_sink comp="279" pin=2"/></net>

<net id="901"><net_src comp="890" pin="1"/><net_sink comp="286" pin=2"/></net>

<net id="902"><net_src comp="890" pin="1"/><net_sink comp="293" pin=2"/></net>

<net id="903"><net_src comp="890" pin="1"/><net_sink comp="300" pin=2"/></net>

<net id="904"><net_src comp="890" pin="1"/><net_sink comp="307" pin=2"/></net>

<net id="905"><net_src comp="890" pin="1"/><net_sink comp="314" pin=2"/></net>

<net id="906"><net_src comp="890" pin="1"/><net_sink comp="321" pin=2"/></net>

<net id="907"><net_src comp="890" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="908"><net_src comp="890" pin="1"/><net_sink comp="335" pin=2"/></net>

<net id="909"><net_src comp="890" pin="1"/><net_sink comp="342" pin=2"/></net>

<net id="910"><net_src comp="890" pin="1"/><net_sink comp="349" pin=2"/></net>

<net id="911"><net_src comp="890" pin="1"/><net_sink comp="356" pin=2"/></net>

<net id="912"><net_src comp="890" pin="1"/><net_sink comp="363" pin=2"/></net>

<net id="913"><net_src comp="890" pin="1"/><net_sink comp="370" pin=2"/></net>

<net id="914"><net_src comp="890" pin="1"/><net_sink comp="377" pin=2"/></net>

<net id="915"><net_src comp="890" pin="1"/><net_sink comp="384" pin=2"/></net>

<net id="916"><net_src comp="890" pin="1"/><net_sink comp="391" pin=2"/></net>

<net id="917"><net_src comp="890" pin="1"/><net_sink comp="398" pin=2"/></net>

<net id="918"><net_src comp="890" pin="1"/><net_sink comp="405" pin=2"/></net>

<net id="922"><net_src comp="188" pin="1"/><net_sink comp="919" pin=0"/></net>

<net id="923"><net_src comp="919" pin="1"/><net_sink comp="697" pin=1"/></net>

<net id="924"><net_src comp="919" pin="1"/><net_sink comp="717" pin=0"/></net>

<net id="925"><net_src comp="919" pin="1"/><net_sink comp="845" pin=1"/></net>

<net id="929"><net_src comp="192" pin="1"/><net_sink comp="926" pin=0"/></net>

<net id="930"><net_src comp="926" pin="1"/><net_sink comp="692" pin=1"/></net>

<net id="931"><net_src comp="926" pin="1"/><net_sink comp="720" pin=0"/></net>

<net id="932"><net_src comp="926" pin="1"/><net_sink comp="840" pin=1"/></net>

<net id="936"><net_src comp="196" pin="1"/><net_sink comp="933" pin=0"/></net>

<net id="937"><net_src comp="933" pin="1"/><net_sink comp="687" pin=1"/></net>

<net id="938"><net_src comp="933" pin="1"/><net_sink comp="702" pin=0"/></net>

<net id="939"><net_src comp="933" pin="1"/><net_sink comp="835" pin=1"/></net>

<net id="943"><net_src comp="218" pin="2"/><net_sink comp="940" pin=0"/></net>

<net id="944"><net_src comp="940" pin="1"/><net_sink comp="850" pin=1"/></net>

<net id="948"><net_src comp="705" pin="2"/><net_sink comp="945" pin=0"/></net>

<net id="952"><net_src comp="735" pin="3"/><net_sink comp="949" pin=0"/></net>

<net id="953"><net_src comp="949" pin="1"/><net_sink comp="781" pin=0"/></net>

<net id="957"><net_src comp="743" pin="3"/><net_sink comp="954" pin=0"/></net>

<net id="958"><net_src comp="954" pin="1"/><net_sink comp="869" pin=0"/></net>

<net id="962"><net_src comp="751" pin="1"/><net_sink comp="959" pin=0"/></net>

<net id="963"><net_src comp="959" pin="1"/><net_sink comp="872" pin=1"/></net>

<net id="967"><net_src comp="759" pin="2"/><net_sink comp="964" pin=0"/></net>

<net id="968"><net_src comp="964" pin="1"/><net_sink comp="854" pin=0"/></net>

<net id="972"><net_src comp="777" pin="1"/><net_sink comp="969" pin=0"/></net>

<net id="973"><net_src comp="969" pin="1"/><net_sink comp="850" pin=0"/></net>

<net id="977"><net_src comp="797" pin="4"/><net_sink comp="974" pin=0"/></net>

<net id="981"><net_src comp="819" pin="2"/><net_sink comp="978" pin=0"/></net>

<net id="985"><net_src comp="224" pin="2"/><net_sink comp="982" pin=0"/></net>

<net id="986"><net_src comp="982" pin="1"/><net_sink comp="859" pin=1"/></net>

<net id="990"><net_src comp="825" pin="1"/><net_sink comp="987" pin=0"/></net>

<net id="991"><net_src comp="987" pin="1"/><net_sink comp="412" pin=4"/></net>

<net id="992"><net_src comp="987" pin="1"/><net_sink comp="422" pin=4"/></net>

<net id="993"><net_src comp="987" pin="1"/><net_sink comp="432" pin=4"/></net>

<net id="994"><net_src comp="987" pin="1"/><net_sink comp="442" pin=4"/></net>

<net id="995"><net_src comp="987" pin="1"/><net_sink comp="452" pin=4"/></net>

<net id="996"><net_src comp="987" pin="1"/><net_sink comp="462" pin=4"/></net>

<net id="997"><net_src comp="987" pin="1"/><net_sink comp="472" pin=4"/></net>

<net id="998"><net_src comp="987" pin="1"/><net_sink comp="482" pin=4"/></net>

<net id="999"><net_src comp="987" pin="1"/><net_sink comp="492" pin=4"/></net>

<net id="1000"><net_src comp="987" pin="1"/><net_sink comp="502" pin=4"/></net>

<net id="1001"><net_src comp="987" pin="1"/><net_sink comp="512" pin=4"/></net>

<net id="1002"><net_src comp="987" pin="1"/><net_sink comp="522" pin=4"/></net>

<net id="1003"><net_src comp="987" pin="1"/><net_sink comp="532" pin=4"/></net>

<net id="1004"><net_src comp="987" pin="1"/><net_sink comp="542" pin=4"/></net>

<net id="1005"><net_src comp="987" pin="1"/><net_sink comp="552" pin=4"/></net>

<net id="1006"><net_src comp="987" pin="1"/><net_sink comp="562" pin=4"/></net>

<net id="1007"><net_src comp="987" pin="1"/><net_sink comp="572" pin=4"/></net>

<net id="1008"><net_src comp="987" pin="1"/><net_sink comp="582" pin=4"/></net>

<net id="1009"><net_src comp="987" pin="1"/><net_sink comp="592" pin=4"/></net>

<net id="1010"><net_src comp="987" pin="1"/><net_sink comp="602" pin=4"/></net>

<net id="1011"><net_src comp="987" pin="1"/><net_sink comp="612" pin=4"/></net>

<net id="1012"><net_src comp="987" pin="1"/><net_sink comp="622" pin=4"/></net>

<net id="1013"><net_src comp="987" pin="1"/><net_sink comp="632" pin=4"/></net>

<net id="1014"><net_src comp="987" pin="1"/><net_sink comp="642" pin=4"/></net>

<net id="1015"><net_src comp="987" pin="1"/><net_sink comp="652" pin=4"/></net>

<net id="1019"><net_src comp="781" pin="2"/><net_sink comp="1016" pin=0"/></net>

<net id="1020"><net_src comp="1016" pin="1"/><net_sink comp="885" pin=1"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: out_stream | {2 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17 | {12 }
	Port: SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_15 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23 | {12 }
	Port: p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24 | {12 }
 - Input state : 
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : sub47 | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : in_stream_a | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : sub | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : empty | {1 }
	Port: SMM_CIF_0_1_Pipeline_VITIS_LOOP_104_1_VITIS_LOOP_105_2 : mul_ln101_1 | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln104 : 1
		store_ln105 : 1
		indvar_flatten_load : 1
		icmp_ln104 : 2
		add_ln104_1 : 2
		br_ln104 : 3
		j_load : 1
		i_2_load : 1
		add_ln104 : 2
		icmp_ln105 : 2
		select_ln104 : 3
		select_ln104_1 : 3
		trunc_ln104 : 4
		zext_ln104 : 4
		cmp45 : 5
		ult : 5
		rev : 6
		zext_ln105 : 4
		urem_ln105 : 4
		zext_ln105_1 : 4
		mul_ln105 : 5
		trunc_ln : 6
		icmp_ln108 : 5
		xor_ln108 : 6
		or_ln108 : 6
		br_ln108 : 6
		add_ln105 : 4
		store_ln104 : 3
		store_ln104 : 4
		store_ln105 : 5
	State 2
		valOut_last : 1
		p_0 : 1
		write_ln114 : 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
		sub_ln110 : 1
		add_ln110 : 2
		zext_ln110_1 : 3
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_10_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_11_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_12_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_13_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_14_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_15_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_16_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_17_addr : 4
		SMM_CIF_0_1_stream_AXI_VAL_0_stream_AXI_VAL_0_B_18_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_10_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_11_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_12_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_13_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_14_addr : 4
		SMM_CIF_0_1_hls_stream_AXI_VAL_0_hls_stream_AXI_VAL_0_B : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_16_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_17_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_18_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_19_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_20_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_21_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_22_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_23_addr : 4
		p_ZZ11SMM_CIF_0_1RN3hls6streamI7AXI_VALLi0EEES3_E1B_24_addr : 4
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln110 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5
		store_ln117 : 5


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|------------------------------|---------|---------|---------|
| Operation|        Functional Unit       |   DSP   |    FF   |   LUT   |
|----------|------------------------------|---------|---------|---------|
|   urem   |          grp_fu_781          |    0    |   162   |   102   |
|----------|------------------------------|---------|---------|---------|
|          |       icmp_ln104_fu_705      |    0    |    0    |    12   |
|          |       icmp_ln105_fu_729      |    0    |    0    |    14   |
|   icmp   |         cmp45_fu_759         |    0    |    0    |    39   |
|          |          ult_fu_765          |    0    |    0    |    39   |
|          |       icmp_ln108_fu_807      |    0    |    0    |    39   |
|          |       icmp_ln112_fu_850      |    0    |    0    |    39   |
|----------|------------------------------|---------|---------|---------|
|    mul   |       mul_ln105_fu_791       |    0    |    0    |    51   |
|----------|------------------------------|---------|---------|---------|
|          |      add_ln104_1_fu_711      |    0    |    0    |    12   |
|    add   |       add_ln104_fu_723       |    0    |    0    |    14   |
|          |       add_ln105_fu_829       |    0    |    0    |    14   |
|          |       add_ln110_fu_885       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|  select  |      select_ln104_fu_735     |    0    |    0    |    7    |
|          |     select_ln104_1_fu_743    |    0    |    0    |    6    |
|----------|------------------------------|---------|---------|---------|
|    sub   |       sub_ln110_fu_879       |    0    |    0    |    7    |
|----------|------------------------------|---------|---------|---------|
|    xor   |          rev_fu_771          |    0    |    0    |    2    |
|          |       xor_ln108_fu_813       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    or    |        or_ln108_fu_819       |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|    and   |      valOut_last_fu_854      |    0    |    0    |    2    |
|----------|------------------------------|---------|---------|---------|
|          | mul_ln101_1_read_read_fu_200 |    0    |    0    |    0    |
|          |        tmp_read_fu_206       |    0    |    0    |    0    |
|   read   |     sub_read_read_fu_212     |    0    |    0    |    0    |
|          |    sub47_read_read_fu_218    |    0    |    0    |    0    |
|          | in_stream_a_read_read_fu_224 |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   write  |   write_ln114_write_fu_230   |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   trunc  |      trunc_ln104_fu_751      |    0    |    0    |    0    |
|          |      trunc_ln110_fu_825      |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|          |       zext_ln104_fu_755      |    0    |    0    |    0    |
|          |       zext_ln105_fu_777      |    0    |    0    |    0    |
|   zext   |      zext_ln105_1_fu_787     |    0    |    0    |    0    |
|          |       zext_ln110_fu_869      |    0    |    0    |    0    |
|          |      zext_ln110_1_fu_890     |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|partselect|        trunc_ln_fu_797       |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|  bitset  |          p_0_fu_859          |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|bitconcatenate|         tmp_2_fu_872         |    0    |    0    |    0    |
|----------|------------------------------|---------|---------|---------|
|   Total  |                              |    0    |   162   |   410   |
|----------|------------------------------|---------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      cmp45_reg_964     |    1   |
|       i_2_reg_926      |    6   |
|   icmp_ln104_reg_945   |    1   |
|in_stream_a_read_reg_982|   64   |
| indvar_flatten_reg_933 |   12   |
|        j_reg_919       |    7   |
|    or_ln108_reg_978    |    1   |
| select_ln104_1_reg_954 |    6   |
|  select_ln104_reg_949  |    7   |
|   sub47_read_reg_940   |   32   |
|   trunc_ln104_reg_959  |    5   |
|   trunc_ln110_reg_987  |   16   |
|    trunc_ln_reg_974    |    5   |
|   urem_ln105_reg_1016  |    7   |
|   zext_ln105_reg_969   |   32   |
+------------------------+--------+
|          Total         |   202  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_412 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_422 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_432 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_442 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_452 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_462 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_472 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_482 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_492 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_502 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_512 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_522 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_532 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_542 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_552 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_562 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_572 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_582 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_592 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_602 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_612 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_622 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_632 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_642 |  p4  |   2  |   7  |   14   ||    9    |
| grp_access_fu_652 |  p4  |   2  |   7  |   14   ||    9    |
|     grp_fu_781    |  p0  |   2  |   7  |   14   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   364  ||  41.288 ||   234   |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+--------+
|           |   DSP  |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+--------+
|  Function |    0   |    -   |   162  |   410  |
|   Memory  |    -   |    -   |    -   |    -   |
|Multiplexer|    -   |   41   |    -   |   234  |
|  Register |    -   |    -   |   202  |    -   |
+-----------+--------+--------+--------+--------+
|   Total   |    0   |   41   |   364  |   644  |
+-----------+--------+--------+--------+--------+
