****************************************
Report : Averaged Power
Design : top
Version: T-2022.03-SP5
Date   : Mon Feb 24 21:28:55 2025
****************************************



  Attributes
  ----------
      i  -  Including register clock pin internal power
      u  -  User defined power group

                        Internal  Switching  Leakage    Total
Power Group             Power     Power      Power      Power   (     %)  Attrs
--------------------------------------------------------------------------------
clock_network              0.0000    0.0000    0.0000    0.0000 ( 0.00%)  i
register                   0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
combinational           4.120e-07 1.020e-06 8.716e-10 1.433e-06 (100.00%) 
sequential                 0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
memory                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
io_pad                     0.0000    0.0000    0.0000    0.0000 ( 0.00%)  
black_box                  0.0000    0.0000    0.0000    0.0000 ( 0.00%)  

  Net Switching Power  = 1.020e-06   (71.19%)
  Cell Internal Power  = 4.120e-07   (28.75%)
  Cell Leakage Power   = 8.716e-10   ( 0.06%)
                         ---------
Total Power            = 1.433e-06  (100.00%)

1
