

================================================================
== Vitis HLS Report for 'activation_accelerator_Pipeline_VITIS_LOOP_190_2'
================================================================
* Date:           Tue Sep 23 21:33:49 2025

* Version:        2022.2 (Build 3670227 on Oct 13 2022)
* Project:        activation_accelerator
* Solution:       baseline (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xck26-sfvc784-2LV-c


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  7.016 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+---------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   | Pipeline|
    |   min   |   max   |    min   |    max   |  min  |  max  |   Type  |
    +---------+---------+----------+----------+-------+-------+---------+
    |    98315|    98315|  0.983 ms|  0.983 ms|  98315|  98315|       no|
    +---------+---------+----------+----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_190_2  |    98313|    98313|        13|          3|          1|  32768|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 3, depth = 13


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 13
* Pipeline : 1
  Pipeline-0 : II = 3, D = 13, States = { 1 2 3 4 5 6 7 8 9 10 11 12 13 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 5 
5 --> 6 
6 --> 7 
7 --> 8 
8 --> 9 
9 --> 10 
10 --> 11 
11 --> 12 
12 --> 13 
13 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.52>
ST_1 : Operation 16 [1/1] (0.00ns)   --->   "%var = alloca i32 1"   --->   Operation 16 'alloca' 'var' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%i = alloca i32 1"   --->   Operation 17 'alloca' 'i' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%mean_read = read i32 @_ssdm_op_Read.ap_auto.float, i32 %mean"   --->   Operation 18 'read' 'mean_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.42ns)   --->   "%store_ln0 = store i16 0, i16 %i"   --->   Operation 19 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 20 [1/1] (0.42ns)   --->   "%store_ln0 = store i32 0, i32 %var"   --->   Operation 20 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 21 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc9.i"   --->   Operation 21 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%i_9 = load i16 %i" [activation_accelerator.cpp:190]   --->   Operation 22 'load' 'i_9' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 23 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (1.10ns)   --->   "%icmp_ln190 = icmp_eq  i16 %i_9, i16 32768" [activation_accelerator.cpp:190]   --->   Operation 24 'icmp' 'icmp_ln190' <Predicate = true> <Delay = 1.10> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 1.10> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 32768, i64 32768, i64 32768"   --->   Operation 25 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.85ns)   --->   "%add_ln190 = add i16 %i_9, i16 1" [activation_accelerator.cpp:190]   --->   Operation 26 'add' 'add_ln190' <Predicate = true> <Delay = 0.85> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.85> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.00ns)   --->   "%br_ln190 = br i1 %icmp_ln190, void %for.inc9.i.split, void %for.end11.i.exitStub" [activation_accelerator.cpp:190]   --->   Operation 27 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%i_17_cast = zext i16 %i_9" [activation_accelerator.cpp:190]   --->   Operation 28 'zext' 'i_17_cast' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 29 [1/1] (0.00ns)   --->   "%x_addr = getelementptr i32 %x, i64 0, i64 %i_17_cast" [activation_accelerator.cpp:191]   --->   Operation 29 'getelementptr' 'x_addr' <Predicate = (!icmp_ln190)> <Delay = 0.00>
ST_1 : Operation 30 [2/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:191]   --->   Operation 30 'load' 'x_load' <Predicate = (!icmp_ln190)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>
ST_1 : Operation 31 [1/1] (0.42ns)   --->   "%store_ln190 = store i16 %add_ln190, i16 %i" [activation_accelerator.cpp:190]   --->   Operation 31 'store' 'store_ln190' <Predicate = (!icmp_ln190)> <Delay = 0.42>

State 2 <SV = 1> <Delay = 1.23>
ST_2 : Operation 32 [1/2] (1.23ns)   --->   "%x_load = load i15 %x_addr" [activation_accelerator.cpp:191]   --->   Operation 32 'load' 'x_load' <Predicate = (!icmp_ln190)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 32> <Depth = 32768> <RAM>

State 3 <SV = 2> <Delay = 6.43>
ST_3 : Operation 33 [4/4] (6.43ns)   --->   "%diff = fsub i32 %x_load, i32 %mean_read" [activation_accelerator.cpp:191]   --->   Operation 33 'fsub' 'diff' <Predicate = (!icmp_ln190)> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 4 <SV = 3> <Delay = 6.43>
ST_4 : Operation 34 [3/4] (6.43ns)   --->   "%diff = fsub i32 %x_load, i32 %mean_read" [activation_accelerator.cpp:191]   --->   Operation 34 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 5 <SV = 4> <Delay = 6.43>
ST_5 : Operation 35 [2/4] (6.43ns)   --->   "%diff = fsub i32 %x_load, i32 %mean_read" [activation_accelerator.cpp:191]   --->   Operation 35 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 6 <SV = 5> <Delay = 6.43>
ST_6 : Operation 36 [1/4] (6.43ns)   --->   "%diff = fsub i32 %x_load, i32 %mean_read" [activation_accelerator.cpp:191]   --->   Operation 36 'fsub' 'diff' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 7 <SV = 6> <Delay = 7.01>
ST_7 : Operation 37 [3/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:192]   --->   Operation 37 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 8 <SV = 7> <Delay = 7.01>
ST_8 : Operation 38 [2/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:192]   --->   Operation 38 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 9 <SV = 8> <Delay = 7.01>
ST_9 : Operation 39 [1/3] (7.01ns)   --->   "%mul_i1 = fmul i32 %diff, i32 %diff" [activation_accelerator.cpp:192]   --->   Operation 39 'fmul' 'mul_i1' <Predicate = true> <Delay = 7.01> <CoreInst = "FMul_maxdsp">   --->   Core 30 'FMul_maxdsp' <Latency = 2> <II = 1> <Delay = 7.01> <FuncUnit> <Opcode : 'fmul'> <InPorts = 2> <OutPorts = 1>

State 10 <SV = 9> <Delay = 6.43>
ST_10 : Operation 40 [1/1] (0.00ns)   --->   "%var_load_1 = load i32 %var" [activation_accelerator.cpp:192]   --->   Operation 40 'load' 'var_load_1' <Predicate = true> <Delay = 0.00>
ST_10 : Operation 41 [4/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:192]   --->   Operation 41 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_10 : Operation 48 [1/1] (0.00ns)   --->   "%var_load = load i32 %var"   --->   Operation 48 'load' 'var_load' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 49 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.floatP0A, i32 %var_1_out, i32 %var_load"   --->   Operation 49 'write' 'write_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>
ST_10 : Operation 50 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 50 'ret' 'ret_ln0' <Predicate = (icmp_ln190)> <Delay = 0.00>

State 11 <SV = 10> <Delay = 6.43>
ST_11 : Operation 42 [3/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:192]   --->   Operation 42 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 12 <SV = 11> <Delay = 6.43>
ST_12 : Operation 43 [2/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:192]   --->   Operation 43 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>

State 13 <SV = 12> <Delay = 6.86>
ST_13 : Operation 44 [1/1] (0.00ns)   --->   "%specloopname_ln189 = specloopname void @_ssdm_op_SpecLoopName, void @empty_29" [activation_accelerator.cpp:189]   --->   Operation 44 'specloopname' 'specloopname_ln189' <Predicate = true> <Delay = 0.00>
ST_13 : Operation 45 [1/4] (6.43ns)   --->   "%var_1 = fadd i32 %var_load_1, i32 %mul_i1" [activation_accelerator.cpp:192]   --->   Operation 45 'fadd' 'var_1' <Predicate = true> <Delay = 6.43> <CoreInst = "FAddSub_fulldsp">   --->   Core 18 'FAddSub_fulldsp' <Latency = 3> <II = 1> <Delay = 6.43> <FuncUnit> <Opcode : 'fadd' 'fsub'> <InPorts = 2> <OutPorts = 1>
ST_13 : Operation 46 [1/1] (0.42ns)   --->   "%store_ln190 = store i32 %var_1, i32 %var" [activation_accelerator.cpp:190]   --->   Operation 46 'store' 'store_ln190' <Predicate = true> <Delay = 0.42>
ST_13 : Operation 47 [1/1] (0.00ns)   --->   "%br_ln190 = br void %for.inc9.i" [activation_accelerator.cpp:190]   --->   Operation 47 'br' 'br_ln190' <Predicate = true> <Delay = 0.00>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 10ns, clock uncertainty: 2.7ns.

 <State 1>: 1.53ns
The critical path consists of the following:
	'alloca' operation ('i') [5]  (0 ns)
	'load' operation ('i', activation_accelerator.cpp:190) on local variable 'i' [11]  (0 ns)
	'add' operation ('add_ln190', activation_accelerator.cpp:190) [15]  (0.853 ns)
	'store' operation ('store_ln190', activation_accelerator.cpp:190) of variable 'add_ln190', activation_accelerator.cpp:190 on local variable 'i' [26]  (0.427 ns)
	blocking operation 0.249 ns on control path)

 <State 2>: 1.24ns
The critical path consists of the following:
	'load' operation ('x_load', activation_accelerator.cpp:191) on array 'x' [22]  (1.24 ns)

 <State 3>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:191) [23]  (6.44 ns)

 <State 4>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:191) [23]  (6.44 ns)

 <State 5>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:191) [23]  (6.44 ns)

 <State 6>: 6.44ns
The critical path consists of the following:
	'fsub' operation ('diff', activation_accelerator.cpp:191) [23]  (6.44 ns)

 <State 7>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:192) [24]  (7.02 ns)

 <State 8>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:192) [24]  (7.02 ns)

 <State 9>: 7.02ns
The critical path consists of the following:
	'fmul' operation ('mul_i1', activation_accelerator.cpp:192) [24]  (7.02 ns)

 <State 10>: 6.44ns
The critical path consists of the following:
	'load' operation ('var_load_1', activation_accelerator.cpp:192) on local variable 'var' [18]  (0 ns)
	'fadd' operation ('var', activation_accelerator.cpp:192) [25]  (6.44 ns)

 <State 11>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:192) [25]  (6.44 ns)

 <State 12>: 6.44ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:192) [25]  (6.44 ns)

 <State 13>: 6.86ns
The critical path consists of the following:
	'fadd' operation ('var', activation_accelerator.cpp:192) [25]  (6.44 ns)
	'store' operation ('store_ln190', activation_accelerator.cpp:190) of variable 'var', activation_accelerator.cpp:192 on local variable 'var' [27]  (0.427 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4
	State 5
	State 6
	State 7
	State 8
	State 9
	State 10
	State 11
	State 12
	State 13


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
