Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  3 22:33:42 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 26) to (Rev. 27)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  3 21:20:36 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 25) to (Rev. 26)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  3 21:17:46 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 25)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  3 21:01:34 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 23) to (Rev. 25)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Wed Jan  3 19:50:28 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 22) to (Rev. 23)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan  2 22:06:55 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 21) to (Rev. 22)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan  2 21:57:55 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 21)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Tue Jan  2 21:57:55 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_mnist_0_0 (xilinx.com:user:mnist:1.0 (Rev. 16)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 23:37:18 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 20) to (Rev. 21)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 23:09:59 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 19) to (Rev. 20)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 23:06:32 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 18) to (Rev. 19)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 22:25:06 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 17) to (Rev. 18)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 13:44:32 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_mnist_0_0 (xilinx.com:user:mnist:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 13:03:35 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 16) to (Rev. 17)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 09:39:08 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_mnist_0_0 (xilinx.com:user:mnist:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Mon Jan  1 00:18:17 2024
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_mnist_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_mnist_0_0 (xilinx.com:user:mnist:1.0) from (Rev. 13) to (Rev. 14)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_mnist_0_0'. These changes may impact your design.


-Upgraded port 's00_axis_tdata' width 8 differs from original width 32


3. Customization warnings
-------------------------

An attempt to modify the value of disabled parameter 'C_S00_AXIS_TDATA_WIDTH' from '8' to '32' has been ignored for IP 'system_mnist_0_0'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:mnist:1.0 -user_name system_mnist_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {system_mnist_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {system_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {0} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {system_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.000} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {system_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {0} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {system_processing_system7_0_0_FCLK_CLK0} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.000} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips system_mnist_0_0]







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 22:08:12 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 15) to (Rev. 16)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 16:08:31 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 14) to (Rev. 15)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 15:35:46 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 13) to (Rev. 14)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 15:22:41 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 12) to (Rev. 13)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 15:16:43 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 12)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 15:15:29 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 11) to (Rev. 12)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 15:11:08 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 9) to (Rev. 11)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Interface Information
------------------------

Detected external interface differences while upgrading 'system_red_block_mnist_0_0'.


-Upgrade has removed interface 'M01_AXIS_MNIST'

-Upgrade has removed interface 'M01_AXIS_MNIST_CLK'

-Upgrade has removed interface 'M01_AXIS_MNIST_RST'


3. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_red_block_mnist_0_0'. These changes may impact your design.


-Upgrade has removed port 'm01_axis_mnist_aclk'

-Upgrade has removed port 'm01_axis_mnist_aresetn'

-Upgrade has removed port 'm01_axis_mnist_tdata'

-Upgrade has removed port 'm01_axis_mnist_tlast'

-Upgrade has removed port 'm01_axis_mnist_tready'

-Upgrade has removed port 'm01_axis_mnist_tvalid'

-Upgrade has added port 'mnist_data'

-Upgrade has added port 'mnist_data_valid'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 14:56:27 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 9)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 11:49:47 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 8) to (Rev. 9)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 11:25:26 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 7) to (Rev. 8)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sun Dec 31 00:05:48 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 5) to (Rev. 7)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_red_block_mnist_0_0'. These changes may impact your design.


-Upgrade has added port 'm00_axis_tkeep'

-Upgrade has added port 'm00_axis_tuser'

-Upgrade has added port 's00_axis_tkeep'

-Upgrade has added port 's00_axis_tuser'







Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 30 23:23:12 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 5)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 30 21:29:49 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 4) to (Rev. 5)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 30 21:27:47 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the conversion of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0 (Rev. 4)) to Vivado generation flows.






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 30 10:59:42 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

SUCCESS in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 3) to (Rev. 4)






Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (win64) Build 2552052 Fri May 24 14:49:42 MDT 2019
| Date         : Sat Dec 30 00:48:09 2023
| Host         : LAPTOP-401N1U78 running 64-bit major release  (build 9200)
| Command      : upgrade_ip
| Device       : xc7z020clg400-1
------------------------------------------------------------------------------------

Upgrade Log for IP 'system_red_block_mnist_0_0'

1. Summary
----------

CAUTION (success, with warnings) in the upgrade of system_red_block_mnist_0_0 (xilinx.com:user:red_block_mnist:1.0) from (Rev. 1) to (Rev. 3)

After upgrade, an IP may have parameter and port differences compared to the original customization. Please review the parameters within the IP customization GUI to ensure proper functionality. Also, please review the updated IP instantiation template to ensure proper connectivity, and update your design if required.

2. Connection Warnings
----------------------

Detected external port differences while upgrading 'system_red_block_mnist_0_0'. These changes may impact your design.


-Upgrade has removed port 'm00_axis_tstrb'

-Upgrade has removed port 'm01_axis_mnist_tstrb'

-Upgrade has removed port 's00_axis_tstrb'


3. Customization warnings
-------------------------

Parameter 'C_M00_AXIS_START_COUNT' is no longer present on the upgraded IP 'system_red_block_mnist_0_0', and cannot be set to '32'

Parameter 'C_M01_AXIS_MNIST_START_COUNT' is no longer present on the upgraded IP 'system_red_block_mnist_0_0', and cannot be set to '32'


4. Debug Commands
-----------------

  The following debug information can be passed to Vivado as Tcl commands,
in order to validate or debug the output of the upgrade flow.
  You may consult any warnings from within this upgrade, and alter or remove
the configuration parameter(s) which caused the warning; then execute the Tcl
commands, and use the IP Customization GUI to verify the IP configuration.

create_ip -vlnv xilinx.com:user:red_block_mnist:1.0 -user_name system_red_block_mnist_0_0
set_property -dict "\
  CONFIG.C_M00_AXIS_TDATA_WIDTH {32} \
  CONFIG.C_M01_AXIS_MNIST_TDATA_WIDTH {32} \
  CONFIG.C_S00_AXIS_TDATA_WIDTH {32} \
  CONFIG.Component_Name {system_red_block_mnist_0_0} \
  CONFIG.M00_AXIS.CLK_DOMAIN {} \
  CONFIG.M00_AXIS.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS.HAS_TKEEP {0} \
  CONFIG.M00_AXIS.HAS_TLAST {1} \
  CONFIG.M00_AXIS.HAS_TREADY {1} \
  CONFIG.M00_AXIS.HAS_TSTRB {1} \
  CONFIG.M00_AXIS.INSERT_VIP {0} \
  CONFIG.M00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.M00_AXIS.PHASE {0.000} \
  CONFIG.M00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.M00_AXIS.TDEST_WIDTH {0} \
  CONFIG.M00_AXIS.TID_WIDTH {0} \
  CONFIG.M00_AXIS.TUSER_WIDTH {0} \
  CONFIG.M00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_BUSIF {M00_AXIS} \
  CONFIG.M00_AXIS_CLK.ASSOCIATED_RESET {m00_axis_aresetn} \
  CONFIG.M00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.M00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.M00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.M00_AXIS_CLK.PHASE {0.000} \
  CONFIG.M00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.M00_AXIS_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.M01_AXIS_MNIST.CLK_DOMAIN {} \
  CONFIG.M01_AXIS_MNIST.FREQ_HZ {100000000} \
  CONFIG.M01_AXIS_MNIST.HAS_TKEEP {0} \
  CONFIG.M01_AXIS_MNIST.HAS_TLAST {1} \
  CONFIG.M01_AXIS_MNIST.HAS_TREADY {1} \
  CONFIG.M01_AXIS_MNIST.HAS_TSTRB {1} \
  CONFIG.M01_AXIS_MNIST.INSERT_VIP {0} \
  CONFIG.M01_AXIS_MNIST.LAYERED_METADATA {undef} \
  CONFIG.M01_AXIS_MNIST.PHASE {0.000} \
  CONFIG.M01_AXIS_MNIST.TDATA_NUM_BYTES {4} \
  CONFIG.M01_AXIS_MNIST.TDEST_WIDTH {0} \
  CONFIG.M01_AXIS_MNIST.TID_WIDTH {0} \
  CONFIG.M01_AXIS_MNIST.TUSER_WIDTH {0} \
  CONFIG.M01_AXIS_MNIST.WIZ_DATA_WIDTH {32} \
  CONFIG.M01_AXIS_MNIST_CLK.ASSOCIATED_BUSIF {M01_AXIS_MNIST} \
  CONFIG.M01_AXIS_MNIST_CLK.ASSOCIATED_RESET {m01_axis_mnist_aresetn} \
  CONFIG.M01_AXIS_MNIST_CLK.CLK_DOMAIN {} \
  CONFIG.M01_AXIS_MNIST_CLK.FREQ_HZ {100000000} \
  CONFIG.M01_AXIS_MNIST_CLK.INSERT_VIP {0} \
  CONFIG.M01_AXIS_MNIST_CLK.PHASE {0.000} \
  CONFIG.M01_AXIS_MNIST_RST.INSERT_VIP {0} \
  CONFIG.M01_AXIS_MNIST_RST.POLARITY {ACTIVE_LOW} \
  CONFIG.S00_AXIS.CLK_DOMAIN {} \
  CONFIG.S00_AXIS.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS.HAS_TKEEP {0} \
  CONFIG.S00_AXIS.HAS_TLAST {1} \
  CONFIG.S00_AXIS.HAS_TREADY {1} \
  CONFIG.S00_AXIS.HAS_TSTRB {1} \
  CONFIG.S00_AXIS.INSERT_VIP {0} \
  CONFIG.S00_AXIS.LAYERED_METADATA {undef} \
  CONFIG.S00_AXIS.PHASE {0.000} \
  CONFIG.S00_AXIS.TDATA_NUM_BYTES {4} \
  CONFIG.S00_AXIS.TDEST_WIDTH {0} \
  CONFIG.S00_AXIS.TID_WIDTH {0} \
  CONFIG.S00_AXIS.TUSER_WIDTH {0} \
  CONFIG.S00_AXIS.WIZ_DATA_WIDTH {32} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_BUSIF {S00_AXIS} \
  CONFIG.S00_AXIS_CLK.ASSOCIATED_RESET {s00_axis_aresetn} \
  CONFIG.S00_AXIS_CLK.CLK_DOMAIN {} \
  CONFIG.S00_AXIS_CLK.FREQ_HZ {100000000} \
  CONFIG.S00_AXIS_CLK.INSERT_VIP {0} \
  CONFIG.S00_AXIS_CLK.PHASE {0.000} \
  CONFIG.S00_AXIS_RST.INSERT_VIP {0} \
  CONFIG.S00_AXIS_RST.POLARITY {ACTIVE_LOW} " [get_ips system_red_block_mnist_0_0]


