$date
	Wed Dec 17 10:14:59 2025
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module tb_universal_shift_register $end
$var wire 4 ! q [3:0] $end
$var reg 1 " clk $end
$var reg 4 # d [3:0] $end
$var reg 1 $ rst $end
$var reg 2 % sel [1:0] $end
$var reg 1 & shift_l $end
$var reg 1 ' shift_r $end
$scope module dut $end
$var wire 1 " clk $end
$var wire 4 ( d [3:0] $end
$var wire 1 $ rst $end
$var wire 2 ) sel [1:0] $end
$var wire 1 & shift_l $end
$var wire 1 ' shift_r $end
$var reg 4 * q [3:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx *
b0 )
b0 (
0'
0&
b0 %
1$
b0 #
0"
bx !
$end
#5
b0 !
b0 *
1"
#10
0"
0$
#15
1"
#20
0"
b1010 #
b1010 (
b11 %
b11 )
#25
b1010 !
b1010 *
1"
#30
0"
1'
b1 %
b1 )
#35
b1101 !
b1101 *
1"
#40
0"
b10 %
b10 )
#45
b1010 !
b1010 *
1"
#50
0"
b0 %
b0 )
