$comment
	File created using the following command:
		vcd file ComputadorBasico.msim.vcd -direction
$end
$date
	Mon Sep 07 16:02:06 2020
$end
$version
	ModelSim Version 10.4d
$end
$timescale
	1ps
$end

$scope module TestMemoriaROM_vlg_vec_tst $end
$var reg 5 ! address [4:0] $end
$var reg 1 " clock $end
$var wire 1 # q [15] $end
$var wire 1 $ q [14] $end
$var wire 1 % q [13] $end
$var wire 1 & q [12] $end
$var wire 1 ' q [11] $end
$var wire 1 ( q [10] $end
$var wire 1 ) q [9] $end
$var wire 1 * q [8] $end
$var wire 1 + q [7] $end
$var wire 1 , q [6] $end
$var wire 1 - q [5] $end
$var wire 1 . q [4] $end
$var wire 1 / q [3] $end
$var wire 1 0 q [2] $end
$var wire 1 1 q [1] $end
$var wire 1 2 q [0] $end

$scope module i1 $end
$var wire 1 3 gnd $end
$var wire 1 4 vcc $end
$var wire 1 5 unknown $end
$var tri1 1 6 devclrn $end
$var tri1 1 7 devpor $end
$var tri1 1 8 devoe $end
$var wire 1 9 ~QUARTUS_CREATED_GND~I_combout $end
$var wire 1 : clock~input_o $end
$var wire 1 ; clock~inputCLKENA0_outclk $end
$var wire 1 < address[0]~input_o $end
$var wire 1 = address[1]~input_o $end
$var wire 1 > address[2]~input_o $end
$var wire 1 ? address[3]~input_o $end
$var wire 1 @ address[4]~input_o $end
$var wire 1 A inst|altsyncram_component|auto_generated|q_a [15] $end
$var wire 1 B inst|altsyncram_component|auto_generated|q_a [14] $end
$var wire 1 C inst|altsyncram_component|auto_generated|q_a [13] $end
$var wire 1 D inst|altsyncram_component|auto_generated|q_a [12] $end
$var wire 1 E inst|altsyncram_component|auto_generated|q_a [11] $end
$var wire 1 F inst|altsyncram_component|auto_generated|q_a [10] $end
$var wire 1 G inst|altsyncram_component|auto_generated|q_a [9] $end
$var wire 1 H inst|altsyncram_component|auto_generated|q_a [8] $end
$var wire 1 I inst|altsyncram_component|auto_generated|q_a [7] $end
$var wire 1 J inst|altsyncram_component|auto_generated|q_a [6] $end
$var wire 1 K inst|altsyncram_component|auto_generated|q_a [5] $end
$var wire 1 L inst|altsyncram_component|auto_generated|q_a [4] $end
$var wire 1 M inst|altsyncram_component|auto_generated|q_a [3] $end
$var wire 1 N inst|altsyncram_component|auto_generated|q_a [2] $end
$var wire 1 O inst|altsyncram_component|auto_generated|q_a [1] $end
$var wire 1 P inst|altsyncram_component|auto_generated|q_a [0] $end
$var wire 1 Q inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [19] $end
$var wire 1 R inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [18] $end
$var wire 1 S inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [17] $end
$var wire 1 T inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [16] $end
$var wire 1 U inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [15] $end
$var wire 1 V inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [14] $end
$var wire 1 W inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [13] $end
$var wire 1 X inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [12] $end
$var wire 1 Y inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [11] $end
$var wire 1 Z inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [10] $end
$var wire 1 [ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [9] $end
$var wire 1 \ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [8] $end
$var wire 1 ] inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [7] $end
$var wire 1 ^ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [6] $end
$var wire 1 _ inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [5] $end
$var wire 1 ` inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [4] $end
$var wire 1 a inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [3] $end
$var wire 1 b inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [2] $end
$var wire 1 c inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [1] $end
$var wire 1 d inst|altsyncram_component|auto_generated|ram_block1a0_PORTADATAOUT_bus [0] $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0#
03
14
x5
16
17
18
09
0:
0;
0<
0=
0>
0?
0@
0P
0O
0N
0M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0C
0B
0A
0d
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
$end
#50000
b1 !
1"
1<
1:
1;
#50001
1d
1c
1b
1a
1`
1_
1^
1]
1W
1U
1P
1O
1N
1M
1L
1K
1J
1I
1C
1A
1#
1%
1+
1,
1-
1.
1/
10
11
12
#100000
b11 !
b10 !
0"
0<
1=
0:
0;
#150000
b11 !
1"
1<
1:
1;
#150001
0c
0a
0_
0]
1[
1X
0W
0U
0O
0M
0K
0I
1G
1D
0C
0A
0#
0%
1&
1)
0+
0-
0/
01
#200000
b111 !
b101 !
b100 !
0"
0<
0=
1>
0:
0;
#250000
b101 !
1"
1<
1:
1;
#250001
0d
0b
1a
0`
0^
1\
0[
1Z
1Y
0X
1V
0P
0N
1M
0L
0J
1H
0G
1F
1E
0D
1B
1$
0&
1'
1(
0)
1*
0,
0.
1/
00
02
#300000
b111 !
b110 !
0"
0<
1=
0:
0;
#350000
b111 !
1"
1<
1:
1;
#350001
1_
1^
0Z
0Y
1K
1J
0F
0E
0'
0(
1,
1-
#400000
b1111 !
b1011 !
b1001 !
b1000 !
0"
0<
0=
0>
1?
0:
0;
#450000
b1001 !
1"
1<
1:
1;
#450001
0a
0_
0^
0\
0V
0M
0K
0J
0H
0B
0$
0*
0,
0-
0/
#500000
b1011 !
b1010 !
0"
0<
1=
0:
0;
#550000
b1011 !
1"
1<
1:
1;
#600000
b1111 !
b1101 !
b1100 !
0"
0<
0=
1>
0:
0;
#650000
b1101 !
1"
1<
1:
1;
#700000
b1111 !
b1110 !
0"
0<
1=
0:
0;
#750000
b1111 !
1"
1<
1:
1;
#800000
b11111 !
b10111 !
b10011 !
b10001 !
b10000 !
0"
0<
0=
0>
0?
1@
0:
0;
#850000
b10001 !
1"
1<
1:
1;
#900000
b10011 !
b10010 !
0"
0<
1=
0:
0;
#950000
b10011 !
1"
1<
1:
1;
#1000000
