<profile>
    <ReportVersion>
        <Version>2025.1</Version>
    </ReportVersion>
    <UserAssignments>
        <unit>ns</unit>
        <ProductFamily>spartan7</ProductFamily>
        <Part>xc7s50-csga324-1</Part>
        <TopModelName>matrix_mult_hw</TopModelName>
        <TargetClockPeriod>10.00</TargetClockPeriod>
        <ClockUncertainty>2.70</ClockUncertainty>
        <FlowTarget>vivado</FlowTarget>
    </UserAssignments>
    <PerformanceEstimates>
        <PipelineType>loop auto-rewind stp (delay=1 cycles)</PipelineType>
        <SummaryOfTimingAnalysis>
            <unit>ns</unit>
            <EstimatedClockPeriod>7.087</EstimatedClockPeriod>
        </SummaryOfTimingAnalysis>
        <SummaryOfOverallLatency>
            <unit>clock cycles</unit>
            <Best-caseLatency>265</Best-caseLatency>
            <Average-caseLatency>265</Average-caseLatency>
            <Worst-caseLatency>265</Worst-caseLatency>
            <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
            <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
            <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
            <Interval-min>257</Interval-min>
            <Interval-max>257</Interval-max>
            <PerformancePragma>-</PerformancePragma>
        </SummaryOfOverallLatency>
        <SummaryOfLoopLatency>
            <ROW_LOOP_COL_LOOP>
                <Slack>7.30</Slack>
                <TripCount>256</TripCount>
                <isPerfectNested>0</isPerfectNested>
                <Latency>263</Latency>
                <AbsoluteTimeLatency>2630</AbsoluteTimeLatency>
                <PipelineII>1</PipelineII>
                <PipelineDepth>9</PipelineDepth>
                <PerformancePragma>-</PerformancePragma>
                <InstanceList/>
            </ROW_LOOP_COL_LOOP>
        </SummaryOfLoopLatency>
        <SummaryOfViolations>
            <IssueType>-</IssueType>
            <ViolationType>-</ViolationType>
            <SourceLocation>matrix_mult_ip.cpp:13</SourceLocation>
            <SummaryOfLoopViolations>
                <ROW_LOOP_COL_LOOP>
                    <Name>ROW_LOOP_COL_LOOP</Name>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>matrix_mult_ip.cpp:39</SourceLocation>
                </ROW_LOOP_COL_LOOP>
            </SummaryOfLoopViolations>
        </SummaryOfViolations>
    </PerformanceEstimates>
    <AreaEstimates>
        <Resources>
            <BRAM_18K>2</BRAM_18K>
            <DSP>48</DSP>
            <FF>7203</FF>
            <LUT>4087</LUT>
            <URAM>0</URAM>
        </Resources>
        <AvailableResources>
            <BRAM_18K>150</BRAM_18K>
            <DSP>120</DSP>
            <FF>65200</FF>
            <LUT>32600</LUT>
            <URAM>0</URAM>
        </AvailableResources>
    </AreaEstimates>
    <InterfaceSummary>
        <RtlPorts>
            <name>s_axi_control_AWVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_AWADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>14</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_WSTRB</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>4</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_ARADDR</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>14</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RDATA</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>32</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_RRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BVALID</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BREADY</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>s_axi_control_BRESP</name>
            <Object>control</Object>
            <Type>array</Type>
            <IOProtocol>s_axi</IOProtocol>
            <Dir>out</Dir>
            <Bits>2</Bits>
            <Attribute>unknown</Attribute>
            <CType>int</CType>
            <HasCtrl>1</HasCtrl>
        </RtlPorts>
        <RtlPorts>
            <name>ap_clk</name>
            <Object>matrix_mult_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>ap_rst_n</name>
            <Object>matrix_mult_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>in</Dir>
            <Bits>1</Bits>
            <Attribute>control</Attribute>
        </RtlPorts>
        <RtlPorts>
            <name>interrupt</name>
            <Object>matrix_mult_hw</Object>
            <Type>return value</Type>
            <Scope/>
            <IOProtocol>ap_ctrl_hs</IOProtocol>
            <IOConfig/>
            <Dir>out</Dir>
            <Bits>1</Bits>
            <Attribute>unknown</Attribute>
        </RtlPorts>
    </InterfaceSummary>
    <RTLDesignHierarchy>
        <TopModule MAX_DEPTH="2">
            <ModuleName>matrix_mult_hw</ModuleName>
            <BindInstances>add_ln38_fu_775_p2 select_ln38_fu_781_p3 i_fu_789_p3 add_ln57_fu_853_p2 mul_32s_32s_32_2_1_U1 mul_32s_32s_32_2_1_U2 mul_32s_32s_32_2_1_U3 mul_32s_32s_32_2_1_U4 mul_32s_32s_32_2_1_U5 mul_32s_32s_32_2_1_U6 mul_32s_32s_32_2_1_U7 mul_32s_32s_32_2_1_U8 mul_32s_32s_32_2_1_U9 mul_32s_32s_32_2_1_U10 mul_32s_32s_32_2_1_U11 mul_32s_32s_32_2_1_U12 mul_32s_32s_32_2_1_U13 mul_32s_32s_32_2_1_U14 mul_32s_32s_32_2_1_U15 mul_32s_32s_32_2_1_U16 add_ln55_1_fu_902_p2 add_ln55_4_fu_916_p2 add_ln55_7_fu_926_p2 add_ln55_8_fu_930_p2 add_ln55_11_fu_938_p2 j_fu_859_p2 add_ln38_1_fu_865_p2 icmp_ln39_fu_871_p2 icmp_ln38_fu_877_p2 control_s_axi_U</BindInstances>
        </TopModule>
    </RTLDesignHierarchy>
    <ModuleInformation>
        <Module>
            <Name>matrix_mult_hw</Name>
            <Loops>
                <ROW_LOOP_COL_LOOP/>
            </Loops>
            <PerformanceEstimates>
                <SummaryOfTimingAnalysis>
                    <TargetClockPeriod>10.00</TargetClockPeriod>
                    <ClockUncertainty>2.70</ClockUncertainty>
                    <EstimatedClockPeriod>7.087</EstimatedClockPeriod>
                </SummaryOfTimingAnalysis>
                <SummaryOfOverallLatency>
                    <Best-caseLatency>265</Best-caseLatency>
                    <Average-caseLatency>265</Average-caseLatency>
                    <Worst-caseLatency>265</Worst-caseLatency>
                    <Best-caseRealTimeLatency>2.650 us</Best-caseRealTimeLatency>
                    <Average-caseRealTimeLatency>2.650 us</Average-caseRealTimeLatency>
                    <Worst-caseRealTimeLatency>2.650 us</Worst-caseRealTimeLatency>
                    <PipelineInitiationInterval>257</PipelineInitiationInterval>
                    <PipelineType>loop auto-rewind stp (delay=1 clock cycles(s))</PipelineType>
                    <PerformancePragma>-</PerformancePragma>
                </SummaryOfOverallLatency>
                <SummaryOfLoopLatency>
                    <ROW_LOOP_COL_LOOP>
                        <Name>ROW_LOOP_COL_LOOP</Name>
                        <Slack>7.30</Slack>
                        <TripCount>256</TripCount>
                        <isPerfectNested>0</isPerfectNested>
                        <Latency>263</Latency>
                        <AbsoluteTimeLatency>2.630 us</AbsoluteTimeLatency>
                        <PipelineII>1</PipelineII>
                        <PipelineDepth>9</PipelineDepth>
                        <PipelineType>yes</PipelineType>
                        <PerformancePragma>-</PerformancePragma>
                        <InstanceList/>
                    </ROW_LOOP_COL_LOOP>
                </SummaryOfLoopLatency>
                <SummaryOfViolations>
                    <IssueType>-</IssueType>
                    <ViolationType>-</ViolationType>
                    <SourceLocation>matrix_mult_ip.cpp:13</SourceLocation>
                    <SummaryOfLoopViolations>
                        <ROW_LOOP_COL_LOOP>
                            <Name>ROW_LOOP_COL_LOOP</Name>
                            <IssueType>-</IssueType>
                            <ViolationType>-</ViolationType>
                            <SourceLocation>matrix_mult_ip.cpp:39</SourceLocation>
                        </ROW_LOOP_COL_LOOP>
                    </SummaryOfLoopViolations>
                </SummaryOfViolations>
            </PerformanceEstimates>
            <AreaEstimates>
                <Resources>
                    <BRAM_18K>2</BRAM_18K>
                    <AVAIL_BRAM>150</AVAIL_BRAM>
                    <UTIL_BRAM>1</UTIL_BRAM>
                    <DSP>48</DSP>
                    <AVAIL_DSP>120</AVAIL_DSP>
                    <UTIL_DSP>40</UTIL_DSP>
                    <FF>7203</FF>
                    <AVAIL_FF>65200</AVAIL_FF>
                    <UTIL_FF>11</UTIL_FF>
                    <LUT>4087</LUT>
                    <AVAIL_LUT>32600</AVAIL_LUT>
                    <UTIL_LUT>12</UTIL_LUT>
                    <URAM>0</URAM>
                    <AVAIL_URAM>0</AVAIL_URAM>
                    <UTIL_URAM>0</UTIL_URAM>
                </Resources>
            </AreaEstimates>
            <BindNodes>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_fu_775_p2" SOURCE="matrix_mult_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="select_ln38_fu_781_p3" SOURCE="matrix_mult_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="select_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op select" DSP="0" ID="" IMPL="auto_sel" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="select" PRAGMA="" RTLNAME="i_fu_789_p3" SOURCE="matrix_mult_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="i" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln57_fu_853_p2" SOURCE="matrix_mult_ip.cpp:57" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln57" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U1" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="sum" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U3" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U4" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_2" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U5" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_3" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U6" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U7" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_5" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U8" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_6" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U9" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U10" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U11" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_9" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U12" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_10" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U13" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U14" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_12" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U15" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_13" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op mul" DSP="3" ID="" IMPL="dsp" LATENCY="1" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="mul" PRAGMA="yes" RTLNAME="mul_32s_32s_32_2_1_U16" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="mul_ln55_14" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_1_fu_902_p2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_4_fu_916_p2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_4" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_7_fu_926_p2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_7" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_8_fu_930_p2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_8" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln55_11_fu_938_p2" SOURCE="matrix_mult_ip.cpp:55" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln55_11" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="j_fu_859_p2" SOURCE="matrix_mult_ip.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="j" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op add" DSP="0" ID="" IMPL="fabric" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="add" PRAGMA="" RTLNAME="add_ln38_1_fu_865_p2" SOURCE="matrix_mult_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="add_ln38_1" VISIBLE="true"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln39_fu_871_p2" SOURCE="matrix_mult_ip.cpp:39" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln39" VISIBLE="false"/>
                <BindNode BINDTYPE="op" BRAM="0" BUNDLEDNAME="" DISPNAME="bind_op seteq" DSP="0" ID="" IMPL="auto" LATENCY="0" LOOP="ROW_LOOP_COL_LOOP" OPTYPE="seteq" PRAGMA="" RTLNAME="icmp_ln38_fu_877_p2" SOURCE="matrix_mult_ip.cpp:38" STORAGESUBTYPE="" URAM="0" VARIABLE="icmp_ln38" VISIBLE="false"/>
                <BindNode BINDTYPE="adapter" BRAM="2" BUNDLEDNAME="control" DISPNAME="bind_adapter " DSP="0" ID="" IMPL="" LATENCY="" LOOP="" OPTYPE="" PRAGMA="" RTLNAME="control_s_axi_U" SOURCE="" STORAGESIZE="" STORAGESUBTYPE="s_axilite" STORAGEUSAGE="interface" URAM="0" VARIABLE=""/>
            </BindNodes>
        </Module>
    </ModuleInformation>
    <FIFOInformation/>
    <UserConfigCommands/>
    <Args>
        <Arg ArgName="A" index="0" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="B" index="1" direction="in" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
                <hwRef type="interface" interface="s_axi_control" name="" usage="data" direction="in"/>
            </hwRefs>
        </Arg>
        <Arg ArgName="C" index="2" direction="out" srcType="int*" srcSize="32">
            <hwRefs>
                <hwRef type="memory" interface="s_axi_control" name="C" usage="data" direction="out"/>
            </hwRefs>
        </Arg>
    </Args>
    <Interfaces>
        <Interface InterfaceName="s_axi_control" type="axi4lite" busTypeName="aximm" mode="slave" dataWidth="32" addrWidth="14" portPrefix="s_axi_control_" paramPrefix="C_S_AXI_CONTROL_">
            <ports>
                <port>s_axi_control_ARADDR</port>
                <port>s_axi_control_ARREADY</port>
                <port>s_axi_control_ARVALID</port>
                <port>s_axi_control_AWADDR</port>
                <port>s_axi_control_AWREADY</port>
                <port>s_axi_control_AWVALID</port>
                <port>s_axi_control_BREADY</port>
                <port>s_axi_control_BRESP</port>
                <port>s_axi_control_BVALID</port>
                <port>s_axi_control_RDATA</port>
                <port>s_axi_control_RREADY</port>
                <port>s_axi_control_RRESP</port>
                <port>s_axi_control_RVALID</port>
                <port>s_axi_control_WDATA</port>
                <port>s_axi_control_WREADY</port>
                <port>s_axi_control_WSTRB</port>
                <port>s_axi_control_WVALID</port>
            </ports>
            <memories>
                <memorie memorieName="A_0" offset="64" range="64"/>
                <memorie memorieName="A_1" offset="128" range="64"/>
                <memorie memorieName="A_2" offset="192" range="64"/>
                <memorie memorieName="A_3" offset="256" range="64"/>
                <memorie memorieName="A_4" offset="320" range="64"/>
                <memorie memorieName="A_5" offset="384" range="64"/>
                <memorie memorieName="A_6" offset="448" range="64"/>
                <memorie memorieName="A_7" offset="512" range="64"/>
                <memorie memorieName="A_8" offset="576" range="64"/>
                <memorie memorieName="A_9" offset="640" range="64"/>
                <memorie memorieName="A_10" offset="704" range="64"/>
                <memorie memorieName="A_11" offset="768" range="64"/>
                <memorie memorieName="A_12" offset="832" range="64"/>
                <memorie memorieName="A_13" offset="896" range="64"/>
                <memorie memorieName="A_14" offset="960" range="64"/>
                <memorie memorieName="A_15" offset="1024" range="64"/>
                <memorie memorieName="B_0" offset="1088" range="64"/>
                <memorie memorieName="B_1" offset="1152" range="64"/>
                <memorie memorieName="B_2" offset="1216" range="64"/>
                <memorie memorieName="B_3" offset="1280" range="64"/>
                <memorie memorieName="B_4" offset="1344" range="64"/>
                <memorie memorieName="B_5" offset="1408" range="64"/>
                <memorie memorieName="B_6" offset="1472" range="64"/>
                <memorie memorieName="B_7" offset="1536" range="64"/>
                <memorie memorieName="B_8" offset="1600" range="64"/>
                <memorie memorieName="B_9" offset="1664" range="64"/>
                <memorie memorieName="B_10" offset="1728" range="64"/>
                <memorie memorieName="B_11" offset="1792" range="64"/>
                <memorie memorieName="B_12" offset="1856" range="64"/>
                <memorie memorieName="B_13" offset="1920" range="64"/>
                <memorie memorieName="B_14" offset="1984" range="64"/>
                <memorie memorieName="B_15" offset="2048" range="64"/>
                <memorie memorieName="C" offset="12288" range="1024"/>
            </memories>
            <registers>
                <register offset="0x00" name="CTRL" access="RW" description="Control signals" range="32">
                    <fields>
                        <field offset="0" width="1" name="AP_START" access="RW" description="Control signal Register for 'ap_start'."/>
                        <field offset="1" width="1" name="AP_DONE" access="R" description="Control signal Register for 'ap_done'."/>
                        <field offset="2" width="1" name="AP_IDLE" access="R" description="Control signal Register for 'ap_idle'."/>
                        <field offset="3" width="1" name="AP_READY" access="R" description="Control signal Register for 'ap_ready'."/>
                        <field offset="4" width="3" name="RESERVED_1" access="R" description="Reserved.  0s on read."/>
                        <field offset="7" width="1" name="AUTO_RESTART" access="RW" description="Control signal Register for 'auto_restart'."/>
                        <field offset="8" width="1" name="RESERVED_2" access="R" description="Reserved.  0s on read."/>
                        <field offset="9" width="1" name="INTERRUPT" access="R" description="Control signal Register for 'interrupt'."/>
                        <field offset="10" width="22" name="RESERVED_3" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x04" name="GIER" access="RW" description="Global Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="Enable" access="RW" description="Master enable for the device interrupt output to the system interrupt controller: 0 = Disabled, 1 = Enabled"/>
                        <field offset="1" width="31" name="RESERVED" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x08" name="IP_IER" access="RW" description="IP Interrupt Enable Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_EN" access="RW" description="Enable Channel 0 (ap_done) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="1" width="1" name="CHAN1_INT_EN" access="RW" description="Enable Channel 1 (ap_ready) Interrupt.  0 = Disabled, 1 = Enabled."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
                <register offset="0x0c" name="IP_ISR" access="RW" description="IP Interrupt Status Register" range="32">
                    <fields>
                        <field offset="0" width="1" name="CHAN0_INT_ST" access="RTOW" description="Channel 0 (ap_done) Interrupt Status. 0 = No Channel 0 interrupt, 1 = Channel 0 interrupt."/>
                        <field offset="1" width="1" name="CHAN1_INT_ST" access="RTOW" description="Channel 1 (ap_ready) Interrupt Status. 0 = No Channel 1 interrupt, 1 = Channel 1 interrupt."/>
                        <field offset="2" width="30" name="RESERVED_0" access="R" description="Reserved.  0s on read."/>
                    </fields>
                </register>
            </registers>
            <constraints>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="64" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="128" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="192" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="256" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="320" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="384" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="448" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="512" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="576" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="640" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="704" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="768" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="832" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="896" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="960" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1024" argName="A"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1088" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1152" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1216" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1280" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1344" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1408" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1472" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1536" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1600" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1664" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1728" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1792" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1856" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1920" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="1984" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="2048" argName="B"/>
                <constraint constraint_type="pragma interface" mode="s_axilite" register_option="0" offset="12288" argName="C"/>
            </constraints>
        </Interface>
        <Interface InterfaceName="ap_clk" type="clock" busTypeName="clock" mode="slave">
            <busParams>
                <busParam busParamName="ASSOCIATED_BUSIF">s_axi_control</busParam>
                <busParam busParamName="ASSOCIATED_RESET">ap_rst_n</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_clk">CLK</portMap>
            </portMaps>
            <ports>
                <port>ap_clk</port>
            </ports>
        </Interface>
        <Interface InterfaceName="ap_rst_n" type="reset" busTypeName="reset" mode="slave">
            <busParams>
                <busParam busParamName="POLARITY">ACTIVE_LOW</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="ap_rst_n">RST</portMap>
            </portMaps>
            <ports>
                <port>ap_rst_n</port>
            </ports>
        </Interface>
        <Interface InterfaceName="interrupt" type="interrupt" busTypeName="interrupt" mode="master" dataWidth="1">
            <busParams>
                <busParam busParamName="SENSITIVITY">LEVEL_HIGH</busParam>
            </busParams>
            <portMaps>
                <portMap portMapName="interrupt">INTERRUPT</portMap>
            </portMaps>
            <ports>
                <port>interrupt</port>
            </ports>
        </Interface>
    </Interfaces>
    <ReportHWInterface>
        <section name="HW Interfaces" level="0">
            <item name="S_AXILITE Interfaces">
                <table>
                    <keys size="6">Interface, Data Width, Address Width, Offset, Register, Resource Estimate</keys>
                    <column name="s_axi_control">32, 14, 64, 0, BRAM=2</column>
                </table>
            </item>
            <item name="S_AXILITE Registers">
                <table>
                    <keys size="7">Interface, Register, Offset, Width, Access, Description, Bit Fields</keys>
                    <column name="s_axi_control">CTRL, 0x00, 32, RW, Control signals, 0=AP_START 1=AP_DONE 2=AP_IDLE 3=AP_READY 7=AUTO_RESTART 9=INTERRUPT</column>
                    <column name="s_axi_control">GIER, 0x04, 32, RW, Global Interrupt Enable Register, 0=Enable</column>
                    <column name="s_axi_control">IP_IER, 0x08, 32, RW, IP Interrupt Enable Register, 0=CHAN0_INT_EN 1=CHAN1_INT_EN</column>
                    <column name="s_axi_control">IP_ISR, 0x0c, 32, RW, IP Interrupt Status Register, 0=CHAN0_INT_ST 1=CHAN1_INT_ST</column>
                </table>
            </item>
            <item name="TOP LEVEL CONTROL">
                <table>
                    <keys size="3">Interface, Type, Ports</keys>
                    <column name="ap_clk">clock, ap_clk</column>
                    <column name="ap_rst_n">reset, ap_rst_n</column>
                    <column name="interrupt">interrupt, interrupt</column>
                    <column name="ap_ctrl">ap_ctrl_hs, </column>
                </table>
            </item>
        </section>
    </ReportHWInterface>
    <ReportSWInterface>
        <section name="SW I/O Information" level="0">
            <item name="Top Function Arguments">
                <table>
                    <keys size="3">Argument, Direction, Datatype</keys>
                    <column name="A">in, int*</column>
                    <column name="B">in, int*</column>
                    <column name="C">out, int*</column>
                </table>
            </item>
            <item name="SW-to-HW Mapping">
                <table>
                    <keys size="4">Argument, HW Interface, HW Type, HW Info</keys>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="A">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="B">s_axi_control, interface, </column>
                    <column name="C">s_axi_control, memory, name=C offset=12288 range=1024</column>
                </table>
            </item>
        </section>
    </ReportSWInterface>
    <ResolutionUrl key="ZZZ">docs.xilinx.com/access/sources/dita/topic?Doc_Version=2025.1%20English&amp;url=ug1448-hls-guidance&amp;resourceid=ZZZ.html</ResolutionUrl>
    <PragmaReport>
        <Pragma type="interface" location="matrix_mult_ip.cpp:21" status="valid" parentFunction="matrix_mult_hw" variable="A" isDirective="0" options="s_axilite port=A"/>
        <Pragma type="interface" location="matrix_mult_ip.cpp:22" status="valid" parentFunction="matrix_mult_hw" variable="B" isDirective="0" options="s_axilite port=B"/>
        <Pragma type="interface" location="matrix_mult_ip.cpp:23" status="valid" parentFunction="matrix_mult_hw" variable="C" isDirective="0" options="s_axilite port=C offset=0x3000"/>
        <Pragma type="interface" location="matrix_mult_ip.cpp:24" status="valid" parentFunction="matrix_mult_hw" variable="return" isDirective="0" options="s_axilite port=return"/>
        <Pragma type="array_partition" location="matrix_mult_ip.cpp:32" status="valid" parentFunction="matrix_mult_hw" variable="A" isDirective="0" options="variable=A complete dim=2"/>
        <Pragma type="array_partition" location="matrix_mult_ip.cpp:33" status="valid" parentFunction="matrix_mult_hw" variable="B" isDirective="0" options="variable=B complete dim=1"/>
        <Pragma type="pipeline" location="matrix_mult_ip.cpp:42" status="valid" parentFunction="matrix_mult_hw" variable="" isDirective="0" options="ii=1"/>
        <Pragma type="unroll" location="matrix_mult_ip.cpp:48" status="valid" parentFunction="matrix_mult_hw" variable="" isDirective="0" options=""/>
        <Pragma type="bind_op" location="matrix_mult_ip.cpp:52" status="valid" parentFunction="matrix_mult_hw" variable="sum" isDirective="0" options="variable=sum op=mul impl=dsp"/>
    </PragmaReport>
</profile>

