L. Benini , G. De Micheli , A. Lioy , E. Macii , G. Odasso , M. Poncino, Automatic Synthesis of Large Telescopic Units Based on Near-Minimum Timed Supersetting, IEEE Transactions on Computers, v.48 n.8, p.769-779, August 1999[doi>10.1109/12.795120]
Erich Bloch, The engineering design of the stretch computer, Papers presented at the December 1-3, 1959, eastern joint IRE-AIEE-ACM computer conference, p.48-58, December 01-03, 1959, Boston, Massachusetts[doi>10.1145/1460299.1460304]
Dmitry E. Bufistov , Jordi Cortadella , Marc Galceran-Oms , Jorge Júlvez , Mike Kishinevsky, Retiming and recycling for elastic systems with early evaluation, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629988]
Dmitry Bufistov , Jorge Júlvez , Jordi Cortadella, Performance optimization of elastic systems using buffer resizing and buffer insertion, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Luca P. Carloni, The Role of Back-Pressure in Implementing Latency-Insensitive Systems, Electronic Notes in Theoretical Computer Science (ENTCS), v.146 n.2, p.61-80, January, 2006[doi>10.1016/j.entcs.2005.05.036]
Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Performance analysis and optimization of latency insensitive systems, Proceedings of the 37th Annual Design Automation Conference, p.361-367, June 05-09, 2000, Los Angeles, California, USA[doi>10.1145/337292.337441]
Luca P. Carloni , Alberto L. Sangiovanni-Vincentelli, Combining Retiming and Recycling to Optimize the Performance of Synchronous Circuits, Proceedings of the 16th symposium on Integrated circuits and systems design, p.47, September 08-11, 2003
Luca P. Carloni , Kenneth L. McMillan , Alexander Saldanha , Alberto L. Sangiovanni-Vincentelli, A methodology for correct-by-construction latency insensitive design, Proceedings of the 1999 IEEE/ACM international conference on Computer-aided design, p.309-315, November 07-11, 1999, San Jose, California, USA
Josep Carmona , Jordi Cortadella , Mike Kishinevsky , Alexander Taubin, Elastic circuits, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.28 n.10, p.1437-1455, October 2009[doi>10.1109/TCAD.2009.2030436]
Casu, M.2011. Half-buffer retiming and token cages for synchronous elastic circuits.IET Comput. Digital Techn. 5, 318--330.
Mario R. Casu , Luca Macchiarulo, Adaptive Latency-Insensitive Protocols, IEEE Design & Test, v.24 n.5, p.442-452, September 2007[doi>10.1109/MDT.2007.152]
Alessandro Cimatti , Edmund M. Clarke , Enrico Giunchiglia , Fausto Giunchiglia , Marco Pistore , Marco Roveri , Roberto Sebastiani , Armando Tacchella, NuSMV 2: An OpenSource Tool for Symbolic Model Checking, Proceedings of the 14th International Conference on Computer Aided Verification, p.359-364, July 27-31, 2002
Jordi Cortadella , Mike Kishinevsky, Synchronous elastic circuits with early evaluation and token counterflow, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278587]
Jordi Cortadella , Mike Kishinevsky , Bill Grundmann, Synthesis of synchronous elastic architectures, Proceedings of the 43rd annual Design Automation Conference, July 24-28, 2006, San Francisco, CA, USA[doi>10.1145/1146909.1147077]
Cortadella, J., Kondratyev, A., Lavagno, L., and Sotiriou, C.2006b. Desynchronization: Synthesis of asynchronous circuits from synchronous specifications.IEEE Trans. Comput.-Aid. Design 25, 10, 1904--1921.
Dimond, R., Mencer, O., and Luk, W.2006. Application-specific customisation of multi-threaded soft processors.IEE Proc. Comput. Digit. Techniques 153, 173--180.
Marc Galceran-Oms , Jordi Cortadella , Mike Kishinevsky, Speculation in elastic systems, Proceedings of the 46th Annual Design Automation Conference, July 26-31, 2009, San Francisco, California[doi>10.1145/1629911.1629989]
Marc Galceran-Oms , Jordi Cortadella , Dmitry Bufistov , Mike Kishinevsky, Automatic microarchitectural pipelining, Proceedings of the Conference on Design, Automation and Test in Europe, March 08-12, 2010, Dresden, Germany
International Telecommunication Union. 2003. Recommendation ITU-T H.264: Advanced Video Coding for Generic Audiovisual Services. ITUT.
Soha Hassoun , Carl Ebeling, Architectural retiming: pipelining latency-constrained circuits, Proceedings of the 33rd annual Design Automation Conference, p.708-713, June 03-07, 1996, Las Vegas, Nevada, USA[doi>10.1145/240518.240652]
David A. Patterson , John L. Hennessy, Computer architecture: a quantitative approach, Morgan Kaufmann Publishers Inc., San Francisco, CA, 1990
Hans M. Jacobson , Prabhakar N. Kudva , Pradip Bose , Peter W. Cook , Stanley E. Schuster, Synchronous Interlocked Pipelines, Proceedings of the 8th International Symposium on Asynchronus Circuits and Systems, p.3, April 08-11, 2002
Kurt Jensen, Coloured Petri nets: basic concepts, analysis methods and practical use, volume 3, Springer-Verlag New York, Inc., New York, NY, 1997
Jorge Júlvez , Jordi Cortadella , Michael Kishinevsky, On the Performance Evaluation of Multi-Guarded Marked Graphs with Single-Server Semantics, Discrete Event Dynamic Systems, v.20 n.3, p.377-407, September 2010[doi>10.1007/s10626-009-0079-2]
Timothy Kam , Michael Kishinevsky , Jordi Cortadella , Marc Galceran-Oms, Correct-by-construction microarchitectural pipelining, Proceedings of the 2008 IEEE/ACM International Conference on Computer-Aided Design, November 10-13, 2008, San Jose, California
Michael Kishinevsky , Alex Kondratyev , Alexander Taubin , Victor Varshavsky , Alex Yakovlev , Eric Napelbaum , Olga Reva, Concurrent hardware: the theory and practice of self-timed design, John Wiley & Sons, Inc., New York, NY, 1994
Kogge, P. M.1981.The Architecture of Pipelined Computers.McGraw-Hill.
Sava Krstic , Jordi Cortadella , Mike Kishinevsky , John O'Leary, Synchronous Elastic Networks, Proceedings of the Formal Methods in Computer Aided Design, p.19-30, November 12-16, 2006[doi>10.1109/FMCAD.2006.32]
Leiserson, C. E. and Saxe, J. B.1991. Retiming synchronous circuitry.Algorithmica 6,1, 5--35.
Ruibing Lu , Cheng-Kok Koh, Performance Optimization of Latency Insensitive Systems Through Buffer Queue Sizing of Communication Channels, Proceedings of the 2003 IEEE/ACM international conference on Computer-aided design, p.227, November 09-13, 2003[doi>10.1109/ICCAD.2003.113]
Rajit Manohar , Alain J. Martin, Slack Elasticity in Concurrent Computing, Proceedings of the Mathematics of Program Construction, p.272-285, June 15-17, 1998
D. Marpe , H. Schwarz , T. Wiegand, Context-based adaptive binary arithmetic coding in the H.264/AVC video compression standard, IEEE Transactions on Circuits and Systems for Video Technology, v.13 n.7, p.620-636, July 2003[doi>10.1109/TCSVT.2003.815173]
Eriko Nurvitadhi , James C. Hoe , Shih-Lien L. Lu , Timothy Kam, Automatic multithreaded pipeline synthesis from transactional datapath specifications, Proceedings of the 47th Design Automation Conference, June 13-18, 2010, Anaheim, California[doi>10.1145/1837274.1837356]
R. B. Reese , M. A. Thornton , C. Traver , D. Hemmendinger, Early evaluation for performance enhancement in phased logic, IEEE Transactions on Computer-Aided Design of Integrated Circuits and Systems, v.24 n.4, p.532-550, November 2006[doi>10.1109/TCAD.2005.844084]
Cristian Soviani , Olivier Tardieu , Stephen A. Edwards, Optimizing sequential cycles through Shannon decomposition and retiming, Proceedings of the conference on Design, automation and test in Europe: Proceedings, March 06-10, 2006, Munich, Germany
Yu-Shih Su , Da-Chung Wang , Shih-Chieh Chang , Malgorzata Marek-Sadowska, An efficient mechanism for performance optimization of variable-latency designs, Proceedings of the 44th annual Design Automation Conference, June 04-08, 2007, San Diego, California[doi>10.1145/1278480.1278721]
I. E. Sutherland, Micropipelines, Communications of the ACM, v.32 n.6, p.720-738, June 1989[doi>10.1145/63526.63532]
Muralidaran Vijayaraghavan , Arvind Arvind, Bounded dataflow networks and latency-insensitive circuits, Proceedings of the 7th IEEE/ACM international conference on Formal Methods and Models for Codesign, p.171-180, July 13-15, 2009, Cambridge, Massachusetts
Ted E. Williams, Performance of iterative computation in self-timed rings, Journal of VLSI Signal Processing Systems, v.7 n.1-2, p.17-31, Feb. 1994[doi>10.1007/BF02108187]
