$date
	Sat Oct 22 23:13:04 2022
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module testbench $end
$var reg 32 ! rQueryData [31:0] $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 " checker_start $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 1 # checker_end $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 1 $ checker_run $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var wire 32 % checker_rtl [31:0] $end
$upscope $end
$upscope $end
$scope module testbench $end
$scope module dut_if0 $end
$var reg 32 & checker_lls [31:0] $end
$upscope $end
$upscope $end
$enddefinitions $end
$comment Show the parameter values. $end
$dumpall
$end
#0
$dumpvars
bx &
bx %
x$
x#
0"
bx !
$end
#10
b0 &
b0 %
0#
0$
#61311
b11100 !
1"
#61314
b11100 &
b11100 %
1$
#61315
0"
#61318
b1110 &
b1110 %
#61322
b111 &
b111 %
#61326
b10110 &
b10110 %
#61330
b1011 &
b1011 %
#61334
b100010 &
b100010 %
#61338
b10001 &
b10001 %
#61342
b110100 &
b110100 %
#61346
b11010 &
b11010 %
#61350
b1101 &
b1101 %
#61354
b101000 &
b101000 %
#61358
b10100 &
b10100 %
#61362
b1010 &
b1010 %
#61366
b101 &
b101 %
#61370
b10000 &
b10000 %
#61374
b1000 &
b1000 %
#61378
b100 &
b100 %
#61382
b10 &
b10 %
#61386
b1 &
b1 %
1#
#61390
b0 &
0#
b0 %
0$
#1114357
b1101 !
1"
#1114358
b1101 &
b1101 %
1$
#1114359
0"
#1114362
b101000 &
b101000 %
#1114366
b10100 &
b10100 %
#1114370
b1010 &
b1010 %
#1114374
b101 &
b101 %
#1114378
b10000 &
b10000 %
#1114382
b1000 &
b1000 %
#1114386
b100 &
b100 %
#1114390
b10 &
b10 %
#1114394
b1 &
b1 %
1#
#1114398
b0 &
0#
b0 %
0$
#2132556
b1100 !
1"
#2132558
b1100 &
b1100 %
1$
#2132559
0"
#2132562
b110 &
b110 %
#2132566
b11 &
b11 %
#2132570
b1010 &
b1010 %
#2132574
b101 &
b101 %
#2132578
b10000 &
b10000 %
#2132582
b1000 &
b1000 %
#2132586
b100 &
b100 %
#2132590
b10 &
b10 %
#2132594
b1 &
b1 %
1#
#2132598
b0 &
0#
b0 %
0$
#4500012
