MIG: 17:07:19 : xml_input_file: board.prj
MIG: 17:07:19 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:07:19 : xml_input_file: board.prj
MIG: 17:07:19 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:07:19 : In updateAllModelParams
MIG: 17:07:19 : ################# RUNNING MIG BATCH ###################
MIG: 17:07:19 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:07:19 : synp_flow:  -- synthesis_mode: Other
MIG: 17:07:19 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:07:19 : vivado_mode: xpg_bd
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 1
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 : isPortInterface: 0
MIG: 17:07:19 :  locked false  
MIG: 17:07:19 : HDL Language: Verilog
MIG: 17:07:19 : compInfo: true
MIG: 17:07:19 : Vivado Options xc7a200t sbg484 -1
MIG: 17:07:19 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:07:19 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:07:19 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:07:19 : I am in catch area
MIG: 17:07:19 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:07:30 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:07:30 : Component_Name: design_1_mig_7series_0_0
MIG: 17:07:30 : Moving design_1_mig_7series_0_0 ...
MIG: 17:07:30 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:07:30 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:07:30 : XGUI hdlLanguage: Verilog
MIG: 17:07:30 : xgui vivado_mode: xpg_bd
MIG: 17:07:30 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:07:30 : Reading E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:07:31 : 1
MIG: 17:07:31 : Inside fn mem: DDR3
MIG: 17:07:31 : detect_uiclk: 100000000
MIG: 17:07:31 : cntrl:  memtype: DDR3
MIG: 17:07:31 : 800
MIG: 17:07:31 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:07:31 : 
MIG: 17:07:31 : 1
MIG: 17:07:31 : 100000000
MIG: 17:07:31 : 
MIG: 17:07:31 :  polarity_value: 1
MIG: 17:07:31 : 
MIG: 17:07:31 : 
MIG: 17:07:31 : cntrl:  memtype: DDR3
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:07:31 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:07:31 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:07:31 : 2
MIG: 17:07:31 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:07:31 : 16
MIG: 17:07:31 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:07:31 : 2
MIG: 17:07:31 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: ECC ==> OFF
MIG: 17:07:31 : 16
MIG: 17:07:31 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:07:31 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:07:31 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:07:31 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:07:31 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:07:31 : 15
MIG: 17:07:31 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:07:31 : 29
MIG: 17:07:31 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:07:31 : 0
MIG: 17:07:31 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:07:31 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:07:31 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:07:31 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:07:31 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:07:31 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:07:31 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:07:31 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:07:31 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:07:31 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:07:31 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:07:31 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:07:31 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:07:31 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:07:31 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:07:31 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:07:31 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:07:31 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:07:31 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:07:31 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:07:31 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:07:31 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:07:31 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:07:31 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:07:31 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:07:31 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:07:31 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:07:31 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:07:31 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:07:31 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:07:31 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:07:31 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:07:31 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:07:31 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:07:31 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:07:31 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:07:31 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:07:31 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:07:31 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:07:31 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:07:31 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:07:31 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:07:31 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:07:31 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:07:31 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:07:31 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:07:31 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:07:31 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:07:31 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:07:31 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:07:31 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:07:31 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:07:31 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:07:31 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:07:31 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:07:31 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:07:31 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:07:31 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:07:31 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:07:31 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:07:31 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:07:31 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:07:31 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:07:31 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:07:31 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:07:31 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:07:31 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:07:31 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:07:31 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:07:31 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:07:31 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:07:31 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:07:31 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:07:31 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:07:31 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:07:31 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:07:31 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:07:31 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:07:31 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:07:31 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:07:31 : 4
MIG: 17:07:31 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:07:31 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:07:31 : 2
MIG: 17:07:31 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:07:31 : 536870912
MIG: 17:07:31 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:07:31 : 29
MIG: 17:07:31 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:07:31 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:07:31 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:07:31 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:07:31 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:07:31 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:07:31 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:07:31 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:07:31 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:07:31 : 
MIG: 17:07:31 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:07:31 : 
MIG: 17:07:31 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:07:31 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:07:31 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:07:31 : NOBUF
MIG: 17:07:31 : NONE
MIG: 17:07:31 : 
MIG: 17:07:31 : Same Interface
MIG: 17:07:31 : xml_input_file: board.prj
MIG: 17:07:31 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:07:31 : In updateAllModelParams
MIG: 17:07:31 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:07:31 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:07:31 : ################# RUNNING MIG BATCH ###################
MIG: 17:07:31 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:07:31 : synp_flow:  -- synthesis_mode: Other
MIG: 17:07:31 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:07:31 : vivado_mode: xpg_bd
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 1
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 : isPortInterface: 0
MIG: 17:07:31 :  locked false  
MIG: 17:07:31 : HDL Language: Verilog
MIG: 17:07:31 : compInfo: true
MIG: 17:07:31 : Vivado Options xc7a200t sbg484 -1
MIG: 17:07:31 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:07:31 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:07:31 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:07:31 : I am in catch area
MIG: 17:07:31 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:07:40 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:07:40 : Component_Name: design_1_mig_7series_0_0
MIG: 17:07:40 : Moving design_1_mig_7series_0_0 ...
MIG: 17:07:40 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:07:40 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:07:40 : XGUI hdlLanguage: Verilog
MIG: 17:07:40 : xgui vivado_mode: xpg_bd
MIG: 17:07:40 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:07:40 : Reading E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:07:41 : 
MIG: 17:07:41 : Inside fn mem: DDR3
MIG: 17:07:41 : detect_uiclk: 100000000
MIG: 17:07:41 : cntrl:  memtype: DDR3
MIG: 17:07:41 : 
MIG: 17:07:41 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 :  polarity_value: 1
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 : cntrl:  memtype: DDR3
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:07:41 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:07:41 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: ECC ==> OFF
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:07:41 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:07:41 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:07:41 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:07:41 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:07:41 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:07:41 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:07:41 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:07:41 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:07:41 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:07:41 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:07:41 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:07:41 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:07:41 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:07:41 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:07:41 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:07:41 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:07:41 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:07:41 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:07:41 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:07:41 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:07:41 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:07:41 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:07:41 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:07:41 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:07:41 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:07:41 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:07:41 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:07:41 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:07:41 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:07:41 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:07:41 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:07:41 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:07:41 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:07:41 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:07:41 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:07:41 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:07:41 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:07:41 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:07:41 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:07:41 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:07:41 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:07:41 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:07:41 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:07:41 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:07:41 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:07:41 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:07:41 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:07:41 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:07:41 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:07:41 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:07:41 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:07:41 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:07:41 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:07:41 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:07:41 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:07:41 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:07:41 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:07:41 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:07:41 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:07:41 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:07:41 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:07:41 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:07:41 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:07:41 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:07:41 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:07:41 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:07:41 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:07:41 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:07:41 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:07:41 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:07:41 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:07:41 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:07:41 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:07:41 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:07:41 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:07:41 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:07:41 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:07:41 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:07:41 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:07:41 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:07:41 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:07:41 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:07:41 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:07:41 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:07:41 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:07:41 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:07:41 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:07:41 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:07:41 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:07:41 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:07:41 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:07:41 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:07:41 : 
MIG: 17:07:41 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:07:41 : 
MIG: 17:07:41 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:07:41 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:07:41 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 : 
MIG: 17:07:41 : Same Interface
MIG: 17:08:25 : xml_input_file: board.prj
MIG: 17:08:25 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:08:25 : In updateAllModelParams
MIG: 17:08:25 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:08:25 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:08:25 : ################# RUNNING MIG BATCH ###################
MIG: 17:08:25 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:08:25 : synp_flow:  -- synthesis_mode: Other
MIG: 17:08:25 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:08:25 : vivado_mode: xpg_bd
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 1
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 : isPortInterface: 0
MIG: 17:08:25 :  locked false  
MIG: 17:08:25 : HDL Language: Verilog
MIG: 17:08:25 : compInfo: true
MIG: 17:08:25 : Vivado Options xc7a200t sbg484 -1
MIG: 17:08:25 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:08:25 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:08:25 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:08:25 : I am in catch area
MIG: 17:08:25 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:08:32 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:08:33 : Component_Name: design_1_mig_7series_0_0
MIG: 17:08:33 : Moving design_1_mig_7series_0_0 ...
MIG: 17:08:33 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:08:33 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:08:33 : XGUI hdlLanguage: Verilog
MIG: 17:08:33 : xgui vivado_mode: xpg_bd
MIG: 17:08:33 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:08:33 : Reading E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:08:33 : 
MIG: 17:08:33 : Inside fn mem: DDR3
MIG: 17:08:33 : detect_uiclk: 100000000
MIG: 17:08:33 : cntrl:  memtype: DDR3
MIG: 17:08:33 : 
MIG: 17:08:33 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 :  polarity_value: 1
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 : cntrl:  memtype: DDR3
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:08:33 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:08:33 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: ECC ==> OFF
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:08:33 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:08:33 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:08:33 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:08:33 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:08:33 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:08:33 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:08:33 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:08:33 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:08:33 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:08:33 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:08:33 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:08:33 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:08:33 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:08:33 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:08:33 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:08:33 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:08:33 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:08:33 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:08:33 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:08:33 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:08:33 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:08:33 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:08:33 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:08:33 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:08:33 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:08:33 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:08:33 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:08:33 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:08:33 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:08:33 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:08:33 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:08:33 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:08:33 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:08:33 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:08:33 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:08:33 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:08:33 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:08:33 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:08:33 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:08:33 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:08:33 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:08:33 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:08:33 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:08:33 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:08:33 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:08:33 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:08:33 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:08:33 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:08:33 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:08:33 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:08:33 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:08:33 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:08:33 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:08:33 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:08:33 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:08:33 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:08:33 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:08:33 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:08:33 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:08:33 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:08:33 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:08:33 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:08:33 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:08:33 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:08:33 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:08:33 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:08:33 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:08:33 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:08:33 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:08:33 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:08:33 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:08:33 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:08:33 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:08:33 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:08:33 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:08:33 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:08:33 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:08:33 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:08:33 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:08:33 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:08:33 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:08:33 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:08:33 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:08:33 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:08:33 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:08:33 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:08:33 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:08:33 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:08:33 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:08:33 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:08:33 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:08:33 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:08:33 : 
MIG: 17:08:33 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:08:33 : 
MIG: 17:08:33 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:08:33 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:08:33 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 : 
MIG: 17:08:33 : Same Interface
MIG: 17:09:38 : xml_input_file: board.prj
MIG: 17:09:38 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:38 : In updateAllModelParams
MIG: 17:09:38 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:09:38 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:09:38 : ################# RUNNING MIG BATCH ###################
MIG: 17:09:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:09:38 : synp_flow:  -- synthesis_mode: Other
MIG: 17:09:38 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:09:38 : vivado_mode: xpg_bd
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 1
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 : isPortInterface: 0
MIG: 17:09:38 :  locked false  
MIG: 17:09:38 : HDL Language: Verilog
MIG: 17:09:38 : compInfo: true
MIG: 17:09:38 : Vivado Options xc7a200t sbg484 -1
MIG: 17:09:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:09:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:09:38 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:09:38 : I am in catch area
MIG: 17:09:38 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:09:46 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:09:46 : Component_Name: design_1_mig_7series_0_0
MIG: 17:09:46 : Moving design_1_mig_7series_0_0 ...
MIG: 17:09:46 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:09:46 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:09:46 : XGUI hdlLanguage: Verilog
MIG: 17:09:46 : xgui vivado_mode: xpg_bd
MIG: 17:09:46 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:09:46 : Reading E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:09:46 : 
MIG: 17:09:46 : Inside fn mem: DDR3
MIG: 17:09:46 : detect_uiclk: 100000000
MIG: 17:09:46 : cntrl:  memtype: DDR3
MIG: 17:09:46 : 
MIG: 17:09:46 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 :  polarity_value: 1
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 : cntrl:  memtype: DDR3
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:09:46 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:09:46 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: ECC ==> OFF
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:09:46 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:09:46 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:09:46 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:09:46 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:09:46 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:09:46 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:09:46 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:09:46 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:09:46 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:09:46 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:09:46 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:09:46 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:09:46 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:09:46 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:09:46 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:09:46 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:09:46 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:09:46 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:09:46 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:09:46 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:09:46 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:09:46 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:09:46 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:09:46 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:09:46 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:09:46 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:09:46 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:09:46 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:09:46 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:09:46 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:09:46 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:09:46 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:09:46 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:09:46 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:09:46 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:09:46 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:09:46 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:09:46 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:09:46 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:09:46 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:09:46 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:09:46 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:09:46 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:09:46 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:09:46 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:09:46 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:09:46 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:09:46 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:09:46 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:09:46 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:09:46 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:09:46 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:09:46 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:09:46 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:09:46 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:09:46 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:09:46 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:09:46 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:09:46 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:09:46 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:09:46 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:09:46 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:09:46 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:09:46 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:09:46 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:09:46 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:09:46 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:09:46 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:09:46 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:09:46 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:09:46 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:09:46 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:09:46 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:09:46 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:09:46 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:09:46 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:09:46 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:09:46 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:09:46 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:09:46 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:09:46 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:09:46 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:09:46 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:09:46 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:09:46 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:09:46 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:09:46 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:09:46 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:09:46 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:09:46 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:09:46 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:09:46 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:09:46 : 
MIG: 17:09:46 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:09:46 : 
MIG: 17:09:46 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:09:46 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:09:46 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 : 
MIG: 17:09:46 : Same Interface
MIG: 17:10:11 : xml_input_file: board.prj
MIG: 17:10:11 : Absolute path of xml_input_file: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:11 : In updateAllModelParams
MIG: 17:10:11 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:10:11 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:10:11 : ################# RUNNING MIG BATCH ###################
MIG: 17:10:11 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:10:11 : synp_flow:  -- synthesis_mode: Other
MIG: 17:10:11 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:10:11 : vivado_mode: xpg_bd
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 1
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 : isPortInterface: 0
MIG: 17:10:11 :  locked false  
MIG: 17:10:11 : HDL Language: Verilog
MIG: 17:10:11 : compInfo: true
MIG: 17:10:11 : Vivado Options xc7a200t sbg484 -1
MIG: 17:10:11 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:10:11 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:10:11 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:10:11 : I am in catch area
MIG: 17:10:11 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:10:18 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:10:18 : Component_Name: design_1_mig_7series_0_0
MIG: 17:10:18 : Moving design_1_mig_7series_0_0 ...
MIG: 17:10:18 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:10:18 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:10:18 : XGUI hdlLanguage: Verilog
MIG: 17:10:18 : xgui vivado_mode: xpg_bd
MIG: 17:10:18 : xgui hdlLanguage: Verilog -- hdlExt: v
MIG: 17:10:18 : Reading E:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/design_1_mig_7series_0_0/user_design/rtl/design_1_mig_7series_0_0_mig.v ...
MIG: 17:10:19 : 
MIG: 17:10:19 : Inside fn mem: DDR3
MIG: 17:10:19 : detect_uiclk: 100000000
MIG: 17:10:19 : cntrl:  memtype: DDR3
MIG: 17:10:19 : 
MIG: 17:10:19 :  MMCM_VCO single ctrl param_name: MMCM_VCO --  possibleMaxVcoVal: 800 
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 :  polarity_value: 1
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 : cntrl:  memtype: DDR3
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_BANK_WIDTH ==> 3
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_CK_WIDTH ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_COL_WIDTH ==> 10
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_CS_WIDTH ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_nCS_PER_RANK ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_CKE_WIDTH ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_BUF_ADDR_WIDTH ==> 5
MIG: 17:10:19 :  Invalid Param: DDR3_DQ_CNT_WIDTH ==> 4
MIG: 17:10:19 :  Invalid Param: DDR3_DQ_PER_DM ==> 8
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DM_WIDTH ==> 2
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DQ_WIDTH ==> 16
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DQS_WIDTH ==> 2
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DQS_CNT_WIDTH ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_DRAM_WIDTH ==> 8
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: ECC ==> OFF
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DATA_WIDTH ==> 16
MIG: 17:10:19 :  Invalid Param: ECC_TEST ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_PAYLOAD_WIDTH ==> (ECC_TEST == "OFF") ? DATA_WIDTH : DQ_WIDTH
MIG: 17:10:19 :  Invalid Param: DDR3_MEM_ADDR_ORDER ==> "BANK_ROW_COLUMN"
MIG: 17:10:19 :  Invalid Param: DDR3_nBANK_MACHS ==> 4
MIG: 17:10:19 :  Invalid Param: DDR3_RANKS ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_ODT_WIDTH ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_ROW_WIDTH ==> 15
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_ADDR_WIDTH ==> 29
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_USE_CS_PORT ==> 0
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_USE_DM_PORT ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_USE_ODT_PORT ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_IS_CLK_SHARED ==> "FALSE"
MIG: 17:10:19 :  Invalid Param: DDR3_PHY_CONTROL_MASTER_BANK ==> 0
MIG: 17:10:19 :  Invalid Param: DDR3_MEM_DENSITY ==> "4Gb"
MIG: 17:10:19 :  Invalid Param: DDR3_MEM_SPEEDGRADE ==> "125"
MIG: 17:10:19 :  Invalid Param: DDR3_MEM_DEVICE_WIDTH ==> 16
MIG: 17:10:19 :  Invalid Param: DDR3_AL ==> "0"
MIG: 17:10:19 :  Invalid Param: DDR3_nAL ==> 0
MIG: 17:10:19 :  Invalid Param: DDR3_BURST_MODE ==> "8"
MIG: 17:10:19 :  Invalid Param: DDR3_BURST_TYPE ==> "SEQ"
MIG: 17:10:19 :  Invalid Param: DDR3_CL ==> 6
MIG: 17:10:19 :  Invalid Param: DDR3_CWL ==> 5
MIG: 17:10:19 :  Invalid Param: DDR3_OUTPUT_DRV ==> "HIGH"
MIG: 17:10:19 :  Invalid Param: DDR3_RTT_NOM ==> "40"
MIG: 17:10:19 :  Invalid Param: DDR3_RTT_WR ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_ADDR_CMD_MODE ==> "1T"
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_REG_CTRL ==> OFF
MIG: 17:10:19 :  Invalid Param: DDR3_CA_MIRROR ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_VDD_OP_VOLT ==> "150"
MIG: 17:10:19 :  Invalid Param: DDR3_CLKIN_PERIOD ==> 5000
MIG: 17:10:19 :  Invalid Param: DDR3_CLKFBOUT_MULT ==> 4
MIG: 17:10:19 :  Invalid Param: DDR3_DIVCLK_DIVIDE ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_CLKOUT0_PHASE ==> 0.0
MIG: 17:10:19 :  Invalid Param: DDR3_CLKOUT0_DIVIDE ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_CLKOUT1_DIVIDE ==> 2
MIG: 17:10:19 :  Invalid Param: DDR3_CLKOUT2_DIVIDE ==> 32
MIG: 17:10:19 :  Invalid Param: DDR3_CLKOUT3_DIVIDE ==> 8
MIG: 17:10:19 :  Invalid Param: DDR3_MMCM_VCO ==> 800
MIG: 17:10:19 :  Invalid Param: DDR3_MMCM_MULT_F ==> 8
MIG: 17:10:19 :  Invalid Param: DDR3_MMCM_DIVCLK_DIVIDE ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_tCKE ==> 5000
MIG: 17:10:19 :  Invalid Param: DDR3_tFAW ==> 40000
MIG: 17:10:19 :  Invalid Param: DDR3_tPRDI ==> 1_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_tRAS ==> 35000
MIG: 17:10:19 :  Invalid Param: DDR3_tRCD ==> 13750
MIG: 17:10:19 :  Invalid Param: DDR3_tREFI ==> 7800000
MIG: 17:10:19 :  Invalid Param: DDR3_tRFC ==> 260000
MIG: 17:10:19 :  Invalid Param: DDR3_tRP ==> 13750
MIG: 17:10:19 :  Invalid Param: DDR3_tRRD ==> 7500
MIG: 17:10:19 :  Invalid Param: DDR3_tRTP ==> 7500
MIG: 17:10:19 :  Invalid Param: DDR3_tWTR ==> 7500
MIG: 17:10:19 :  Invalid Param: DDR3_tZQI ==> 128_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_tZQCS ==> 64
MIG: 17:10:19 :  Invalid Param: DDR3_SIM_BYPASS_INIT_CAL ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_SIMULATION ==> "FALSE"
MIG: 17:10:19 :  Invalid Param: DDR3_BYTE_LANES_B0 ==> 4'b1111
MIG: 17:10:19 :  Invalid Param: DDR3_BYTE_LANES_B1 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_BYTE_LANES_B2 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_BYTE_LANES_B3 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_BYTE_LANES_B4 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_CTL_B0 ==> 4'b1100
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_CTL_B1 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_CTL_B2 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_CTL_B3 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_CTL_B4 ==> 4'b0000
MIG: 17:10:19 :  Invalid Param: DDR3_PHY_0_BITLANES ==> 48'h3F7_3FE_FFF_BFF
MIG: 17:10:19 :  Invalid Param: DDR3_PHY_1_BITLANES ==> 48'h000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_PHY_2_BITLANES ==> 48'h000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_CK_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00
MIG: 17:10:19 :  Invalid Param: DDR3_ADDR_MAP ==> 192'h000_001_005_009_000_011_007_003_004_008_006_00B_01B_015_002_014
MIG: 17:10:19 :  Invalid Param: DDR3_BANK_MAP ==> 36'h010_013_017
MIG: 17:10:19 :  Invalid Param: DDR3_CAS_MAP ==> 12'h016
MIG: 17:10:19 :  Invalid Param: DDR3_CKE_ODT_BYTE_MAP ==> 8'h00
MIG: 17:10:19 :  Invalid Param: DDR3_CKE_MAP ==> 96'h000_000_000_000_000_000_000_012
MIG: 17:10:19 :  Invalid Param: DDR3_ODT_MAP ==> 96'h000_000_000_000_000_000_000_019
MIG: 17:10:19 :  Invalid Param: DDR3_CS_MAP ==> 120'h000_000_000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_PARITY_MAP ==> 12'h000
MIG: 17:10:19 :  Invalid Param: DDR3_RAS_MAP ==> 12'h018
MIG: 17:10:19 :  Invalid Param: DDR3_WE_MAP ==> 12'h01A
MIG: 17:10:19 :  Invalid Param: DDR3_DQS_BYTE_MAP ==> 144'h00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_00_03_02
MIG: 17:10:19 :  Invalid Param: DDR3_DATA0_MAP ==> 96'h025_027_023_029_028_024_021_026
MIG: 17:10:19 :  Invalid Param: DDR3_DATA1_MAP ==> 96'h039_035_038_037_034_031_036_030
MIG: 17:10:19 :  Invalid Param: DDR3_DATA2_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA3_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA4_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA5_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA6_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA7_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA8_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA9_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA10_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA11_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA12_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA13_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA14_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA15_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA16_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_DATA17_MAP ==> 96'h000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_MASK0_MAP ==> 108'h000_000_000_000_000_000_000_032_022
MIG: 17:10:19 :  Invalid Param: DDR3_MASK1_MAP ==> 108'h000_000_000_000_000_000_000_000_000
MIG: 17:10:19 :  Invalid Param: DDR3_SLOT_0_CONFIG ==> 8'b0000_0001
MIG: 17:10:19 :  Invalid Param: DDR3_SLOT_1_CONFIG ==> 8'b0000_0000
MIG: 17:10:19 :  Invalid Param: DDR3_IBUF_LPWR_MODE ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_IO_IDLE_PWRDWN ==> "ON"
MIG: 17:10:19 :  Invalid Param: DDR3_BANK_TYPE ==> "HR_IO"
MIG: 17:10:19 :  Invalid Param: DDR3_DATA_IO_PRIM_TYPE ==> "HR_LP"
MIG: 17:10:19 :  Invalid Param: DDR3_CKE_ODT_AUX ==> "FALSE"
MIG: 17:10:19 :  Invalid Param: DDR3_USER_REFRESH ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_WRLVL ==> "ON"
MIG: 17:10:19 :  Invalid Param: DDR3_ORDERING ==> "NORM"
MIG: 17:10:19 :  Invalid Param: DDR3_CALIB_ROW_ADD ==> 16'h0000
MIG: 17:10:19 :  Invalid Param: DDR3_CALIB_COL_ADD ==> 12'h000
MIG: 17:10:19 :  Invalid Param: DDR3_CALIB_BA_ADD ==> 3'h0
MIG: 17:10:19 :  Invalid Param: DDR3_TCQ ==> 100
MIG: 17:10:19 :  Invalid Param: DDR3_IDELAY_ADJ ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_FINE_PER_BIT ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_CENTER_COMP_MODE ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_PI_VAL_ADJ ==> "OFF"
MIG: 17:10:19 :  Invalid Param: DDR3_IODELAY_GRP0 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG0"
MIG: 17:10:19 :  Invalid Param: DDR3_IODELAY_GRP1 ==> "DESIGN_1_MIG_7SERIES_0_0_IODELAY_MIG1"
MIG: 17:10:19 :  Invalid Param: DDR3_SYSCLK_TYPE ==> "NO_BUFFER"
MIG: 17:10:19 :  Invalid Param: DDR3_REFCLK_TYPE ==> "USE_SYSTEM_CLOCK"
MIG: 17:10:19 :  Invalid Param: DDR3_SYS_RST_PORT ==> "FALSE"
MIG: 17:10:19 :  Invalid Param: DDR3_FPGA_SPEED_GRADE ==> 1
MIG: 17:10:19 :  Invalid Param: DDR3_CMD_PIPE_PLUS1 ==> "ON"
MIG: 17:10:19 :  Invalid Param: DDR3_DRAM_TYPE ==> "DDR3"
MIG: 17:10:19 :  Invalid Param: DDR3_CAL_WIDTH ==> "HALF"
MIG: 17:10:19 :  Invalid Param: DDR3_STARVE_LIMIT ==> 2
MIG: 17:10:19 :  Invalid Param: DDR3_REF_CLK_MMCM_IODELAY_CTRL ==> "FALSE"
MIG: 17:10:19 :  Invalid Param: DDR3_REFCLK_FREQ ==> 200.0
MIG: 17:10:19 :  Invalid Param: DDR3_DIFF_TERM_REFCLK ==> "TRUE"
MIG: 17:10:19 :  Invalid Param: DDR3_tCK ==> 2500
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_nCK_PER_CLK ==> 4
MIG: 17:10:19 :  Invalid Param: DDR3_DIFF_TERM_SYSCLK ==> "TRUE"
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: UI_EXTRA_CLOCKS ==> FALSE
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_ID_WIDTH ==> 2
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_MEM_SIZE ==> 536870912
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_ADDR_WIDTH ==> 29
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_DATA_WIDTH ==> 32
MIG: 17:10:19 :  Invalid Param: DDR3_C_MC_nCK_PER_CLK ==> 4
MIG: 17:10:19 :  Invalid Param: C_S_AXI_SUPPORTS_NARROW_BURST ==> 0
MIG: 17:10:19 :  Invalid Param: DDR3_C_RD_WR_ARB_ALGORITHM ==> "RD_PRI_REG"
MIG: 17:10:19 :  Invalid Param: C_S_AXI_REG_EN0 ==> 20'h00000
MIG: 17:10:19 :  Invalid Param: C_S_AXI_REG_EN1 ==> 20'h00000
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_CTRL_ADDR_WIDTH ==> 32
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: C_S_AXI_CTRL_DATA_WIDTH ==> 32
MIG: 17:10:19 :  Invalid Param: C_S_AXI_BASEADDR ==> 32'h0000_0000
MIG: 17:10:19 :  Invalid Param: C_ECC_ONOFF_RESET_VALUE ==> 1
MIG: 17:10:19 :  Invalid Param: C_ECC_CE_COUNTER_WIDTH ==> 8
MIG: 17:10:19 : 
MIG: 17:10:19 :  Valid Param: DDR3_DEBUG_PORT ==> OFF
MIG: 17:10:19 : 
MIG: 17:10:19 :  Invalid Param: DDR3_TEMP_MON_CONTROL ==> "INTERNAL"
MIG: 17:10:19 :  Invalid Param: DDR3_FPGA_VOLT_TYPE ==> "N"
MIG: 17:10:19 :  Invalid Param: DDR3_RST_ACT_LOW ==> 1
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 : 
MIG: 17:10:19 : Same Interface
MIG: 17:13:12 : Running synthesis.xit
MIG: 17:13:12 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:13:12 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:13:12 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:12 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:13:12 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:12 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:13:12 : vivado_mode: xpg_bd
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 1
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 : isPortInterface: 0
MIG: 17:13:12 :  locked false  
MIG: 17:13:12 : HDL Language: Verilog
MIG: 17:13:12 : compInfo: false
MIG: 17:13:12 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:12 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:12 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:13:12 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:13:12 : I am in catch area
MIG: 17:13:12 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:20 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:13:20 : Component_Name: design_1_mig_7series_0_0
MIG: 17:13:20 : Moving design_1_mig_7series_0_0 ...
MIG: 17:13:20 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:13:20 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:20 : Running vlog_synth_rpr.xit
MIG: 17:13:21 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:13:21 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:13:21 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:21 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:13:21 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:21 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:13:21 : vivado_mode: xpg_bd
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 1
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 : isPortInterface: 0
MIG: 17:13:21 :  locked false  
MIG: 17:13:21 : HDL Language: Verilog
MIG: 17:13:21 : compInfo: false
MIG: 17:13:21 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:21 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:21 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:13:21 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:13:21 : I am in catch area
MIG: 17:13:21 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:29 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:13:29 : Component_Name: design_1_mig_7series_0_0
MIG: 17:13:29 : Moving design_1_mig_7series_0_0 ...
MIG: 17:13:29 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:13:29 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:29 : Running simulation.xit
MIG: 17:13:29 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:13:29 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:13:29 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:29 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:13:29 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:29 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:13:29 : vivado_mode: xpg_bd
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 1
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 : isPortInterface: 0
MIG: 17:13:29 :  locked false  
MIG: 17:13:29 : HDL Language: Verilog
MIG: 17:13:29 : compInfo: false
MIG: 17:13:29 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:29 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:29 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:13:29 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:13:29 : I am in catch area
MIG: 17:13:29 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:38 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:13:38 : Component_Name: design_1_mig_7series_0_0
MIG: 17:13:38 : Moving design_1_mig_7series_0_0 ...
MIG: 17:13:38 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:13:38 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:38 : Running vlog_sim_rpr.xit .. PRASAD DBG1
MIG: 17:13:38 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:13:38 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:13:38 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:38 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:13:38 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:38 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:13:38 : vivado_mode: xpg_bd
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 1
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 : isPortInterface: 0
MIG: 17:13:38 :  locked false  
MIG: 17:13:38 : HDL Language: Verilog
MIG: 17:13:38 : compInfo: false
MIG: 17:13:38 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:38 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:38 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:13:38 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:13:38 : I am in catch area
MIG: 17:13:38 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:47 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:13:47 : Component_Name: design_1_mig_7series_0_0
MIG: 17:13:47 : Moving design_1_mig_7series_0_0 ...
MIG: 17:13:47 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:13:47 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 17:13:47 : Running implementation.xit
MIG: 17:13:47 : IGN:     <ModuleName>system_mig_7series_0_0</ModuleName> <==>     <ModuleName>design_1_mig_7series_0_0</ModuleName> 
MIG: 17:13:47 : ERR:     <Version>2.1</Version> <==>     <Version>4.1</Version> 
MIG: 17:13:47 : ################# RUNNING MIG BATCH ###################
MIG: 17:13:47 : Writing IN file for 'design_1_mig_7series_0_0'...compDirPath: d:/Xilinx/Vivado/2018.2/data/ip/xilinx/mig_7series_v4_1... instDirPath: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0
MIG: 17:13:47 : synp_flow:  -- synthesis_mode: Other
MIG: 17:13:47 : outputDirectory: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/_tmp/
MIG: 17:13:47 : vivado_mode: xpg_bd
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 1
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 : isPortInterface: 0
MIG: 17:13:47 :  locked false  
MIG: 17:13:47 : HDL Language: Verilog
MIG: 17:13:47 : compInfo: false
MIG: 17:13:47 : Vivado Options xc7a200t sbg484 -1
MIG: 17:13:47 : 1: xc7a200t 2: sbg484 3: -1
MIG: 17:13:47 : relative mig path: coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe
MIG: 17:13:47 : xilinx_path: D:/Xilinx/Vivado/2018.2/ids_lite/ISE
MIG: 17:13:47 : I am in catch area
MIG: 17:13:47 : Running D:/Xilinx/Vivado/2018.2/ids_lite/ISE/coregen/ip/xilinx/other/com/xilinx/ip/mig_7series_v4_1/bin/nt64/mig.exe -cg_exc_inp e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.in -cg_exc_out e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/xil_txt.out ... 
MIG: 17:13:55 : XML_INPUT_FILE: e:/FPGA_Test/3_Study/Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 17:13:55 : Component_Name: design_1_mig_7series_0_0
MIG: 17:13:55 : Moving design_1_mig_7series_0_0 ...
MIG: 17:13:55 : Moving design_1_mig_7series_0_0.veo ...
MIG: 17:13:55 : Moving design_1_mig_7series_0_0_xmdf.tcl ...
MIG: 11:02:42 : xml_input_file: board.prj
MIG: 11:02:43 : Absolute path of xml_input_file: e:/FPGA_Test/0_Finished/NexysVideo/nv_ethernet_Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
MIG: 11:02:43 : xml_input_file: board.prj
MIG: 11:02:43 : Absolute path of xml_input_file: e:/FPGA_Test/0_Finished/NexysVideo/nv_ethernet_Microblaze_2018R2_20200318_1/project_1/project_1.srcs/sources_1/bd/design_1/ip/design_1_mig_7series_0_0/board.prj
