 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 10
        -input_pins
        -nets
        -group REGOUT
        -max_paths 500
        -transition_time
        -capacitance
Design : bp_softcore
Version: M-2016.12-SP5-3
Date   : Fri Mar 13 17:48:56 2020
****************************************

 * Some/all delay information is back-annotated.

Operating Conditions: TYPICAL   Library: saed90nm_typ

Information: Percent of Arnoldi-based delays = 31.55%

  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0254   0.0519   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.0198   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.0198      0.0000     2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0254    0.0000 &   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0371    0.0236     2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.5411         0.0000     2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0371    0.0000 &   2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0472    0.0377     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9056      0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9056         0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9056            0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0472   0.0000 &   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0542   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1393   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1393   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0271   0.0000 &   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0283   0.0500   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7163   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7163   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0283   0.0000 &   2.8973 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0621   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9595 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0478 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1073 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.1073 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.1074 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1658 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1658 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1658 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.2280 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.2280 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.2281 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2880 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2880 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2880 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3793 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3793 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3793 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3793 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3793 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3793 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3793 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3793 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3793 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3793 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3794 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4662 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4662 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4663 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5360 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5360 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5360 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6641 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6641 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6859 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7568 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7568 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7568 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9465 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9465 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9465 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9465 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9465 r
  core/be/flush (net)                                  71.6044              0.0000     3.9465 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9465 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9465 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9745 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.1027 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.1047 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.2020 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.2020 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2020 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.2020 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2020 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.2020 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2020 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.2020 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.2023 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3742 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3742 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3742 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3742 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.4173 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5754 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5754 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5766 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6554 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6554 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6561 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6979 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6979 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6979 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.8248 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.8248 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8449 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8880 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8880 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8881 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9874 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9874 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9874 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9874 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9874 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9874 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9874 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9874 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9874 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9874 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9874 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9874 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9997 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0487 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0487 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0487 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0931 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0931 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0931 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1738 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1738 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1738 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.2183 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.2183 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.2196 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4565 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4565 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4565 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4565 r
  U3127/IN4 (OA221X1)                                             0.3624    0.0615 @   5.5180 r
  U3127/Q (OA221X1)                                               0.0628    0.1337     5.6516 r
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6516 r
  mem_resp_yumi_o (out)                                           0.0628    0.0431 &   5.6947 r
  data arrival time                                                                    5.6947

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6947
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2053


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0271   0.0544   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0439   0.0000   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0439      0.0000     2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0271    0.0000 &   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0296    0.0512     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1426      0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1426         0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1426            0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0296   0.0000 &   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0266   0.0503   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3162   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.3162   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0266   0.0001 &   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0575   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8932 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0416 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1012 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.1012 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.1012 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1596 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1596 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1597 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.2219 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.2219 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.2220 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2818 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2818 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2819 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3732 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3732 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3732 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3732 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3732 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3732 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3732 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3732 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3732 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3732 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3732 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4601 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4601 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4601 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5298 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5298 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5299 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6580 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6580 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6798 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7506 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7506 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7507 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9404 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9404 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9404 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9404 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9404 r
  core/be/flush (net)                                  71.6044              0.0000     3.9404 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9404 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9404 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9683 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0966 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0986 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1959 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1959 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1959 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1959 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1959 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1959 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1959 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1959 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1962 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3681 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3681 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3681 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3681 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.4112 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5692 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5692 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5705 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6493 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6493 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6500 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6918 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6918 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6918 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.8187 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.8187 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8388 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8819 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8819 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8819 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9813 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9813 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9813 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9813 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9813 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9813 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9813 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9813 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9813 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9813 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9813 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9813 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9935 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0426 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0426 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0426 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0869 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0869 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0870 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1677 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1677 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1677 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.2122 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.2122 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.2135 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4504 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4504 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4504 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4504 r
  U3127/IN4 (OA221X1)                                             0.3624    0.0615 @   5.5119 r
  U3127/Q (OA221X1)                                               0.0628    0.1337     5.6455 r
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6455 r
  mem_resp_yumi_o (out)                                           0.0628    0.0431 &   5.6886 r
  data arrival time                                                                    5.6886

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2114


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0289    0.0000 &   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0312    0.0248     2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4708         0.0000     2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0312    0.0000 &   2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0572    0.0336     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9648      0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9648         0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9648            0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0572   0.0000 &   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0595   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3332   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3332   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8393 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0323   0.0497   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8125   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8125   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0323   0.0000 &   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0662   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1047 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.1047 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.1048 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1636 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1636 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1636 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2192 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2192 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2194 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2796 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2796 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2796 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3679 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3679 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3679 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3679 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3679 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3679 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3679 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3679 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3679 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3679 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3679 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4497 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4497 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4498 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5194 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5194 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5195 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6449 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6449 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6664 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7335 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7335 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7336 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9352 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9352 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9352 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9352 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9352 f
  core/be/flush (net)                                  70.9217              0.0000     3.9352 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9352 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9352 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9604 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0766 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0774 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1690 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1690 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1690 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1690 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1690 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1690 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1690 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1690 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1693 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3483 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3483 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3483 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3483 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3951 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5465 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5465 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5477 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6373 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6373 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6380 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6900 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6900 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6900 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8199 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8199 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8378 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8791 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8791 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8792 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9782 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9782 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9782 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9782 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9782 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9782 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9782 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9782 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9782 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9782 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9782 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9782 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9841 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0416 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0416 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0416 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0871 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0871 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0872 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1820 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1820 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1821 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2250 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2250 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2265 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4547 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4547 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4547 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4547 f
  U3127/IN4 (OA221X1)                                             0.3074    0.0533 @   5.5079 f
  U3127/Q (OA221X1)                                               0.0646    0.1289     5.6368 f
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6368 f
  mem_resp_yumi_o (out)                                           0.0646    0.0443 &   5.6811 f
  data arrival time                                                                    5.6811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2189


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0305   0.0613   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0639   0.0000   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0639      0.0000     2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0305    0.0000 &   2.7268 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0323    0.0539     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2018      0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2018         0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2018            0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0323   0.0000 &   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0533   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5094   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5094   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0302   0.0001 &   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0564   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0381 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1001 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.1001 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.1001 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1589 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1589 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1589 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2146 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2146 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2147 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2749 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2749 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2749 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3632 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3632 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3632 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3632 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3632 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3632 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3632 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3632 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3632 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3632 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3632 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4450 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4450 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4451 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5147 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5147 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5148 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6402 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6402 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6617 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7288 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7288 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7289 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9305 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9305 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9305 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9305 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9305 f
  core/be/flush (net)                                  70.9217              0.0000     3.9305 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9305 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9305 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9557 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0719 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0727 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1643 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1643 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1643 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1643 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1643 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1643 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1643 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1643 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1646 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3436 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3436 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3436 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3436 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3904 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5418 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5418 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5430 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6326 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6326 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6333 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6853 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6853 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6853 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8152 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8152 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8331 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8745 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8745 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8745 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9735 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9735 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9735 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9735 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9735 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9735 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9735 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9735 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9735 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9735 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9735 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9735 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9794 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0369 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0369 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0369 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0824 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0824 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0825 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1773 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1773 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1774 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2203 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2203 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2218 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4500 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4500 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4500 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4500 f
  U3127/IN4 (OA221X1)                                             0.3074    0.0533 @   5.5032 f
  U3127/Q (OA221X1)                                               0.0646    0.1289     5.6321 f
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6321 f
  mem_resp_yumi_o (out)                                           0.0646    0.0443 &   5.6764 f
  data arrival time                                                                    5.6764

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2236


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0254   0.0519   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.0198   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.0198      0.0000     2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0254    0.0000 &   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0371    0.0236     2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.5411         0.0000     2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0371    0.0000 &   2.7552 r
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0472    0.0377     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9056      0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9056         0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9056            0.0000     2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9056   0.0000   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0472   0.0000 &   2.7929 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0271   0.0542   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.1393   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.1393   0.0000   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0271   0.0000 &   2.8472 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0283   0.0500   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.7163   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.7163   0.0000   2.8972 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0283   0.0000 &   2.8973 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0621   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9594 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9595 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0471 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0478 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.1073 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1073 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.1073 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.1074 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1658 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1658 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1658 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.2280 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.2280 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.2281 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2880 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2880 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2880 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3793 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3793 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3793 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3793 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3793 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3793 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3793 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3793 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3793 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3793 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3794 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4662 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4662 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4663 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5360 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5360 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5360 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6641 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6641 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6859 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7568 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7568 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7568 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9465 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9465 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9465 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9465 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9465 r
  core/be/flush (net)                                  71.6044              0.0000     3.9465 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9465 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9465 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9745 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.1027 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.1027 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.1047 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.2020 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.2020 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.2020 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.2020 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.2020 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.2020 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.2020 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.2020 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.2023 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3742 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3742 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3742 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3742 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.4173 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5754 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5754 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5766 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6554 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6554 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6561 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6979 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6979 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6979 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.8248 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.8248 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8449 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8880 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8880 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8881 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9874 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9874 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9874 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9874 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9874 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9874 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9874 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9874 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9874 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9874 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9874 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9874 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9997 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0487 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0487 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0487 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0931 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0931 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0931 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1738 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1738 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1738 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.2183 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.2183 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.2196 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4565 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4565 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4565 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4565 r
  U3128/IN2 (AO22X1)                                              0.3623    0.0615 @   5.5180 r
  U3128/Q (AO22X1)                                                0.0616    0.1317     5.6497 r
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6497 r
  io_resp_yumi_o (out)                                            0.0616    0.0227 &   5.6724 r
  data arrival time                                                                    5.6724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2276


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0254   0.0519   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.0198   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.0198      0.0000     2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0254    0.0000 &   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0555    0.0299     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.0540      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.0540         0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.0540            0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0555   0.0000 &   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0263   0.0559   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0836   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0836   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0263   0.0000 &   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0644   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0294 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0914 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0914 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0914 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1502 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1502 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1502 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2059 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2059 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2060 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2662 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2662 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2663 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3545 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3545 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3545 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3545 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3545 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3545 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3545 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3545 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3545 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3545 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3545 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4364 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4364 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4364 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5060 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5060 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5061 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6316 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6316 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6530 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7201 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7201 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7202 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9218 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9218 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9218 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9218 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9218 f
  core/be/flush (net)                                  70.9217              0.0000     3.9218 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9218 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9218 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9470 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0632 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0640 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1556 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1556 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1559 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3349 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3349 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3349 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3349 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3817 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5331 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5331 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5344 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6239 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6239 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6247 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6766 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6766 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6766 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8065 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8065 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8245 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8658 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8658 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8658 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9648 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9648 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9648 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9648 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9648 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9648 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9648 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9648 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9648 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9648 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9648 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9648 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9707 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0282 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0282 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0283 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0738 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0738 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0738 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1687 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1687 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1687 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2117 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2117 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2132 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4413 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4413 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4413 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4413 f
  U3127/IN4 (OA221X1)                                             0.3074    0.0533 @   5.4945 f
  U3127/Q (OA221X1)                                               0.0646    0.1289     5.6235 f
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6235 f
  mem_resp_yumi_o (out)                                           0.0646    0.0443 &   5.6678 f
  data arrival time                                                                    5.6678

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6678
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2322


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1507      0.0000     2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0423    0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0538    0.0335     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.7087         0.0000     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0538    0.0000 &   2.7132 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0323    0.0587     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2018      0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2018         0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2018            0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0323   0.0000 &   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0533   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5094   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5094   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0302   0.0001 &   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0564   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0293 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0913 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0913 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0913 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1501 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1501 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1501 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2058 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2058 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2059 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2661 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2661 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2661 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3544 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3544 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3544 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4362 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4362 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4363 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5059 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5059 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5060 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6314 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6314 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6529 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7200 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7200 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7201 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9217 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9217 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9217 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9217 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9217 f
  core/be/flush (net)                                  70.9217              0.0000     3.9217 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9217 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9217 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9469 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0631 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0639 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1555 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1555 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1555 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1555 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1555 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1555 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1555 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1555 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1558 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3348 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3348 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3348 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3348 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3816 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5330 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5330 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5342 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6238 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6238 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6245 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6765 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6765 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6765 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8064 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8064 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8243 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8657 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8657 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8657 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9647 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9647 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9647 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9647 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9647 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9647 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9647 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9647 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9647 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9647 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9647 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9647 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9706 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0281 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0281 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0281 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0736 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0736 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0737 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1685 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1685 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1686 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2115 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2115 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2131 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4412 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4412 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4412 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4412 f
  U3127/IN4 (OA221X1)                                             0.3074    0.0533 @   5.4944 f
  U3127/Q (OA221X1)                                               0.0646    0.1289     5.6233 f
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6233 f
  mem_resp_yumi_o (out)                                           0.0646    0.0443 &   5.6676 f
  data arrival time                                                                    5.6676

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6676
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2324


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0271   0.0544   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0439   0.0000   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0439      0.0000     2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0271    0.0000 &   2.7341 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0296    0.0512     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1426      0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1426         0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1426            0.0000     2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1426   0.0000   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0296   0.0000 &   2.7853 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0266   0.0503   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3162   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.3162   0.0000   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0266   0.0001 &   2.8356 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0575   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8931 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8932 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9533 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0410 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0416 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.1012 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1012 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.1012 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.1012 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1596 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1596 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1597 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.2219 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.2219 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.2220 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2818 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2818 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2819 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3732 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3732 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3732 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3732 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3732 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3732 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3732 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3732 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3732 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3732 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3732 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4601 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4601 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4601 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5298 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5298 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5299 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6580 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6580 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6798 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7506 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7506 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7507 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9404 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9404 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9404 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9404 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9404 r
  core/be/flush (net)                                  71.6044              0.0000     3.9404 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9404 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9404 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9683 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0966 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0966 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0986 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1959 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1959 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1959 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1959 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1959 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1959 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1959 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1959 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1962 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3681 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3681 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3681 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3681 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.4112 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5692 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5692 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5705 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6493 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6493 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6500 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6918 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6918 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6918 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.8187 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.8187 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8388 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8819 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8819 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8819 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9813 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9813 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9813 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9813 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9813 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9813 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9813 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9813 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9813 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9813 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9813 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9813 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9935 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0426 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0426 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0426 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0869 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0869 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0870 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1677 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1677 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1677 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.2122 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.2122 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.2135 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4504 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4504 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4504 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4504 r
  U3128/IN2 (AO22X1)                                              0.3623    0.0615 @   5.5119 r
  U3128/Q (AO22X1)                                                0.0616    0.1317     5.6436 r
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6436 r
  io_resp_yumi_o (out)                                            0.0616    0.0227 &   5.6663 r
  data arrival time                                                                    5.6663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2337


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1507      0.0000     2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0423    0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0538    0.0335     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.7087         0.0000     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0538    0.0000 &   2.7132 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0519    0.0421     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9949      0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9949         0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9949            0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0519   0.0000 &   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0520   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9874   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9874   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0611   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8685 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0765 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0765 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0766 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1350 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1350 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1350 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1972 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1972 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1973 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2571 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2571 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2572 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3485 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3485 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3485 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3485 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3485 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3485 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3485 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3485 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3485 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3485 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3485 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4354 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4354 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4355 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5052 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5052 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5052 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6333 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6333 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6551 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7260 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7260 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7260 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9157 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9157 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9157 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9157 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9157 r
  core/be/flush (net)                                  71.6044              0.0000     3.9157 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9157 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9157 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9437 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0719 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0739 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1712 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1712 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1712 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1712 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1712 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1712 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1712 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1712 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1715 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3434 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3434 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3434 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3434 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3865 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5446 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5446 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5458 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6246 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6246 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6253 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6671 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6671 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6671 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7940 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7940 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8141 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8572 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8572 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8573 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9566 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9566 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9566 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9566 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9566 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9566 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9566 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9566 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9566 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9566 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9566 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9566 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9689 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0179 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0179 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0179 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0623 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0623 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0623 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1430 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1430 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1430 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1875 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1875 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1888 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4257 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4257 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4257 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4257 r
  U3127/IN4 (OA221X1)                                             0.3624    0.0615 @   5.4872 r
  U3127/Q (OA221X1)                                               0.0628    0.1337     5.6208 r
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6208 r
  mem_resp_yumi_o (out)                                           0.0628    0.0431 &   5.6639 r
  data arrival time                                                                    5.6639

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6639
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2361


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.3375      0.0000     2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0474    0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0461    0.0350     2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.5911         0.0000     2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0461    0.0000 &   2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0296    0.0596     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1426      0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1426         0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1426            0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0296   0.0000 &   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0266   0.0503   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3162   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.3162   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0266   0.0001 &   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0575   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8679 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0759 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0759 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0760 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1344 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1344 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1344 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1966 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1966 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1967 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2565 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2565 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2566 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3479 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3479 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3479 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3479 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3479 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3479 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3479 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3479 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3479 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3479 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3479 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4348 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4348 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4349 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5046 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5046 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5046 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6327 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6327 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6545 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7254 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7254 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7254 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9151 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9151 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9151 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9151 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9151 r
  core/be/flush (net)                                  71.6044              0.0000     3.9151 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9151 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9151 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9430 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0713 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0733 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1706 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1706 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1706 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1706 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1706 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1706 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1706 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1706 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1709 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3428 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3428 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3428 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3428 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3859 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5440 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5440 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5452 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6240 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6240 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6247 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6665 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6665 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6665 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7934 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7934 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8135 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8566 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8566 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8567 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9560 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9560 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9683 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0173 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0173 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0173 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0617 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0617 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0617 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1424 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1424 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1424 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1869 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1869 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1882 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4251 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4251 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4251 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4251 r
  U3127/IN4 (OA221X1)                                             0.3624    0.0615 @   5.4866 r
  U3127/Q (OA221X1)                                               0.0628    0.1337     5.6202 r
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6202 r
  mem_resp_yumi_o (out)                                           0.0628    0.0431 &   5.6633 r
  data arrival time                                                                    5.6633

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6633
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2367


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0289    0.0000 &   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0519    0.0306     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9949      0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9949         0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9949            0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0519   0.0000 &   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0520   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9874   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9874   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0611   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8651 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0135 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0731 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0731 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0732 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1316 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1316 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1316 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1938 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1938 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1939 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2537 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2537 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2538 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3451 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3451 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3451 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3451 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3451 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3451 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3451 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3451 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3451 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3451 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3451 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4320 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4320 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4321 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5018 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5018 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5018 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6299 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6299 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6517 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7226 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7226 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7226 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9123 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9123 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9123 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9123 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9123 r
  core/be/flush (net)                                  71.6044              0.0000     3.9123 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9123 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9123 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9402 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0685 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0705 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1678 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1678 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1678 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1678 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1678 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1678 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1678 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1678 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1681 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3400 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3400 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3400 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3400 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3831 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5412 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5412 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5424 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6212 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6212 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6219 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6637 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6637 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6637 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7906 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7906 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8107 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8538 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8538 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8538 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9532 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9532 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9532 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9532 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9532 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9532 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9532 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9532 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9532 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9532 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9532 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9532 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9655 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0145 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0145 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0145 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0589 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0589 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0589 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1396 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1396 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1396 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1841 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1841 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1854 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4223 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4223 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4223 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4223 r
  U3127/IN4 (OA221X1)                                             0.3624    0.0615 @   5.4838 r
  U3127/Q (OA221X1)                                               0.0628    0.1337     5.6174 r
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6174 r
  mem_resp_yumi_o (out)                                           0.0628    0.0431 &   5.6605 r
  data arrival time                                                                    5.6605

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6605
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2395


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0289    0.0000 &   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0312    0.0248     2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4708         0.0000     2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0312    0.0000 &   2.7461 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0572    0.0336     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9648      0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9648         0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9648            0.0000     2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9648   0.0000   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0572   0.0000 &   2.7797 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0595   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3332   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3332   0.0000   2.8392 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8393 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0323   0.0497   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8125   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8125   0.0000   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0323   0.0000 &   2.8890 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0662   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9552 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0422 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0428 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.1047 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1047 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.1047 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.1048 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1636 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1636 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1636 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2192 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2192 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2194 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2796 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2796 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2796 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3679 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3679 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3679 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3679 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3679 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3679 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3679 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3679 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3679 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3679 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3679 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4497 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4497 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4498 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5194 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5194 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5195 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6449 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6449 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6664 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7335 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7335 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7336 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9352 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9352 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9352 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9352 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9352 f
  core/be/flush (net)                                  70.9217              0.0000     3.9352 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9352 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9352 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9604 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0766 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0766 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0774 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1690 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1690 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1690 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1690 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1690 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1690 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1690 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1690 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1693 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3483 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3483 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3483 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3483 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3951 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5465 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5465 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5477 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6373 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6373 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6380 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6900 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6900 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6900 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8199 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8199 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8378 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8791 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8791 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8792 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9782 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9782 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9782 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9782 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9782 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9782 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9782 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9782 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9782 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9782 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9782 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9782 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9841 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0416 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0416 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0416 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0871 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0871 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0872 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1820 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1820 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1821 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2250 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2250 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2265 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4547 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4547 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4547 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4547 f
  U3128/IN2 (AO22X1)                                              0.3074    0.0533 @   5.5079 f
  U3128/Q (AO22X1)                                                0.0624    0.1258     5.6337 f
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6337 f
  io_resp_yumi_o (out)                                            0.0624    0.0230 &   5.6567 f
  data arrival time                                                                    5.6567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2433


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.1067   0.2359   0.7031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  30.0491   0.0000   0.7031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7031 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   30.0491              0.0000     0.7031 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7031 r
  core/be/be_calculator/csr_cmd_o[71] (net)            30.0491              0.0000     0.7031 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7031 r
  core/be/csr_cmd[71] (net)                            30.0491              0.0000     0.7031 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7031 r
  core/be/be_mem/csr_cmd_i[71] (net)                   30.0491              0.0000     0.7031 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7031 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               30.0491              0.0000     0.7031 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.1067    0.0051 &   0.7083 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0671    0.0486     0.7569 f
  core/be/be_mem/csr/n24 (net)                  2       6.6205              0.0000     0.7569 f
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0671    0.0000 &   0.7569 f
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0824    0.0490     0.8059 r
  core/be/be_mem/csr/n1 (net)                   1       4.9668              0.0000     0.8059 r
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0824    0.0000 &   0.8059 r
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0920    0.0497     0.8556 f
  core/be/be_mem/csr/n18 (net)                  2       7.3946              0.0000     0.8556 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0920    0.0001 &   0.8557 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1921    0.1056     0.9613 r
  core/be/be_mem/csr/n139 (net)                 5      18.0530              0.0000     0.9613 r
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1921    0.0001 &   0.9615 r
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1232    0.0920     1.0534 f
  core/be/be_mem/csr/n911 (net)                 4      11.3092              0.0000     1.0534 f
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1232    0.0001 &   1.0535 f
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1887    0.1004     1.1539 r
  core/be/be_mem/csr/n912 (net)                 4      14.5115              0.0000     1.1539 r
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1887    0.0038 &   1.1576 r
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3009    0.2016     1.3593 f
  core/be/be_mem/csr/n1701 (net)               16      43.8984              0.0000     1.3593 f
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3009    0.0002 &   1.3595 f
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1272    0.0598     1.4193 r
  core/be/be_mem/csr/n1712 (net)                2       5.9729              0.0000     1.4193 r
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1272    0.0000 &   1.4194 r
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1365    0.0830     1.5023 f
  core/be/be_mem/csr/n942 (net)                 2       9.0809              0.0000     1.5023 f
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1365    0.0001 &   1.5024 f
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1624    0.0731     1.5755 r
  core/be/be_mem/csr/n1274 (net)                4      13.7142              0.0000     1.5755 r
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1624    0.0036 &   1.5792 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0664     1.6455 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6455 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6456 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7010 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7010 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7070 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7453 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7453 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7453 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.7771 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.7771 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.7771 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8080 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8080 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8080 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9163 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9163 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9163 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9163 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9164 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9436 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9436 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9437 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0037 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0037 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0037 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0041 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.0783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.0783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.0784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0289    0.0000 &   2.6950 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0312    0.0248     2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4708         0.0000     2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0312    0.0000 &   2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0572    0.0336     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9648      0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9648         0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9648            0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0572   0.0000 &   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0595   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3332   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3332   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0323   0.0497   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8125   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8125   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0323   0.0000 &   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0662   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9289 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0165 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0784 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0784 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0784 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1372 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1372 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1372 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.1929 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.1929 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.1930 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2533 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2533 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2533 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3415 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3415 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3415 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3415 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3415 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3415 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3415 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3415 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3415 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3415 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3415 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4234 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4234 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4234 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.4931 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.4931 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.4931 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6186 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6186 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6401 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7071 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7071 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7072 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9089 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9089 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9089 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9089 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9089 f
  core/be/flush (net)                                  70.9217              0.0000     3.9089 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9089 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9089 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9340 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0502 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0510 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1427 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1427 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1427 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1427 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1427 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1427 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1427 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1427 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1430 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3219 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3219 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3219 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3219 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3687 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5201 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5201 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5214 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6110 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6110 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6117 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6636 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6636 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6636 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.7936 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.7936 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8115 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8528 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8528 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8528 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9518 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9518 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9518 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9518 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9518 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9518 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9518 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9518 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9518 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9518 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9518 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9518 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9578 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0152 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0152 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0153 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0608 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0608 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0608 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1557 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1557 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1557 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.1987 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.1987 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2002 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4283 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4283 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4283 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4283 f
  U3127/IN4 (OA221X1)                                             0.3074    0.0533 @   5.4816 f
  U3127/Q (OA221X1)                                               0.0646    0.1289     5.6105 f
  mem_resp_yumi_o (net)                         1       6.9942              0.0000     5.6105 f
  mem_resp_yumi_o (out)                                           0.0646    0.0443 &   5.6548 f
  data arrival time                                                                    5.6548

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6548
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2452


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/IN2 (OR2X1)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U17/Q (OR2X1)   0.0305   0.0613   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (net)     1   3.0639   0.0000   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[15] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[15] (net)   3.0639      0.0000     2.7267 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN1 (AND2X1)      0.0305    0.0000 &   2.7268 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0323    0.0539     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2018      0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2018         0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2018            0.0000     2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2018   0.0000   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0323   0.0000 &   2.7807 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0533   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5094   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5094   0.0000   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0302   0.0001 &   2.8340 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0564   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8905 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9505 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0375 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0381 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.1001 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.1001 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.1001 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.1001 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1589 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1589 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1589 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2146 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2146 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2147 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2749 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2749 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2749 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3632 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3632 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3632 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3632 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3632 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3632 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3632 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3632 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3632 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3632 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3632 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4450 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4450 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4451 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5147 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5147 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5148 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6402 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6402 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6617 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7288 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7288 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7289 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9305 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9305 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9305 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9305 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9305 f
  core/be/flush (net)                                  70.9217              0.0000     3.9305 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9305 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9305 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9557 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0719 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0719 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0727 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1643 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1643 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1643 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1643 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1643 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1643 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1643 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1643 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1646 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3436 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3436 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3436 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3436 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3904 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5418 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5418 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5430 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6326 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6326 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6333 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6853 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6853 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6853 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8152 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8152 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8331 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8745 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8745 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8745 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9735 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9735 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9735 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9735 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9735 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9735 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9735 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9735 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9735 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9735 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9735 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9735 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9794 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0369 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0369 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0369 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0824 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0824 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0825 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1773 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1773 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1774 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2203 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2203 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2218 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4500 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4500 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4500 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4500 f
  U3128/IN2 (AO22X1)                                              0.3074    0.0533 @   5.5032 f
  U3128/Q (AO22X1)                                                0.0624    0.1258     5.6290 f
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6290 f
  io_resp_yumi_o (out)                                            0.0624    0.0230 &   5.6520 f
  data arrival time                                                                    5.6520

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2480


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0423   0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0254   0.0519   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.0198   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.0198      0.0000     2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0254    0.0000 &   2.7316 f
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0555    0.0299     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   3.0540      0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   3.0540         0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   3.0540            0.0000     2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   3.0540   0.0000   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0555   0.0000 &   2.7615 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0263   0.0559   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   4.0836   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   4.0836   0.0000   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0263   0.0000 &   2.8174 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0644   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8818 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9419 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0288 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0294 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0914 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0914 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0914 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0914 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1502 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1502 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1502 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2059 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2059 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2060 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2662 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2662 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2663 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3545 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3545 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3545 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3545 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3545 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3545 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3545 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3545 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3545 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3545 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3545 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4364 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4364 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4364 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5060 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5060 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5061 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6316 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6316 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6530 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7201 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7201 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7202 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9219 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9219 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9219 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9219 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9219 f
  core/be/flush (net)                                  70.9217              0.0000     3.9219 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9219 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9219 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9470 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0632 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0632 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0640 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1556 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1556 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1556 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1556 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1556 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1559 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3349 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3349 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3349 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3349 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3817 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5331 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5331 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5344 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6239 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6239 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6247 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6766 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6766 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6766 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8065 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8065 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8245 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8658 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8658 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8658 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9648 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9648 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9648 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9648 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9648 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9648 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9648 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9648 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9648 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9648 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9648 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9648 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9707 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0282 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0282 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0283 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0738 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0738 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0738 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1687 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1687 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1687 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2117 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2117 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2132 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4413 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4413 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4413 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4413 f
  U3128/IN2 (AO22X1)                                              0.3074    0.0533 @   5.4946 f
  U3128/Q (AO22X1)                                                0.0624    0.1258     5.6203 f
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6203 f
  io_resp_yumi_o (out)                                            0.0624    0.0230 &   5.6433 f
  data arrival time                                                                    5.6433

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6433
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2567


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1507      0.0000     2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0423    0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0538    0.0335     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.7087         0.0000     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0538    0.0000 &   2.7132 r
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0323    0.0587     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.2018      0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.2018         0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.2018            0.0000     2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.2018   0.0000   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0323   0.0000 &   2.7719 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0302   0.0533   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.5094   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.5094   0.0000   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0302   0.0001 &   2.8252 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0434   0.0564   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.8968   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.8968   0.0000   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0434   0.0001 &   2.8817 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0600   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9417 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9418 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0287 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0293 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0913 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0913 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0913 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0913 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1501 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1501 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1501 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.2058 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.2058 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.2059 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2661 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2661 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2661 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3544 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3544 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3544 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3544 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3544 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3544 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3544 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4362 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4362 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4363 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.5059 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.5059 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.5060 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6314 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6314 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6529 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7200 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7200 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7201 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9217 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9217 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9217 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9217 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9217 f
  core/be/flush (net)                                  70.9217              0.0000     3.9217 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9217 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9217 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9469 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0631 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0631 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0639 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1555 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1555 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1555 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1555 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1555 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1555 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1555 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1555 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1558 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3348 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3348 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3348 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3348 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3816 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5330 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5330 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5342 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6238 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6238 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6245 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6765 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6765 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6765 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.8064 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.8064 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8243 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8657 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8657 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8657 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9647 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9647 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9647 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9647 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9647 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9647 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9647 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9647 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9647 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9647 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9647 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9647 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9706 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0281 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0281 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0281 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0736 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0736 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0737 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1685 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1685 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1686 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.2115 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.2115 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2131 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4412 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4412 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4412 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4412 f
  U3128/IN2 (AO22X1)                                              0.3074    0.0533 @   5.4944 f
  U3128/Q (AO22X1)                                                0.0624    0.1258     5.6202 f
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6202 f
  io_resp_yumi_o (out)                                            0.0624    0.0230 &   5.6432 f
  data arrival time                                                                    5.6432

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2568


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.0920   0.2544   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  29.7316   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   29.7316              0.0000     0.7217 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (net)            29.7316              0.0000     0.7217 f
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7217 f
  core/be/csr_cmd[71] (net)                            29.7316              0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr_cmd_i[71] (net)                   29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7217 f
  core/be/be_mem/csr/csr_cmd_i[71] (net)               29.7316              0.0000     0.7217 f
  core/be/be_mem/csr/U6/INP (INVX0)                               0.0920    0.0033 &   0.7250 f
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0738    0.0460     0.7710 r
  core/be/be_mem/csr/n24 (net)                  2       6.8325              0.0000     0.7710 r
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0738    0.0000 &   0.7711 r
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0760    0.0523     0.8234 f
  core/be/be_mem/csr/n1 (net)                   1       4.8233              0.0000     0.8234 f
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0760    0.0000 &   0.8234 f
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0861    0.0459     0.8693 r
  core/be/be_mem/csr/n18 (net)                  2       7.5010              0.0000     0.8693 r
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0861    0.0001 &   0.8694 r
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1788    0.1099     0.9793 f
  core/be/be_mem/csr/n139 (net)                 5      17.6889              0.0000     0.9793 f
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1788    0.0001 &   0.9794 f
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1536    0.0876     1.0670 r
  core/be/be_mem/csr/n911 (net)                 4      11.4272              0.0000     1.0670 r
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1536    0.0001 &   1.0671 r
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1711    0.1111     1.1782 f
  core/be/be_mem/csr/n912 (net)                 4      14.2909              0.0000     1.1782 f
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1711    0.0002 &   1.1783 f
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3942    0.2094     1.3878 r
  core/be/be_mem/csr/n1701 (net)               16      44.3441              0.0000     1.3878 r
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3942    0.0002 &   1.3880 r
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1575    0.1045     1.4925 f
  core/be/be_mem/csr/n1712 (net)                2       5.9120              0.0000     1.4925 f
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1575    0.0000 &   1.4925 f
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1608    0.0845     1.5770 r
  core/be/be_mem/csr/n942 (net)                 2       9.3119              0.0000     1.5770 r
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1608    0.0001 &   1.5771 r
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.2004    0.0812     1.6582 f
  core/be/be_mem/csr/n1274 (net)                4      13.6025              0.0000     1.6582 f
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.2004    0.0043 &   1.6626 f
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1215    0.0803     1.7429 r
  core/be/be_mem/csr/n1278 (net)                1       6.9094              0.0000     1.7429 r
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1215    0.0001 &   1.7429 r
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0866    0.0549     1.7978 f
  core/be/be_mem/csr/n1280 (net)                1       6.5596              0.0000     1.7978 f
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0866    0.0048 &   1.8027 f
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0690    0.0352     1.8379 r
  core/be/be_mem/csr/n1285 (net)                1       4.5191              0.0000     1.8379 r
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0690    0.0000 &   1.8379 r
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0718    0.0346     1.8725 f
  core/be/be_mem/csr/n1287 (net)                1       4.3090              0.0000     1.8725 f
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0718    0.0000 &   1.8726 f
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0573    0.0278     1.9004 r
  core/be/be_mem/csr/n1295 (net)                1       2.3938              0.0000     1.9004 r
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0573    0.0000 &   1.9004 r
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0432    0.1086     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7383              0.0000     2.0090 f
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     2.0090 f
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7383              0.0000     2.0090 f
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0432    0.0001 &   2.0091 f
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1429    0.0252     2.0343 r
  core/be/be_mem/n8 (net)                       1       8.9969              0.0000     2.0343 r
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1429    0.0001 &   2.0344 r
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0924    0.0616     2.0960 f
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0960 f
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   23.8365              0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  23.8365             0.0000     2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  23.8365   0.0000   2.0960 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0924   0.0004 &   2.0964 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0464   0.0714   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.0875   0.0000   2.1678 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0464   0.0001 &   2.1679 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0450   0.0646   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.2751   0.0000   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0450   0.0000 &   2.2325 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0407   0.0645   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.2856   0.0000   2.2969 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0407   0.0000 &   2.2970 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0356   0.0603   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.2159   0.0000   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0356   0.0000 &   2.3573 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0444   0.0663   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.0581   0.0000   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0444   0.0000 &   2.4237 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0416   0.0654   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   8.9373   0.0000   2.4891 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0416   0.0000 &   2.4892 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0357   0.0593   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.6245   0.0000   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0357   0.0000 &   2.5485 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0428   0.0655   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.5138   0.0000   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0428   0.0000 &   2.6140 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0423   0.0656   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.1507   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.1507      0.0000     2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0423    0.0000 &   2.6796 f
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0538    0.0335     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.7087         0.0000     2.7131 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN2 (NOR2X0)      0.0538    0.0000 &   2.7132 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0519    0.0421     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9949      0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9949         0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9949            0.0000     2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9949   0.0000   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0519   0.0000 &   2.7553 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0520   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9874   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9874   0.0000   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.8073 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0611   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8684 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8685 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9286 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0169 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0765 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0765 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0765 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0766 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1350 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1350 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1350 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1972 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1972 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1973 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2571 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2571 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2572 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3485 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3485 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3485 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3485 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3485 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3485 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3485 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3485 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3485 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3485 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3485 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4354 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4354 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4355 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5052 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5052 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5052 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6333 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6333 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6551 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7260 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7260 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7260 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9157 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9157 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9157 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9157 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9157 r
  core/be/flush (net)                                  71.6044              0.0000     3.9157 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9157 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9157 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9437 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0719 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0719 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0739 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1712 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1712 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1712 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1712 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1712 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1712 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1712 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1712 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1715 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3434 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3434 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3434 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3434 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3865 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5446 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5446 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5458 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6246 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6246 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6253 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6671 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6671 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6671 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7940 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7940 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8141 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8572 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8572 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8573 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9566 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9566 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9566 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9566 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9566 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9566 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9566 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9566 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9566 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9566 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9566 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9566 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9689 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0179 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0179 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0179 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0623 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0623 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0623 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1430 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1430 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1430 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1875 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1875 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1888 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4257 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4257 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4257 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4257 r
  U3128/IN2 (AO22X1)                                              0.3623    0.0615 @   5.4872 r
  U3128/Q (AO22X1)                                                0.0616    0.1317     5.6189 r
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6189 r
  io_resp_yumi_o (out)                                            0.0616    0.0227 &   5.6416 r
  data arrival time                                                                    5.6416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2584


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[14] (net)   9.3375      0.0000     2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/INP (INVX0)       0.0474    0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/U15/ZN (INVX0)        0.0461    0.0350     2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/n2 (net)     2   5.5911         0.0000     2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/IN2 (AND2X1)      0.0461    0.0000 &   2.7004 f
  core/be/be_mem/csr/mcause_exception_enc/a/U18/Q (AND2X1)        0.0296    0.0596     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (net)     1   3.1426      0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[15] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[15] (net)   3.1426         0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[15] (net)   3.1426            0.0000     2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[7] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[3] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[1] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p1_158)   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/i[0] (net)   3.1426   0.0000   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/INP (NBUFFX2)   0.0296   0.0000 &   2.7600 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/U3/Z (NBUFFX2)   0.0266   0.0503   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.3162   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p1_158)   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/addr_o[0] (net)   7.3162   0.0000   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0266   0.0001 &   2.8103 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0575   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8678 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8679 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9280 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0157 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0163 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0759 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0759 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0759 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0760 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1344 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1344 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1344 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1966 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1966 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1967 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2565 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2565 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2566 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3479 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3479 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3479 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3479 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3479 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3479 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3479 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3479 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3479 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3479 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3479 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4348 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4348 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4349 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5046 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5046 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5046 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6327 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6327 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6545 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7254 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7254 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7254 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9151 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9151 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9151 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9151 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9151 r
  core/be/flush (net)                                  71.6044              0.0000     3.9151 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9151 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9151 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9430 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0713 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0713 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0733 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1706 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1706 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1706 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1706 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1706 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1706 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1706 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1706 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1709 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3428 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3428 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3428 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3428 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3859 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5440 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5440 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5452 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6240 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6240 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6247 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6665 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6665 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6665 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7934 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7934 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8135 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8566 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8566 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8567 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9560 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9560 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9560 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9560 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9560 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9560 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9560 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9683 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0173 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0173 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0173 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0617 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0617 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0617 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1424 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1424 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1424 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1869 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1869 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1882 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4251 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4251 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4251 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4251 r
  U3128/IN2 (AO22X1)                                              0.3623    0.0615 @   5.4866 r
  U3128/Q (AO22X1)                                                0.0616    0.1317     5.6183 r
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6183 r
  io_resp_yumi_o (out)                                            0.0616    0.0227 &   5.6410 r
  data arrival time                                                                    5.6410

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6410
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2590


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4298     0.4298
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/CLK (DFFX1)   0.1928   0.0000   0.4298 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__73_/Q (DFFX1)   0.1879   0.2999 @   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (net)    16  69.0616   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[73] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (net)   69.0616              0.0000     0.7297 f
  core/be/be_calculator/pipe_mem/csr_cmd_o[73] (bp_be_pipe_mem_02_0)        0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (net)            69.0616              0.0000     0.7297 f
  core/be/be_calculator/csr_cmd_o[73] (bp_be_calculator_top_02_0)           0.0000     0.7297 f
  core/be/csr_cmd[73] (net)                            69.0616              0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (bp_be_mem_top_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr_cmd_i[73] (net)                   69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (bp_be_csr_02_0)                         0.0000     0.7297 f
  core/be/be_mem/csr/csr_cmd_i[73] (net)               69.0616              0.0000     0.7297 f
  core/be/be_mem/csr/icc_place116/INP (INVX1)                     0.1881    0.0018 @   0.7315 f
  core/be/be_mem/csr/icc_place116/ZN (INVX1)                      0.1873    0.1141     0.8456 r
  core/be/be_mem/csr/n967 (net)                12      47.2685              0.0000     0.8456 r
  core/be/be_mem/csr/U50/IN1 (NOR2X1)                             0.1873    0.0003 &   0.8459 r
  core/be/be_mem/csr/U50/QN (NOR2X1)                              0.1092    0.0808     0.9267 f
  core/be/be_mem/csr/n195 (net)                 3      12.2301              0.0000     0.9267 f
  core/be/be_mem/csr/U90/IN1 (NAND2X0)                            0.1092    0.0025 &   0.9292 f
  core/be/be_mem/csr/U90/QN (NAND2X0)                             0.0943    0.0593     0.9885 r
  core/be/be_mem/csr/n38 (net)                  1       5.6083              0.0000     0.9885 r
  core/be/be_mem/csr/U91/IN2 (NOR2X2)                             0.0943    0.0000 &   0.9886 r
  core/be/be_mem/csr/U91/QN (NOR2X2)                              0.0562    0.0419     1.0304 f
  core/be/be_mem/csr/n53 (net)                  3       7.6453              0.0000     1.0304 f
  core/be/be_mem/csr/U106/IN1 (NAND2X0)                           0.0562    0.0000 &   1.0304 f
  core/be/be_mem/csr/U106/QN (NAND2X0)                            0.0953    0.0553     1.0857 r
  core/be/be_mem/csr/n51 (net)                  2       7.1889              0.0000     1.0857 r
  core/be/be_mem/csr/U107/IN1 (NOR2X0)                            0.0953    0.0000 &   1.0858 r
  core/be/be_mem/csr/U107/QN (NOR2X0)                             0.1169    0.0566     1.1423 f
  core/be/be_mem/csr/n1455 (net)                1       6.4384              0.0000     1.1423 f
  core/be/be_mem/csr/icc_place140/INP (NBUFFX2)                   0.1169    0.0081 &   1.1504 f
  core/be/be_mem/csr/icc_place140/Z (NBUFFX2)                     0.2497    0.1728 @   1.3233 f
  core/be/be_mem/csr/n1325 (net)               43     154.0325              0.0000     1.3233 f
  core/be/be_mem/csr/icc_place141/INP (INVX0)                     0.2500    0.0007 @   1.3240 f
  core/be/be_mem/csr/icc_place141/ZN (INVX0)                      0.1306    0.0765     1.4005 r
  core/be/be_mem/csr/n1355 (net)                3       9.8827              0.0000     1.4005 r
  core/be/be_mem/csr/U1196/IN1 (NAND2X1)                          0.1306    0.0000 &   1.4006 r
  core/be/be_mem/csr/U1196/QN (NAND2X1)                           0.0720    0.0462     1.4468 f
  core/be/be_mem/csr/n916 (net)                 1       5.6872              0.0000     1.4468 f
  core/be/be_mem/csr/U1197/IN1 (NOR2X2)                           0.0720    0.0000 &   1.4469 f
  core/be/be_mem/csr/U1197/QN (NOR2X2)                            0.0934    0.0287     1.4755 r
  core/be/be_mem/csr/n917 (net)                 1       4.3732              0.0000     1.4755 r
  core/be/be_mem/csr/U1198/IN2 (NAND2X1)                          0.0934    0.0000 &   1.4756 r
  core/be/be_mem/csr/U1198/QN (NAND2X1)                           0.0730    0.0411     1.5167 f
  core/be/be_mem/csr/n1116 (net)                2       6.9167              0.0000     1.5167 f
  core/be/be_mem/csr/U1201/IN1 (NOR2X1)                           0.0730    0.0000 &   1.5167 f
  core/be/be_mem/csr/U1201/QN (NOR2X1)                            0.0772    0.0439     1.5606 r
  core/be/be_mem/csr/n923 (net)                 1       7.0089              0.0000     1.5606 r
  core/be/be_mem/csr/U1206/IN1 (NAND2X2)                          0.0772    0.0000 &   1.5606 r
  core/be/be_mem/csr/U1206/QN (NAND2X2)                           0.0724    0.0427     1.6033 f
  core/be/be_mem/csr/n1332 (net)                4      16.6299              0.0000     1.6033 f
  core/be/be_mem/csr/U1690/INP (INVX1)                            0.0724    0.0001 &   1.6034 f
  core/be/be_mem/csr/U1690/ZN (INVX1)                             0.0366    0.0216     1.6250 r
  core/be/be_mem/csr/n1275 (net)                1       3.4317              0.0000     1.6250 r
  core/be/be_mem/csr/U1693/IN1 (NAND4X0)                          0.0366    0.0000 &   1.6250 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0469     1.6719 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6719 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6720 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7273 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7273 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7334 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7716 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7716 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7716 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.8034 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.8034 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.8034 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8343 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8343 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8343 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9426 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9426 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9426 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9428 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9700 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9700 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9701 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0300 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0300 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0300 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0304 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.1047 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1760 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2473 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2474 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.3138 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.3139 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3850 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4571 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.5230 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5934 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6654 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6655 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/IN1 (NOR2X0)      0.0289    0.0000 &   2.7213 r
  core/be/be_mem/csr/mcause_exception_enc/a/U16/QN (NOR2X0)       0.0519    0.0306     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (net)     1   2.9949      0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/a/o[14] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[14] (net)   2.9949         0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/i[14] (net)   2.9949            0.0000     2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[6] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[2] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (bsg_encode_one_hot_width_p2_82)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/i[0] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (bsg_encode_one_hot_width_p1_159)   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/i[0] (net)   2.9949   0.0000   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/INP (NBUFFX2)   0.0519   0.0000 &   2.7519 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/U3/Z (NBUFFX2)   0.0232   0.0520   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.9874   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p1_159)   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/aligned_vs_0_ (net)   3.9874   0.0000   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0232   0.0000 &   2.8039 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/U1/Q (OR2X1)   0.0383   0.0611   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (net)     2   7.7037   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p2_82)   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/addr_o[1] (net)   7.7037   0.0000   2.8650 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN1 (OR2X1)   0.0383   0.0001 &   2.8651 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0392   0.0601   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   7.9376   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   7.9376   0.0000   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0392   0.0001 &   2.9252 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0681   0.0877 @   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.2348   0.0000   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.2348        0.0000     3.0129 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0681    0.0006 @   3.0135 f
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0329    0.0596     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.8902        0.0000     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.8902              0.0000     3.0731 f
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0731 f
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.8902              0.0000     3.0731 f
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0329    0.0000 &   3.0732 f
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2528    0.0584     3.1316 r
  core/be/be_mem/csr/n1115 (net)                4      13.7468              0.0000     3.1316 r
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2528    0.0000 &   3.1316 r
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.1008    0.0622     3.1938 f
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.3578              0.0000     3.1938 f
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.1008    0.0001 &   3.1939 f
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1494    0.0599     3.2537 r
  core/be/be_mem/csr/n1202 (net)                3       7.3769              0.0000     3.2537 r
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1494    0.0000 &   3.2538 r
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0412    0.0914     3.3451 r
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.1430              0.0000     3.3451 r
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3451 r
  core/be/be_mem/trap_pkt_o[2] (net)                    5.1430              0.0000     3.3451 r
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3451 r
  core/be/n11 (net)                                     5.1430              0.0000     3.3451 r
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3451 r
  core/be/be_checker/trap_pkt_i[2] (net)                5.1430              0.0000     3.3451 r
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3451 r
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.1430              0.0000     3.3451 r
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0412    0.0000 &   3.3451 r
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0570    0.0869 @   3.4320 r
  core/be/be_checker/director/n2 (net)         11      61.2965              0.0000     3.4320 r
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0570    0.0001 @   3.4321 r
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0461    0.0697     3.5018 r
  core/be/be_checker/director/n218 (net)        1       5.9346              0.0000     3.5018 r
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0461    0.0001 &   3.5018 r
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1506    0.1281 @   3.6299 r
  core/be/be_checker/director/n307 (net)       42     297.8939              0.0000     3.6299 r
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1589    0.0218 @   3.6517 r
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1057    0.0709     3.7226 f
  core/be/be_checker/director/n105 (net)        4      13.1245              0.0000     3.7226 f
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1057    0.0001 &   3.7226 f
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2351    0.1897 @   3.9123 r
  core/be/be_checker/director/flush_o (net)     7      71.6044              0.0000     3.9123 r
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9123 r
  core/be/be_checker/flush_o (net)                     71.6044              0.0000     3.9123 r
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9123 r
  core/be/flush (net)                                  71.6044              0.0000     3.9123 r
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9123 r
  core/be/be_calculator/flush_i (net)                  71.6044              0.0000     3.9123 r
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2368    0.0280 @   3.9402 r
  core/be/be_calculator/U21/Q (OR2X2)                             0.0878    0.1283 @   4.0685 r
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  42.3221       0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      42.3221              0.0000     4.0685 r
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0879    0.0020 @   4.0705 r
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1412    0.0973     4.1678 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.3054           0.0000     4.1678 f
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1678 f
  core/be/be_calculator/mmu_cmd_v_o (net)              17.3054              0.0000     4.1678 f
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1678 f
  core/be/mmu_cmd_v (net)                              17.3054              0.0000     4.1678 f
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1678 f
  core/be/be_mem/mmu_cmd_v_i (net)                     17.3054              0.0000     4.1678 f
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1412    0.0003 &   4.1681 f
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1885    0.1719 @   4.3400 f
  core/be/be_mem/dcache_pkt_v (net)             2      53.7574              0.0000     4.3400 f
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3400 f
  core/be/be_mem/dcache/v_i (net)                      53.7574              0.0000     4.3400 f
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1895    0.0431 @   4.3831 f
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0799    0.1580 @   4.5412 r
  core/be/be_mem/dcache/n664 (net)              9      40.0889              0.0000     4.5412 r
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0801    0.0013 @   4.5424 r
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1323    0.0788     4.6212 f
  core/be/be_mem/dcache/n734 (net)             10      31.4115              0.0000     4.6212 f
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1323    0.0007 &   4.6219 f
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0780    0.0418     4.6637 r
  core/be/be_mem/dcache/n733 (net)              1       2.7873              0.0000     4.6637 r
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0780    0.0000 &   4.6637 r
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1651    0.1269 @   4.7906 r
  core/be/be_mem/dcache/n711 (net)             13      98.4196              0.0000     4.7906 r
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1653    0.0201 @   4.8107 r
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0672    0.0431     4.8538 f
  core/be/be_mem/dcache/n712 (net)              1       3.7669              0.0000     4.8538 f
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0672    0.0000 &   4.8538 f
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1881    0.0993     4.9532 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.8122           0.0000     4.9532 r
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9532 r
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.8122              0.0000     4.9532 r
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9532 r
  core/be/data_mem_pkt_ready_o (net)                   15.8122              0.0000     4.9532 r
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9532 r
  core/data_mem_pkt_ready_o[1] (net)                   15.8122              0.0000     4.9532 r
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9532 r
  data_mem_pkt_ready_lo[1] (net)                       15.8122              0.0000     4.9532 r
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9532 r
  uce_1__uce/data_mem_pkt_ready_i (net)                15.8122              0.0000     4.9532 r
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1881    0.0123 &   4.9655 r
  uce_1__uce/U51/QN (NAND2X1)                                     0.1582    0.0490     5.0145 f
  uce_1__uce/n19 (net)                          2       7.1753              0.0000     5.0145 f
  uce_1__uce/U52/INP (INVX1)                                      0.1582    0.0000 &   5.0145 f
  uce_1__uce/U52/ZN (INVX1)                                       0.0767    0.0443     5.0589 r
  uce_1__uce/n36 (net)                          4      10.1425              0.0000     5.0589 r
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0767    0.0000 &   5.0589 r
  uce_1__uce/U53/Q (OA221X1)                                      0.0598    0.0807     5.1396 r
  uce_1__uce/cache_req_complete_o (net)         2       7.3097              0.0000     5.1396 r
  uce_1__uce/U72/INP (INVX0)                                      0.0598    0.0000 &   5.1396 r
  uce_1__uce/U72/ZN (INVX0)                                       0.0589    0.0445     5.1841 f
  uce_1__uce/n106 (net)                         2       7.7277              0.0000     5.1841 f
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0589    0.0013 &   5.1854 f
  uce_1__uce/U720/QN (NAND3X1)                                    0.3598    0.2369 @   5.4223 r
  uce_1__uce/mem_resp_yumi_o (net)              3     112.1901              0.0000     5.4223 r
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4223 r
  mem_resp_yumi_lo[1] (net)                           112.1901              0.0000     5.4223 r
  U3128/IN2 (AO22X1)                                              0.3623    0.0615 @   5.4838 r
  U3128/Q (AO22X1)                                                0.0616    0.1317     5.6155 r
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6155 r
  io_resp_yumi_o (out)                                            0.0616    0.0227 &   5.6382 r
  data arrival time                                                                    5.6382

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6382
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2618


  Startpoint: core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_resp_yumi_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4673     0.4673
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/CLK (DFFX1)   0.2722   0.0000   0.4673 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/shift_r_reg_1__71_/Q (DFFX1)   0.1067   0.2359   0.7031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (net)     5  30.0491   0.0000   0.7031 r
  core/be/be_calculator/pipe_mem/csr_shift_reg/data_o[71] (bsg_shift_reg_width_p81_stages_p2_0)   0.0000   0.7031 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (net)   30.0491              0.0000     0.7031 r
  core/be/be_calculator/pipe_mem/csr_cmd_o[71] (bp_be_pipe_mem_02_0)        0.0000     0.7031 r
  core/be/be_calculator/csr_cmd_o[71] (net)            30.0491              0.0000     0.7031 r
  core/be/be_calculator/csr_cmd_o[71] (bp_be_calculator_top_02_0)           0.0000     0.7031 r
  core/be/csr_cmd[71] (net)                            30.0491              0.0000     0.7031 r
  core/be/be_mem/csr_cmd_i[71] (bp_be_mem_top_02_0)                         0.0000     0.7031 r
  core/be/be_mem/csr_cmd_i[71] (net)                   30.0491              0.0000     0.7031 r
  core/be/be_mem/csr/csr_cmd_i[71] (bp_be_csr_02_0)                         0.0000     0.7031 r
  core/be/be_mem/csr/csr_cmd_i[71] (net)               30.0491              0.0000     0.7031 r
  core/be/be_mem/csr/U6/INP (INVX0)                               0.1067    0.0051 &   0.7083 r
  core/be/be_mem/csr/U6/ZN (INVX0)                                0.0671    0.0486     0.7569 f
  core/be/be_mem/csr/n24 (net)                  2       6.6205              0.0000     0.7569 f
  core/be/be_mem/csr/U7/IN1 (NAND2X0)                             0.0671    0.0000 &   0.7569 f
  core/be/be_mem/csr/U7/QN (NAND2X0)                              0.0824    0.0490     0.8059 r
  core/be/be_mem/csr/n1 (net)                   1       4.9668              0.0000     0.8059 r
  core/be/be_mem/csr/U8/IN1 (NOR2X1)                              0.0824    0.0000 &   0.8059 r
  core/be/be_mem/csr/U8/QN (NOR2X1)                               0.0920    0.0497     0.8556 f
  core/be/be_mem/csr/n18 (net)                  2       7.3946              0.0000     0.8556 f
  core/be/be_mem/csr/U10/IN1 (NAND2X0)                            0.0920    0.0001 &   0.8557 f
  core/be/be_mem/csr/U10/QN (NAND2X0)                             0.1921    0.1056     0.9613 r
  core/be/be_mem/csr/n139 (net)                 5      18.0530              0.0000     0.9613 r
  core/be/be_mem/csr/U15/IN1 (NOR2X0)                             0.1921    0.0001 &   0.9615 r
  core/be/be_mem/csr/U15/QN (NOR2X0)                              0.1232    0.0920     1.0534 f
  core/be/be_mem/csr/n911 (net)                 4      11.3092              0.0000     1.0534 f
  core/be/be_mem/csr/U133/IN1 (NAND2X0)                           0.1232    0.0001 &   1.0535 f
  core/be/be_mem/csr/U133/QN (NAND2X0)                            0.1887    0.1004     1.1539 r
  core/be/be_mem/csr/n912 (net)                 4      14.5115              0.0000     1.1539 r
  core/be/be_mem/csr/U135/IN1 (NOR2X0)                            0.1887    0.0038 &   1.1576 r
  core/be/be_mem/csr/U135/QN (NOR2X0)                             0.3009    0.2016     1.3593 f
  core/be/be_mem/csr/n1701 (net)               16      43.8984              0.0000     1.3593 f
  core/be/be_mem/csr/U1188/IN2 (NOR2X0)                           0.3009    0.0002 &   1.3595 f
  core/be/be_mem/csr/U1188/QN (NOR2X0)                            0.1272    0.0598     1.4193 r
  core/be/be_mem/csr/n1712 (net)                2       5.9729              0.0000     1.4193 r
  core/be/be_mem/csr/U1189/IN1 (NAND2X0)                          0.1272    0.0000 &   1.4194 r
  core/be/be_mem/csr/U1189/QN (NAND2X0)                           0.1365    0.0830     1.5023 f
  core/be/be_mem/csr/n942 (net)                 2       9.0809              0.0000     1.5023 f
  core/be/be_mem/csr/U1190/IN1 (NOR2X1)                           0.1365    0.0001 &   1.5024 f
  core/be/be_mem/csr/U1190/QN (NOR2X1)                            0.1624    0.0731     1.5755 r
  core/be/be_mem/csr/n1274 (net)                4      13.7142              0.0000     1.5755 r
  core/be/be_mem/csr/U1693/IN2 (NAND4X0)                          0.1624    0.0036 &   1.5792 r
  core/be/be_mem/csr/U1693/QN (NAND4X0)                           0.1080    0.0664     1.6455 f
  core/be/be_mem/csr/n1278 (net)                1       6.8454              0.0000     1.6455 f
  core/be/be_mem/csr/U1694/IN1 (NAND3X0)                          0.1080    0.0001 &   1.6456 f
  core/be/be_mem/csr/U1694/QN (NAND3X0)                           0.0959    0.0553     1.7010 r
  core/be/be_mem/csr/n1280 (net)                1       6.6101              0.0000     1.7010 r
  core/be/be_mem/csr/U1695/IN1 (NAND2X1)                          0.0959    0.0061 &   1.7070 r
  core/be/be_mem/csr/U1695/QN (NAND2X1)                           0.0616    0.0382     1.7453 f
  core/be/be_mem/csr/n1285 (net)                1       4.4686              0.0000     1.7453 f
  core/be/be_mem/csr/U1698/IN1 (NAND2X1)                          0.0616    0.0000 &   1.7453 f
  core/be/be_mem/csr/U1698/QN (NAND2X1)                           0.0853    0.0318     1.7771 r
  core/be/be_mem/csr/n1287 (net)                1       4.3595              0.0000     1.7771 r
  core/be/be_mem/csr/U1699/IN1 (NAND2X1)                          0.0853    0.0000 &   1.7771 r
  core/be/be_mem/csr/U1699/QN (NAND2X1)                           0.0499    0.0309     1.8080 f
  core/be/be_mem/csr/n1295 (net)                1       2.3694              0.0000     1.8080 f
  core/be/be_mem/csr/U1705/IN1 (AOI21X1)                          0.0499    0.0000 &   1.8080 f
  core/be/be_mem/csr/U1705/QN (AOI21X1)                           0.0463    0.1083     1.9163 r
  core/be/be_mem/csr/illegal_instr_o (net)      1       9.7902              0.0000     1.9163 r
  core/be/be_mem/csr/illegal_instr_o (bp_be_csr_02_0)                       0.0000     1.9163 r
  core/be/be_mem/csr_illegal_instr_lo (net)             9.7902              0.0000     1.9163 r
  core/be/be_mem/U13/IN1 (NAND2X2)                                0.0463    0.0001 &   1.9164 r
  core/be/be_mem/U13/QN (NAND2X2)                                 0.1510    0.0272     1.9436 f
  core/be/be_mem/n8 (net)                       1       8.9451              0.0000     1.9436 f
  core/be/be_mem/U18/IN1 (NAND2X2)                                0.1510    0.0001 &   1.9437 f
  core/be/be_mem/U18/QN (NAND2X2)                                 0.0970    0.0599     2.0037 r
  core/be/be_mem/exception_ecode_dec_li_illegal_instr_ (net)     5  24.2833   0.0000   2.0037 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (bp_be_csr_02_0)              0.0000     2.0037 r
  core/be/be_mem/csr/exception_ecode_dec_i[2] (net)    24.2833              0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/i[2] (net)   24.2833              0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/i[2] (net)  24.2833             0.0000     2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/i[2] (net)  24.2833   0.0000   2.0037 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/IN1 (OR2X1)   0.0970   0.0004 &   2.0041 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U3/Q (OR2X1)   0.0504   0.0742   2.0783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[2] (net)     3  10.3185   0.0000   2.0783 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/IN2 (OR2X1)   0.0504   0.0001 &   2.0784 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U4/Q (OR2X1)   0.0504   0.0713   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[3] (net)     3   8.4619   0.0000   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/IN2 (OR2X1)   0.0504   0.0000 &   2.1497 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U6/Q (OR2X1)   0.0451   0.0713   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[5] (net)     3   8.4724   0.0000   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/IN2 (OR2X1)   0.0451   0.0000 &   2.2210 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U8/Q (OR2X1)   0.0393   0.0665   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[7] (net)     2   6.3435   0.0000   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/IN2 (OR2X1)   0.0393   0.0000 &   2.2875 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U9/Q (OR2X1)   0.0498   0.0711   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[8] (net)     3  10.2891   0.0000   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/IN2 (OR2X1)   0.0498   0.0000 &   2.3586 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U10/Q (OR2X1)   0.0468   0.0721   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[9] (net)     3   9.1241   0.0000   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/IN2 (OR2X1)   0.0468   0.0000 &   2.4308 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U12/Q (OR2X1)   0.0394   0.0659   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[11] (net)     2   5.7521   0.0000   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/IN2 (OR2X1)   0.0394   0.0000 &   2.4967 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U13/Q (OR2X1)   0.0484   0.0703   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[12] (net)     3   9.7448   0.0000   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/IN2 (OR2X1)   0.0484   0.0000 &   2.5670 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U14/Q (OR2X1)   0.0474   0.0720   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[14] (net)     3   9.3375   0.0000   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/INP (NBUFFX2)   0.0474   0.0000 &   2.6391 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/U15/Z (NBUFFX2)   0.0289   0.0558   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (net)     2   6.1387   0.0000   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/genblk1_scan/o[13] (bsg_scan_width_p16_or_p1_lo_to_hi_p1_3)   0.0000   2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/scan_lo[13] (net)   6.1387      0.0000     2.6949 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/INP (INVX0)       0.0289    0.0000 &   2.6950 r
  core/be/be_mem/csr/mcause_exception_enc/a/U13/ZN (INVX0)        0.0312    0.0248     2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/n1 (net)     1   3.4708         0.0000     2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/IN2 (NOR2X0)      0.0312    0.0000 &   2.7198 f
  core/be/be_mem/csr/mcause_exception_enc/a/U14/QN (NOR2X0)       0.0572    0.0336     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (net)     1   2.9648      0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/a/o[13] (bsg_priority_encode_one_hot_out_width_p16_lo_to_hi_p1_3)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/enc_lo[13] (net)   2.9648         0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/i[13] (net)   2.9648            0.0000     2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (bsg_encode_one_hot_width_p8_11)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/i[5] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (bsg_encode_one_hot_width_p4_42)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/i[1] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (bsg_encode_one_hot_width_p2_83)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/i[1] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (bsg_encode_one_hot_width_p1_160)   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/i[0] (net)   2.9648   0.0000   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/INP (NBUFFX2)   0.0572   0.0000 &   2.7534 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/U3/Z (NBUFFX2)   0.0309   0.0595   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (net)     2   7.3332   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/aligned_right/v_o (bsg_encode_one_hot_width_p1_160)   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/addr_o[0] (net)   7.3332   0.0000   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/IN1 (OR2X1)   0.0309   0.0000 &   2.8129 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/U1/Q (OR2X1)   0.0323   0.0497   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (net)     1   3.8125   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_left/v_o (bsg_encode_one_hot_width_p2_83)   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/aligned_vs_0_ (net)   3.8125   0.0000   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/IN2 (OR2X1)   0.0323   0.0000 &   2.8627 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/U1/Q (OR2X1)   0.0440   0.0662   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (net)     2   8.1352   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/aligned_right/v_o (bsg_encode_one_hot_width_p4_42)   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/addr_o[2] (net)   8.1352   0.0000   2.9288 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/IN1 (OR2X2)   0.0440   0.0001 &   2.9289 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/U1/Q (OR2X2)   0.0763   0.0869 @   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (net)     5  38.6441   0.0000   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/aligned_right/v_o (bsg_encode_one_hot_width_p8_11)   0.0000   3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/addr_o[3] (net)  38.6441        0.0000     3.0158 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/IN1 (OR2X1)        0.0763    0.0006 @   3.0165 r
  core/be/be_mem/csr/mcause_exception_enc/b/U3/Q (OR2X1)          0.0357    0.0619     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (net)     1   4.9542        0.0000     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/b/v_o (bsg_encode_one_hot_width_p16_lo_to_hi_p1_3)   0.0000   3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (net)     4.9542              0.0000     3.0784 r
  core/be/be_mem/csr/mcause_exception_enc/v_o (bsg_priority_encode_width_p16_lo_to_hi_p1_3)   0.0000   3.0784 r
  core/be/be_mem/csr/exception_ecode_v_li (net)         4.9542              0.0000     3.0784 r
  core/be/be_mem/csr/U1249/IN1 (NAND3X0)                          0.0357    0.0000 &   3.0784 r
  core/be/be_mem/csr/U1249/QN (NAND3X0)                           0.2016    0.0588     3.1372 f
  core/be/be_mem/csr/n1115 (net)                4      13.5022              0.0000     3.1372 f
  core/be/be_mem/csr/U1250/INP (INVX1)                            0.2016    0.0000 &   3.1372 f
  core/be/be_mem/csr/U1250/ZN (INVX1)                             0.0968    0.0557     3.1929 r
  core/be/be_mem/csr/trap_pkt_o[4] (net)        3      13.5760              0.0000     3.1929 r
  core/be/be_mem/csr/U1251/IN1 (NOR2X0)                           0.0968    0.0001 &   3.1930 r
  core/be/be_mem/csr/U1251/QN (NOR2X0)                            0.1584    0.0602     3.2533 f
  core/be/be_mem/csr/n1202 (net)                3       7.3103              0.0000     3.2533 f
  core/be/be_mem/csr/U1268/IN1 (AND2X2)                           0.1584    0.0000 &   3.2533 f
  core/be/be_mem/csr/U1268/Q (AND2X2)                             0.0374    0.0882     3.3415 f
  core/be/be_mem/csr/trap_pkt_o[2] (net)        1       5.0407              0.0000     3.3415 f
  core/be/be_mem/csr/trap_pkt_o[2] (bp_be_csr_02_0)                         0.0000     3.3415 f
  core/be/be_mem/trap_pkt_o[2] (net)                    5.0407              0.0000     3.3415 f
  core/be/be_mem/trap_pkt_o[2] (bp_be_mem_top_02_0)                         0.0000     3.3415 f
  core/be/n11 (net)                                     5.0407              0.0000     3.3415 f
  core/be/be_checker/trap_pkt_i[2] (bp_be_checker_top_02_0)                 0.0000     3.3415 f
  core/be/be_checker/trap_pkt_i[2] (net)                5.0407              0.0000     3.3415 f
  core/be/be_checker/director/trap_pkt_i[2] (bp_be_director_02_0)           0.0000     3.3415 f
  core/be/be_checker/director/trap_pkt_i[2] (net)       5.0407              0.0000     3.3415 f
  core/be/be_checker/director/icc_route_opt14/INP (NBUFFX8)       0.0374    0.0000 &   3.3415 f
  core/be/be_checker/director/icc_route_opt14/Z (NBUFFX8)         0.0512    0.0818 @   3.4234 f
  core/be/be_checker/director/n2 (net)         11      60.4222              0.0000     3.4234 f
  core/be/be_checker/director/U11/IN1 (OR3X1)                     0.0513    0.0001 @   3.4234 f
  core/be/be_checker/director/U11/Q (OR3X1)                       0.0417    0.0696     3.4931 f
  core/be/be_checker/director/n218 (net)        1       5.8323              0.0000     3.4931 f
  core/be/be_checker/director/icc_place20/INP (NBUFFX8)           0.0417    0.0001 &   3.4931 f
  core/be/be_checker/director/icc_place20/Z (NBUFFX8)             0.1412    0.1255 @   3.6186 f
  core/be/be_checker/director/n307 (net)       42     294.3206              0.0000     3.6186 f
  core/be/be_checker/director/U161/IN1 (NAND2X1)                  0.1499    0.0215 @   3.6401 f
  core/be/be_checker/director/U161/QN (NAND2X1)                   0.1153    0.0671     3.7071 r
  core/be/be_checker/director/n105 (net)        4      13.3402              0.0000     3.7071 r
  core/be/be_checker/director/U410/IN2 (NAND4X1)                  0.1153    0.0001 &   3.7072 r
  core/be/be_checker/director/U410/QN (NAND4X1)                   0.2392    0.2017 @   3.9089 f
  core/be/be_checker/director/flush_o (net)     7      70.9217              0.0000     3.9089 f
  core/be/be_checker/director/flush_o (bp_be_director_02_0)                 0.0000     3.9089 f
  core/be/be_checker/flush_o (net)                     70.9217              0.0000     3.9089 f
  core/be/be_checker/flush_o (bp_be_checker_top_02_0)                       0.0000     3.9089 f
  core/be/flush (net)                                  70.9217              0.0000     3.9089 f
  core/be/be_calculator/flush_i (bp_be_calculator_top_02_0)                 0.0000     3.9089 f
  core/be/be_calculator/flush_i (net)                  70.9217              0.0000     3.9089 f
  core/be/be_calculator/U21/IN1 (OR2X2)                           0.2408    0.0252 @   3.9340 f
  core/be/be_calculator/U21/Q (OR2X2)                             0.0795    0.1162 @   4.0502 f
  core/be/be_calculator/exc_stage_n_1__poison_v_ (net)     5  41.9436       0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (bp_be_pipe_mem_02_0)           0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/kill_ex1_i (net)      41.9436              0.0000     4.0502 f
  core/be/be_calculator/pipe_mem/U139/IN2 (NOR2X0)                0.0795    0.0008 @   4.0510 f
  core/be/be_calculator/pipe_mem/U139/QN (NOR2X0)                 0.1815    0.0916     4.1427 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (net)     3  17.5166           0.0000     4.1427 r
  core/be/be_calculator/pipe_mem/mmu_cmd_v_o (bp_be_pipe_mem_02_0)          0.0000     4.1427 r
  core/be/be_calculator/mmu_cmd_v_o (net)              17.5166              0.0000     4.1427 r
  core/be/be_calculator/mmu_cmd_v_o (bp_be_calculator_top_02_0)             0.0000     4.1427 r
  core/be/mmu_cmd_v (net)                              17.5166              0.0000     4.1427 r
  core/be/be_mem/mmu_cmd_v_i (bp_be_mem_top_02_0)                           0.0000     4.1427 r
  core/be/be_mem/mmu_cmd_v_i (net)                     17.5166              0.0000     4.1427 r
  core/be/be_mem/U270/IN1 (MUX21X1)                               0.1815    0.0003 &   4.1430 r
  core/be/be_mem/U270/Q (MUX21X1)                                 0.1977    0.1790 @   4.3219 r
  core/be/be_mem/dcache_pkt_v (net)             2      53.8321              0.0000     4.3219 r
  core/be/be_mem/dcache/v_i (bp_be_dcache_02_0_0)                           0.0000     4.3219 r
  core/be/be_mem/dcache/v_i (net)                      53.8321              0.0000     4.3219 r
  core/be/be_mem/dcache/U137/IN2 (NAND3X2)                        0.1987    0.0468 @   4.3687 r
  core/be/be_mem/dcache/U137/QN (NAND3X2)                         0.0738    0.1514 @   4.5201 f
  core/be/be_mem/dcache/n664 (net)              9      39.5716              0.0000     4.5201 f
  core/be/be_mem/dcache/U138/IN2 (NOR2X2)                         0.0740    0.0013 @   4.5214 f
  core/be/be_mem/dcache/U138/QN (NOR2X2)                          0.1952    0.0896     4.6110 r
  core/be/be_mem/dcache/n734 (net)             10      31.5662              0.0000     4.6110 r
  core/be/be_mem/dcache/U1189/IN1 (NOR2X0)                        0.1952    0.0007 &   4.6117 r
  core/be/be_mem/dcache/U1189/QN (NOR2X0)                         0.0751    0.0519     4.6636 f
  core/be/be_mem/dcache/n733 (net)              1       2.7281              0.0000     4.6636 f
  core/be/be_mem/dcache/icc_place158/INP (NBUFFX2)                0.0751    0.0000 &   4.6636 f
  core/be/be_mem/dcache/icc_place158/Z (NBUFFX2)                  0.1584    0.1299 @   4.7936 f
  core/be/be_mem/dcache/n711 (net)             13      98.1609              0.0000     4.7936 f
  core/be/be_mem/dcache/icc_place159/INP (INVX0)                  0.1586    0.0179 @   4.8115 f
  core/be/be_mem/dcache/icc_place159/ZN (INVX0)                   0.0723    0.0413     4.8528 r
  core/be/be_mem/dcache/n712 (net)              1       3.8694              0.0000     4.8528 r
  core/be/be_mem/dcache/U1191/IN2 (NOR3X0)                        0.0723    0.0000 &   4.8528 r
  core/be/be_mem/dcache/U1191/QN (NOR3X0)                         0.1595    0.0990     4.9518 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (net)     3  15.5852           0.0000     4.9518 f
  core/be/be_mem/dcache/data_mem_pkt_ready_o (bp_be_dcache_02_0_0)          0.0000     4.9518 f
  core/be/be_mem/data_mem_pkt_ready_o (net)            15.5852              0.0000     4.9518 f
  core/be/be_mem/data_mem_pkt_ready_o (bp_be_mem_top_02_0)                  0.0000     4.9518 f
  core/be/data_mem_pkt_ready_o (net)                   15.5852              0.0000     4.9518 f
  core/be/data_mem_pkt_ready_o (bp_be_top_02_0)                             0.0000     4.9518 f
  core/data_mem_pkt_ready_o[1] (net)                   15.5852              0.0000     4.9518 f
  core/data_mem_pkt_ready_o[1] (bp_core_minimal_02_0)                       0.0000     4.9518 f
  data_mem_pkt_ready_lo[1] (net)                       15.5852              0.0000     4.9518 f
  uce_1__uce/data_mem_pkt_ready_i (bp_uce_02_3)                             0.0000     4.9518 f
  uce_1__uce/data_mem_pkt_ready_i (net)                15.5852              0.0000     4.9518 f
  uce_1__uce/U51/IN2 (NAND2X1)                                    0.1595    0.0060 &   4.9578 f
  uce_1__uce/U51/QN (NAND2X1)                                     0.1579    0.0575     5.0152 r
  uce_1__uce/n19 (net)                          2       7.2993              0.0000     5.0152 r
  uce_1__uce/U52/INP (INVX1)                                      0.1579    0.0000 &   5.0153 r
  uce_1__uce/U52/ZN (INVX1)                                       0.0697    0.0455     5.0608 f
  uce_1__uce/n36 (net)                          4      10.0323              0.0000     5.0608 f
  uce_1__uce/U53/IN5 (OA221X1)                                    0.0697    0.0000 &   5.0608 f
  uce_1__uce/U53/Q (OA221X1)                                      0.0560    0.0949     5.1557 f
  uce_1__uce/cache_req_complete_o (net)         2       7.1814              0.0000     5.1557 f
  uce_1__uce/U72/INP (INVX0)                                      0.0560    0.0000 &   5.1557 f
  uce_1__uce/U72/ZN (INVX0)                                       0.0690    0.0430     5.1987 r
  uce_1__uce/n106 (net)                         2       7.7892              0.0000     5.1987 r
  uce_1__uce/U720/IN3 (NAND3X1)                                   0.0690    0.0015 &   5.2002 r
  uce_1__uce/U720/QN (NAND3X1)                                    0.3043    0.2281 @   5.4283 f
  uce_1__uce/mem_resp_yumi_o (net)              3     112.0839              0.0000     5.4283 f
  uce_1__uce/mem_resp_yumi_o (bp_uce_02_3)                                  0.0000     5.4283 f
  mem_resp_yumi_lo[1] (net)                           112.0839              0.0000     5.4283 f
  U3128/IN2 (AO22X1)                                              0.3074    0.0533 @   5.4816 f
  U3128/Q (AO22X1)                                                0.0624    0.1258     5.6074 f
  io_resp_yumi_o (net)                          1       7.2926              0.0000     5.6074 f
  io_resp_yumi_o (out)                                            0.0624    0.0230 &   5.6303 f
  data arrival time                                                                    5.6303

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -5.6303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          1.2697


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4920    0.2971 @   1.4932 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4932 r
  U1989/IN2 (NOR4X0)                                              0.5011    0.0957 @   1.5889 r
  U1989/QN (NOR4X0)                                               0.2012    0.1238     1.7128 f
  n37 (net)                                     1       5.0353              0.0000     1.7128 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.7186 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.8139 r
  n39 (net)                                     1      10.5096              0.0000     1.8139 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.8181 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.9161 f
  n238 (net)                                    2       6.3790              0.0000     1.9161 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.9233 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     2.1025 r
  n236 (net)                                    2      32.0142              0.0000     2.1025 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   2.1044 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.3084 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.3084 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.3124 f
  data arrival time                                                                    2.3124

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.3124
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.5876


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4920    0.2957 @   1.4625 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4625 r
  U1989/IN2 (NOR4X0)                                              0.5011    0.0957 @   1.5582 r
  U1989/QN (NOR4X0)                                               0.2012    0.1238     1.6820 f
  n37 (net)                                     1       5.0353              0.0000     1.6820 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6878 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7832 r
  n39 (net)                                     1      10.5096              0.0000     1.7832 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7873 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8853 f
  n238 (net)                                    2       6.3790              0.0000     1.8853 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.8925 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     2.0717 r
  n236 (net)                                    2      32.0142              0.0000     2.0717 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   2.0736 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.2777 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.2777 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.2816 f
  data arrival time                                                                    2.2816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.4013    0.2654 @   1.4623 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4623 r
  U1989/IN4 (NOR4X0)                                              0.4075    0.0710 @   1.5333 r
  U1989/QN (NOR4X0)                                               0.2012    0.1395     1.6728 f
  n37 (net)                                     1       5.0353              0.0000     1.6728 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6786 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7739 r
  n39 (net)                                     1      10.5096              0.0000     1.7739 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7781 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8761 f
  n238 (net)                                    2       6.3790              0.0000     1.8761 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.8833 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     2.0625 r
  n236 (net)                                    2      32.0142              0.0000     2.0625 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   2.0644 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.2684 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.2684 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.2724 f
  data arrival time                                                                    2.2724

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2724
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6276


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.4013    0.2640 @   1.4315 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4315 r
  U1989/IN4 (NOR4X0)                                              0.4075    0.0710 @   1.5025 r
  U1989/QN (NOR4X0)                                               0.2012    0.1395     1.6420 f
  n37 (net)                                     1       5.0353              0.0000     1.6420 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6478 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7431 r
  n39 (net)                                     1      10.5096              0.0000     1.7431 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7473 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8453 f
  n238 (net)                                    2       6.3790              0.0000     1.8453 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.8525 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     2.0317 r
  n236 (net)                                    2      32.0142              0.0000     2.0317 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   2.0336 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.2376 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.2376 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.2416 f
  data arrival time                                                                    2.2416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4768    0.2976 @   1.4938 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4938 f
  U1989/IN2 (NOR4X0)                                              0.4862    0.0925 @   1.5863 f
  U1989/QN (NOR4X0)                                               0.2161    0.1036     1.6898 r
  n37 (net)                                     1       5.0434              0.0000     1.6898 r
  U1991/IN2 (NAND4X0)                                             0.2161    0.0072 &   1.6970 r
  U1991/QN (NAND4X0)                                              0.1538    0.0875     1.7845 f
  n39 (net)                                     1      10.4249              0.0000     1.7845 f
  U1992/IN3 (NOR3X0)                                              0.1538    0.0040 &   1.7885 f
  U1992/QN (NOR3X0)                                               0.1909    0.0682     1.8568 r
  n238 (net)                                    2       6.4960              0.0000     1.8568 r
  U1995/IN1 (NAND2X0)                                             0.1909    0.0086 &   1.8653 r
  U1995/QN (NAND2X0)                                              0.3119    0.1949     2.0602 f
  n236 (net)                                    2      31.8736              0.0000     2.0602 f
  U3122/IN2 (NOR2X0)                                              0.3119    0.0019 &   2.0621 f
  U3122/QN (NOR2X0)                                               0.3891    0.1741     2.2362 r
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.2362 r
  io_cmd_v_o (out)                                                0.3891    0.0039 &   2.2401 r
  data arrival time                                                                    2.2401

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2401
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6599


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4768    0.2970 @   1.4638 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4638 f
  U1989/IN2 (NOR4X0)                                              0.4862    0.0925 @   1.5563 f
  U1989/QN (NOR4X0)                                               0.2161    0.1036     1.6599 r
  n37 (net)                                     1       5.0434              0.0000     1.6599 r
  U1991/IN2 (NAND4X0)                                             0.2161    0.0072 &   1.6670 r
  U1991/QN (NAND4X0)                                              0.1538    0.0875     1.7546 f
  n39 (net)                                     1      10.4249              0.0000     1.7546 f
  U1992/IN3 (NOR3X0)                                              0.1538    0.0040 &   1.7586 f
  U1992/QN (NOR3X0)                                               0.1909    0.0682     1.8268 r
  n238 (net)                                    2       6.4960              0.0000     1.8268 r
  U1995/IN1 (NAND2X0)                                             0.1909    0.0086 &   1.8353 r
  U1995/QN (NAND2X0)                                              0.3119    0.1949     2.0302 f
  n236 (net)                                    2      31.8736              0.0000     2.0302 f
  U3122/IN2 (NOR2X0)                                              0.3119    0.0019 &   2.0321 f
  U3122/QN (NOR2X0)                                               0.3891    0.1741     2.2062 r
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.2062 r
  io_cmd_v_o (out)                                                0.3891    0.0039 &   2.2101 r
  data arrival time                                                                    2.2101

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.2101
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.6899


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3618    0.2491 @   1.4224 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.4224 r
  U1989/IN3 (NOR4X0)                                              0.3676    0.0498 @   1.4722 r
  U1989/QN (NOR4X0)                                               0.2012    0.1239     1.5962 f
  n37 (net)                                     1       5.0353              0.0000     1.5962 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6020 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.6973 r
  n39 (net)                                     1      10.5096              0.0000     1.6973 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7015 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7995 f
  n238 (net)                                    2       6.3790              0.0000     1.7995 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.8067 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     1.9859 r
  n236 (net)                                    2      32.0142              0.0000     1.9859 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   1.9878 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.1918 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.1918 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.1958 f
  data arrival time                                                                    2.1958

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1958
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7042


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3303    0.2401 @   1.4372 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4372 r
  U1990/IN3 (NOR4X0)                                              0.3339    0.0600 @   1.4972 r
  U1990/QN (NOR4X0)                                               0.1668    0.1121     1.6094 f
  n36 (net)                                     1       3.5516              0.0000     1.6094 f
  U1991/IN3 (NAND4X0)                                             0.1668    0.0000 &   1.6094 f
  U1991/QN (NAND4X0)                                              0.1630    0.0853     1.6947 r
  n39 (net)                                     1      10.5096              0.0000     1.6947 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.6989 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7968 f
  n238 (net)                                    2       6.3790              0.0000     1.7968 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.8040 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     1.9833 r
  n236 (net)                                    2      32.0142              0.0000     1.9833 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   1.9852 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.1892 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.1892 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.1931 f
  data arrival time                                                                    2.1931

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1931
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7069


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3153    0.2342 @   1.4312 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4312 r
  U1990/IN4 (NOR4X0)                                              0.3186    0.0478 @   1.4790 r
  U1990/QN (NOR4X0)                                               0.1668    0.1191     1.5981 f
  n36 (net)                                     1       3.5516              0.0000     1.5981 f
  U1991/IN3 (NAND4X0)                                             0.1668    0.0000 &   1.5982 f
  U1991/QN (NAND4X0)                                              0.1630    0.0853     1.6835 r
  n39 (net)                                     1      10.5096              0.0000     1.6835 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.6876 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7856 f
  n238 (net)                                    2       6.3790              0.0000     1.7856 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.7928 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     1.9721 r
  n236 (net)                                    2      32.0142              0.0000     1.9721 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   1.9740 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.1780 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.1780 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.1819 f
  data arrival time                                                                    2.1819

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1819
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7181


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_v_o (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1828/S (MUX21X1)                                               0.3295    0.0989 @   1.1955 r
  U1828/Q (MUX21X1)                                               0.3259    0.2383 @   1.4337 r
  io_cmd_o[36] (net)                            5      97.1891              0.0000     1.4337 r
  U1989/IN1 (NOR4X0)                                              0.3294    0.0502 @   1.4839 r
  U1989/QN (NOR4X0)                                               0.2012    0.0875     1.5714 f
  n37 (net)                                     1       5.0353              0.0000     1.5714 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.5773 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.6726 r
  n39 (net)                                     1      10.5096              0.0000     1.6726 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.6767 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7747 f
  n238 (net)                                    2       6.3790              0.0000     1.7747 f
  U1995/IN1 (NAND2X0)                                             0.1714    0.0072 &   1.7819 f
  U1995/QN (NAND2X0)                                              0.3147    0.1792     1.9612 r
  n236 (net)                                    2      32.0142              0.0000     1.9612 r
  U3122/IN2 (NOR2X0)                                              0.3147    0.0019 &   1.9631 r
  U3122/QN (NOR2X0)                                               0.3239    0.2040     2.1671 f
  io_cmd_v_o (net)                              1      33.4229              0.0000     2.1671 f
  io_cmd_v_o (out)                                                0.3239    0.0039 &   2.1710 f
  data arrival time                                                                    2.1710

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.1710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.7290


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4920    0.2971 @   1.4932 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4932 r
  U1989/IN2 (NOR4X0)                                              0.5011    0.0957 @   1.5889 r
  U1989/QN (NOR4X0)                                               0.2012    0.1238     1.7128 f
  n37 (net)                                     1       5.0353              0.0000     1.7128 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.7186 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.8139 r
  n39 (net)                                     1      10.5096              0.0000     1.8139 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.8181 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.9161 f
  n238 (net)                                    2       6.3790              0.0000     1.9161 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.9233 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     2.0267 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     2.0267 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   2.0658 r
  data arrival time                                                                    2.0658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4920    0.2957 @   1.4625 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4625 r
  U1989/IN2 (NOR4X0)                                              0.5011    0.0957 @   1.5582 r
  U1989/QN (NOR4X0)                                               0.2012    0.1238     1.6820 f
  n37 (net)                                     1       5.0353              0.0000     1.6820 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6878 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7832 r
  n39 (net)                                     1      10.5096              0.0000     1.7832 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7873 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8853 f
  n238 (net)                                    2       6.3790              0.0000     1.8853 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.8925 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.9959 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9959 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   2.0350 r
  data arrival time                                                                    2.0350

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0350
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8650


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.4013    0.2654 @   1.4623 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4623 r
  U1989/IN4 (NOR4X0)                                              0.4075    0.0710 @   1.5333 r
  U1989/QN (NOR4X0)                                               0.2012    0.1395     1.6728 f
  n37 (net)                                     1       5.0353              0.0000     1.6728 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6786 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7739 r
  n39 (net)                                     1      10.5096              0.0000     1.7739 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7781 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8761 f
  n238 (net)                                    2       6.3790              0.0000     1.8761 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.8833 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.9867 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9867 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   2.0258 r
  data arrival time                                                                    2.0258

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0258
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8742


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4768    0.2976 @   1.4938 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4938 f
  U1989/IN2 (NOR4X0)                                              0.4862    0.0925 @   1.5863 f
  U1989/QN (NOR4X0)                                               0.2161    0.1036     1.6898 r
  n37 (net)                                     1       5.0434              0.0000     1.6898 r
  U1991/IN2 (NAND4X0)                                             0.2161    0.0072 &   1.6970 r
  U1991/QN (NAND4X0)                                              0.1538    0.0875     1.7845 f
  n39 (net)                                     1      10.4249              0.0000     1.7845 f
  U1992/IN3 (NOR3X0)                                              0.1538    0.0040 &   1.7885 f
  U1992/QN (NOR3X0)                                               0.1909    0.0682     1.8568 r
  n238 (net)                                    2       6.4960              0.0000     1.8568 r
  U3123/IN1 (NOR2X0)                                              0.1909    0.0085 &   1.8653 r
  U3123/QN (NOR2X0)                                               0.2531    0.1079     1.9732 f
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9732 f
  mem_cmd_v_o (out)                                               0.2531    0.0450 &   2.0182 f
  data arrival time                                                                    2.0182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -2.0182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.8818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.4013    0.2640 @   1.4315 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4315 r
  U1989/IN4 (NOR4X0)                                              0.4075    0.0710 @   1.5025 r
  U1989/QN (NOR4X0)                                               0.2012    0.1395     1.6420 f
  n37 (net)                                     1       5.0353              0.0000     1.6420 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6478 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.7431 r
  n39 (net)                                     1      10.5096              0.0000     1.7431 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7473 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.8453 f
  n238 (net)                                    2       6.3790              0.0000     1.8453 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.8525 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.9559 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9559 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   1.9950 r
  data arrival time                                                                    1.9950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4768    0.2970 @   1.4638 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4638 f
  U1989/IN2 (NOR4X0)                                              0.4862    0.0925 @   1.5563 f
  U1989/QN (NOR4X0)                                               0.2161    0.1036     1.6599 r
  n37 (net)                                     1       5.0434              0.0000     1.6599 r
  U1991/IN2 (NAND4X0)                                             0.2161    0.0072 &   1.6670 r
  U1991/QN (NAND4X0)                                              0.1538    0.0875     1.7546 f
  n39 (net)                                     1      10.4249              0.0000     1.7546 f
  U1992/IN3 (NOR3X0)                                              0.1538    0.0040 &   1.7586 f
  U1992/QN (NOR3X0)                                               0.1909    0.0682     1.8268 r
  n238 (net)                                    2       6.4960              0.0000     1.8268 r
  U3123/IN1 (NOR2X0)                                              0.1909    0.0085 &   1.8353 r
  U3123/QN (NOR2X0)                                               0.2531    0.1079     1.9432 f
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9432 f
  mem_cmd_v_o (out)                                               0.2531    0.0450 &   1.9882 f
  data arrival time                                                                    1.9882

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9882
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9118


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3618    0.2491 @   1.4224 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.4224 r
  U1989/IN3 (NOR4X0)                                              0.3676    0.0498 @   1.4722 r
  U1989/QN (NOR4X0)                                               0.2012    0.1239     1.5962 f
  n37 (net)                                     1       5.0353              0.0000     1.5962 f
  U1991/IN2 (NAND4X0)                                             0.2012    0.0059 &   1.6020 f
  U1991/QN (NAND4X0)                                              0.1630    0.0953     1.6973 r
  n39 (net)                                     1      10.5096              0.0000     1.6973 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.7015 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7995 f
  n238 (net)                                    2       6.3790              0.0000     1.7995 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.8067 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.9101 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9101 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   1.9492 r
  data arrival time                                                                    1.9492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3303    0.2401 @   1.4372 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4372 r
  U1990/IN3 (NOR4X0)                                              0.3339    0.0600 @   1.4972 r
  U1990/QN (NOR4X0)                                               0.1668    0.1121     1.6094 f
  n36 (net)                                     1       3.5516              0.0000     1.6094 f
  U1991/IN3 (NAND4X0)                                             0.1668    0.0000 &   1.6094 f
  U1991/QN (NAND4X0)                                              0.1630    0.0853     1.6947 r
  n39 (net)                                     1      10.5096              0.0000     1.6947 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.6989 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7968 f
  n238 (net)                                    2       6.3790              0.0000     1.7968 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.8040 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.9075 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.9075 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   1.9465 r
  data arrival time                                                                    1.9465

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9465
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9535


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.3897    0.2617 @   1.4586 f
  io_cmd_o[26] (net)                            5     120.3951              0.0000     1.4586 f
  U1989/IN4 (NOR4X0)                                              0.3960    0.0684 @   1.5271 f
  U1989/QN (NOR4X0)                                               0.2161    0.0815     1.6085 r
  n37 (net)                                     1       5.0434              0.0000     1.6085 r
  U1991/IN2 (NAND4X0)                                             0.2161    0.0072 &   1.6157 r
  U1991/QN (NAND4X0)                                              0.1538    0.0875     1.7032 f
  n39 (net)                                     1      10.4249              0.0000     1.7032 f
  U1992/IN3 (NOR3X0)                                              0.1538    0.0040 &   1.7072 f
  U1992/QN (NOR3X0)                                               0.1909    0.0682     1.7754 r
  n238 (net)                                    2       6.4960              0.0000     1.7754 r
  U3123/IN1 (NOR2X0)                                              0.1909    0.0085 &   1.7840 r
  U3123/QN (NOR2X0)                                               0.2531    0.1079     1.8919 f
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.8919 f
  mem_cmd_v_o (out)                                               0.2531    0.0450 &   1.9369 f
  data arrival time                                                                    1.9369

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9631


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_v_o
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3153    0.2342 @   1.4312 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4312 r
  U1990/IN4 (NOR4X0)                                              0.3186    0.0478 @   1.4790 r
  U1990/QN (NOR4X0)                                               0.1668    0.1191     1.5981 f
  n36 (net)                                     1       3.5516              0.0000     1.5981 f
  U1991/IN3 (NAND4X0)                                             0.1668    0.0000 &   1.5982 f
  U1991/QN (NAND4X0)                                              0.1630    0.0853     1.6835 r
  n39 (net)                                     1      10.5096              0.0000     1.6835 r
  U1992/IN3 (NOR3X0)                                              0.1630    0.0042 &   1.6876 r
  U1992/QN (NOR3X0)                                               0.1714    0.0980     1.7856 f
  n238 (net)                                    2       6.3790              0.0000     1.7856 f
  U3123/IN1 (NOR2X0)                                              0.1714    0.0072 &   1.7928 f
  U3123/QN (NOR2X0)                                               0.2200    0.1034     1.8962 r
  mem_cmd_v_o (net)                             1      15.5460              0.0000     1.8962 r
  mem_cmd_v_o (out)                                               0.2200    0.0391 &   1.9353 r
  data arrival time                                                                    1.9353

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.9353
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          4.9647


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4920    0.2971 @   1.4932 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4932 r
  U1843/INP (NBUFFX2)                                             0.5026    0.1120 @   1.6053 r
  U1843/Z (NBUFFX2)                                               0.0902    0.1456 @   1.7509 r
  mem_cmd_o[43] (net)                           1      32.3036              0.0000     1.7509 r
  mem_cmd_o[43] (out)                                             0.0904    0.0293 @   1.7802 r
  data arrival time                                                                    1.7802

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7802
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1198


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1770/S (MUX21X1)                                               0.3155    0.0627 @   1.1593 r
  U1770/Q (MUX21X1)                                               0.3948    0.2623 @   1.4215 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     1.4215 r
  U1771/INP (NBUFFX2)                                             0.4002    0.2433 @   1.6649 r
  U1771/Z (NBUFFX2)                                               0.0479    0.1076     1.7725 r
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.7725 r
  mem_cmd_o[7] (out)                                              0.0479    0.0073 &   1.7798 r
  data arrival time                                                                    1.7798

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7798
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1202


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4920    0.2957 @   1.4625 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4625 r
  U1843/INP (NBUFFX2)                                             0.5026    0.1120 @   1.5745 r
  U1843/Z (NBUFFX2)                                               0.0902    0.1456 @   1.7201 r
  mem_cmd_o[43] (net)                           1      32.3036              0.0000     1.7201 r
  mem_cmd_o[43] (out)                                             0.0904    0.0293 @   1.7494 r
  data arrival time                                                                    1.7494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1770/S (MUX21X1)                                               0.3041    0.0617 @   1.1301 f
  U1770/Q (MUX21X1)                                               0.3948    0.2608 @   1.3910 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     1.3910 r
  U1771/INP (NBUFFX2)                                             0.4002    0.2433 @   1.6343 r
  U1771/Z (NBUFFX2)                                               0.0479    0.1076     1.7420 r
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.7420 r
  mem_cmd_o[7] (out)                                              0.0479    0.0073 &   1.7492 r
  data arrival time                                                                    1.7492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1770/S (MUX21X1)                                               0.3155    0.0627 @   1.1593 r
  U1770/Q (MUX21X1)                                               0.3834    0.2595 @   1.4188 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     1.4188 f
  U1771/INP (NBUFFX2)                                             0.3889    0.2345 @   1.6533 f
  U1771/Z (NBUFFX2)                                               0.0416    0.0852     1.7385 f
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.7385 f
  mem_cmd_o[7] (out)                                              0.0416    0.0063 &   1.7448 f
  data arrival time                                                                    1.7448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4768    0.2976 @   1.4938 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4938 f
  U1843/INP (NBUFFX2)                                             0.4877    0.1088 @   1.6026 f
  U1843/Z (NBUFFX2)                                               0.0824    0.1175 @   1.7200 f
  mem_cmd_o[43] (net)                           1      32.3036              0.0000     1.7200 f
  mem_cmd_o[43] (out)                                             0.0827    0.0248 @   1.7448 f
  data arrival time                                                                    1.7448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1782/S (MUX21X1)                                               0.3030    0.0438 @   1.1404 r
  U1782/Q (MUX21X1)                                               0.2833    0.2201 @   1.3605 r
  n4529 (net)                                   1      84.2501              0.0000     1.3605 r
  icc_place1886/INP (NBUFFX2)                                     0.2853    0.0596 @   1.4202 r
  icc_place1886/Z (NBUFFX2)                                       0.2518    0.1785 @   1.5987 r
  mem_cmd_o[13] (net)                           4     140.2887              0.0000     1.5987 r
  icc_place1964/INP (NBUFFX2)                                     0.2665    0.0531 @   1.6518 r
  icc_place1964/Z (NBUFFX2)                                       0.0370    0.0887     1.7404 r
  io_cmd_o[13] (net)                            1       1.7749              0.0000     1.7404 r
  io_cmd_o[13] (out)                                              0.0370    0.0034 &   1.7439 r
  data arrival time                                                                    1.7439

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1561


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1846/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1846/Q (MUX21X1)                                               0.4635    0.2860 @   1.4860 r
  io_cmd_o[45] (net)                            4     139.3023              0.0000     1.4860 r
  U1847/INP (NBUFFX2)                                             0.4735    0.0719 @   1.5579 r
  U1847/Z (NBUFFX2)                                               0.1068    0.1500 @   1.7079 r
  mem_cmd_o[45] (net)                           1      43.5878              0.0000     1.7079 r
  mem_cmd_o[45] (out)                                             0.1075    0.0315 @   1.7394 r
  data arrival time                                                                    1.7394

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7394
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1606


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1788/S (MUX21X1)                                               0.3300    0.1107 @   1.2073 r
  U1788/Q (MUX21X1)                                               0.2137    0.1958 @   1.4031 r
  n2625 (net)                                   1      60.5766              0.0000     1.4031 r
  icc_place1885/INP (NBUFFX2)                                     0.2152    0.0258 @   1.4289 r
  icc_place1885/Z (NBUFFX2)                                       0.2685    0.1762 @   1.6051 r
  mem_cmd_o[16] (net)                           4     152.4802              0.0000     1.6051 r
  icc_place1963/INP (NBUFFX2)                                     0.2787    0.0289 @   1.6340 r
  icc_place1963/Z (NBUFFX2)                                       0.0429    0.0947     1.7287 r
  io_cmd_o[16] (net)                            1       5.9655              0.0000     1.7287 r
  io_cmd_o[16] (out)                                              0.0429    0.0001 &   1.7288 r
  data arrival time                                                                    1.7288

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7288
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1712


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1816/S (MUX21X1)                                               0.3041    0.0454 @   1.1420 r
  U1816/Q (MUX21X1)                                               0.3044    0.2278 @   1.3698 r
  n4526 (net)                                   1      90.8214              0.0000     1.3698 r
  icc_place1883/INP (NBUFFX2)                                     0.3071    0.0632 @   1.4331 r
  icc_place1883/Z (NBUFFX2)                                       0.2484    0.1794 @   1.6124 r
  mem_cmd_o[30] (net)                           4     137.2750              0.0000     1.6124 r
  icc_place1961/INP (NBUFFX2)                                     0.2628    0.0254 @   1.6379 r
  icc_place1961/Z (NBUFFX2)                                       0.0381    0.0894     1.7273 r
  io_cmd_o[30] (net)                            1       2.8263              0.0000     1.7273 r
  io_cmd_o[30] (out)                                              0.0381    0.0000 &   1.7273 r
  data arrival time                                                                    1.7273

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7273
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1727


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1802/S (MUX21X1)                                               0.3300    0.1106 @   1.2072 r
  U1802/Q (MUX21X1)                                               0.1498    0.1678 @   1.3750 r
  n2624 (net)                                   1      39.4681              0.0000     1.3750 r
  icc_place1884/INP (NBUFFX2)                                     0.1501    0.0263 @   1.4013 r
  icc_place1884/Z (NBUFFX2)                                       0.3126    0.1705 @   1.5718 r
  mem_cmd_o[23] (net)                           4     178.0460              0.0000     1.5718 r
  icc_place1962/INP (NBUFFX2)                                     0.3405    0.0560 @   1.6278 r
  icc_place1962/Z (NBUFFX2)                                       0.0419    0.0981     1.7258 r
  io_cmd_o[23] (net)                            1       2.8049              0.0000     1.7258 r
  io_cmd_o[23] (out)                                              0.0419    0.0000 &   1.7259 r
  data arrival time                                                                    1.7259

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7259
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1741


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1770/S (MUX21X1)                                               0.3041    0.0617 @   1.1301 f
  U1770/Q (MUX21X1)                                               0.3834    0.2589 @   1.3890 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     1.3890 f
  U1771/INP (NBUFFX2)                                             0.3889    0.2345 @   1.6236 f
  U1771/Z (NBUFFX2)                                               0.0416    0.0852     1.7087 f
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.7087 f
  mem_cmd_o[7] (out)                                              0.0416    0.0063 &   1.7151 f
  data arrival time                                                                    1.7151

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7151
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1849


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4768    0.2970 @   1.4638 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4638 f
  U1843/INP (NBUFFX2)                                             0.4877    0.1088 @   1.5726 f
  U1843/Z (NBUFFX2)                                               0.0824    0.1175 @   1.6900 f
  mem_cmd_o[43] (net)                           1      32.3036              0.0000     1.6900 f
  mem_cmd_o[43] (out)                                             0.0827    0.0248 @   1.7148 f
  data arrival time                                                                    1.7148

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7148
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1852


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1782/S (MUX21X1)                                               0.2914    0.0428 @   1.1113 f
  U1782/Q (MUX21X1)                                               0.2833    0.2186 @   1.3299 r
  n4529 (net)                                   1      84.2501              0.0000     1.3299 r
  icc_place1886/INP (NBUFFX2)                                     0.2853    0.0596 @   1.3895 r
  icc_place1886/Z (NBUFFX2)                                       0.2518    0.1785 @   1.5680 r
  mem_cmd_o[13] (net)                           4     140.2887              0.0000     1.5680 r
  icc_place1964/INP (NBUFFX2)                                     0.2665    0.0531 @   1.6211 r
  icc_place1964/Z (NBUFFX2)                                       0.0370    0.0887     1.7098 r
  io_cmd_o[13] (net)                            1       1.7749              0.0000     1.7098 r
  io_cmd_o[13] (out)                                              0.0370    0.0034 &   1.7132 r
  data arrival time                                                                    1.7132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1846/S (MUX21X1)                                               0.3191    0.1021 @   1.1705 f
  U1846/Q (MUX21X1)                                               0.4635    0.2847 @   1.4552 r
  io_cmd_o[45] (net)                            4     139.3023              0.0000     1.4552 r
  U1847/INP (NBUFFX2)                                             0.4735    0.0719 @   1.5271 r
  U1847/Z (NBUFFX2)                                               0.1068    0.1500 @   1.6771 r
  mem_cmd_o[45] (net)                           1      43.5878              0.0000     1.6771 r
  mem_cmd_o[45] (out)                                             0.1075    0.0315 @   1.7086 r
  data arrival time                                                                    1.7086

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7086
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1914


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1846/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1846/Q (MUX21X1)                                               0.4501    0.2852 @   1.4851 f
  io_cmd_o[45] (net)                            4     139.0775              0.0000     1.4851 f
  U1847/INP (NBUFFX2)                                             0.4603    0.0708 @   1.5559 f
  U1847/Z (NBUFFX2)                                               0.0968    0.1248 @   1.6807 f
  mem_cmd_o[45] (net)                           1      43.5878              0.0000     1.6807 f
  mem_cmd_o[45] (out)                                             0.0975    0.0261 @   1.7068 f
  data arrival time                                                                    1.7068

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7068
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1932


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1782/S (MUX21X1)                                               0.3030    0.0438 @   1.1404 r
  U1782/Q (MUX21X1)                                               0.2754    0.2130 @   1.3534 f
  n4529 (net)                                   1      84.1909              0.0000     1.3534 f
  icc_place1886/INP (NBUFFX2)                                     0.2775    0.0572 @   1.4106 f
  icc_place1886/Z (NBUFFX2)                                       0.2417    0.1704 @   1.5810 f
  mem_cmd_o[13] (net)                           4     140.0639              0.0000     1.5810 f
  icc_place1964/INP (NBUFFX2)                                     0.2571    0.0490 @   1.6300 f
  icc_place1964/Z (NBUFFX2)                                       0.0318    0.0738     1.7038 f
  io_cmd_o[13] (net)                            1       1.7749              0.0000     1.7038 f
  io_cmd_o[13] (out)                                              0.0318    0.0024 &   1.7061 f
  data arrival time                                                                    1.7061

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7061
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1939


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.4013    0.2654 @   1.4623 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4623 r
  U1809/INP (NBUFFX2)                                             0.4079    0.0790 @   1.5413 r
  U1809/Z (NBUFFX2)                                               0.0748    0.1307 @   1.6720 r
  mem_cmd_o[26] (net)                           1      27.6326              0.0000     1.6720 r
  mem_cmd_o[26] (out)                                             0.0750    0.0296 @   1.7017 r
  data arrival time                                                                    1.7017

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.7017
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.1983


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1788/S (MUX21X1)                                               0.3191    0.1093 @   1.1778 f
  U1788/Q (MUX21X1)                                               0.2137    0.1944 @   1.3722 r
  n2625 (net)                                   1      60.5766              0.0000     1.3722 r
  icc_place1885/INP (NBUFFX2)                                     0.2152    0.0258 @   1.3981 r
  icc_place1885/Z (NBUFFX2)                                       0.2685    0.1762 @   1.5742 r
  mem_cmd_o[16] (net)                           4     152.4802              0.0000     1.5742 r
  icc_place1963/INP (NBUFFX2)                                     0.2787    0.0289 @   1.6031 r
  icc_place1963/Z (NBUFFX2)                                       0.0429    0.0947     1.6979 r
  io_cmd_o[16] (net)                            1       5.9655              0.0000     1.6979 r
  io_cmd_o[16] (out)                                              0.0429    0.0001 &   1.6980 r
  data arrival time                                                                    1.6980

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6980
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2020


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1816/S (MUX21X1)                                               0.2925    0.0444 @   1.1128 f
  U1816/Q (MUX21X1)                                               0.3044    0.2263 @   1.3392 r
  n4526 (net)                                   1      90.8214              0.0000     1.3392 r
  icc_place1883/INP (NBUFFX2)                                     0.3071    0.0632 @   1.4024 r
  icc_place1883/Z (NBUFFX2)                                       0.2484    0.1794 @   1.5818 r
  mem_cmd_o[30] (net)                           4     137.2750              0.0000     1.5818 r
  icc_place1961/INP (NBUFFX2)                                     0.2628    0.0254 @   1.6072 r
  icc_place1961/Z (NBUFFX2)                                       0.0381    0.0894     1.6966 r
  io_cmd_o[30] (net)                            1       2.8263              0.0000     1.6966 r
  io_cmd_o[30] (out)                                              0.0381    0.0000 &   1.6967 r
  data arrival time                                                                    1.6967

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6967
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2033


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1788/S (MUX21X1)                                               0.3300    0.1107 @   1.2073 r
  U1788/Q (MUX21X1)                                               0.2072    0.1814 @   1.3887 f
  n2625 (net)                                   1      60.5175              0.0000     1.3887 f
  icc_place1885/INP (NBUFFX2)                                     0.2087    0.0250 @   1.4137 f
  icc_place1885/Z (NBUFFX2)                                       0.2585    0.1737 @   1.5874 f
  mem_cmd_o[16] (net)                           4     152.2554              0.0000     1.5874 f
  icc_place1963/INP (NBUFFX2)                                     0.2691    0.0283 @   1.6157 f
  icc_place1963/Z (NBUFFX2)                                       0.0375    0.0792     1.6949 f
  io_cmd_o[16] (net)                            1       5.9655              0.0000     1.6949 f
  io_cmd_o[16] (out)                                              0.0375    0.0001 &   1.6951 f
  data arrival time                                                                    1.6951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1802/S (MUX21X1)                                               0.3191    0.1092 @   1.1777 f
  U1802/Q (MUX21X1)                                               0.1498    0.1665 @   1.3441 r
  n2624 (net)                                   1      39.4681              0.0000     1.3441 r
  icc_place1884/INP (NBUFFX2)                                     0.1501    0.0263 @   1.3705 r
  icc_place1884/Z (NBUFFX2)                                       0.3126    0.1705 @   1.5409 r
  mem_cmd_o[23] (net)                           4     178.0460              0.0000     1.5409 r
  icc_place1962/INP (NBUFFX2)                                     0.3405    0.0560 @   1.5969 r
  icc_place1962/Z (NBUFFX2)                                       0.0419    0.0981     1.6950 r
  io_cmd_o[23] (net)                            1       2.8049              0.0000     1.6950 r
  io_cmd_o[23] (out)                                              0.0419    0.0000 &   1.6950 r
  data arrival time                                                                    1.6950

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6950
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2050


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1816/S (MUX21X1)                                               0.3041    0.0454 @   1.1420 r
  U1816/Q (MUX21X1)                                               0.2959    0.2216 @   1.3637 f
  n4526 (net)                                   1      90.7622              0.0000     1.3637 f
  icc_place1883/INP (NBUFFX2)                                     0.2987    0.0605 @   1.4241 f
  icc_place1883/Z (NBUFFX2)                                       0.2380    0.1695 @   1.5936 f
  mem_cmd_o[30] (net)                           4     137.0502              0.0000     1.5936 f
  icc_place1961/INP (NBUFFX2)                                     0.2530    0.0253 @   1.6189 f
  icc_place1961/Z (NBUFFX2)                                       0.0329    0.0747     1.6936 f
  io_cmd_o[30] (net)                            1       2.8263              0.0000     1.6936 f
  io_cmd_o[30] (out)                                              0.0329    0.0000 &   1.6936 f
  data arrival time                                                                    1.6936

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6936
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2064


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1820/S (MUX21X1)                                               0.3059    0.0479 @   1.1445 r
  U1820/Q (MUX21X1)                                               0.4817    0.2918 @   1.4363 r
  io_cmd_o[32] (net)                            4     145.5683              0.0000     1.4363 r
  U1821/INP (NBUFFX2)                                             0.4901    0.0773 @   1.5135 r
  U1821/Z (NBUFFX2)                                               0.1195    0.1579 @   1.6715 r
  mem_cmd_o[32] (net)                           1      51.2645              0.0000     1.6715 r
  mem_cmd_o[32] (out)                                             0.1205    0.0200 @   1.6914 r
  data arrival time                                                                    1.6914

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6914
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2086


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1802/S (MUX21X1)                                               0.3300    0.1106 @   1.2072 r
  U1802/Q (MUX21X1)                                               0.1464    0.1518 @   1.3590 f
  n2624 (net)                                   1      39.4089              0.0000     1.3590 f
  icc_place1884/INP (NBUFFX2)                                     0.1467    0.0239 @   1.3828 f
  icc_place1884/Z (NBUFFX2)                                       0.3017    0.1727 @   1.5555 f
  mem_cmd_o[23] (net)                           4     177.8212              0.0000     1.5555 f
  icc_place1962/INP (NBUFFX2)                                     0.3306    0.0553 @   1.6108 f
  icc_place1962/Z (NBUFFX2)                                       0.0361    0.0790     1.6899 f
  io_cmd_o[23] (net)                            1       2.8049              0.0000     1.6899 f
  io_cmd_o[23] (out)                                              0.0361    0.0000 &   1.6899 f
  data arrival time                                                                    1.6899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1814/S (MUX21X1)                                               0.3304    0.1085 @   1.2051 r
  U1814/Q (MUX21X1)                                               0.3542    0.2497 @   1.4548 r
  io_cmd_o[29] (net)                            4     106.4332              0.0000     1.4548 r
  U1815/INP (NBUFFX2)                                             0.3578    0.1209 @   1.5757 r
  U1815/Z (NBUFFX2)                                               0.0491    0.1059     1.6816 r
  mem_cmd_o[29] (net)                           1       7.9033              0.0000     1.6816 r
  mem_cmd_o[29] (out)                                             0.0491    0.0063 &   1.6879 r
  data arrival time                                                                    1.6879

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6879
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2121


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1768/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1768/Q (MUX21X1)                                               0.4666    0.2868 @   1.4867 r
  io_cmd_o[6] (net)                             4     140.1497              0.0000     1.4867 r
  U1769/INP (NBUFFX2)                                             0.4771    0.0548 @   1.5415 r
  U1769/Z (NBUFFX2)                                               0.0812    0.1380 @   1.6796 r
  mem_cmd_o[6] (net)                            1      26.7385              0.0000     1.6796 r
  mem_cmd_o[6] (out)                                              0.0814    0.0025 @   1.6820 r
  data arrival time                                                                    1.6820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1784/S (MUX21X1)                                               0.3098    0.0536 @   1.1502 r
  U1784/Q (MUX21X1)                                               0.4736    0.2865 @   1.4367 r
  io_cmd_o[14] (net)                            4     142.2467              0.0000     1.4367 r
  U1785/INP (NBUFFX2)                                             0.4836    0.0966 @   1.5333 r
  U1785/Z (NBUFFX2)                                               0.0706    0.1342 @   1.6675 r
  mem_cmd_o[14] (net)                           1      21.1138              0.0000     1.6675 r
  mem_cmd_o[14] (out)                                             0.0707    0.0113 @   1.6787 r
  data arrival time                                                                    1.6787

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6787
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2213


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1846/S (MUX21X1)                                               0.3191    0.1021 @   1.1705 f
  U1846/Q (MUX21X1)                                               0.4501    0.2846 @   1.4551 f
  io_cmd_o[45] (net)                            4     139.0775              0.0000     1.4551 f
  U1847/INP (NBUFFX2)                                             0.4603    0.0708 @   1.5259 f
  U1847/Z (NBUFFX2)                                               0.0968    0.1248 @   1.6507 f
  mem_cmd_o[45] (net)                           1      43.5878              0.0000     1.6507 f
  mem_cmd_o[45] (out)                                             0.0975    0.0261 @   1.6768 f
  data arrival time                                                                    1.6768

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6768
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2232


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1782/S (MUX21X1)                                               0.2914    0.0428 @   1.1113 f
  U1782/Q (MUX21X1)                                               0.2754    0.2123 @   1.3236 f
  n4529 (net)                                   1      84.1909              0.0000     1.3236 f
  icc_place1886/INP (NBUFFX2)                                     0.2775    0.0572 @   1.3808 f
  icc_place1886/Z (NBUFFX2)                                       0.2417    0.1704 @   1.5512 f
  mem_cmd_o[13] (net)                           4     140.0639              0.0000     1.5512 f
  icc_place1964/INP (NBUFFX2)                                     0.2571    0.0490 @   1.6001 f
  icc_place1964/Z (NBUFFX2)                                       0.0318    0.0738     1.6739 f
  io_cmd_o[13] (net)                            1       1.7749              0.0000     1.6739 f
  io_cmd_o[13] (out)                                              0.0318    0.0024 &   1.6763 f
  data arrival time                                                                    1.6763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  icc_clock1857/S (MUX21X2)                                       0.3086    0.0524 @   1.1490 r
  icc_clock1857/Q (MUX21X2)                                       0.3313    0.2231 @   1.3720 r
  io_cmd_o[1] (net)                             4     176.1350              0.0000     1.3720 r
  U1761/INP (NBUFFX2)                                             0.3782    0.0904 @   1.4624 r
  U1761/Z (NBUFFX2)                                               0.1242    0.1486 @   1.6111 r
  mem_cmd_o[1] (net)                            1      59.4308              0.0000     1.6111 r
  mem_cmd_o[1] (out)                                              0.1253    0.0632 @   1.6743 r
  data arrival time                                                                    1.6743

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2257


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1852/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1852/Q (MUX21X1)                                               0.4201    0.2691 @   1.4123 r
  io_cmd_o[52] (net)                            4     126.6517              0.0000     1.4123 r
  U1853/INP (NBUFFX2)                                             0.4271    0.1071 @   1.5194 r
  U1853/Z (NBUFFX2)                                               0.0876    0.1369 @   1.6563 r
  mem_cmd_o[52] (net)                           1      32.9716              0.0000     1.6563 r
  mem_cmd_o[52] (out)                                             0.0878    0.0176 @   1.6739 r
  data arrival time                                                                    1.6739

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6739
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2261


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1778/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1778/Q (MUX21X1)                                               0.3903    0.2597 @   1.4596 r
  io_cmd_o[11] (net)                            4     116.7076              0.0000     1.4596 r
  U1779/INP (NBUFFX2)                                             0.3967    0.0682 @   1.5277 r
  U1779/Z (NBUFFX2)                                               0.0682    0.1249 @   1.6527 r
  mem_cmd_o[11] (net)                           1      22.4440              0.0000     1.6527 r
  mem_cmd_o[11] (out)                                             0.0682    0.0205 @   1.6732 r
  data arrival time                                                                    1.6732

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6732
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2268


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1806/S (MUX21X1)                                               0.3290    0.0961 @   1.1927 r
  U1806/Q (MUX21X1)                                               0.4810    0.2898 @   1.4824 r
  io_cmd_o[25] (net)                            6     143.9563              0.0000     1.4824 r
  U1807/INP (NBUFFX2)                                             0.4933    0.0597 @   1.5422 r
  U1807/Z (NBUFFX2)                                               0.0643    0.1303 @   1.6725 r
  mem_cmd_o[25] (net)                           1      15.4442              0.0000     1.6725 r
  mem_cmd_o[25] (out)                                             0.0643    0.0006 @   1.6731 r
  data arrival time                                                                    1.6731

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6731
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2269


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.4013    0.2640 @   1.4315 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4315 r
  U1809/INP (NBUFFX2)                                             0.4079    0.0790 @   1.5106 r
  U1809/Z (NBUFFX2)                                               0.0748    0.1307 @   1.6413 r
  mem_cmd_o[26] (net)                           1      27.6326              0.0000     1.6413 r
  mem_cmd_o[26] (out)                                             0.0750    0.0296 @   1.6709 r
  data arrival time                                                                    1.6709

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6709
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2291


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1790/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1790/Q (MUX21X1)                                               0.4252    0.2722 @   1.4310 r
  io_cmd_o[17] (net)                            4     128.1790              0.0000     1.4310 r
  U1791/INP (NBUFFX2)                                             0.4321    0.1074 @   1.5383 r
  U1791/Z (NBUFFX2)                                               0.0621    0.1234     1.6617 r
  mem_cmd_o[17] (net)                           1      15.5741              0.0000     1.6617 r
  mem_cmd_o[17] (out)                                             0.0621    0.0074 &   1.6691 r
  data arrival time                                                                    1.6691

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6691
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2309


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1782/S (MUX21X1)                                               0.3030    0.0438 @   1.1404 r
  U1782/Q (MUX21X1)                                               0.2833    0.2201 @   1.3605 r
  n4529 (net)                                   1      84.2501              0.0000     1.3605 r
  icc_place1886/INP (NBUFFX2)                                     0.2853    0.0596 @   1.4202 r
  icc_place1886/Z (NBUFFX2)                                       0.2518    0.1785 @   1.5987 r
  mem_cmd_o[13] (net)                           4     140.2887              0.0000     1.5987 r
  mem_cmd_o[13] (out)                                             0.2704    0.0702 @   1.6689 r
  data arrival time                                                                    1.6689

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6689
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2311


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1776/S (MUX21X2)                                               0.3304    0.1086 @   1.2052 r
  U1776/Q (MUX21X2)                                               0.4100    0.2525 @   1.4577 r
  n2626 (net)                                   4     225.9056              0.0000     1.4577 r
  icc_place1965/INP (NBUFFX2)                                     0.4583    0.1001 @   1.5578 r
  icc_place1965/Z (NBUFFX2)                                       0.0457    0.1093     1.6671 r
  io_cmd_o[10] (net)                            1       1.2295              0.0000     1.6671 r
  io_cmd_o[10] (out)                                              0.0457    0.0000 &   1.6671 r
  data arrival time                                                                    1.6671

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6671
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2329


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.3897    0.2617 @   1.4586 f
  io_cmd_o[26] (net)                            5     120.3951              0.0000     1.4586 f
  U1809/INP (NBUFFX2)                                             0.3964    0.0764 @   1.5351 f
  U1809/Z (NBUFFX2)                                               0.0680    0.1080 @   1.6431 f
  mem_cmd_o[26] (net)                           1      27.6326              0.0000     1.6431 f
  mem_cmd_o[26] (out)                                             0.0681    0.0238 @   1.6669 f
  data arrival time                                                                    1.6669

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6669
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2331


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1770/S (MUX21X1)                                               0.3155    0.0627 @   1.1593 r
  U1770/Q (MUX21X1)                                               0.3948    0.2623 @   1.4215 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     1.4215 r
  io_cmd_o[7] (out)                                               0.4002    0.2448 @   1.6663 r
  data arrival time                                                                    1.6663

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6663
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2337


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1788/S (MUX21X1)                                               0.3191    0.1093 @   1.1778 f
  U1788/Q (MUX21X1)                                               0.2072    0.1808 @   1.3586 f
  n2625 (net)                                   1      60.5175              0.0000     1.3586 f
  icc_place1885/INP (NBUFFX2)                                     0.2087    0.0250 @   1.3836 f
  icc_place1885/Z (NBUFFX2)                                       0.2585    0.1737 @   1.5573 f
  mem_cmd_o[16] (net)                           4     152.2554              0.0000     1.5573 f
  icc_place1963/INP (NBUFFX2)                                     0.2691    0.0283 @   1.5856 f
  icc_place1963/Z (NBUFFX2)                                       0.0375    0.0792     1.6648 f
  io_cmd_o[16] (net)                            1       5.9655              0.0000     1.6648 f
  io_cmd_o[16] (out)                                              0.0375    0.0001 &   1.6650 f
  data arrival time                                                                    1.6650

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6650
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2350


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1816/S (MUX21X1)                                               0.2925    0.0444 @   1.1128 f
  U1816/Q (MUX21X1)                                               0.2959    0.2210 @   1.3338 f
  n4526 (net)                                   1      90.7622              0.0000     1.3338 f
  icc_place1883/INP (NBUFFX2)                                     0.2987    0.0605 @   1.3943 f
  icc_place1883/Z (NBUFFX2)                                       0.2380    0.1695 @   1.5638 f
  mem_cmd_o[30] (net)                           4     137.0502              0.0000     1.5638 f
  icc_place1961/INP (NBUFFX2)                                     0.2530    0.0253 @   1.5891 f
  icc_place1961/Z (NBUFFX2)                                       0.0329    0.0747     1.6637 f
  io_cmd_o[30] (net)                            1       2.8263              0.0000     1.6637 f
  io_cmd_o[30] (out)                                              0.0329    0.0000 &   1.6638 f
  data arrival time                                                                    1.6638

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6638
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2362


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1816/S (MUX21X1)                                               0.3041    0.0454 @   1.1420 r
  U1816/Q (MUX21X1)                                               0.3044    0.2278 @   1.3698 r
  n4526 (net)                                   1      90.8214              0.0000     1.3698 r
  icc_place1883/INP (NBUFFX2)                                     0.3071    0.0632 @   1.4331 r
  icc_place1883/Z (NBUFFX2)                                       0.2484    0.1794 @   1.6124 r
  mem_cmd_o[30] (net)                           4     137.2750              0.0000     1.6124 r
  mem_cmd_o[30] (out)                                             0.2675    0.0502 @   1.6626 r
  data arrival time                                                                    1.6626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1820/S (MUX21X1)                                               0.3059    0.0479 @   1.1445 r
  U1820/Q (MUX21X1)                                               0.4663    0.2939 @   1.4384 f
  io_cmd_o[32] (net)                            4     145.3435              0.0000     1.4384 f
  U1821/INP (NBUFFX2)                                             0.4750    0.0753 @   1.5136 f
  U1821/Z (NBUFFX2)                                               0.1093    0.1305 @   1.6441 f
  mem_cmd_o[32] (net)                           1      51.2645              0.0000     1.6441 f
  mem_cmd_o[32] (out)                                             0.1105    0.0185 @   1.6626 f
  data arrival time                                                                    1.6626

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6626
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2374


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1820/S (MUX21X1)                                               0.2943    0.0469 @   1.1154 f
  U1820/Q (MUX21X1)                                               0.4817    0.2903 @   1.4056 r
  io_cmd_o[32] (net)                            4     145.5683              0.0000     1.4056 r
  U1821/INP (NBUFFX2)                                             0.4901    0.0773 @   1.4829 r
  U1821/Z (NBUFFX2)                                               0.1195    0.1579 @   1.6408 r
  mem_cmd_o[32] (net)                           1      51.2645              0.0000     1.6408 r
  mem_cmd_o[32] (out)                                             0.1205    0.0200 @   1.6608 r
  data arrival time                                                                    1.6608

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6608
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2392


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1802/S (MUX21X1)                                               0.3191    0.1092 @   1.1777 f
  U1802/Q (MUX21X1)                                               0.1464    0.1512 @   1.3289 f
  n2624 (net)                                   1      39.4089              0.0000     1.3289 f
  icc_place1884/INP (NBUFFX2)                                     0.1467    0.0239 @   1.3528 f
  icc_place1884/Z (NBUFFX2)                                       0.3017    0.1727 @   1.5255 f
  mem_cmd_o[23] (net)                           4     177.8212              0.0000     1.5255 f
  icc_place1962/INP (NBUFFX2)                                     0.3306    0.0553 @   1.5808 f
  icc_place1962/Z (NBUFFX2)                                       0.0361    0.0790     1.6598 f
  io_cmd_o[23] (net)                            1       2.8049              0.0000     1.6598 f
  io_cmd_o[23] (out)                                              0.0361    0.0000 &   1.6598 f
  data arrival time                                                                    1.6598

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6598
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2402


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1856/IN1 (AND2X1)                                              0.2132    0.0009 @   1.0975 r
  U1856/Q (AND2X1)                                                0.5109    0.2744 @   1.3719 r
  io_cmd_o[54] (net)                            4     154.4180              0.0000     1.3719 r
  U1857/INP (NBUFFX2)                                             0.5225    0.0933 @   1.4652 r
  U1857/Z (NBUFFX2)                                               0.1365    0.1674 @   1.6325 r
  mem_cmd_o[54] (net)                           1      61.6561              0.0000     1.6325 r
  mem_cmd_o[54] (out)                                             0.1383    0.0271 @   1.6597 r
  data arrival time                                                                    1.6597

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6597
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2403


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1814/S (MUX21X1)                                               0.3195    0.1072 @   1.1756 f
  U1814/Q (MUX21X1)                                               0.3542    0.2483 @   1.4239 r
  io_cmd_o[29] (net)                            4     106.4332              0.0000     1.4239 r
  U1815/INP (NBUFFX2)                                             0.3578    0.1209 @   1.5448 r
  U1815/Z (NBUFFX2)                                               0.0491    0.1059     1.6507 r
  mem_cmd_o[29] (net)                           1       7.9033              0.0000     1.6507 r
  mem_cmd_o[29] (out)                                             0.0491    0.0063 &   1.6570 r
  data arrival time                                                                    1.6570

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6570
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2430


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1770/S (MUX21X1)                                               0.3155    0.0627 @   1.1593 r
  U1770/Q (MUX21X1)                                               0.3834    0.2595 @   1.4188 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     1.4188 f
  io_cmd_o[7] (out)                                               0.3889    0.2359 @   1.6547 f
  data arrival time                                                                    1.6547

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6547
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2453


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1814/S (MUX21X1)                                               0.3304    0.1085 @   1.2051 r
  U1814/Q (MUX21X1)                                               0.3447    0.2440 @   1.4491 f
  io_cmd_o[29] (net)                            4     106.2084              0.0000     1.4491 f
  U1815/INP (NBUFFX2)                                             0.3484    0.1155 @   1.5645 f
  U1815/Z (NBUFFX2)                                               0.0432    0.0859     1.6505 f
  mem_cmd_o[29] (net)                           1       7.9033              0.0000     1.6505 f
  mem_cmd_o[29] (out)                                             0.0432    0.0033 &   1.6538 f
  data arrival time                                                                    1.6538

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6538
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2462


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1917/IN1 (AND2X1)                                              0.1594    0.0004 @   1.0777 r
  U1917/Q (AND2X1)                                                0.3143    0.2051 @   1.2828 r
  io_cmd_o[87] (net)                            4      97.1431              0.0000     1.2828 r
  U1918/INP (NBUFFX2)                                             0.3164    0.0617 @   1.3445 r
  U1918/Z (NBUFFX2)                                               0.2209    0.1712 @   1.5158 r
  mem_cmd_o[87] (net)                           1     119.4188              0.0000     1.5158 r
  mem_cmd_o[87] (out)                                             0.2342    0.1378 @   1.6535 r
  data arrival time                                                                    1.6535

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6535
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2465


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1788/S (MUX21X1)                                               0.3300    0.1107 @   1.2073 r
  U1788/Q (MUX21X1)                                               0.2137    0.1958 @   1.4031 r
  n2625 (net)                                   1      60.5766              0.0000     1.4031 r
  icc_place1885/INP (NBUFFX2)                                     0.2152    0.0258 @   1.4289 r
  icc_place1885/Z (NBUFFX2)                                       0.2685    0.1762 @   1.6051 r
  mem_cmd_o[16] (net)                           4     152.4802              0.0000     1.6051 r
  mem_cmd_o[16] (out)                                             0.2824    0.0480 @   1.6530 r
  data arrival time                                                                    1.6530

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6530
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2470


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1768/S (MUX21X1)                                               0.3191    0.1020 @   1.1705 f
  U1768/Q (MUX21X1)                                               0.4666    0.2854 @   1.4559 r
  io_cmd_o[6] (net)                             4     140.1497              0.0000     1.4559 r
  U1769/INP (NBUFFX2)                                             0.4771    0.0548 @   1.5107 r
  U1769/Z (NBUFFX2)                                               0.0812    0.1380 @   1.6488 r
  mem_cmd_o[6] (net)                            1      26.7385              0.0000     1.6488 r
  mem_cmd_o[6] (out)                                              0.0814    0.0025 @   1.6512 r
  data arrival time                                                                    1.6512

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6512
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2488


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1782/S (MUX21X1)                                               0.3030    0.0438 @   1.1404 r
  U1782/Q (MUX21X1)                                               0.2754    0.2130 @   1.3534 f
  n4529 (net)                                   1      84.1909              0.0000     1.3534 f
  icc_place1886/INP (NBUFFX2)                                     0.2775    0.0572 @   1.4106 f
  icc_place1886/Z (NBUFFX2)                                       0.2417    0.1704 @   1.5810 f
  mem_cmd_o[13] (net)                           4     140.0639              0.0000     1.5810 f
  mem_cmd_o[13] (out)                                             0.2611    0.0688 @   1.6498 f
  data arrival time                                                                    1.6498

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6498
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2502


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1784/S (MUX21X1)                                               0.2982    0.0526 @   1.1211 f
  U1784/Q (MUX21X1)                                               0.4736    0.2850 @   1.4061 r
  io_cmd_o[14] (net)                            4     142.2467              0.0000     1.4061 r
  U1785/INP (NBUFFX2)                                             0.4836    0.0966 @   1.5027 r
  U1785/Z (NBUFFX2)                                               0.0706    0.1342 @   1.6369 r
  mem_cmd_o[14] (net)                           1      21.1138              0.0000     1.6369 r
  mem_cmd_o[14] (out)                                             0.0707    0.0113 @   1.6481 r
  data arrival time                                                                    1.6481

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6481
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2519


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1784/S (MUX21X1)                                               0.3098    0.0536 @   1.1502 r
  U1784/Q (MUX21X1)                                               0.4591    0.2874 @   1.4377 f
  io_cmd_o[14] (net)                            4     142.0219              0.0000     1.4377 f
  U1785/INP (NBUFFX2)                                             0.4695    0.0944 @   1.5321 f
  U1785/Z (NBUFFX2)                                               0.0634    0.1068 @   1.6388 f
  mem_cmd_o[14] (net)                           1      21.1138              0.0000     1.6388 f
  mem_cmd_o[14] (out)                                             0.0635    0.0092 @   1.6480 f
  data arrival time                                                                    1.6480

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6480
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2520


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1768/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1768/Q (MUX21X1)                                               0.4531    0.2860 @   1.4859 f
  io_cmd_o[6] (net)                             4     139.9250              0.0000     1.4859 f
  U1769/INP (NBUFFX2)                                             0.4639    0.0482 @   1.5342 f
  U1769/Z (NBUFFX2)                                               0.0740    0.1112 @   1.6454 f
  mem_cmd_o[6] (net)                            1      26.7385              0.0000     1.6454 f
  mem_cmd_o[6] (out)                                              0.0741    0.0025 @   1.6479 f
  data arrival time                                                                    1.6479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1852/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1852/Q (MUX21X1)                                               0.4079    0.2682 @   1.4114 f
  io_cmd_o[52] (net)                            4     126.4269              0.0000     1.4114 f
  U1853/INP (NBUFFX2)                                             0.4151    0.1043 @   1.5158 f
  U1853/Z (NBUFFX2)                                               0.0805    0.1133 @   1.6291 f
  mem_cmd_o[52] (net)                           1      32.9716              0.0000     1.6291 f
  mem_cmd_o[52] (out)                                             0.0808    0.0158 @   1.6449 f
  data arrival time                                                                    1.6449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1802/S (MUX21X1)                                               0.3300    0.1106 @   1.2072 r
  U1802/Q (MUX21X1)                                               0.1498    0.1678 @   1.3750 r
  n2624 (net)                                   1      39.4681              0.0000     1.3750 r
  icc_place1884/INP (NBUFFX2)                                     0.1501    0.0263 @   1.4013 r
  icc_place1884/Z (NBUFFX2)                                       0.3126    0.1705 @   1.5718 r
  mem_cmd_o[23] (net)                           4     178.0460              0.0000     1.5718 r
  mem_cmd_o[23] (out)                                             0.3437    0.0730 @   1.6448 r
  data arrival time                                                                    1.6448

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6448
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2552


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1766/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1766/Q (MUX21X1)                                               0.2756    0.2194 @   1.4140 r
  io_cmd_o[5] (net)                             4      81.2327              0.0000     1.4140 r
  U1767/INP (NBUFFX2)                                             0.2776    0.1407 @   1.5547 r
  U1767/Z (NBUFFX2)                                               0.0369    0.0893     1.6441 r
  mem_cmd_o[5] (net)                            1       1.2638              0.0000     1.6441 r
  mem_cmd_o[5] (out)                                              0.0369    0.0000 &   1.6441 r
  data arrival time                                                                    1.6441

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6441
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2559


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1806/S (MUX21X1)                                               0.3290    0.0961 @   1.1927 r
  U1806/Q (MUX21X1)                                               0.4669    0.2893 @   1.4820 f
  io_cmd_o[25] (net)                            6     143.6126              0.0000     1.4820 f
  U1807/INP (NBUFFX2)                                             0.4795    0.0590 @   1.5409 f
  U1807/Z (NBUFFX2)                                               0.0573    0.1022 @   1.6432 f
  mem_cmd_o[25] (net)                           1      15.4442              0.0000     1.6432 f
  mem_cmd_o[25] (out)                                             0.0573    0.0006 @   1.6437 f
  data arrival time                                                                    1.6437

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6437
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2563


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  icc_clock1857/S (MUX21X2)                                       0.2970    0.0514 @   1.1198 f
  icc_clock1857/Q (MUX21X2)                                       0.3313    0.2214 @   1.3413 r
  io_cmd_o[1] (net)                             4     176.1350              0.0000     1.3413 r
  U1761/INP (NBUFFX2)                                             0.3782    0.0904 @   1.4317 r
  U1761/Z (NBUFFX2)                                               0.1242    0.1486 @   1.5803 r
  mem_cmd_o[1] (net)                            1      59.4308              0.0000     1.5803 r
  mem_cmd_o[1] (out)                                              0.1253    0.0632 @   1.6435 r
  data arrival time                                                                    1.6435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1816/S (MUX21X1)                                               0.3041    0.0454 @   1.1420 r
  U1816/Q (MUX21X1)                                               0.2959    0.2216 @   1.3637 f
  n4526 (net)                                   1      90.7622              0.0000     1.3637 f
  icc_place1883/INP (NBUFFX2)                                     0.2987    0.0605 @   1.4241 f
  icc_place1883/Z (NBUFFX2)                                       0.2380    0.1695 @   1.5936 f
  mem_cmd_o[30] (net)                           4     137.0502              0.0000     1.5936 f
  mem_cmd_o[30] (out)                                             0.2580    0.0499 @   1.6435 f
  data arrival time                                                                    1.6435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1852/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1852/Q (MUX21X1)                                               0.4201    0.2676 @   1.3816 r
  io_cmd_o[52] (net)                            4     126.6517              0.0000     1.3816 r
  U1853/INP (NBUFFX2)                                             0.4271    0.1071 @   1.4888 r
  U1853/Z (NBUFFX2)                                               0.0876    0.1369 @   1.6256 r
  mem_cmd_o[52] (net)                           1      32.9716              0.0000     1.6256 r
  mem_cmd_o[52] (out)                                             0.0878    0.0176 @   1.6432 r
  data arrival time                                                                    1.6432

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6432
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2568


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1778/S (MUX21X1)                                               0.3191    0.1020 @   1.1704 f
  U1778/Q (MUX21X1)                                               0.3903    0.2583 @   1.4288 r
  io_cmd_o[11] (net)                            4     116.7076              0.0000     1.4288 r
  U1779/INP (NBUFFX2)                                             0.3967    0.0682 @   1.4969 r
  U1779/Z (NBUFFX2)                                               0.0682    0.1249 @   1.6218 r
  mem_cmd_o[11] (net)                           1      22.4440              0.0000     1.6218 r
  mem_cmd_o[11] (out)                                             0.0682    0.0205 @   1.6424 r
  data arrival time                                                                    1.6424

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6424
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2576


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1806/S (MUX21X1)                                               0.3181    0.0949 @   1.1633 f
  U1806/Q (MUX21X1)                                               0.4810    0.2884 @   1.4517 r
  io_cmd_o[25] (net)                            6     143.9563              0.0000     1.4517 r
  U1807/INP (NBUFFX2)                                             0.4933    0.0597 @   1.5114 r
  U1807/Z (NBUFFX2)                                               0.0643    0.1303 @   1.6418 r
  mem_cmd_o[25] (net)                           1      15.4442              0.0000     1.6418 r
  mem_cmd_o[25] (out)                                             0.0643    0.0006 @   1.6423 r
  data arrival time                                                                    1.6423

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2577


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1778/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1778/Q (MUX21X1)                                               0.3797    0.2553 @   1.4552 f
  io_cmd_o[11] (net)                            4     116.4828              0.0000     1.4552 f
  U1779/INP (NBUFFX2)                                             0.3862    0.0669 @   1.5221 f
  U1779/Z (NBUFFX2)                                               0.0616    0.1028 @   1.6249 f
  mem_cmd_o[11] (net)                           1      22.4440              0.0000     1.6249 f
  mem_cmd_o[11] (out)                                             0.0617    0.0167 @   1.6416 f
  data arrival time                                                                    1.6416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1854/S (MUX21X1)                                               0.2192    0.0035 @   1.1001 r
  U1854/Q (MUX21X1)                                               0.4488    0.2682 @   1.3683 r
  io_cmd_o[53] (net)                            4     135.5313              0.0000     1.3683 r
  U1855/INP (NBUFFX2)                                             0.4563    0.0877 @   1.4560 r
  U1855/Z (NBUFFX2)                                               0.1365    0.1601 @   1.6161 r
  mem_cmd_o[53] (net)                           1      63.3320              0.0000     1.6161 r
  mem_cmd_o[53] (out)                                             0.1386    0.0239 @   1.6400 r
  data arrival time                                                                    1.6400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1790/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1790/Q (MUX21X1)                                               0.4252    0.2708 @   1.4004 r
  io_cmd_o[17] (net)                            4     128.1790              0.0000     1.4004 r
  U1791/INP (NBUFFX2)                                             0.4321    0.1074 @   1.5078 r
  U1791/Z (NBUFFX2)                                               0.0621    0.1234     1.6312 r
  mem_cmd_o[17] (net)                           1      15.5741              0.0000     1.6312 r
  mem_cmd_o[17] (out)                                             0.0621    0.0074 &   1.6385 r
  data arrival time                                                                    1.6385

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6385
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2615


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1782/S (MUX21X1)                                               0.2914    0.0428 @   1.1113 f
  U1782/Q (MUX21X1)                                               0.2833    0.2186 @   1.3299 r
  n4529 (net)                                   1      84.2501              0.0000     1.3299 r
  icc_place1886/INP (NBUFFX2)                                     0.2853    0.0596 @   1.3895 r
  icc_place1886/Z (NBUFFX2)                                       0.2518    0.1785 @   1.5680 r
  mem_cmd_o[13] (net)                           4     140.2887              0.0000     1.5680 r
  mem_cmd_o[13] (out)                                             0.2704    0.0702 @   1.6383 r
  data arrival time                                                                    1.6383

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2617


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1790/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1790/Q (MUX21X1)                                               0.4127    0.2708 @   1.4296 f
  io_cmd_o[17] (net)                            4     127.9542              0.0000     1.4296 f
  U1791/INP (NBUFFX2)                                             0.4198    0.1036 @   1.5332 f
  U1791/Z (NBUFFX2)                                               0.0555    0.0989     1.6321 f
  mem_cmd_o[17] (net)                           1      15.5741              0.0000     1.6321 f
  mem_cmd_o[17] (out)                                             0.0555    0.0062 &   1.6383 f
  data arrival time                                                                    1.6383

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6383
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2617


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  icc_clock1857/S (MUX21X2)                                       0.3086    0.0524 @   1.1490 r
  icc_clock1857/Q (MUX21X2)                                       0.3217    0.2132 @   1.3622 f
  io_cmd_o[1] (net)                             4     175.9102              0.0000     1.3622 f
  U1761/INP (NBUFFX2)                                             0.3697    0.0894 @   1.4517 f
  U1761/Z (NBUFFX2)                                               0.1161    0.1296 @   1.5812 f
  mem_cmd_o[1] (net)                            1      59.4308              0.0000     1.5812 f
  mem_cmd_o[1] (out)                                              0.1172    0.0563 @   1.6375 f
  data arrival time                                                                    1.6375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.3897    0.2611 @   1.4286 f
  io_cmd_o[26] (net)                            5     120.3951              0.0000     1.4286 f
  U1809/INP (NBUFFX2)                                             0.3964    0.0764 @   1.5051 f
  U1809/Z (NBUFFX2)                                               0.0680    0.1080 @   1.6131 f
  mem_cmd_o[26] (net)                           1      27.6326              0.0000     1.6131 f
  mem_cmd_o[26] (out)                                             0.0681    0.0238 @   1.6369 f
  data arrival time                                                                    1.6369

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6369
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2631


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1776/S (MUX21X2)                                               0.3195    0.1073 @   1.1758 f
  U1776/Q (MUX21X2)                                               0.4100    0.2509 @   1.4267 r
  n2626 (net)                                   4     225.9056              0.0000     1.4267 r
  icc_place1965/INP (NBUFFX2)                                     0.4583    0.1001 @   1.5267 r
  icc_place1965/Z (NBUFFX2)                                       0.0457    0.1093     1.6361 r
  io_cmd_o[10] (net)                            1       1.2295              0.0000     1.6361 r
  io_cmd_o[10] (out)                                              0.0457    0.0000 &   1.6361 r
  data arrival time                                                                    1.6361

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6361
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2639


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1770/S (MUX21X1)                                               0.3041    0.0617 @   1.1301 f
  U1770/Q (MUX21X1)                                               0.3948    0.2608 @   1.3910 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     1.3910 r
  io_cmd_o[7] (out)                                               0.4002    0.2448 @   1.6357 r
  data arrival time                                                                    1.6357

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6357
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2643


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1917/IN1 (AND2X1)                                              0.1454    0.0003 @   1.0585 f
  U1917/Q (AND2X1)                                                0.3227    0.2226 @   1.2810 f
  io_cmd_o[87] (net)                            4      96.9183              0.0000     1.2810 f
  U1918/INP (NBUFFX2)                                             0.3247    0.0633 @   1.3444 f
  U1918/Z (NBUFFX2)                                               0.2120    0.1608 @   1.5052 f
  mem_cmd_o[87] (net)                           1     119.4188              0.0000     1.5052 f
  mem_cmd_o[87] (out)                                             0.2259    0.1300 @   1.6352 f
  data arrival time                                                                    1.6352

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2648


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1788/S (MUX21X1)                                               0.3300    0.1107 @   1.2073 r
  U1788/Q (MUX21X1)                                               0.2072    0.1814 @   1.3887 f
  n2625 (net)                                   1      60.5175              0.0000     1.3887 f
  icc_place1885/INP (NBUFFX2)                                     0.2087    0.0250 @   1.4137 f
  icc_place1885/Z (NBUFFX2)                                       0.2585    0.1737 @   1.5874 f
  mem_cmd_o[16] (net)                           4     152.2554              0.0000     1.5874 f
  mem_cmd_o[16] (out)                                             0.2730    0.0474 @   1.6348 f
  data arrival time                                                                    1.6348

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6348
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2652


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1856/IN1 (AND2X1)                                              0.2002    0.0008 @   1.0693 f
  U1856/Q (AND2X1)                                                0.5279    0.3037 @   1.3730 f
  io_cmd_o[54] (net)                            4     154.1932              0.0000     1.3730 f
  U1857/INP (NBUFFX2)                                             0.5391    0.0947 @   1.4677 f
  U1857/Z (NBUFFX2)                                               0.1273    0.1410 @   1.6086 f
  mem_cmd_o[54] (net)                           1      61.6561              0.0000     1.6086 f
  mem_cmd_o[54] (out)                                             0.1292    0.0252 @   1.6338 f
  data arrival time                                                                    1.6338

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6338
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2662


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1820/S (MUX21X1)                                               0.2943    0.0469 @   1.1154 f
  U1820/Q (MUX21X1)                                               0.4663    0.2932 @   1.4086 f
  io_cmd_o[32] (net)                            4     145.3435              0.0000     1.4086 f
  U1821/INP (NBUFFX2)                                             0.4750    0.0753 @   1.4838 f
  U1821/Z (NBUFFX2)                                               0.1093    0.1305 @   1.6143 f
  mem_cmd_o[32] (net)                           1      51.2645              0.0000     1.6143 f
  mem_cmd_o[32] (out)                                             0.1105    0.0185 @   1.6328 f
  data arrival time                                                                    1.6328

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6328
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2672


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1776/S (MUX21X2)                                               0.3304    0.1086 @   1.2052 r
  U1776/Q (MUX21X2)                                               0.4013    0.2445 @   1.4498 f
  n2626 (net)                                   4     225.6808              0.0000     1.4498 f
  icc_place1965/INP (NBUFFX2)                                     0.4504    0.0989 @   1.5486 f
  icc_place1965/Z (NBUFFX2)                                       0.0392    0.0838     1.6325 f
  io_cmd_o[10] (net)                            1       1.2295              0.0000     1.6325 f
  io_cmd_o[10] (out)                                              0.0392    0.0000 &   1.6325 f
  data arrival time                                                                    1.6325

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6325
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2675


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1818/S (MUX21X1)                                               0.3299    0.1109 @   1.2075 r
  U1818/Q (MUX21X1)                                               0.4003    0.2649 @   1.4723 r
  io_cmd_o[31] (net)                            4     120.3025              0.0000     1.4723 r
  U1819/INP (NBUFFX2)                                             0.4063    0.0358 @   1.5081 r
  U1819/Z (NBUFFX2)                                               0.0566    0.1164     1.6246 r
  mem_cmd_o[31] (net)                           1      12.1006              0.0000     1.6246 r
  mem_cmd_o[31] (out)                                             0.0566    0.0077 &   1.6323 r
  data arrival time                                                                    1.6323

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6323
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2677


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1816/S (MUX21X1)                                               0.2925    0.0444 @   1.1128 f
  U1816/Q (MUX21X1)                                               0.3044    0.2263 @   1.3392 r
  n4526 (net)                                   1      90.8214              0.0000     1.3392 r
  icc_place1883/INP (NBUFFX2)                                     0.3071    0.0632 @   1.4024 r
  icc_place1883/Z (NBUFFX2)                                       0.2484    0.1794 @   1.5818 r
  mem_cmd_o[30] (net)                           4     137.2750              0.0000     1.5818 r
  mem_cmd_o[30] (out)                                             0.2675    0.0502 @   1.6320 r
  data arrival time                                                                    1.6320

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6320
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2680


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1802/S (MUX21X1)                                               0.3300    0.1106 @   1.2072 r
  U1802/Q (MUX21X1)                                               0.1464    0.1518 @   1.3590 f
  n2624 (net)                                   1      39.4089              0.0000     1.3590 f
  icc_place1884/INP (NBUFFX2)                                     0.1467    0.0239 @   1.3828 f
  icc_place1884/Z (NBUFFX2)                                       0.3017    0.1727 @   1.5555 f
  mem_cmd_o[23] (net)                           4     177.8212              0.0000     1.5555 f
  mem_cmd_o[23] (out)                                             0.3338    0.0724 @   1.6280 f
  data arrival time                                                                    1.6280

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2720


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1770/S (MUX21X1)                                               0.3041    0.0617 @   1.1301 f
  U1770/Q (MUX21X1)                                               0.3834    0.2589 @   1.3890 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     1.3890 f
  io_cmd_o[7] (out)                                               0.3889    0.2359 @   1.6250 f
  data arrival time                                                                    1.6250

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2750


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1814/S (MUX21X1)                                               0.3195    0.1072 @   1.1756 f
  U1814/Q (MUX21X1)                                               0.3447    0.2433 @   1.4190 f
  io_cmd_o[29] (net)                            4     106.2084              0.0000     1.4190 f
  U1815/INP (NBUFFX2)                                             0.3484    0.1155 @   1.5344 f
  U1815/Z (NBUFFX2)                                               0.0432    0.0859     1.6204 f
  mem_cmd_o[29] (net)                           1       7.9033              0.0000     1.6204 f
  mem_cmd_o[29] (out)                                             0.0432    0.0033 &   1.6237 f
  data arrival time                                                                    1.6237

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6237
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2763


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1834/S (MUX21X1)                                               0.3064    0.0487 @   1.1453 r
  U1834/Q (MUX21X1)                                               0.4372    0.2754 @   1.4206 r
  io_cmd_o[39] (net)                            5     131.8793              0.0000     1.4206 r
  U1835/INP (NBUFFX2)                                             0.4448    0.0600 @   1.4806 r
  U1835/Z (NBUFFX2)                                               0.0846    0.1370 @   1.6176 r
  mem_cmd_o[39] (net)                           1      30.2612              0.0000     1.6176 r
  mem_cmd_o[39] (out)                                             0.0849    0.0054 @   1.6230 r
  data arrival time                                                                    1.6230

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2770


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1788/S (MUX21X1)                                               0.3191    0.1093 @   1.1778 f
  U1788/Q (MUX21X1)                                               0.2137    0.1944 @   1.3722 r
  n2625 (net)                                   1      60.5766              0.0000     1.3722 r
  icc_place1885/INP (NBUFFX2)                                     0.2152    0.0258 @   1.3981 r
  icc_place1885/Z (NBUFFX2)                                       0.2685    0.1762 @   1.5742 r
  mem_cmd_o[16] (net)                           4     152.4802              0.0000     1.5742 r
  mem_cmd_o[16] (out)                                             0.2824    0.0480 @   1.6222 r
  data arrival time                                                                    1.6222

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6222
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2778


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[13]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1782/S (MUX21X1)                                               0.2914    0.0428 @   1.1113 f
  U1782/Q (MUX21X1)                                               0.2754    0.2123 @   1.3236 f
  n4529 (net)                                   1      84.1909              0.0000     1.3236 f
  icc_place1886/INP (NBUFFX2)                                     0.2775    0.0572 @   1.3808 f
  icc_place1886/Z (NBUFFX2)                                       0.2417    0.1704 @   1.5512 f
  mem_cmd_o[13] (net)                           4     140.0639              0.0000     1.5512 f
  mem_cmd_o[13] (out)                                             0.2611    0.0688 @   1.6200 f
  data arrival time                                                                    1.6200

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6200
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2800


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1822/S (MUX21X1)                                               0.3302    0.1100 @   1.2066 r
  U1822/Q (MUX21X1)                                               0.3771    0.2566 @   1.4632 r
  io_cmd_o[33] (net)                            4     113.1820              0.0000     1.4632 r
  U1823/INP (NBUFFX2)                                             0.3822    0.0331 @   1.4963 r
  U1823/Z (NBUFFX2)                                               0.0579    0.1159     1.6122 r
  mem_cmd_o[33] (net)                           1      14.0222              0.0000     1.6122 r
  mem_cmd_o[33] (out)                                             0.0579    0.0074 &   1.6196 r
  data arrival time                                                                    1.6196

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6196
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2804


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1780/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1780/Q (MUX21X1)                                               0.3576    0.2486 @   1.4074 r
  io_cmd_o[12] (net)                            4     107.4607              0.0000     1.4074 r
  U1781/INP (NBUFFX2)                                             0.3619    0.1025 @   1.5099 r
  U1781/Z (NBUFFX2)                                               0.0414    0.0991     1.6089 r
  mem_cmd_o[12] (net)                           1       1.5940              0.0000     1.6089 r
  mem_cmd_o[12] (out)                                             0.0414    0.0103 &   1.6192 r
  data arrival time                                                                    1.6192

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6192
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2808


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1854/S (MUX21X1)                                               0.2192    0.0035 @   1.1001 r
  U1854/Q (MUX21X1)                                               0.4361    0.2746 @   1.3747 f
  io_cmd_o[53] (net)                            4     135.3065              0.0000     1.3747 f
  U1855/INP (NBUFFX2)                                             0.4438    0.0858 @   1.4605 f
  U1855/Z (NBUFFX2)                                               0.1269    0.1362 @   1.5966 f
  mem_cmd_o[53] (net)                           1      63.3320              0.0000     1.5966 f
  mem_cmd_o[53] (out)                                             0.1292    0.0225 @   1.6191 f
  data arrival time                                                                    1.6191

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6191
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2809


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1784/S (MUX21X1)                                               0.2982    0.0526 @   1.1211 f
  U1784/Q (MUX21X1)                                               0.4591    0.2868 @   1.4079 f
  io_cmd_o[14] (net)                            4     142.0219              0.0000     1.4079 f
  U1785/INP (NBUFFX2)                                             0.4695    0.0944 @   1.5023 f
  U1785/Z (NBUFFX2)                                               0.0634    0.1068 @   1.6091 f
  mem_cmd_o[14] (net)                           1      21.1138              0.0000     1.6091 f
  mem_cmd_o[14] (out)                                             0.0635    0.0092 @   1.6182 f
  data arrival time                                                                    1.6182

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6182
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2818


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1768/S (MUX21X1)                                               0.3191    0.1020 @   1.1705 f
  U1768/Q (MUX21X1)                                               0.4531    0.2854 @   1.4559 f
  io_cmd_o[6] (net)                             4     139.9250              0.0000     1.4559 f
  U1769/INP (NBUFFX2)                                             0.4639    0.0482 @   1.5041 f
  U1769/Z (NBUFFX2)                                               0.0740    0.1112 @   1.6153 f
  mem_cmd_o[6] (net)                            1      26.7385              0.0000     1.6153 f
  mem_cmd_o[6] (out)                                              0.0741    0.0025 @   1.6178 f
  data arrival time                                                                    1.6178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1792/S (MUX21X1)                                               0.3043    0.0457 @   1.1423 r
  U1792/Q (MUX21X1)                                               0.4042    0.2643 @   1.4066 r
  io_cmd_o[18] (net)                            4     122.0553              0.0000     1.4066 r
  U1793/INP (NBUFFX2)                                             0.4099    0.1045 @   1.5111 r
  U1793/Z (NBUFFX2)                                               0.0436    0.1042     1.6153 r
  mem_cmd_o[18] (net)                           1       1.4452              0.0000     1.6153 r
  mem_cmd_o[18] (out)                                             0.0436    0.0000 &   1.6153 r
  data arrival time                                                                    1.6153

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6153
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2847


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1852/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1852/Q (MUX21X1)                                               0.4079    0.2676 @   1.3816 f
  io_cmd_o[52] (net)                            4     126.4269              0.0000     1.3816 f
  U1853/INP (NBUFFX2)                                             0.4151    0.1043 @   1.4859 f
  U1853/Z (NBUFFX2)                                               0.0805    0.1133 @   1.5992 f
  mem_cmd_o[52] (net)                           1      32.9716              0.0000     1.5992 f
  mem_cmd_o[52] (out)                                             0.0808    0.0158 @   1.6150 f
  data arrival time                                                                    1.6150

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6150
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2850


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1824/S (MUX21X1)                                               0.3301    0.1104 @   1.2070 r
  U1824/Q (MUX21X1)                                               0.3367    0.2420 @   1.4490 r
  io_cmd_o[34] (net)                            4     100.5241              0.0000     1.4490 r
  U1825/INP (NBUFFX2)                                             0.3406    0.0411 @   1.4901 r
  U1825/Z (NBUFFX2)                                               0.0597    0.1138     1.6039 r
  mem_cmd_o[34] (net)                           1      16.9812              0.0000     1.6039 r
  mem_cmd_o[34] (out)                                             0.0597    0.0104 &   1.6143 r
  data arrival time                                                                    1.6143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2857


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1766/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1766/Q (MUX21X1)                                               0.2674    0.2096 @   1.4043 f
  io_cmd_o[5] (net)                             4      81.0079              0.0000     1.4043 f
  U1767/INP (NBUFFX2)                                             0.2695    0.1361 @   1.5404 f
  U1767/Z (NBUFFX2)                                               0.0317    0.0739     1.6143 f
  mem_cmd_o[5] (net)                            1       1.2638              0.0000     1.6143 f
  mem_cmd_o[5] (out)                                              0.0317    0.0000 &   1.6143 f
  data arrival time                                                                    1.6143

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6143
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2857


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1802/S (MUX21X1)                                               0.3191    0.1092 @   1.1777 f
  U1802/Q (MUX21X1)                                               0.1498    0.1665 @   1.3441 r
  n2624 (net)                                   1      39.4681              0.0000     1.3441 r
  icc_place1884/INP (NBUFFX2)                                     0.1501    0.0263 @   1.3705 r
  icc_place1884/Z (NBUFFX2)                                       0.3126    0.1705 @   1.5409 r
  mem_cmd_o[23] (net)                           4     178.0460              0.0000     1.5409 r
  mem_cmd_o[23] (out)                                             0.3437    0.0730 @   1.6140 r
  data arrival time                                                                    1.6140

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2860


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1806/S (MUX21X1)                                               0.3181    0.0949 @   1.1633 f
  U1806/Q (MUX21X1)                                               0.4669    0.2887 @   1.4520 f
  io_cmd_o[25] (net)                            6     143.6126              0.0000     1.4520 f
  U1807/INP (NBUFFX2)                                             0.4795    0.0590 @   1.5110 f
  U1807/Z (NBUFFX2)                                               0.0573    0.1022 @   1.6132 f
  mem_cmd_o[25] (net)                           1      15.4442              0.0000     1.6132 f
  mem_cmd_o[25] (out)                                             0.0573    0.0006 @   1.6138 f
  data arrival time                                                                    1.6138

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6138
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2862


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[30]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1816/S (MUX21X1)                                               0.2925    0.0444 @   1.1128 f
  U1816/Q (MUX21X1)                                               0.2959    0.2210 @   1.3338 f
  n4526 (net)                                   1      90.7622              0.0000     1.3338 f
  icc_place1883/INP (NBUFFX2)                                     0.2987    0.0605 @   1.3943 f
  icc_place1883/Z (NBUFFX2)                                       0.2380    0.1695 @   1.5638 f
  mem_cmd_o[30] (net)                           4     137.0502              0.0000     1.5638 f
  mem_cmd_o[30] (out)                                             0.2580    0.0499 @   1.6136 f
  data arrival time                                                                    1.6136

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6136
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2864


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1766/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1766/Q (MUX21X1)                                               0.2756    0.2180 @   1.3833 r
  io_cmd_o[5] (net)                             4      81.2327              0.0000     1.3833 r
  U1767/INP (NBUFFX2)                                             0.2776    0.1407 @   1.5240 r
  U1767/Z (NBUFFX2)                                               0.0369    0.0893     1.6133 r
  mem_cmd_o[5] (net)                            1       1.2638              0.0000     1.6133 r
  mem_cmd_o[5] (out)                                              0.0369    0.0000 &   1.6133 r
  data arrival time                                                                    1.6133

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6133
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2867


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1778/S (MUX21X1)                                               0.3191    0.1020 @   1.1704 f
  U1778/Q (MUX21X1)                                               0.3797    0.2547 @   1.4251 f
  io_cmd_o[11] (net)                            4     116.4828              0.0000     1.4251 f
  U1779/INP (NBUFFX2)                                             0.3862    0.0669 @   1.4921 f
  U1779/Z (NBUFFX2)                                               0.0616    0.1028 @   1.5948 f
  mem_cmd_o[11] (net)                           1      22.4440              0.0000     1.5948 f
  mem_cmd_o[11] (out)                                             0.0617    0.0167 @   1.6116 f
  data arrival time                                                                    1.6116

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6116
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2884


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3303    0.2401 @   1.4372 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4372 r
  U1831/INP (NBUFFX2)                                             0.3335    0.0623 @   1.4995 r
  U1831/Z (NBUFFX2)                                               0.0407    0.0965     1.5960 r
  mem_cmd_o[37] (net)                           1       2.1415              0.0000     1.5960 r
  mem_cmd_o[37] (out)                                             0.0407    0.0153 &   1.6114 r
  data arrival time                                                                    1.6114

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6114
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2886


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1840/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1840/Q (MUX21X1)                                               0.3268    0.2380 @   1.4349 r
  io_cmd_o[42] (net)                            5      97.2540              0.0000     1.4349 r
  U1841/INP (NBUFFX2)                                             0.3304    0.0671 @   1.5020 r
  U1841/Z (NBUFFX2)                                               0.0503    0.1051     1.6071 r
  mem_cmd_o[42] (net)                           1       9.9135              0.0000     1.6071 r
  mem_cmd_o[42] (out)                                             0.0503    0.0033 &   1.6104 r
  data arrival time                                                                    1.6104

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6104
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2896


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1854/S (MUX21X1)                                               0.2057    0.0034 @   1.0718 f
  U1854/Q (MUX21X1)                                               0.4488    0.2663 @   1.3381 r
  io_cmd_o[53] (net)                            4     135.5313              0.0000     1.3381 r
  U1855/INP (NBUFFX2)                                             0.4563    0.0877 @   1.4258 r
  U1855/Z (NBUFFX2)                                               0.1365    0.1601 @   1.5859 r
  mem_cmd_o[53] (net)                           1      63.3320              0.0000     1.5859 r
  mem_cmd_o[53] (out)                                             0.1386    0.0239 @   1.6097 r
  data arrival time                                                                    1.6097

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6097
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2903


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1790/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1790/Q (MUX21X1)                                               0.4127    0.2702 @   1.3998 f
  io_cmd_o[17] (net)                            4     127.9542              0.0000     1.3998 f
  U1791/INP (NBUFFX2)                                             0.4198    0.1036 @   1.5034 f
  U1791/Z (NBUFFX2)                                               0.0555    0.0989     1.6023 f
  mem_cmd_o[17] (net)                           1      15.5741              0.0000     1.6023 f
  mem_cmd_o[17] (out)                                             0.0555    0.0062 &   1.6085 f
  data arrival time                                                                    1.6085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  icc_clock1857/S (MUX21X2)                                       0.2970    0.0514 @   1.1198 f
  icc_clock1857/Q (MUX21X2)                                       0.3217    0.2124 @   1.3322 f
  io_cmd_o[1] (net)                             4     175.9102              0.0000     1.3322 f
  U1761/INP (NBUFFX2)                                             0.3697    0.0894 @   1.4216 f
  U1761/Z (NBUFFX2)                                               0.1161    0.1296 @   1.5512 f
  mem_cmd_o[1] (net)                            1      59.4308              0.0000     1.5512 f
  mem_cmd_o[1] (out)                                              0.1172    0.0563 @   1.6074 f
  data arrival time                                                                    1.6074

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6074
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2926


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1772/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1772/Q (MUX21X1)                                               0.3598    0.2485 @   1.4018 r
  io_cmd_o[8] (net)                             4     108.0249              0.0000     1.4018 r
  U1773/INP (NBUFFX2)                                             0.3644    0.0942 @   1.4959 r
  U1773/Z (NBUFFX2)                                               0.0485    0.1058     1.6017 r
  mem_cmd_o[8] (net)                            1       7.1585              0.0000     1.6017 r
  mem_cmd_o[8] (out)                                              0.0485    0.0052 &   1.6070 r
  data arrival time                                                                    1.6070

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6070
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2930


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1796/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1796/Q (MUX21X1)                                               0.3067    0.2311 @   1.4257 r
  io_cmd_o[20] (net)                            4      91.1160              0.0000     1.4257 r
  U1797/INP (NBUFFX2)                                             0.3094    0.0778 @   1.5035 r
  U1797/Z (NBUFFX2)                                               0.0448    0.0986     1.6020 r
  mem_cmd_o[20] (net)                           1       6.2930              0.0000     1.6020 r
  mem_cmd_o[20] (out)                                             0.0448    0.0030 &   1.6050 r
  data arrival time                                                                    1.6050

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6050
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2950


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1788/S (MUX21X1)                                               0.3191    0.1093 @   1.1778 f
  U1788/Q (MUX21X1)                                               0.2072    0.1808 @   1.3586 f
  n2625 (net)                                   1      60.5175              0.0000     1.3586 f
  icc_place1885/INP (NBUFFX2)                                     0.2087    0.0250 @   1.3836 f
  icc_place1885/Z (NBUFFX2)                                       0.2585    0.1737 @   1.5573 f
  mem_cmd_o[16] (net)                           4     152.2554              0.0000     1.5573 f
  mem_cmd_o[16] (out)                                             0.2730    0.0474 @   1.6047 f
  data arrival time                                                                    1.6047

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6047
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2953


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1818/S (MUX21X1)                                               0.3299    0.1109 @   1.2075 r
  U1818/Q (MUX21X1)                                               0.3903    0.2612 @   1.4687 f
  io_cmd_o[31] (net)                            4     120.0777              0.0000     1.4687 f
  U1819/INP (NBUFFX2)                                             0.3965    0.0357 @   1.5043 f
  U1819/Z (NBUFFX2)                                               0.0503    0.0936     1.5979 f
  mem_cmd_o[31] (net)                           1      12.1006              0.0000     1.5979 f
  mem_cmd_o[31] (out)                                             0.0503    0.0060 &   1.6039 f
  data arrival time                                                                    1.6039

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6039
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2961


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1776/S (MUX21X2)                                               0.3195    0.1073 @   1.1758 f
  U1776/Q (MUX21X2)                                               0.4013    0.2437 @   1.4195 f
  n2626 (net)                                   4     225.6808              0.0000     1.4195 f
  icc_place1965/INP (NBUFFX2)                                     0.4504    0.0989 @   1.5184 f
  icc_place1965/Z (NBUFFX2)                                       0.0392    0.0838     1.6022 f
  io_cmd_o[10] (net)                            1       1.2295              0.0000     1.6022 f
  io_cmd_o[10] (out)                                              0.0392    0.0000 &   1.6022 f
  data arrival time                                                                    1.6022

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6022
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2978


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1818/S (MUX21X1)                                               0.3190    0.1095 @   1.1780 f
  U1818/Q (MUX21X1)                                               0.4003    0.2635 @   1.4414 r
  io_cmd_o[31] (net)                            4     120.3025              0.0000     1.4414 r
  U1819/INP (NBUFFX2)                                             0.4063    0.0358 @   1.4773 r
  U1819/Z (NBUFFX2)                                               0.0566    0.1164     1.5937 r
  mem_cmd_o[31] (net)                           1      12.1006              0.0000     1.5937 r
  mem_cmd_o[31] (out)                                             0.0566    0.0077 &   1.6014 r
  data arrival time                                                                    1.6014

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6014
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2986


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4920    0.2971 @   1.4932 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4932 r
  io_cmd_o[43] (out)                                              0.5018    0.1073 @   1.6005 r
  data arrival time                                                                    1.6005

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.6005
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.2995


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1802/S (MUX21X1)                                               0.3191    0.1092 @   1.1777 f
  U1802/Q (MUX21X1)                                               0.1464    0.1512 @   1.3289 f
  n2624 (net)                                   1      39.4089              0.0000     1.3289 f
  icc_place1884/INP (NBUFFX2)                                     0.1467    0.0239 @   1.3528 f
  icc_place1884/Z (NBUFFX2)                                       0.3017    0.1727 @   1.5255 f
  mem_cmd_o[23] (net)                           4     177.8212              0.0000     1.5255 f
  mem_cmd_o[23] (out)                                             0.3338    0.0724 @   1.5979 f
  data arrival time                                                                    1.5979

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3021


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1842/S (MUX21X1)                                               0.3296    0.0995 @   1.1961 r
  U1842/Q (MUX21X1)                                               0.4768    0.2976 @   1.4938 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4938 f
  io_cmd_o[43] (out)                                              0.4870    0.1041 @   1.5979 f
  data arrival time                                                                    1.5979

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5979
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3021


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1812/S (MUX21X1)                                               0.3297    0.1010 @   1.1976 r
  U1812/Q (MUX21X1)                                               0.2842    0.2227 @   1.4203 r
  io_cmd_o[28] (net)                            4      83.9576              0.0000     1.4203 r
  U1813/INP (NBUFFX2)                                             0.2864    0.0701 @   1.4904 r
  U1813/Z (NBUFFX2)                                               0.0402    0.0929     1.5832 r
  mem_cmd_o[28] (net)                           1       3.5331              0.0000     1.5832 r
  mem_cmd_o[28] (out)                                             0.0402    0.0142 &   1.5974 r
  data arrival time                                                                    1.5974

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5974
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3026


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1834/S (MUX21X1)                                               0.3064    0.0487 @   1.1453 r
  U1834/Q (MUX21X1)                                               0.4237    0.2749 @   1.4202 f
  io_cmd_o[39] (net)                            5     131.4720              0.0000     1.4202 f
  U1835/INP (NBUFFX2)                                             0.4315    0.0589 @   1.4791 f
  U1835/Z (NBUFFX2)                                               0.0775    0.1122 @   1.5913 f
  mem_cmd_o[39] (net)                           1      30.2612              0.0000     1.5913 f
  mem_cmd_o[39] (out)                                             0.0778    0.0052 @   1.5965 f
  data arrival time                                                                    1.5965

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5965
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3035


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1804/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1804/Q (MUX21X1)                                               0.3273    0.2384 @   1.4355 r
  io_cmd_o[24] (net)                            5      97.5091              0.0000     1.4355 r
  U1805/INP (NBUFFX2)                                             0.3307    0.0541 @   1.4897 r
  U1805/Z (NBUFFX2)                                               0.0467    0.1018     1.5915 r
  mem_cmd_o[24] (net)                           1       7.0078              0.0000     1.5915 r
  mem_cmd_o[24] (out)                                             0.0467    0.0042 &   1.5957 r
  data arrival time                                                                    1.5957

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3043


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1798/S (MUX21X1)                                               0.3189    0.0687 @   1.1653 r
  U1798/Q (MUX21X1)                                               0.3663    0.2509 @   1.4162 r
  io_cmd_o[21] (net)                            4     109.7056              0.0000     1.4162 r
  U1799/INP (NBUFFX2)                                             0.3715    0.0713 @   1.4875 r
  U1799/Z (NBUFFX2)                                               0.0430    0.1011     1.5886 r
  mem_cmd_o[21] (net)                           1       2.4445              0.0000     1.5886 r
  mem_cmd_o[21] (out)                                             0.0430    0.0055 &   1.5942 r
  data arrival time                                                                    1.5942

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5942
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3058


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1834/S (MUX21X1)                                               0.2948    0.0477 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.4372    0.2739 @   1.3900 r
  io_cmd_o[39] (net)                            5     131.8793              0.0000     1.3900 r
  U1835/INP (NBUFFX2)                                             0.4448    0.0600 @   1.4500 r
  U1835/Z (NBUFFX2)                                               0.0846    0.1370 @   1.5870 r
  mem_cmd_o[39] (net)                           1      30.2612              0.0000     1.5870 r
  mem_cmd_o[39] (out)                                             0.0849    0.0054 @   1.5924 r
  data arrival time                                                                    1.5924

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5924
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3076


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1822/S (MUX21X1)                                               0.3302    0.1100 @   1.2066 r
  U1822/Q (MUX21X1)                                               0.3678    0.2518 @   1.4584 f
  io_cmd_o[33] (net)                            4     112.9572              0.0000     1.4584 f
  U1823/INP (NBUFFX2)                                             0.3731    0.0330 @   1.4914 f
  U1823/Z (NBUFFX2)                                               0.0517    0.0945     1.5859 f
  mem_cmd_o[33] (net)                           1      14.0222              0.0000     1.5859 f
  mem_cmd_o[33] (out)                                             0.0517    0.0059 &   1.5917 f
  data arrival time                                                                    1.5917

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5917
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3083


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1838/S (MUX21X1)                                               0.3232    0.0783 @   1.1749 r
  U1838/Q (MUX21X1)                                               0.3881    0.2575 @   1.4324 r
  io_cmd_o[41] (net)                            5     115.8815              0.0000     1.4324 r
  U1839/INP (NBUFFX2)                                             0.3951    0.0420 @   1.4744 r
  U1839/Z (NBUFFX2)                                               0.0525    0.1118     1.5862 r
  mem_cmd_o[41] (net)                           1       9.2323              0.0000     1.5862 r
  mem_cmd_o[41] (out)                                             0.0525    0.0051 &   1.5913 r
  data arrival time                                                                    1.5913

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5913
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3087


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1854/S (MUX21X1)                                               0.2057    0.0034 @   1.0718 f
  U1854/Q (MUX21X1)                                               0.4361    0.2735 @   1.3454 f
  io_cmd_o[53] (net)                            4     135.3065              0.0000     1.3454 f
  U1855/INP (NBUFFX2)                                             0.4438    0.0858 @   1.4311 f
  U1855/Z (NBUFFX2)                                               0.1269    0.1362 @   1.5673 f
  mem_cmd_o[53] (net)                           1      63.3320              0.0000     1.5673 f
  mem_cmd_o[53] (out)                                             0.1292    0.0225 @   1.5898 f
  data arrival time                                                                    1.5898

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5898
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3102


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1800/S (MUX21X1)                                               0.3287    0.0940 @   1.1906 r
  U1800/Q (MUX21X1)                                               0.3170    0.2342 @   1.4248 r
  io_cmd_o[22] (net)                            4      94.1609              0.0000     1.4248 r
  U1801/INP (NBUFFX2)                                             0.3202    0.0516 @   1.4763 r
  U1801/Z (NBUFFX2)                                               0.0515    0.1055     1.5818 r
  mem_cmd_o[22] (net)                           1      11.2679              0.0000     1.5818 r
  mem_cmd_o[22] (out)                                             0.0515    0.0078 &   1.5896 r
  data arrival time                                                                    1.5896

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5896
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3104


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1828/S (MUX21X1)                                               0.3295    0.0989 @   1.1955 r
  U1828/Q (MUX21X1)                                               0.3259    0.2383 @   1.4337 r
  io_cmd_o[36] (net)                            5      97.1891              0.0000     1.4337 r
  U1829/INP (NBUFFX2)                                             0.3290    0.0525 @   1.4862 r
  U1829/Z (NBUFFX2)                                               0.0431    0.0984     1.5846 r
  mem_cmd_o[36] (net)                           1       4.2119              0.0000     1.5846 r
  mem_cmd_o[36] (out)                                             0.0431    0.0047 &   1.5894 r
  data arrival time                                                                    1.5894

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5894
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3106


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1780/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1780/Q (MUX21X1)                                               0.3472    0.2440 @   1.4028 f
  io_cmd_o[12] (net)                            4     107.2360              0.0000     1.4028 f
  U1781/INP (NBUFFX2)                                             0.3516    0.0988 @   1.5016 f
  U1781/Z (NBUFFX2)                                               0.0355    0.0788     1.5804 f
  mem_cmd_o[12] (net)                           1       1.5940              0.0000     1.5804 f
  mem_cmd_o[12] (out)                                             0.0355    0.0088 &   1.5892 f
  data arrival time                                                                    1.5892

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5892
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3108


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1848/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1848/Q (MUX21X1)                                               0.2987    0.2287 @   1.4285 r
  io_cmd_o[46] (net)                            4      88.7819              0.0000     1.4285 r
  U1849/INP (NBUFFX2)                                             0.3010    0.0538 @   1.4824 r
  U1849/Z (NBUFFX2)                                               0.0418    0.0953     1.5776 r
  mem_cmd_o[46] (net)                           1       4.2460              0.0000     1.5776 r
  mem_cmd_o[46] (out)                                             0.0418    0.0114 &   1.5890 r
  data arrival time                                                                    1.5890

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3110


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1822/S (MUX21X1)                                               0.3193    0.1087 @   1.1771 f
  U1822/Q (MUX21X1)                                               0.3771    0.2553 @   1.4324 r
  io_cmd_o[33] (net)                            4     113.1820              0.0000     1.4324 r
  U1823/INP (NBUFFX2)                                             0.3822    0.0331 @   1.4655 r
  U1823/Z (NBUFFX2)                                               0.0579    0.1159     1.5813 r
  mem_cmd_o[33] (net)                           1      14.0222              0.0000     1.5813 r
  mem_cmd_o[33] (out)                                             0.0579    0.0074 &   1.5888 r
  data arrival time                                                                    1.5888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1780/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1780/Q (MUX21X1)                                               0.3576    0.2472 @   1.3768 r
  io_cmd_o[12] (net)                            4     107.4607              0.0000     1.3768 r
  U1781/INP (NBUFFX2)                                             0.3619    0.1025 @   1.4793 r
  U1781/Z (NBUFFX2)                                               0.0414    0.0991     1.5784 r
  mem_cmd_o[12] (net)                           1       1.5940              0.0000     1.5784 r
  mem_cmd_o[12] (out)                                             0.0414    0.0103 &   1.5886 r
  data arrival time                                                                    1.5886

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5886
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3114


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1792/S (MUX21X1)                                               0.3043    0.0457 @   1.1423 r
  U1792/Q (MUX21X1)                                               0.3925    0.2628 @   1.4051 f
  io_cmd_o[18] (net)                            4     121.8306              0.0000     1.4051 f
  U1793/INP (NBUFFX2)                                             0.3983    0.1009 @   1.5060 f
  U1793/Z (NBUFFX2)                                               0.0373    0.0812     1.5872 f
  mem_cmd_o[18] (net)                           1       1.4452              0.0000     1.5872 f
  mem_cmd_o[18] (out)                                             0.0373    0.0000 &   1.5872 f
  data arrival time                                                                    1.5872

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5872
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3128


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3202    0.2331 @   1.4302 f
  io_cmd_o[37] (net)                            5      98.3721              0.0000     1.4302 f
  U1831/INP (NBUFFX2)                                             0.3235    0.0639 @   1.4941 f
  U1831/Z (NBUFFX2)                                               0.0350    0.0779     1.5720 f
  mem_cmd_o[37] (net)                           1       2.1415              0.0000     1.5720 f
  mem_cmd_o[37] (out)                                             0.0350    0.0132 &   1.5852 f
  data arrival time                                                                    1.5852

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5852
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3148


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1792/S (MUX21X1)                                               0.2926    0.0447 @   1.1131 f
  U1792/Q (MUX21X1)                                               0.4042    0.2628 @   1.3759 r
  io_cmd_o[18] (net)                            4     122.0553              0.0000     1.3759 r
  U1793/INP (NBUFFX2)                                             0.4099    0.1045 @   1.4804 r
  U1793/Z (NBUFFX2)                                               0.0436    0.1042     1.5846 r
  mem_cmd_o[18] (net)                           1       1.4452              0.0000     1.5846 r
  mem_cmd_o[18] (out)                                             0.0436    0.0000 &   1.5846 r
  data arrival time                                                                    1.5846

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5846
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3154


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1824/S (MUX21X1)                                               0.3301    0.1104 @   1.2070 r
  U1824/Q (MUX21X1)                                               0.3282    0.2352 @   1.4422 f
  io_cmd_o[34] (net)                            4     100.2993              0.0000     1.4422 f
  U1825/INP (NBUFFX2)                                             0.3322    0.0403 @   1.4825 f
  U1825/Z (NBUFFX2)                                               0.0537    0.0949     1.5774 f
  mem_cmd_o[34] (net)                           1      16.9812              0.0000     1.5774 f
  mem_cmd_o[34] (out)                                             0.0537    0.0072 &   1.5845 f
  data arrival time                                                                    1.5845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1766/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1766/Q (MUX21X1)                                               0.2674    0.2090 @   1.3743 f
  io_cmd_o[5] (net)                             4      81.0079              0.0000     1.3743 f
  U1767/INP (NBUFFX2)                                             0.2695    0.1361 @   1.5104 f
  U1767/Z (NBUFFX2)                                               0.0317    0.0739     1.5843 f
  mem_cmd_o[5] (net)                            1       1.2638              0.0000     1.5843 f
  mem_cmd_o[5] (out)                                              0.0317    0.0000 &   1.5843 f
  data arrival time                                                                    1.5843

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5843
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3157


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1824/S (MUX21X1)                                               0.3192    0.1090 @   1.1775 f
  U1824/Q (MUX21X1)                                               0.3367    0.2406 @   1.4181 r
  io_cmd_o[34] (net)                            4     100.5241              0.0000     1.4181 r
  U1825/INP (NBUFFX2)                                             0.3406    0.0411 @   1.4592 r
  U1825/Z (NBUFFX2)                                               0.0597    0.1138     1.5730 r
  mem_cmd_o[34] (net)                           1      16.9812              0.0000     1.5730 r
  mem_cmd_o[34] (out)                                             0.0597    0.0104 &   1.5835 r
  data arrival time                                                                    1.5835

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5835
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3165


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1836/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1836/Q (MUX21X1)                                               0.3169    0.2343 @   1.4313 r
  io_cmd_o[40] (net)                            5      94.1219              0.0000     1.4313 r
  U1837/INP (NBUFFX2)                                             0.3202    0.0474 @   1.4787 r
  U1837/Z (NBUFFX2)                                               0.0419    0.0967     1.5754 r
  mem_cmd_o[40] (net)                           1       3.6040              0.0000     1.5754 r
  mem_cmd_o[40] (out)                                             0.0419    0.0071 &   1.5825 r
  data arrival time                                                                    1.5825

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5825
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3175


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1774/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1774/Q (MUX21X1)                                               0.4005    0.2616 @   1.4148 r
  io_cmd_o[9] (net)                             4     120.1621              0.0000     1.4148 r
  U1775/INP (NBUFFX2)                                             0.4073    0.0511 @   1.4659 r
  U1775/Z (NBUFFX2)                                               0.0517    0.1118     1.5777 r
  mem_cmd_o[9] (net)                            1       8.0524              0.0000     1.5777 r
  mem_cmd_o[9] (out)                                              0.0517    0.0047 &   1.5824 r
  data arrival time                                                                    1.5824

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5824
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3176


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1840/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1840/Q (MUX21X1)                                               0.3173    0.2306 @   1.4275 f
  io_cmd_o[42] (net)                            5      96.9978              0.0000     1.4275 f
  U1841/INP (NBUFFX2)                                             0.3209    0.0652 @   1.4927 f
  U1841/Z (NBUFFX2)                                               0.0445    0.0867     1.5794 f
  mem_cmd_o[42] (net)                           1       9.9135              0.0000     1.5794 f
  mem_cmd_o[42] (out)                                             0.0445    0.0027 &   1.5821 f
  data arrival time                                                                    1.5821

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5821
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3179


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3153    0.2342 @   1.4312 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4312 r
  U1827/INP (NBUFFX2)                                             0.3182    0.0496 @   1.4808 r
  U1827/Z (NBUFFX2)                                               0.0435    0.0980     1.5788 r
  mem_cmd_o[35] (net)                           1       4.9350              0.0000     1.5788 r
  mem_cmd_o[35] (out)                                             0.0435    0.0028 &   1.5816 r
  data arrival time                                                                    1.5816

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5816
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3184


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1830/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1830/Q (MUX21X1)                                               0.3303    0.2387 @   1.4064 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4064 r
  U1831/INP (NBUFFX2)                                             0.3335    0.0623 @   1.4687 r
  U1831/Z (NBUFFX2)                                               0.0407    0.0965     1.5653 r
  mem_cmd_o[37] (net)                           1       2.1415              0.0000     1.5653 r
  mem_cmd_o[37] (out)                                             0.0407    0.0153 &   1.5806 r
  data arrival time                                                                    1.5806

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5806
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3194


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1840/S (MUX21X1)                                               0.3188    0.0991 @   1.1675 f
  U1840/Q (MUX21X1)                                               0.3268    0.2366 @   1.4041 r
  io_cmd_o[42] (net)                            5      97.2540              0.0000     1.4041 r
  U1841/INP (NBUFFX2)                                             0.3304    0.0671 @   1.4712 r
  U1841/Z (NBUFFX2)                                               0.0503    0.1051     1.5763 r
  mem_cmd_o[42] (net)                           1       9.9135              0.0000     1.5763 r
  mem_cmd_o[42] (out)                                             0.0503    0.0033 &   1.5796 r
  data arrival time                                                                    1.5796

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3204


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1844/S (MUX21X2)                                               0.3131    0.0587 @   1.1553 r
  U1844/Q (MUX21X2)                                               0.2828    0.2179 @   1.3732 r
  io_cmd_o[44] (net)                            4     148.9388              0.0000     1.3732 r
  U1845/INP (NBUFFX2)                                             0.3080    0.1000 @   1.4732 r
  U1845/Z (NBUFFX2)                                               0.0507    0.1038     1.5770 r
  mem_cmd_o[44] (net)                           1      11.0285              0.0000     1.5770 r
  mem_cmd_o[44] (out)                                             0.0507    0.0021 &   1.5791 r
  data arrival time                                                                    1.5791

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5791
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3209


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1772/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1772/Q (MUX21X1)                                               0.3493    0.2443 @   1.3975 f
  io_cmd_o[8] (net)                             4     107.8001              0.0000     1.3975 f
  U1773/INP (NBUFFX2)                                             0.3541    0.0915 @   1.4890 f
  U1773/Z (NBUFFX2)                                               0.0425    0.0854     1.5744 f
  mem_cmd_o[8] (net)                            1       7.1585              0.0000     1.5744 f
  mem_cmd_o[8] (out)                                              0.0425    0.0046 &   1.5790 f
  data arrival time                                                                    1.5790

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5790
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3210


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1772/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1772/Q (MUX21X1)                                               0.3598    0.2471 @   1.3711 r
  io_cmd_o[8] (net)                             4     108.0249              0.0000     1.3711 r
  U1773/INP (NBUFFX2)                                             0.3644    0.0942 @   1.4653 r
  U1773/Z (NBUFFX2)                                               0.0485    0.1058     1.5711 r
  mem_cmd_o[8] (net)                            1       7.1585              0.0000     1.5711 r
  mem_cmd_o[8] (out)                                              0.0485    0.0052 &   1.5764 r
  data arrival time                                                                    1.5764

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5764
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3236


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1794/S (MUX21X1)                                               0.3093    0.0529 @   1.1495 r
  U1794/Q (MUX21X1)                                               0.3714    0.2526 @   1.4021 r
  io_cmd_o[19] (net)                            4     111.7694              0.0000     1.4021 r
  U1795/INP (NBUFFX2)                                             0.3764    0.0424 @   1.4444 r
  U1795/Z (NBUFFX2)                                               0.0418    0.1003     1.5448 r
  mem_cmd_o[19] (net)                           1       1.3106              0.0000     1.5448 r
  mem_cmd_o[19] (out)                                             0.0418    0.0308 &   1.5755 r
  data arrival time                                                                    1.5755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1796/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1796/Q (MUX21X1)                                               0.2976    0.2229 @   1.4175 f
  io_cmd_o[20] (net)                            4      90.8912              0.0000     1.4175 f
  U1797/INP (NBUFFX2)                                             0.3003    0.0743 @   1.4918 f
  U1797/Z (NBUFFX2)                                               0.0392    0.0813     1.5732 f
  mem_cmd_o[20] (net)                           1       6.2930              0.0000     1.5732 f
  mem_cmd_o[20] (out)                                             0.0392    0.0023 &   1.5755 f
  data arrival time                                                                    1.5755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1814/S (MUX21X1)                                               0.3304    0.1085 @   1.2051 r
  U1814/Q (MUX21X1)                                               0.3542    0.2497 @   1.4548 r
  io_cmd_o[29] (net)                            4     106.4332              0.0000     1.4548 r
  io_cmd_o[29] (out)                                              0.3580    0.1207 @   1.5755 r
  data arrival time                                                                    1.5755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3618    0.2491 @   1.4224 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.4224 r
  U1811/INP (NBUFFX2)                                             0.3671    0.0516 @   1.4741 r
  U1811/Z (NBUFFX2)                                               0.0433    0.1011     1.5752 r
  mem_cmd_o[27] (net)                           1       2.8939              0.0000     1.5752 r
  mem_cmd_o[27] (out)                                             0.0433    0.0000 &   1.5752 r
  data arrival time                                                                    1.5752

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5752
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3248


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1796/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1796/Q (MUX21X1)                                               0.3067    0.2297 @   1.3950 r
  io_cmd_o[20] (net)                            4      91.1160              0.0000     1.3950 r
  U1797/INP (NBUFFX2)                                             0.3094    0.0778 @   1.4727 r
  U1797/Z (NBUFFX2)                                               0.0448    0.0986     1.5713 r
  mem_cmd_o[20] (net)                           1       6.2930              0.0000     1.5713 r
  mem_cmd_o[20] (out)                                             0.0448    0.0030 &   1.5743 r
  data arrival time                                                                    1.5743

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5743
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3257


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1832/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1832/Q (MUX21X1)                                               0.3853    0.2581 @   1.4113 r
  io_cmd_o[38] (net)                            5     116.1047              0.0000     1.4113 r
  U1833/INP (NBUFFX2)                                             0.3910    0.0422 @   1.4535 r
  U1833/Z (NBUFFX2)                                               0.0576    0.1162     1.5698 r
  mem_cmd_o[38] (net)                           1      13.4584              0.0000     1.5698 r
  mem_cmd_o[38] (out)                                             0.0576    0.0043 &   1.5741 r
  data arrival time                                                                    1.5741

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5741
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3259


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1818/S (MUX21X1)                                               0.3190    0.1095 @   1.1780 f
  U1818/Q (MUX21X1)                                               0.3903    0.2605 @   1.4385 f
  io_cmd_o[31] (net)                            4     120.0777              0.0000     1.4385 f
  U1819/INP (NBUFFX2)                                             0.3965    0.0357 @   1.4742 f
  U1819/Z (NBUFFX2)                                               0.0503    0.0936     1.5678 f
  mem_cmd_o[31] (net)                           1      12.1006              0.0000     1.5678 f
  mem_cmd_o[31] (out)                                             0.0503    0.0060 &   1.5738 f
  data arrival time                                                                    1.5738

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5738
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3262


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1776/S (MUX21X2)                                               0.3304    0.1086 @   1.2052 r
  U1776/Q (MUX21X2)                                               0.4100    0.2525 @   1.4577 r
  n2626 (net)                                   4     225.9056              0.0000     1.4577 r
  mem_cmd_o[10] (out)                                             0.4614    0.1156 @   1.5733 r
  data arrival time                                                                    1.5733

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5733
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3267


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1764/S (MUX21X1)                                               0.3189    0.0686 @   1.1652 r
  U1764/Q (MUX21X1)                                               0.3479    0.2452 @   1.4105 r
  io_cmd_o[4] (net)                             4     104.2934              0.0000     1.4105 r
  U1765/INP (NBUFFX2)                                             0.3520    0.0553 @   1.4658 r
  U1765/Z (NBUFFX2)                                               0.0443    0.1010     1.5668 r
  mem_cmd_o[4] (net)                            1       4.2467              0.0000     1.5668 r
  mem_cmd_o[4] (out)                                              0.0443    0.0053 &   1.5721 r
  data arrival time                                                                    1.5721

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5721
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3279


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1850/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1850/Q (MUX21X1)                                               0.3629    0.2476 @   1.3908 r
  io_cmd_o[51] (net)                            4     108.6223              0.0000     1.3908 r
  U1851/INP (NBUFFX2)                                             0.3683    0.0692 @   1.4600 r
  U1851/Z (NBUFFX2)                                               0.0460    0.1038     1.5638 r
  mem_cmd_o[51] (net)                           1       5.0377              0.0000     1.5638 r
  mem_cmd_o[51] (out)                                             0.0460    0.0069 &   1.5707 r
  data arrival time                                                                    1.5707

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5707
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3293


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1812/S (MUX21X1)                                               0.3297    0.1010 @   1.1976 r
  U1812/Q (MUX21X1)                                               0.2761    0.2133 @   1.4109 f
  io_cmd_o[28] (net)                            4      83.7328              0.0000     1.4109 f
  U1813/INP (NBUFFX2)                                             0.2784    0.0702 @   1.4811 f
  U1813/Z (NBUFFX2)                                               0.0349    0.0770     1.5581 f
  mem_cmd_o[28] (net)                           1       3.5331              0.0000     1.5581 f
  mem_cmd_o[28] (out)                                             0.0349    0.0123 &   1.5704 f
  data arrival time                                                                    1.5704

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5704
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3296


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4920    0.2957 @   1.4625 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.4625 r
  io_cmd_o[43] (out)                                              0.5018    0.1073 @   1.5698 r
  data arrival time                                                                    1.5698

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5698
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3302


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1762/S (MUX21X1)                                               0.3078    0.0507 @   1.1473 r
  U1762/Q (MUX21X1)                                               0.3575    0.2477 @   1.3950 r
  io_cmd_o[2] (net)                             4     107.4908              0.0000     1.3950 r
  U1763/INP (NBUFFX2)                                             0.3618    0.0587 @   1.4537 r
  U1763/Z (NBUFFX2)                                               0.0413    0.0989     1.5526 r
  mem_cmd_o[2] (net)                            1       1.4591              0.0000     1.5526 r
  mem_cmd_o[2] (out)                                              0.0413    0.0158 &   1.5684 r
  data arrival time                                                                    1.5684

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5684
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3316


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1842/S (MUX21X1)                                               0.3187    0.0983 @   1.1668 f
  U1842/Q (MUX21X1)                                               0.4768    0.2970 @   1.4638 f
  io_cmd_o[43] (net)                            5     147.9879              0.0000     1.4638 f
  io_cmd_o[43] (out)                                              0.4870    0.1041 @   1.5679 f
  data arrival time                                                                    1.5679

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5679
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3321


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1804/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1804/Q (MUX21X1)                                               0.3172    0.2311 @   1.4282 f
  io_cmd_o[24] (net)                            5      97.1938              0.0000     1.4282 f
  U1805/INP (NBUFFX2)                                             0.3207    0.0523 @   1.4805 f
  U1805/Z (NBUFFX2)                                               0.0409    0.0833     1.5638 f
  mem_cmd_o[24] (net)                           1       7.0078              0.0000     1.5638 f
  mem_cmd_o[24] (out)                                             0.0409    0.0037 &   1.5675 f
  data arrival time                                                                    1.5675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1834/S (MUX21X1)                                               0.2948    0.0477 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.4237    0.2743 @   1.3904 f
  io_cmd_o[39] (net)                            5     131.4720              0.0000     1.3904 f
  U1835/INP (NBUFFX2)                                             0.4315    0.0589 @   1.4493 f
  U1835/Z (NBUFFX2)                                               0.0775    0.1122 @   1.5615 f
  mem_cmd_o[39] (net)                           1      30.2612              0.0000     1.5615 f
  mem_cmd_o[39] (out)                                             0.0778    0.0052 @   1.5667 f
  data arrival time                                                                    1.5667

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3333


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1812/S (MUX21X1)                                               0.3189    0.0998 @   1.1682 f
  U1812/Q (MUX21X1)                                               0.2842    0.2213 @   1.3895 r
  io_cmd_o[28] (net)                            4      83.9576              0.0000     1.3895 r
  U1813/INP (NBUFFX2)                                             0.2864    0.0701 @   1.4596 r
  U1813/Z (NBUFFX2)                                               0.0402    0.0929     1.5525 r
  mem_cmd_o[28] (net)                           1       3.5331              0.0000     1.5525 r
  mem_cmd_o[28] (out)                                             0.0402    0.0142 &   1.5667 r
  data arrival time                                                                    1.5667

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5667
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3333


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1786/S (MUX21X1)                                               0.3152    0.0621 @   1.1587 r
  U1786/Q (MUX21X1)                                               0.3921    0.2588 @   1.4175 r
  io_cmd_o[15] (net)                            4     117.4780              0.0000     1.4175 r
  U1787/INP (NBUFFX2)                                             0.3987    0.0379 @   1.4554 r
  U1787/Z (NBUFFX2)                                               0.0458    0.1056     1.5611 r
  mem_cmd_o[15] (net)                           1       3.6849              0.0000     1.5611 r
  mem_cmd_o[15] (out)                                             0.0458    0.0055 &   1.5665 r
  data arrival time                                                                    1.5665

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5665
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3335


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1798/S (MUX21X1)                                               0.3189    0.0687 @   1.1653 r
  U1798/Q (MUX21X1)                                               0.3556    0.2463 @   1.4116 f
  io_cmd_o[21] (net)                            4     109.4808              0.0000     1.4116 f
  U1799/INP (NBUFFX2)                                             0.3609    0.0694 @   1.4809 f
  U1799/Z (NBUFFX2)                                               0.0370    0.0803     1.5613 f
  mem_cmd_o[21] (net)                           1       2.4445              0.0000     1.5613 f
  mem_cmd_o[21] (out)                                             0.0370    0.0044 &   1.5656 f
  data arrival time                                                                    1.5656

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5656
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3344


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1804/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1804/Q (MUX21X1)                                               0.3273    0.2371 @   1.4048 r
  io_cmd_o[24] (net)                            5      97.5091              0.0000     1.4048 r
  U1805/INP (NBUFFX2)                                             0.3307    0.0541 @   1.4589 r
  U1805/Z (NBUFFX2)                                               0.0467    0.1018     1.5607 r
  mem_cmd_o[24] (net)                           1       7.0078              0.0000     1.5607 r
  mem_cmd_o[24] (out)                                             0.0467    0.0042 &   1.5649 r
  data arrival time                                                                    1.5649

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5649
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3351


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1814/S (MUX21X1)                                               0.3304    0.1085 @   1.2051 r
  U1814/Q (MUX21X1)                                               0.3447    0.2440 @   1.4491 f
  io_cmd_o[29] (net)                            4     106.2084              0.0000     1.4491 f
  io_cmd_o[29] (out)                                              0.3485    0.1153 @   1.5644 f
  data arrival time                                                                    1.5644

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5644
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3356


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1776/S (MUX21X2)                                               0.3304    0.1086 @   1.2052 r
  U1776/Q (MUX21X2)                                               0.4013    0.2445 @   1.4498 f
  n2626 (net)                                   4     225.6808              0.0000     1.4498 f
  mem_cmd_o[10] (out)                                             0.4535    0.1145 @   1.5643 f
  data arrival time                                                                    1.5643

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5643
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3357


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1798/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1798/Q (MUX21X1)                                               0.3663    0.2494 @   1.3855 r
  io_cmd_o[21] (net)                            4     109.7056              0.0000     1.3855 r
  U1799/INP (NBUFFX2)                                             0.3715    0.0713 @   1.4569 r
  U1799/Z (NBUFFX2)                                               0.0430    0.1011     1.5580 r
  mem_cmd_o[21] (net)                           1       2.4445              0.0000     1.5580 r
  mem_cmd_o[21] (out)                                             0.0430    0.0055 &   1.5636 r
  data arrival time                                                                    1.5636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1838/S (MUX21X1)                                               0.3232    0.0783 @   1.1749 r
  U1838/Q (MUX21X1)                                               0.3768    0.2532 @   1.4281 f
  io_cmd_o[41] (net)                            5     115.5606              0.0000     1.4281 f
  U1839/INP (NBUFFX2)                                             0.3840    0.0415 @   1.4696 f
  U1839/Z (NBUFFX2)                                               0.0463    0.0895     1.5592 f
  mem_cmd_o[41] (net)                           1       9.2323              0.0000     1.5592 f
  mem_cmd_o[41] (out)                                             0.0463    0.0040 &   1.5631 f
  data arrival time                                                                    1.5631

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5631
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3369


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1800/S (MUX21X1)                                               0.3287    0.0940 @   1.1906 r
  U1800/Q (MUX21X1)                                               0.3074    0.2265 @   1.4171 f
  io_cmd_o[22] (net)                            4      93.9361              0.0000     1.4171 f
  U1801/INP (NBUFFX2)                                             0.3107    0.0504 @   1.4675 f
  U1801/Z (NBUFFX2)                                               0.0458    0.0876     1.5551 f
  mem_cmd_o[22] (net)                           1      11.2679              0.0000     1.5551 f
  mem_cmd_o[22] (out)                                             0.0458    0.0070 &   1.5620 f
  data arrival time                                                                    1.5620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1822/S (MUX21X1)                                               0.3193    0.1087 @   1.1771 f
  U1822/Q (MUX21X1)                                               0.3678    0.2512 @   1.4283 f
  io_cmd_o[33] (net)                            4     112.9572              0.0000     1.4283 f
  U1823/INP (NBUFFX2)                                             0.3731    0.0330 @   1.4613 f
  U1823/Z (NBUFFX2)                                               0.0517    0.0945     1.5557 f
  mem_cmd_o[33] (net)                           1      14.0222              0.0000     1.5557 f
  mem_cmd_o[33] (out)                                             0.0517    0.0059 &   1.5616 f
  data arrival time                                                                    1.5616

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5616
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3384


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1766/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1766/Q (MUX21X1)                                               0.2756    0.2194 @   1.4140 r
  io_cmd_o[5] (net)                             4      81.2327              0.0000     1.4140 r
  io_cmd_o[5] (out)                                               0.2777    0.1473 @   1.5613 r
  data arrival time                                                                    1.5613

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5613
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3387


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1828/S (MUX21X1)                                               0.3295    0.0989 @   1.1955 r
  U1828/Q (MUX21X1)                                               0.3160    0.2309 @   1.4263 f
  io_cmd_o[36] (net)                            5      96.8222              0.0000     1.4263 f
  U1829/INP (NBUFFX2)                                             0.3192    0.0508 @   1.4771 f
  U1829/Z (NBUFFX2)                                               0.0374    0.0800     1.5571 f
  mem_cmd_o[36] (net)                           1       4.2119              0.0000     1.5571 f
  mem_cmd_o[36] (out)                                             0.0374    0.0039 &   1.5610 f
  data arrival time                                                                    1.5610

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5610
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3390


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1838/S (MUX21X1)                                               0.3122    0.0773 @   1.1457 f
  U1838/Q (MUX21X1)                                               0.3881    0.2560 @   1.4018 r
  io_cmd_o[41] (net)                            5     115.8815              0.0000     1.4018 r
  U1839/INP (NBUFFX2)                                             0.3951    0.0420 @   1.4438 r
  U1839/Z (NBUFFX2)                                               0.0525    0.1118     1.5556 r
  mem_cmd_o[41] (net)                           1       9.2323              0.0000     1.5556 r
  mem_cmd_o[41] (out)                                             0.0525    0.0051 &   1.5607 r
  data arrival time                                                                    1.5607

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5607
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3393


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1848/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1848/Q (MUX21X1)                                               0.2905    0.2202 @   1.4200 f
  io_cmd_o[46] (net)                            4      88.5571              0.0000     1.4200 f
  U1849/INP (NBUFFX2)                                             0.2927    0.0516 @   1.4716 f
  U1849/Z (NBUFFX2)                                               0.0364    0.0786     1.5502 f
  mem_cmd_o[46] (net)                           1       4.2460              0.0000     1.5502 f
  mem_cmd_o[46] (out)                                             0.0364    0.0093 &   1.5595 f
  data arrival time                                                                    1.5595

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5595
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3405


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1780/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1780/Q (MUX21X1)                                               0.3472    0.2434 @   1.3731 f
  io_cmd_o[12] (net)                            4     107.2360              0.0000     1.3731 f
  U1781/INP (NBUFFX2)                                             0.3516    0.0988 @   1.4718 f
  U1781/Z (NBUFFX2)                                               0.0355    0.0788     1.5506 f
  mem_cmd_o[12] (net)                           1       1.5940              0.0000     1.5506 f
  mem_cmd_o[12] (out)                                             0.0355    0.0088 &   1.5594 f
  data arrival time                                                                    1.5594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1800/S (MUX21X1)                                               0.3177    0.0928 @   1.1612 f
  U1800/Q (MUX21X1)                                               0.3170    0.2328 @   1.3941 r
  io_cmd_o[22] (net)                            4      94.1609              0.0000     1.3941 r
  U1801/INP (NBUFFX2)                                             0.3202    0.0516 @   1.4456 r
  U1801/Z (NBUFFX2)                                               0.0515    0.1055     1.5511 r
  mem_cmd_o[22] (net)                           1      11.2679              0.0000     1.5511 r
  mem_cmd_o[22] (out)                                             0.0515    0.0078 &   1.5589 r
  data arrival time                                                                    1.5589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1828/S (MUX21X1)                                               0.3186    0.0977 @   1.1661 f
  U1828/Q (MUX21X1)                                               0.3259    0.2369 @   1.4030 r
  io_cmd_o[36] (net)                            5      97.1891              0.0000     1.4030 r
  U1829/INP (NBUFFX2)                                             0.3290    0.0525 @   1.4555 r
  U1829/Z (NBUFFX2)                                               0.0431    0.0984     1.5539 r
  mem_cmd_o[36] (net)                           1       4.2119              0.0000     1.5539 r
  mem_cmd_o[36] (out)                                             0.0431    0.0047 &   1.5586 r
  data arrival time                                                                    1.5586

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3414


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1848/S (MUX21X1)                                               0.3191    0.1019 @   1.1704 f
  U1848/Q (MUX21X1)                                               0.2987    0.2274 @   1.3977 r
  io_cmd_o[46] (net)                            4      88.7819              0.0000     1.3977 r
  U1849/INP (NBUFFX2)                                             0.3010    0.0538 @   1.4516 r
  U1849/Z (NBUFFX2)                                               0.0418    0.0953     1.5469 r
  mem_cmd_o[46] (net)                           1       4.2460              0.0000     1.5469 r
  mem_cmd_o[46] (out)                                             0.0418    0.0114 &   1.5582 r
  data arrival time                                                                    1.5582

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5582
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3418


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1792/S (MUX21X1)                                               0.2926    0.0447 @   1.1131 f
  U1792/Q (MUX21X1)                                               0.3925    0.2621 @   1.3752 f
  io_cmd_o[18] (net)                            4     121.8306              0.0000     1.3752 f
  U1793/INP (NBUFFX2)                                             0.3983    0.1009 @   1.4761 f
  U1793/Z (NBUFFX2)                                               0.0373    0.0812     1.5573 f
  mem_cmd_o[18] (net)                           1       1.4452              0.0000     1.5573 f
  mem_cmd_o[18] (out)                                             0.0373    0.0000 &   1.5573 f
  data arrival time                                                                    1.5573

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5573
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3427


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1774/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1774/Q (MUX21X1)                                               0.3888    0.2590 @   1.4122 f
  io_cmd_o[9] (net)                             4     119.9373              0.0000     1.4122 f
  U1775/INP (NBUFFX2)                                             0.3958    0.0504 @   1.4627 f
  U1775/Z (NBUFFX2)                                               0.0453    0.0888     1.5515 f
  mem_cmd_o[9] (net)                            1       8.0524              0.0000     1.5515 f
  mem_cmd_o[9] (out)                                              0.0453    0.0037 &   1.5552 f
  data arrival time                                                                    1.5552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1846/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1846/Q (MUX21X1)                                               0.4635    0.2860 @   1.4860 r
  io_cmd_o[45] (net)                            4     139.3023              0.0000     1.4860 r
  io_cmd_o[45] (out)                                              0.4729    0.0692 @   1.5552 r
  data arrival time                                                                    1.5552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1830/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1830/Q (MUX21X1)                                               0.3202    0.2324 @   1.4001 f
  io_cmd_o[37] (net)                            5      98.3721              0.0000     1.4001 f
  U1831/INP (NBUFFX2)                                             0.3235    0.0639 @   1.4641 f
  U1831/Z (NBUFFX2)                                               0.0350    0.0779     1.5420 f
  mem_cmd_o[37] (net)                           1       2.1415              0.0000     1.5420 f
  mem_cmd_o[37] (out)                                             0.0350    0.0132 &   1.5551 f
  data arrival time                                                                    1.5551

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5551
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3449


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1836/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1836/Q (MUX21X1)                                               0.3073    0.2263 @   1.4233 f
  io_cmd_o[40] (net)                            5      93.7550              0.0000     1.4233 f
  U1837/INP (NBUFFX2)                                             0.3107    0.0463 @   1.4697 f
  U1837/Z (NBUFFX2)                                               0.0363    0.0789     1.5485 f
  mem_cmd_o[40] (net)                           1       3.6040              0.0000     1.5485 f
  mem_cmd_o[40] (out)                                             0.0363    0.0060 &   1.5545 f
  data arrival time                                                                    1.5545

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5545
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3455


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1824/S (MUX21X1)                                               0.3192    0.1090 @   1.1775 f
  U1824/Q (MUX21X1)                                               0.3282    0.2346 @   1.4121 f
  io_cmd_o[34] (net)                            4     100.2993              0.0000     1.4121 f
  U1825/INP (NBUFFX2)                                             0.3322    0.0403 @   1.4523 f
  U1825/Z (NBUFFX2)                                               0.0537    0.0949     1.5472 f
  mem_cmd_o[34] (net)                           1      16.9812              0.0000     1.5472 f
  mem_cmd_o[34] (out)                                             0.0537    0.0072 &   1.5544 f
  data arrival time                                                                    1.5544

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5544
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3456


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3056    0.2264 @   1.4234 f
  io_cmd_o[35] (net)                            5      93.5144              0.0000     1.4234 f
  U1827/INP (NBUFFX2)                                             0.3086    0.0478 @   1.4712 f
  U1827/Z (NBUFFX2)                                               0.0379    0.0803     1.5514 f
  mem_cmd_o[35] (net)                           1       4.9350              0.0000     1.5514 f
  mem_cmd_o[35] (out)                                             0.0379    0.0020 &   1.5534 f
  data arrival time                                                                    1.5534

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5534
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3466


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1846/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1846/Q (MUX21X1)                                               0.4501    0.2852 @   1.4851 f
  io_cmd_o[45] (net)                            4     139.0775              0.0000     1.4851 f
  io_cmd_o[45] (out)                                              0.4597    0.0680 @   1.5532 f
  data arrival time                                                                    1.5532

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5532
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3468


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1840/S (MUX21X1)                                               0.3188    0.0991 @   1.1675 f
  U1840/Q (MUX21X1)                                               0.3173    0.2300 @   1.3975 f
  io_cmd_o[42] (net)                            5      96.9978              0.0000     1.3975 f
  U1841/INP (NBUFFX2)                                             0.3209    0.0652 @   1.4627 f
  U1841/Z (NBUFFX2)                                               0.0445    0.0867     1.5494 f
  mem_cmd_o[42] (net)                           1       9.9135              0.0000     1.5494 f
  mem_cmd_o[42] (out)                                             0.0445    0.0027 &   1.5520 f
  data arrival time                                                                    1.5520

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5520
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3480


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1774/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1774/Q (MUX21X1)                                               0.4005    0.2601 @   1.3842 r
  io_cmd_o[9] (net)                             4     120.1621              0.0000     1.3842 r
  U1775/INP (NBUFFX2)                                             0.4073    0.0511 @   1.4353 r
  U1775/Z (NBUFFX2)                                               0.0517    0.1118     1.5471 r
  mem_cmd_o[9] (net)                            1       8.0524              0.0000     1.5471 r
  mem_cmd_o[9] (out)                                              0.0517    0.0047 &   1.5518 r
  data arrival time                                                                    1.5518

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3482


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1836/S (MUX21X1)                                               0.3187    0.0992 @   1.1677 f
  U1836/Q (MUX21X1)                                               0.3169    0.2329 @   1.4005 r
  io_cmd_o[40] (net)                            5      94.1219              0.0000     1.4005 r
  U1837/INP (NBUFFX2)                                             0.3202    0.0474 @   1.4479 r
  U1837/Z (NBUFFX2)                                               0.0419    0.0967     1.5446 r
  mem_cmd_o[40] (net)                           1       3.6040              0.0000     1.5446 r
  mem_cmd_o[40] (out)                                             0.0419    0.0071 &   1.5518 r
  data arrival time                                                                    1.5518

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5518
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3482


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1826/S (MUX21X1)                                               0.3187    0.0992 @   1.1676 f
  U1826/Q (MUX21X1)                                               0.3153    0.2328 @   1.4004 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4004 r
  U1827/INP (NBUFFX2)                                             0.3182    0.0496 @   1.4500 r
  U1827/Z (NBUFFX2)                                               0.0435    0.0980     1.5481 r
  mem_cmd_o[35] (net)                           1       4.9350              0.0000     1.5481 r
  mem_cmd_o[35] (out)                                             0.0435    0.0028 &   1.5508 r
  data arrival time                                                                    1.5508

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5508
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3492


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1784/S (MUX21X1)                                               0.3098    0.0536 @   1.1502 r
  U1784/Q (MUX21X1)                                               0.4736    0.2865 @   1.4367 r
  io_cmd_o[14] (net)                            4     142.2467              0.0000     1.4367 r
  io_cmd_o[14] (out)                                              0.4843    0.1127 @   1.5494 r
  data arrival time                                                                    1.5494

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5494
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3506


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1772/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1772/Q (MUX21X1)                                               0.3493    0.2436 @   1.3677 f
  io_cmd_o[8] (net)                             4     107.8001              0.0000     1.3677 f
  U1773/INP (NBUFFX2)                                             0.3541    0.0915 @   1.4592 f
  U1773/Z (NBUFFX2)                                               0.0425    0.0854     1.5446 f
  mem_cmd_o[8] (net)                            1       7.1585              0.0000     1.5446 f
  mem_cmd_o[8] (out)                                              0.0425    0.0046 &   1.5492 f
  data arrival time                                                                    1.5492

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5492
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3508


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1844/S (MUX21X2)                                               0.3131    0.0587 @   1.1553 r
  U1844/Q (MUX21X2)                                               0.2744    0.2078 @   1.3631 f
  io_cmd_o[44] (net)                            4     148.7141              0.0000     1.3631 f
  U1845/INP (NBUFFX2)                                             0.3002    0.0972 @   1.4603 f
  U1845/Z (NBUFFX2)                                               0.0450    0.0867     1.5470 f
  mem_cmd_o[44] (net)                           1      11.0285              0.0000     1.5470 f
  mem_cmd_o[44] (out)                                             0.0450    0.0018 &   1.5488 f
  data arrival time                                                                    1.5488

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5488
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3512


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1844/S (MUX21X2)                                               0.3016    0.0577 @   1.1261 f
  U1844/Q (MUX21X2)                                               0.2828    0.2164 @   1.3425 r
  io_cmd_o[44] (net)                            4     148.9388              0.0000     1.3425 r
  U1845/INP (NBUFFX2)                                             0.3080    0.1000 @   1.4425 r
  U1845/Z (NBUFFX2)                                               0.0507    0.1038     1.5463 r
  mem_cmd_o[44] (net)                           1      11.0285              0.0000     1.5463 r
  mem_cmd_o[44] (out)                                             0.0507    0.0021 &   1.5484 r
  data arrival time                                                                    1.5484

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5484
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3516


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3515    0.2438 @   1.4171 f
  io_cmd_o[27] (net)                            5     107.7522              0.0000     1.4171 f
  U1811/INP (NBUFFX2)                                             0.3569    0.0504 @   1.4676 f
  U1811/Z (NBUFFX2)                                               0.0373    0.0806     1.5482 f
  mem_cmd_o[27] (net)                           1       2.8939              0.0000     1.5482 f
  mem_cmd_o[27] (out)                                             0.0373    0.0000 &   1.5482 f
  data arrival time                                                                    1.5482

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5482
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3518


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1832/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1832/Q (MUX21X1)                                               0.3736    0.2549 @   1.4082 f
  io_cmd_o[38] (net)                            5     115.7774              0.0000     1.4082 f
  U1833/INP (NBUFFX2)                                             0.3795    0.0417 @   1.4499 f
  U1833/Z (NBUFFX2)                                               0.0513    0.0942     1.5441 f
  mem_cmd_o[38] (net)                           1      13.4584              0.0000     1.5441 f
  mem_cmd_o[38] (out)                                             0.0513    0.0038 &   1.5478 f
  data arrival time                                                                    1.5478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1784/S (MUX21X1)                                               0.3098    0.0536 @   1.1502 r
  U1784/Q (MUX21X1)                                               0.4591    0.2874 @   1.4377 f
  io_cmd_o[14] (net)                            4     142.0219              0.0000     1.4377 f
  io_cmd_o[14] (out)                                              0.4702    0.1099 @   1.5475 f
  data arrival time                                                                    1.5475

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5475
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3525


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1766/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1766/Q (MUX21X1)                                               0.2674    0.2096 @   1.4043 f
  io_cmd_o[5] (net)                             4      81.0079              0.0000     1.4043 f
  io_cmd_o[5] (out)                                               0.2695    0.1425 @   1.5468 f
  data arrival time                                                                    1.5468

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5468
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3532


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1794/S (MUX21X1)                                               0.3093    0.0529 @   1.1495 r
  U1794/Q (MUX21X1)                                               0.3606    0.2490 @   1.3985 f
  io_cmd_o[19] (net)                            4     111.5446              0.0000     1.3985 f
  U1795/INP (NBUFFX2)                                             0.3657    0.0418 @   1.4403 f
  U1795/Z (NBUFFX2)                                               0.0358    0.0793     1.5196 f
  mem_cmd_o[19] (net)                           1       1.3106              0.0000     1.5196 f
  mem_cmd_o[19] (out)                                             0.0358    0.0263 &   1.5459 f
  data arrival time                                                                    1.5459

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5459
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3541


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1796/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1796/Q (MUX21X1)                                               0.2976    0.2223 @   1.3876 f
  io_cmd_o[20] (net)                            4      90.8912              0.0000     1.3876 f
  U1797/INP (NBUFFX2)                                             0.3003    0.0743 @   1.4619 f
  U1797/Z (NBUFFX2)                                               0.0392    0.0813     1.5432 f
  mem_cmd_o[20] (net)                           1       6.2930              0.0000     1.5432 f
  mem_cmd_o[20] (out)                                             0.0392    0.0023 &   1.5455 f
  data arrival time                                                                    1.5455

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5455
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3545


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1794/S (MUX21X1)                                               0.2977    0.0519 @   1.1204 f
  U1794/Q (MUX21X1)                                               0.3714    0.2511 @   1.3715 r
  io_cmd_o[19] (net)                            4     111.7694              0.0000     1.3715 r
  U1795/INP (NBUFFX2)                                             0.3764    0.0424 @   1.4138 r
  U1795/Z (NBUFFX2)                                               0.0418    0.1003     1.5142 r
  mem_cmd_o[19] (net)                           1       1.3106              0.0000     1.5142 r
  mem_cmd_o[19] (out)                                             0.0418    0.0308 &   1.5449 r
  data arrival time                                                                    1.5449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1814/S (MUX21X1)                                               0.3195    0.1072 @   1.1756 f
  U1814/Q (MUX21X1)                                               0.3542    0.2483 @   1.4239 r
  io_cmd_o[29] (net)                            4     106.4332              0.0000     1.4239 r
  io_cmd_o[29] (out)                                              0.3580    0.1207 @   1.5446 r
  data arrival time                                                                    1.5446

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3554


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1810/S (MUX21X1)                                               0.3116    0.0757 @   1.1442 f
  U1810/Q (MUX21X1)                                               0.3618    0.2476 @   1.3918 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.3918 r
  U1811/INP (NBUFFX2)                                             0.3671    0.0516 @   1.4435 r
  U1811/Z (NBUFFX2)                                               0.0433    0.1011     1.5446 r
  mem_cmd_o[27] (net)                           1       2.8939              0.0000     1.5446 r
  mem_cmd_o[27] (out)                                             0.0433    0.0000 &   1.5446 r
  data arrival time                                                                    1.5446

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5446
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3554


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1764/S (MUX21X1)                                               0.3189    0.0686 @   1.1652 r
  U1764/Q (MUX21X1)                                               0.3375    0.2399 @   1.4051 f
  io_cmd_o[4] (net)                             4     104.0686              0.0000     1.4051 f
  U1765/INP (NBUFFX2)                                             0.3418    0.0539 @   1.4590 f
  U1765/Z (NBUFFX2)                                               0.0384    0.0813     1.5403 f
  mem_cmd_o[4] (net)                            1       4.2467              0.0000     1.5403 f
  mem_cmd_o[4] (out)                                              0.0384    0.0037 &   1.5440 f
  data arrival time                                                                    1.5440

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5440
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3560


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1832/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1832/Q (MUX21X1)                                               0.3853    0.2566 @   1.3807 r
  io_cmd_o[38] (net)                            5     116.1047              0.0000     1.3807 r
  U1833/INP (NBUFFX2)                                             0.3910    0.0422 @   1.4229 r
  U1833/Z (NBUFFX2)                                               0.0576    0.1162     1.5392 r
  mem_cmd_o[38] (net)                           1      13.4584              0.0000     1.5392 r
  mem_cmd_o[38] (out)                                             0.0576    0.0043 &   1.5435 r
  data arrival time                                                                    1.5435

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5435
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3565


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1850/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1850/Q (MUX21X1)                                               0.3525    0.2438 @   1.3870 f
  io_cmd_o[51] (net)                            4     108.3975              0.0000     1.3870 f
  U1851/INP (NBUFFX2)                                             0.3581    0.0673 @   1.4542 f
  U1851/Z (NBUFFX2)                                               0.0400    0.0832     1.5374 f
  mem_cmd_o[51] (net)                           1       5.0377              0.0000     1.5374 f
  mem_cmd_o[51] (out)                                             0.0400    0.0057 &   1.5430 f
  data arrival time                                                                    1.5430

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5430
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3570


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1776/S (MUX21X2)                                               0.3195    0.1073 @   1.1758 f
  U1776/Q (MUX21X2)                                               0.4100    0.2509 @   1.4267 r
  n2626 (net)                                   4     225.9056              0.0000     1.4267 r
  mem_cmd_o[10] (out)                                             0.4614    0.1156 @   1.5423 r
  data arrival time                                                                    1.5423

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3577


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1790/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1790/Q (MUX21X1)                                               0.4252    0.2722 @   1.4310 r
  io_cmd_o[17] (net)                            4     128.1790              0.0000     1.4310 r
  io_cmd_o[17] (out)                                              0.4325    0.1106 @   1.5416 r
  data arrival time                                                                    1.5416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1961/IN1 (AND2X1)                                              0.1594    0.0004 @   1.0777 r
  U1961/Q (AND2X1)                                                0.3193    0.2075 @   1.2852 r
  io_cmd_o[109] (net)                           4      98.8752              0.0000     1.2852 r
  U1962/INP (NBUFFX2)                                             0.3213    0.0253 @   1.3104 r
  U1962/Z (NBUFFX2)                                               0.2028    0.1643 @   1.4747 r
  mem_cmd_o[109] (net)                          1     106.9816              0.0000     1.4747 r
  mem_cmd_o[109] (out)                                            0.2157    0.0667 @   1.5415 r
  data arrival time                                                                    1.5415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1764/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1764/Q (MUX21X1)                                               0.3479    0.2437 @   1.3799 r
  io_cmd_o[4] (net)                             4     104.2934              0.0000     1.3799 r
  U1765/INP (NBUFFX2)                                             0.3520    0.0553 @   1.4352 r
  U1765/Z (NBUFFX2)                                               0.0443    0.1010     1.5362 r
  mem_cmd_o[4] (net)                            1       4.2467              0.0000     1.5362 r
  mem_cmd_o[4] (out)                                              0.0443    0.0053 &   1.5414 r
  data arrival time                                                                    1.5414

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5414
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3586


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1812/S (MUX21X1)                                               0.3189    0.0998 @   1.1682 f
  U1812/Q (MUX21X1)                                               0.2761    0.2127 @   1.3809 f
  io_cmd_o[28] (net)                            4      83.7328              0.0000     1.3809 f
  U1813/INP (NBUFFX2)                                             0.2784    0.0702 @   1.4511 f
  U1813/Z (NBUFFX2)                                               0.0349    0.0770     1.5281 f
  mem_cmd_o[28] (net)                           1       3.5331              0.0000     1.5281 f
  mem_cmd_o[28] (out)                                             0.0349    0.0123 &   1.5404 f
  data arrival time                                                                    1.5404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1762/S (MUX21X1)                                               0.3078    0.0507 @   1.1473 r
  U1762/Q (MUX21X1)                                               0.3470    0.2436 @   1.3910 f
  io_cmd_o[2] (net)                             4     107.2660              0.0000     1.3910 f
  U1763/INP (NBUFFX2)                                             0.3515    0.0569 @   1.4478 f
  U1763/Z (NBUFFX2)                                               0.0354    0.0787     1.5265 f
  mem_cmd_o[2] (net)                            1       1.4591              0.0000     1.5265 f
  mem_cmd_o[2] (out)                                              0.0354    0.0135 &   1.5400 f
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1786/S (MUX21X1)                                               0.3152    0.0621 @   1.1587 r
  U1786/Q (MUX21X1)                                               0.3811    0.2555 @   1.4143 f
  io_cmd_o[15] (net)                            4     117.2532              0.0000     1.4143 f
  U1787/INP (NBUFFX2)                                             0.3879    0.0378 @   1.4520 f
  U1787/Z (NBUFFX2)                                               0.0396    0.0833     1.5353 f
  mem_cmd_o[15] (net)                           1       3.6849              0.0000     1.5353 f
  mem_cmd_o[15] (out)                                             0.0396    0.0047 &   1.5400 f
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1850/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1850/Q (MUX21X1)                                               0.3629    0.2461 @   1.3601 r
  io_cmd_o[51] (net)                            4     108.6223              0.0000     1.3601 r
  U1851/INP (NBUFFX2)                                             0.3683    0.0692 @   1.4293 r
  U1851/Z (NBUFFX2)                                               0.0460    0.1038     1.5331 r
  mem_cmd_o[51] (net)                           1       5.0377              0.0000     1.5331 r
  mem_cmd_o[51] (out)                                             0.0460    0.0069 &   1.5400 r
  data arrival time                                                                    1.5400

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5400
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3600


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.4013    0.2654 @   1.4623 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4623 r
  io_cmd_o[26] (out)                                              0.4073    0.0774 @   1.5397 r
  data arrival time                                                                    1.5397

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5397
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3603


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1806/S (MUX21X1)                                               0.3290    0.0961 @   1.1927 r
  U1806/Q (MUX21X1)                                               0.4810    0.2898 @   1.4824 r
  io_cmd_o[25] (net)                            6     143.9563              0.0000     1.4824 r
  io_cmd_o[25] (out)                                              0.4928    0.0568 @   1.5392 r
  data arrival time                                                                    1.5392

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5392
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3608


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1806/S (MUX21X1)                                               0.3290    0.0961 @   1.1927 r
  U1806/Q (MUX21X1)                                               0.4669    0.2893 @   1.4820 f
  io_cmd_o[25] (net)                            6     143.6126              0.0000     1.4820 f
  io_cmd_o[25] (out)                                              0.4790    0.0560 @   1.5380 f
  data arrival time                                                                    1.5380

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5380
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3620


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1762/S (MUX21X1)                                               0.2962    0.0497 @   1.1182 f
  U1762/Q (MUX21X1)                                               0.3575    0.2462 @   1.3644 r
  io_cmd_o[2] (net)                             4     107.4908              0.0000     1.3644 r
  U1763/INP (NBUFFX2)                                             0.3618    0.0587 @   1.4231 r
  U1763/Z (NBUFFX2)                                               0.0413    0.0989     1.5220 r
  mem_cmd_o[2] (net)                            1       1.4591              0.0000     1.5220 r
  mem_cmd_o[2] (out)                                              0.0413    0.0158 &   1.5378 r
  data arrival time                                                                    1.5378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1804/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1804/Q (MUX21X1)                                               0.3172    0.2305 @   1.3982 f
  io_cmd_o[24] (net)                            5      97.1938              0.0000     1.3982 f
  U1805/INP (NBUFFX2)                                             0.3207    0.0523 @   1.4505 f
  U1805/Z (NBUFFX2)                                               0.0409    0.0833     1.5338 f
  mem_cmd_o[24] (net)                           1       7.0078              0.0000     1.5338 f
  mem_cmd_o[24] (out)                                             0.0409    0.0037 &   1.5375 f
  data arrival time                                                                    1.5375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U5075/IN1 (AND2X1)                                              0.2860    0.0269 @   1.1235 r
  U5075/Q (AND2X1)                                                0.3927    0.2442 @   1.3677 r
  io_cmd_o[0] (net)                             4     118.5186              0.0000     1.3677 r
  U1758/INP (NBUFFX2)                                             0.3987    0.0556 @   1.4233 r
  U1758/Z (NBUFFX2)                                               0.0489    0.1085     1.5318 r
  mem_cmd_o[0] (net)                            1       6.1315              0.0000     1.5318 r
  mem_cmd_o[0] (out)                                              0.0489    0.0051 &   1.5368 r
  data arrival time                                                                    1.5368

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5368
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3632


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1790/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1790/Q (MUX21X1)                                               0.4127    0.2708 @   1.4296 f
  io_cmd_o[17] (net)                            4     127.9542              0.0000     1.4296 f
  io_cmd_o[17] (out)                                              0.4202    0.1067 @   1.5363 f
  data arrival time                                                                    1.5363

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5363
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3637


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1786/S (MUX21X1)                                               0.3038    0.0612 @   1.1296 f
  U1786/Q (MUX21X1)                                               0.3921    0.2573 @   1.3869 r
  io_cmd_o[15] (net)                            4     117.4780              0.0000     1.3869 r
  U1787/INP (NBUFFX2)                                             0.3987    0.0379 @   1.4249 r
  U1787/Z (NBUFFX2)                                               0.0458    0.1056     1.5305 r
  mem_cmd_o[15] (net)                           1       3.6849              0.0000     1.5305 r
  mem_cmd_o[15] (out)                                             0.0458    0.0055 &   1.5360 r
  data arrival time                                                                    1.5360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1798/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1798/Q (MUX21X1)                                               0.3556    0.2456 @   1.3818 f
  io_cmd_o[21] (net)                            4     109.4808              0.0000     1.3818 f
  U1799/INP (NBUFFX2)                                             0.3609    0.0694 @   1.4511 f
  U1799/Z (NBUFFX2)                                               0.0370    0.0803     1.5314 f
  mem_cmd_o[21] (net)                           1       2.4445              0.0000     1.5314 f
  mem_cmd_o[21] (out)                                             0.0370    0.0044 &   1.5358 f
  data arrival time                                                                    1.5358

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5358
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3642


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[29]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1814/S (MUX21X1)                                               0.3195    0.1072 @   1.1756 f
  U1814/Q (MUX21X1)                                               0.3447    0.2433 @   1.4190 f
  io_cmd_o[29] (net)                            4     106.2084              0.0000     1.4190 f
  io_cmd_o[29] (out)                                              0.3485    0.1153 @   1.5343 f
  data arrival time                                                                    1.5343

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5343
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3657


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[10]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1776/S (MUX21X2)                                               0.3195    0.1073 @   1.1758 f
  U1776/Q (MUX21X2)                                               0.4013    0.2437 @   1.4195 f
  n2626 (net)                                   4     225.6808              0.0000     1.4195 f
  mem_cmd_o[10] (out)                                             0.4535    0.1145 @   1.5340 f
  data arrival time                                                                    1.5340

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5340
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3660


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1808/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1808/Q (MUX21X1)                                               0.3897    0.2617 @   1.4586 f
  io_cmd_o[26] (net)                            5     120.3951              0.0000     1.4586 f
  io_cmd_o[26] (out)                                              0.3958    0.0748 @   1.5334 f
  data arrival time                                                                    1.5334

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5334
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3666


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1838/S (MUX21X1)                                               0.3122    0.0773 @   1.1457 f
  U1838/Q (MUX21X1)                                               0.3768    0.2526 @   1.3983 f
  io_cmd_o[41] (net)                            5     115.5606              0.0000     1.3983 f
  U1839/INP (NBUFFX2)                                             0.3840    0.0415 @   1.4398 f
  U1839/Z (NBUFFX2)                                               0.0463    0.0895     1.5293 f
  mem_cmd_o[41] (net)                           1       9.2323              0.0000     1.5293 f
  mem_cmd_o[41] (out)                                             0.0463    0.0040 &   1.5333 f
  data arrival time                                                                    1.5333

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5333
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3667


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1800/S (MUX21X1)                                               0.3177    0.0928 @   1.1612 f
  U1800/Q (MUX21X1)                                               0.3074    0.2259 @   1.3871 f
  io_cmd_o[22] (net)                            4      93.9361              0.0000     1.3871 f
  U1801/INP (NBUFFX2)                                             0.3107    0.0504 @   1.4375 f
  U1801/Z (NBUFFX2)                                               0.0458    0.0876     1.5251 f
  mem_cmd_o[22] (net)                           1      11.2679              0.0000     1.5251 f
  mem_cmd_o[22] (out)                                             0.0458    0.0070 &   1.5321 f
  data arrival time                                                                    1.5321

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5321
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3679


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[109]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1961/IN1 (AND2X1)                                              0.1454    0.0002 @   1.0584 f
  U1961/Q (AND2X1)                                                0.3280    0.2255 @   1.2839 f
  io_cmd_o[109] (net)                           4      98.6504              0.0000     1.2839 f
  U1962/INP (NBUFFX2)                                             0.3299    0.0317 @   1.3156 f
  U1962/Z (NBUFFX2)                                               0.1943    0.1526 @   1.4682 f
  mem_cmd_o[109] (net)                          1     106.9816              0.0000     1.4682 f
  mem_cmd_o[109] (out)                                            0.2079    0.0635 @   1.5318 f
  data arrival time                                                                    1.5318

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5318
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3682


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1955/IN1 (AND2X1)                                              0.1595    0.0001 @   1.0774 r
  U1955/Q (AND2X1)                                                0.0828    0.1050     1.1824 r
  n2623 (net)                                   1      19.4315              0.0000     1.1824 r
  icc_place1888/INP (NBUFFX2)                                     0.0828    0.0110 &   1.1934 r
  icc_place1888/Z (NBUFFX2)                                       0.3186    0.1560 @   1.3494 r
  mem_cmd_o[106] (net)                          4     182.1773              0.0000     1.3494 r
  mem_cmd_o[106] (out)                                            0.3640    0.1820 @   1.5314 r
  data arrival time                                                                    1.5314

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3686


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1768/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1768/Q (MUX21X1)                                               0.4666    0.2868 @   1.4867 r
  io_cmd_o[6] (net)                             4     140.1497              0.0000     1.4867 r
  io_cmd_o[6] (out)                                               0.4767    0.0445 @   1.5312 r
  data arrival time                                                                    1.5312

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5312
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3688


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1828/S (MUX21X1)                                               0.3186    0.0977 @   1.1661 f
  U1828/Q (MUX21X1)                                               0.3160    0.2302 @   1.3963 f
  io_cmd_o[36] (net)                            5      96.8222              0.0000     1.3963 f
  U1829/INP (NBUFFX2)                                             0.3192    0.0508 @   1.4471 f
  U1829/Z (NBUFFX2)                                               0.0374    0.0800     1.5271 f
  mem_cmd_o[36] (net)                           1       4.2119              0.0000     1.5271 f
  mem_cmd_o[36] (out)                                             0.0374    0.0039 &   1.5310 f
  data arrival time                                                                    1.5310

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5310
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3690


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1766/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1766/Q (MUX21X1)                                               0.2756    0.2180 @   1.3833 r
  io_cmd_o[5] (net)                             4      81.2327              0.0000     1.3833 r
  io_cmd_o[5] (out)                                               0.2777    0.1473 @   1.5306 r
  data arrival time                                                                    1.5306

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5306
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3694


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1768/S (MUX21X1)                                               0.3300    0.1033 @   1.1999 r
  U1768/Q (MUX21X1)                                               0.4531    0.2860 @   1.4859 f
  io_cmd_o[6] (net)                             4     139.9250              0.0000     1.4859 f
  io_cmd_o[6] (out)                                               0.4635    0.0443 @   1.5303 f
  data arrival time                                                                    1.5303

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5303
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3697


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1848/S (MUX21X1)                                               0.3191    0.1019 @   1.1704 f
  U1848/Q (MUX21X1)                                               0.2905    0.2196 @   1.3899 f
  io_cmd_o[46] (net)                            4      88.5571              0.0000     1.3899 f
  U1849/INP (NBUFFX2)                                             0.2927    0.0516 @   1.4415 f
  U1849/Z (NBUFFX2)                                               0.0364    0.0786     1.5201 f
  mem_cmd_o[46] (net)                           1       4.2460              0.0000     1.5201 f
  mem_cmd_o[46] (out)                                             0.0364    0.0093 &   1.5294 f
  data arrival time                                                                    1.5294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1955/IN1 (AND2X1)                                              0.1595    0.0001 @   1.0774 r
  U1955/Q (AND2X1)                                                0.0828    0.1050     1.1824 r
  n2623 (net)                                   1      19.4315              0.0000     1.1824 r
  icc_place1888/INP (NBUFFX2)                                     0.0828    0.0110 &   1.1934 r
  icc_place1888/Z (NBUFFX2)                                       0.3186    0.1560 @   1.3494 r
  mem_cmd_o[106] (net)                          4     182.1773              0.0000     1.3494 r
  icc_place1960/INP (NBUFFX2)                                     0.3427    0.0738 @   1.4232 r
  icc_place1960/Z (NBUFFX2)                                       0.0401    0.0965     1.5197 r
  io_cmd_o[106] (net)                           1       1.2485              0.0000     1.5197 r
  io_cmd_o[106] (out)                                             0.0401    0.0070 &   1.5268 r
  data arrival time                                                                    1.5268

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5268
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3732


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1778/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1778/Q (MUX21X1)                                               0.3903    0.2597 @   1.4596 r
  io_cmd_o[11] (net)                            4     116.7076              0.0000     1.4596 r
  io_cmd_o[11] (out)                                              0.3972    0.0669 @   1.5265 r
  data arrival time                                                                    1.5265

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5265
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3735


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1774/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1774/Q (MUX21X1)                                               0.3888    0.2584 @   1.3825 f
  io_cmd_o[9] (net)                             4     119.9373              0.0000     1.3825 f
  U1775/INP (NBUFFX2)                                             0.3958    0.0504 @   1.4329 f
  U1775/Z (NBUFFX2)                                               0.0453    0.0888     1.5217 f
  mem_cmd_o[9] (net)                            1       8.0524              0.0000     1.5217 f
  mem_cmd_o[9] (out)                                              0.0453    0.0037 &   1.5254 f
  data arrival time                                                                    1.5254

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5254
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3746


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1836/S (MUX21X1)                                               0.3187    0.0992 @   1.1677 f
  U1836/Q (MUX21X1)                                               0.3073    0.2257 @   1.3933 f
  io_cmd_o[40] (net)                            5      93.7550              0.0000     1.3933 f
  U1837/INP (NBUFFX2)                                             0.3107    0.0463 @   1.4397 f
  U1837/Z (NBUFFX2)                                               0.0363    0.0789     1.5185 f
  mem_cmd_o[40] (net)                           1       3.6040              0.0000     1.5185 f
  mem_cmd_o[40] (out)                                             0.0363    0.0060 &   1.5245 f
  data arrival time                                                                    1.5245

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5245
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3755


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1846/S (MUX21X1)                                               0.3191    0.1021 @   1.1705 f
  U1846/Q (MUX21X1)                                               0.4635    0.2847 @   1.4552 r
  io_cmd_o[45] (net)                            4     139.3023              0.0000     1.4552 r
  io_cmd_o[45] (out)                                              0.4729    0.0692 @   1.5244 r
  data arrival time                                                                    1.5244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1826/S (MUX21X1)                                               0.3187    0.0992 @   1.1676 f
  U1826/Q (MUX21X1)                                               0.3056    0.2257 @   1.3933 f
  io_cmd_o[35] (net)                            5      93.5144              0.0000     1.3933 f
  U1827/INP (NBUFFX2)                                             0.3086    0.0478 @   1.4412 f
  U1827/Z (NBUFFX2)                                               0.0379    0.0803     1.5214 f
  mem_cmd_o[35] (net)                           1       4.9350              0.0000     1.5214 f
  mem_cmd_o[35] (out)                                             0.0379    0.0020 &   1.5234 f
  data arrival time                                                                    1.5234

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3766


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1861/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1861/Q (AND2X1)                                                0.2885    0.1925 @   1.2699 r
  io_cmd_o[59] (net)                            4      87.9581              0.0000     1.2699 r
  U1862/INP (NBUFFX2)                                             0.2908    0.0295 @   1.2995 r
  U1862/Z (NBUFFX2)                                               0.1915    0.1595 @   1.4589 r
  mem_cmd_o[59] (net)                           1     102.3163              0.0000     1.4589 r
  mem_cmd_o[59] (out)                                             0.2005    0.0644 @   1.5233 r
  data arrival time                                                                    1.5233

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3767


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[45]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1846/S (MUX21X1)                                               0.3191    0.1021 @   1.1705 f
  U1846/Q (MUX21X1)                                               0.4501    0.2846 @   1.4551 f
  io_cmd_o[45] (net)                            4     139.0775              0.0000     1.4551 f
  io_cmd_o[45] (out)                                              0.4597    0.0680 @   1.5231 f
  data arrival time                                                                    1.5231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3769


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1778/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1778/Q (MUX21X1)                                               0.3797    0.2553 @   1.4552 f
  io_cmd_o[11] (net)                            4     116.4828              0.0000     1.4552 f
  io_cmd_o[11] (out)                                              0.3868    0.0657 @   1.5209 f
  data arrival time                                                                    1.5209

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5209
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3791


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1844/S (MUX21X2)                                               0.3016    0.0577 @   1.1261 f
  U1844/Q (MUX21X2)                                               0.2744    0.2070 @   1.3331 f
  io_cmd_o[44] (net)                            4     148.7141              0.0000     1.3331 f
  U1845/INP (NBUFFX2)                                             0.3002    0.0972 @   1.4303 f
  U1845/Z (NBUFFX2)                                               0.0450    0.0867     1.5171 f
  mem_cmd_o[44] (net)                           1      11.0285              0.0000     1.5171 f
  mem_cmd_o[44] (out)                                             0.0450    0.0018 &   1.5188 f
  data arrival time                                                                    1.5188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1784/S (MUX21X1)                                               0.2982    0.0526 @   1.1211 f
  U1784/Q (MUX21X1)                                               0.4736    0.2850 @   1.4061 r
  io_cmd_o[14] (net)                            4     142.2467              0.0000     1.4061 r
  io_cmd_o[14] (out)                                              0.4843    0.1127 @   1.5188 r
  data arrival time                                                                    1.5188

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5188
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3812


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1810/S (MUX21X1)                                               0.3116    0.0757 @   1.1442 f
  U1810/Q (MUX21X1)                                               0.3515    0.2432 @   1.3873 f
  io_cmd_o[27] (net)                            5     107.7522              0.0000     1.3873 f
  U1811/INP (NBUFFX2)                                             0.3569    0.0504 @   1.4377 f
  U1811/Z (NBUFFX2)                                               0.0373    0.0806     1.5184 f
  mem_cmd_o[27] (net)                           1       2.8939              0.0000     1.5184 f
  mem_cmd_o[27] (out)                                             0.0373    0.0000 &   1.5184 f
  data arrival time                                                                    1.5184

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5184
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3816


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1832/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1832/Q (MUX21X1)                                               0.3736    0.2543 @   1.3784 f
  io_cmd_o[38] (net)                            5     115.7774              0.0000     1.3784 f
  U1833/INP (NBUFFX2)                                             0.3795    0.0417 @   1.4201 f
  U1833/Z (NBUFFX2)                                               0.0513    0.0942     1.5143 f
  mem_cmd_o[38] (net)                           1      13.4584              0.0000     1.5143 f
  mem_cmd_o[38] (out)                                             0.0513    0.0038 &   1.5181 f
  data arrival time                                                                    1.5181

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3819


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1852/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1852/Q (MUX21X1)                                               0.4201    0.2691 @   1.4123 r
  io_cmd_o[52] (net)                            4     126.6517              0.0000     1.4123 r
  io_cmd_o[52] (out)                                              0.4275    0.1057 @   1.5180 r
  data arrival time                                                                    1.5180

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5180
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3820


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[14]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1784/S (MUX21X1)                                               0.2982    0.0526 @   1.1211 f
  U1784/Q (MUX21X1)                                               0.4591    0.2868 @   1.4079 f
  io_cmd_o[14] (net)                            4     142.0219              0.0000     1.4079 f
  io_cmd_o[14] (out)                                              0.4702    0.1099 @   1.5178 f
  data arrival time                                                                    1.5178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[5]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1766/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1766/Q (MUX21X1)                                               0.2674    0.2090 @   1.3743 f
  io_cmd_o[5] (net)                             4      81.0079              0.0000     1.3743 f
  io_cmd_o[5] (out)                                               0.2695    0.1425 @   1.5168 f
  data arrival time                                                                    1.5168

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5168
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3832


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1794/S (MUX21X1)                                               0.2977    0.0519 @   1.1204 f
  U1794/Q (MUX21X1)                                               0.3606    0.2484 @   1.3688 f
  io_cmd_o[19] (net)                            4     111.5446              0.0000     1.3688 f
  U1795/INP (NBUFFX2)                                             0.3657    0.0418 @   1.4105 f
  U1795/Z (NBUFFX2)                                               0.0358    0.0793     1.4898 f
  mem_cmd_o[19] (net)                           1       1.3106              0.0000     1.4898 f
  mem_cmd_o[19] (out)                                             0.0358    0.0263 &   1.5161 f
  data arrival time                                                                    1.5161

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5161
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3839


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1852/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1852/Q (MUX21X1)                                               0.4079    0.2682 @   1.4114 f
  io_cmd_o[52] (net)                            4     126.4269              0.0000     1.4114 f
  io_cmd_o[52] (out)                                              0.4154    0.1030 @   1.5144 f
  data arrival time                                                                    1.5144

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5144
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3856


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1764/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1764/Q (MUX21X1)                                               0.3375    0.2392 @   1.3753 f
  io_cmd_o[4] (net)                             4     104.0686              0.0000     1.3753 f
  U1765/INP (NBUFFX2)                                             0.3418    0.0539 @   1.4292 f
  U1765/Z (NBUFFX2)                                               0.0384    0.0813     1.5105 f
  mem_cmd_o[4] (net)                            1       4.2467              0.0000     1.5105 f
  mem_cmd_o[4] (out)                                              0.0384    0.0037 &   1.5142 f
  data arrival time                                                                    1.5142

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5142
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3858


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1850/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1850/Q (MUX21X1)                                               0.3525    0.2431 @   1.3571 f
  io_cmd_o[51] (net)                            4     108.3975              0.0000     1.3571 f
  U1851/INP (NBUFFX2)                                             0.3581    0.0673 @   1.4244 f
  U1851/Z (NBUFFX2)                                               0.0400    0.0832     1.5076 f
  mem_cmd_o[51] (net)                           1       5.0377              0.0000     1.5076 f
  mem_cmd_o[51] (out)                                             0.0400    0.0057 &   1.5132 f
  data arrival time                                                                    1.5132

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5132
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3868


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1820/S (MUX21X1)                                               0.3059    0.0479 @   1.1445 r
  U1820/Q (MUX21X1)                                               0.4663    0.2939 @   1.4384 f
  io_cmd_o[32] (net)                            4     145.3435              0.0000     1.4384 f
  io_cmd_o[32] (out)                                              0.4757    0.0734 @   1.5118 f
  data arrival time                                                                    1.5118

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5118
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3882


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1820/S (MUX21X1)                                               0.3059    0.0479 @   1.1445 r
  U1820/Q (MUX21X1)                                               0.4817    0.2918 @   1.4363 r
  io_cmd_o[32] (net)                            4     145.5683              0.0000     1.4363 r
  io_cmd_o[32] (out)                                              0.4907    0.0754 @   1.5117 r
  data arrival time                                                                    1.5117

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5117
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3883


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1792/S (MUX21X1)                                               0.3043    0.0457 @   1.1423 r
  U1792/Q (MUX21X1)                                               0.4042    0.2643 @   1.4066 r
  io_cmd_o[18] (net)                            4     122.0553              0.0000     1.4066 r
  io_cmd_o[18] (out)                                              0.4098    0.1045 @   1.5111 r
  data arrival time                                                                    1.5111

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5111
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3889


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1790/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1790/Q (MUX21X1)                                               0.4252    0.2708 @   1.4004 r
  io_cmd_o[17] (net)                            4     128.1790              0.0000     1.4004 r
  io_cmd_o[17] (out)                                              0.4325    0.1106 @   1.5110 r
  data arrival time                                                                    1.5110

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5110
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3890


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1762/S (MUX21X1)                                               0.2962    0.0497 @   1.1182 f
  U1762/Q (MUX21X1)                                               0.3470    0.2430 @   1.3612 f
  io_cmd_o[2] (net)                             4     107.2660              0.0000     1.3612 f
  U1763/INP (NBUFFX2)                                             0.3515    0.0569 @   1.4180 f
  U1763/Z (NBUFFX2)                                               0.0354    0.0787     1.4967 f
  mem_cmd_o[2] (net)                            1       1.4591              0.0000     1.4967 f
  mem_cmd_o[2] (out)                                              0.0354    0.0135 &   1.5102 f
  data arrival time                                                                    1.5102

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3898


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1786/S (MUX21X1)                                               0.3038    0.0612 @   1.1296 f
  U1786/Q (MUX21X1)                                               0.3811    0.2549 @   1.3845 f
  io_cmd_o[15] (net)                            4     117.2532              0.0000     1.3845 f
  U1787/INP (NBUFFX2)                                             0.3879    0.0378 @   1.4223 f
  U1787/Z (NBUFFX2)                                               0.0396    0.0833     1.5055 f
  mem_cmd_o[15] (net)                           1       3.6849              0.0000     1.5055 f
  mem_cmd_o[15] (out)                                             0.0396    0.0047 &   1.5102 f
  data arrival time                                                                    1.5102

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5102
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3898


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1780/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1780/Q (MUX21X1)                                               0.3576    0.2486 @   1.4074 r
  io_cmd_o[12] (net)                            4     107.4607              0.0000     1.4074 r
  io_cmd_o[12] (out)                                              0.3619    0.1024 @   1.5098 r
  data arrival time                                                                    1.5098

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5098
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3902


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.4013    0.2640 @   1.4315 r
  io_cmd_o[26] (net)                            5     120.6648              0.0000     1.4315 r
  io_cmd_o[26] (out)                                              0.4073    0.0774 @   1.5089 r
  data arrival time                                                                    1.5089

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5089
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3911


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1806/S (MUX21X1)                                               0.3181    0.0949 @   1.1633 f
  U1806/Q (MUX21X1)                                               0.4810    0.2884 @   1.4517 r
  io_cmd_o[25] (net)                            6     143.9563              0.0000     1.4517 r
  io_cmd_o[25] (out)                                              0.4928    0.0568 @   1.5085 r
  data arrival time                                                                    1.5085

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5085
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3915


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[25]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1806/S (MUX21X1)                                               0.3181    0.0949 @   1.1633 f
  U1806/Q (MUX21X1)                                               0.4669    0.2887 @   1.4520 f
  io_cmd_o[25] (net)                            6     143.6126              0.0000     1.4520 f
  io_cmd_o[25] (out)                                              0.4790    0.0560 @   1.5080 f
  data arrival time                                                                    1.5080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1955/IN1 (AND2X1)                                              0.1456    0.0001 @   1.0583 f
  U1955/Q (AND2X1)                                                0.0792    0.1013     1.1596 f
  n2623 (net)                                   1      19.3723              0.0000     1.1596 f
  icc_place1888/INP (NBUFFX2)                                     0.0792    0.0102 &   1.1699 f
  icc_place1888/Z (NBUFFX2)                                       0.3077    0.1614 @   1.3313 f
  mem_cmd_o[106] (net)                          4     181.9526              0.0000     1.3313 f
  mem_cmd_o[106] (out)                                            0.3546    0.1768 @   1.5080 f
  data arrival time                                                                    1.5080

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5080
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3920


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[59]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1861/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1861/Q (AND2X1)                                                0.2954    0.2071 @   1.2655 f
  io_cmd_o[59] (net)                            4      87.7333              0.0000     1.2655 f
  U1862/INP (NBUFFX2)                                             0.2977    0.0301 @   1.2956 f
  U1862/Z (NBUFFX2)                                               0.1836    0.1494 @   1.4450 f
  mem_cmd_o[59] (net)                           1     102.3163              0.0000     1.4450 f
  mem_cmd_o[59] (out)                                             0.1931    0.0615 @   1.5065 f
  data arrival time                                                                    1.5065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[17]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1790/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1790/Q (MUX21X1)                                               0.4127    0.2702 @   1.3998 f
  io_cmd_o[17] (net)                            4     127.9542              0.0000     1.3998 f
  io_cmd_o[17] (out)                                              0.4202    0.1067 @   1.5065 f
  data arrival time                                                                    1.5065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1792/S (MUX21X1)                                               0.3043    0.0457 @   1.1423 r
  U1792/Q (MUX21X1)                                               0.3925    0.2628 @   1.4051 f
  io_cmd_o[18] (net)                            4     121.8306              0.0000     1.4051 f
  io_cmd_o[18] (out)                                              0.3983    0.1009 @   1.5060 f
  data arrival time                                                                    1.5060

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5060
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3940


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1818/S (MUX21X1)                                               0.3299    0.1109 @   1.2075 r
  U1818/Q (MUX21X1)                                               0.4003    0.2649 @   1.4723 r
  io_cmd_o[31] (net)                            4     120.3025              0.0000     1.4723 r
  io_cmd_o[31] (out)                                              0.4070    0.0334 @   1.5057 r
  data arrival time                                                                    1.5057

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5057
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3943


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1969/IN1 (AND2X2)                                              0.1594    0.0005 @   1.0778 r
  U1969/Q (AND2X2)                                                0.2768    0.1931 @   1.2709 r
  io_cmd_o[113] (net)                           4     156.8403              0.0000     1.2709 r
  U1970/INP (NBUFFX2)                                             0.2884    0.0464 @   1.3173 r
  U1970/Z (NBUFFX2)                                               0.1336    0.1405 @   1.4577 r
  mem_cmd_o[113] (net)                          1      66.6898              0.0000     1.4577 r
  mem_cmd_o[113] (out)                                            0.1361    0.0473 @   1.5051 r
  data arrival time                                                                    1.5051

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5051
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3949


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[26]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1808/S (MUX21X1)                                               0.3187    0.0991 @   1.1675 f
  U1808/Q (MUX21X1)                                               0.3897    0.2611 @   1.4286 f
  io_cmd_o[26] (net)                            5     120.3951              0.0000     1.4286 f
  io_cmd_o[26] (out)                                              0.3958    0.0748 @   1.5034 f
  data arrival time                                                                    1.5034

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5034
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3966


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1796/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1796/Q (MUX21X1)                                               0.3067    0.2311 @   1.4257 r
  io_cmd_o[20] (net)                            4      91.1160              0.0000     1.4257 r
  io_cmd_o[20] (out)                                              0.3095    0.0776 @   1.5033 r
  data arrival time                                                                    1.5033

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5033
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3967


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U5075/IN1 (AND2X1)                                              0.2741    0.0255 @   1.0940 f
  U5075/Q (AND2X1)                                                0.4036    0.2611 @   1.3551 f
  io_cmd_o[0] (net)                             4     118.2938              0.0000     1.3551 f
  U1758/INP (NBUFFX2)                                             0.4093    0.0557 @   1.4108 f
  U1758/Z (NBUFFX2)                                               0.0435    0.0873     1.4981 f
  mem_cmd_o[0] (net)                            1       6.1315              0.0000     1.4981 f
  mem_cmd_o[0] (out)                                              0.0435    0.0045 &   1.5026 f
  data arrival time                                                                    1.5026

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5026
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3974


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1818/S (MUX21X1)                                               0.3299    0.1109 @   1.2075 r
  U1818/Q (MUX21X1)                                               0.3903    0.2612 @   1.4687 f
  io_cmd_o[31] (net)                            4     120.0777              0.0000     1.4687 f
  io_cmd_o[31] (out)                                              0.3972    0.0333 @   1.5019 f
  data arrival time                                                                    1.5019

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5019
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3981


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1840/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1840/Q (MUX21X1)                                               0.3268    0.2380 @   1.4349 r
  io_cmd_o[42] (net)                            5      97.2540              0.0000     1.4349 r
  io_cmd_o[42] (out)                                              0.3305    0.0669 @   1.5018 r
  data arrival time                                                                    1.5018

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5018
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3982


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1780/S (MUX21X1)                                               0.3152    0.0622 @   1.1588 r
  U1780/Q (MUX21X1)                                               0.3472    0.2440 @   1.4028 f
  io_cmd_o[12] (net)                            4     107.2360              0.0000     1.4028 f
  io_cmd_o[12] (out)                                              0.3516    0.0987 @   1.5016 f
  data arrival time                                                                    1.5016

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5016
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3984


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1768/S (MUX21X1)                                               0.3191    0.1020 @   1.1705 f
  U1768/Q (MUX21X1)                                               0.4666    0.2854 @   1.4559 r
  io_cmd_o[6] (net)                             4     140.1497              0.0000     1.4559 r
  io_cmd_o[6] (out)                                               0.4767    0.0445 @   1.5004 r
  data arrival time                                                                    1.5004

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5004
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3996


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[6]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1768/S (MUX21X1)                                               0.3191    0.1020 @   1.1705 f
  U1768/Q (MUX21X1)                                               0.4531    0.2854 @   1.4559 f
  io_cmd_o[6] (net)                             4     139.9250              0.0000     1.4559 f
  io_cmd_o[6] (out)                                               0.4635    0.0443 @   1.5002 f
  data arrival time                                                                    1.5002

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.5002
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.3998


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3303    0.2401 @   1.4372 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4372 r
  io_cmd_o[37] (out)                                              0.3335    0.0623 @   1.4995 r
  data arrival time                                                                    1.4995

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4995
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4005


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1871/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1871/Q (AND2X1)                                                0.1916    0.1509 @   1.2284 r
  io_cmd_o[64] (net)                            4      55.2848              0.0000     1.2284 r
  U1872/INP (NBUFFX2)                                             0.1923    0.0200 @   1.2484 r
  U1872/Z (NBUFFX2)                                               0.2046    0.1502 @   1.3986 r
  mem_cmd_o[64] (net)                           1     112.9729              0.0000     1.3986 r
  mem_cmd_o[64] (out)                                             0.2149    0.0985 @   1.4971 r
  data arrival time                                                                    1.4971

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4971
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4029


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1772/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1772/Q (MUX21X1)                                               0.3598    0.2485 @   1.4018 r
  io_cmd_o[8] (net)                             4     108.0249              0.0000     1.4018 r
  io_cmd_o[8] (out)                                               0.3644    0.0942 @   1.4959 r
  data arrival time                                                                    1.4959

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4959
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4041


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1778/S (MUX21X1)                                               0.3191    0.1020 @   1.1704 f
  U1778/Q (MUX21X1)                                               0.3903    0.2583 @   1.4288 r
  io_cmd_o[11] (net)                            4     116.7076              0.0000     1.4288 r
  io_cmd_o[11] (out)                                              0.3972    0.0669 @   1.4957 r
  data arrival time                                                                    1.4957

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4957
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4043


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1830/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1830/Q (MUX21X1)                                               0.3202    0.2331 @   1.4302 f
  io_cmd_o[37] (net)                            5      98.3721              0.0000     1.4302 f
  io_cmd_o[37] (out)                                              0.3235    0.0639 @   1.4941 f
  data arrival time                                                                    1.4941

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4941
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4059


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1822/S (MUX21X1)                                               0.3302    0.1100 @   1.2066 r
  U1822/Q (MUX21X1)                                               0.3771    0.2566 @   1.4632 r
  io_cmd_o[33] (net)                            4     113.1820              0.0000     1.4632 r
  io_cmd_o[33] (out)                                              0.3829    0.0304 @   1.4937 r
  data arrival time                                                                    1.4937

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4937
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4063


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1840/S (MUX21X1)                                               0.3296    0.1003 @   1.1969 r
  U1840/Q (MUX21X1)                                               0.3173    0.2306 @   1.4275 f
  io_cmd_o[42] (net)                            5      96.9978              0.0000     1.4275 f
  io_cmd_o[42] (out)                                              0.3211    0.0650 @   1.4925 f
  data arrival time                                                                    1.4925

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4925
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4075


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1796/S (MUX21X1)                                               0.3294    0.0980 @   1.1946 r
  U1796/Q (MUX21X1)                                               0.2976    0.2229 @   1.4175 f
  io_cmd_o[20] (net)                            4      90.8912              0.0000     1.4175 f
  io_cmd_o[20] (out)                                              0.3004    0.0741 @   1.4916 f
  data arrival time                                                                    1.4916

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4916
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4084


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[11]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1778/S (MUX21X1)                                               0.3191    0.1020 @   1.1704 f
  U1778/Q (MUX21X1)                                               0.3797    0.2547 @   1.4251 f
  io_cmd_o[11] (net)                            4     116.4828              0.0000     1.4251 f
  io_cmd_o[11] (out)                                              0.3868    0.0657 @   1.4908 f
  data arrival time                                                                    1.4908

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4908
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4092


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1812/S (MUX21X1)                                               0.3297    0.1010 @   1.1976 r
  U1812/Q (MUX21X1)                                               0.2842    0.2227 @   1.4203 r
  io_cmd_o[28] (net)                            4      83.9576              0.0000     1.4203 r
  io_cmd_o[28] (out)                                              0.2864    0.0701 @   1.4904 r
  data arrival time                                                                    1.4904

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4904
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4096


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1824/S (MUX21X1)                                               0.3301    0.1104 @   1.2070 r
  U1824/Q (MUX21X1)                                               0.3367    0.2420 @   1.4490 r
  io_cmd_o[34] (net)                            4     100.5241              0.0000     1.4490 r
  io_cmd_o[34] (out)                                              0.3408    0.0409 @   1.4899 r
  data arrival time                                                                    1.4899

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4899
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4101


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1804/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1804/Q (MUX21X1)                                               0.3273    0.2384 @   1.4355 r
  io_cmd_o[24] (net)                            5      97.5091              0.0000     1.4355 r
  io_cmd_o[24] (out)                                              0.3307    0.0541 @   1.4897 r
  data arrival time                                                                    1.4897

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4897
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4103


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1772/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1772/Q (MUX21X1)                                               0.3493    0.2443 @   1.3975 f
  io_cmd_o[8] (net)                             4     107.8001              0.0000     1.3975 f
  io_cmd_o[8] (out)                                               0.3541    0.0915 @   1.4890 f
  data arrival time                                                                    1.4890

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4890
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4110


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1822/S (MUX21X1)                                               0.3302    0.1100 @   1.2066 r
  U1822/Q (MUX21X1)                                               0.3678    0.2518 @   1.4584 f
  io_cmd_o[33] (net)                            4     112.9572              0.0000     1.4584 f
  io_cmd_o[33] (out)                                              0.3738    0.0303 @   1.4888 f
  data arrival time                                                                    1.4888

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4888
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4112


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1852/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1852/Q (MUX21X1)                                               0.4201    0.2676 @   1.3816 r
  io_cmd_o[52] (net)                            4     126.6517              0.0000     1.3816 r
  io_cmd_o[52] (out)                                              0.4275    0.1057 @   1.4874 r
  data arrival time                                                                    1.4874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1798/S (MUX21X1)                                               0.3189    0.0687 @   1.1653 r
  U1798/Q (MUX21X1)                                               0.3663    0.2509 @   1.4162 r
  io_cmd_o[21] (net)                            4     109.7056              0.0000     1.4162 r
  io_cmd_o[21] (out)                                              0.3716    0.0712 @   1.4874 r
  data arrival time                                                                    1.4874

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4874
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4126


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1828/S (MUX21X1)                                               0.3295    0.0989 @   1.1955 r
  U1828/Q (MUX21X1)                                               0.3259    0.2383 @   1.4337 r
  io_cmd_o[36] (net)                            5      97.1891              0.0000     1.4337 r
  io_cmd_o[36] (out)                                              0.3291    0.0523 @   1.4861 r
  data arrival time                                                                    1.4861

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4861
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4139


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[106]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1955/IN1 (AND2X1)                                              0.1456    0.0001 @   1.0583 f
  U1955/Q (AND2X1)                                                0.0792    0.1013     1.1596 f
  n2623 (net)                                   1      19.3723              0.0000     1.1596 f
  icc_place1888/INP (NBUFFX2)                                     0.0792    0.0102 &   1.1699 f
  icc_place1888/Z (NBUFFX2)                                       0.3077    0.1614 @   1.3313 f
  mem_cmd_o[106] (net)                          4     181.9526              0.0000     1.3313 f
  icc_place1960/INP (NBUFFX2)                                     0.3326    0.0708 @   1.4021 f
  icc_place1960/Z (NBUFFX2)                                       0.0343    0.0774     1.4795 f
  io_cmd_o[106] (net)                           1       1.2485              0.0000     1.4795 f
  io_cmd_o[106] (out)                                             0.0343    0.0060 &   1.4855 f
  data arrival time                                                                    1.4855

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4855
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4145


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[52]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1852/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1852/Q (MUX21X1)                                               0.4079    0.2676 @   1.3816 f
  io_cmd_o[52] (net)                            4     126.4269              0.0000     1.3816 f
  io_cmd_o[52] (out)                                              0.4154    0.1030 @   1.4845 f
  data arrival time                                                                    1.4845

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4845
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4155


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1848/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1848/Q (MUX21X1)                                               0.2987    0.2287 @   1.4285 r
  io_cmd_o[46] (net)                            4      88.7819              0.0000     1.4285 r
  io_cmd_o[46] (out)                                              0.3010    0.0538 @   1.4823 r
  data arrival time                                                                    1.4823

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4177


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1824/S (MUX21X1)                                               0.3301    0.1104 @   1.2070 r
  U1824/Q (MUX21X1)                                               0.3282    0.2352 @   1.4422 f
  io_cmd_o[34] (net)                            4     100.2993              0.0000     1.4422 f
  io_cmd_o[34] (out)                                              0.3323    0.0401 @   1.4823 f
  data arrival time                                                                    1.4823

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4823
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4177


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1820/S (MUX21X1)                                               0.2943    0.0469 @   1.1154 f
  U1820/Q (MUX21X1)                                               0.4663    0.2932 @   1.4086 f
  io_cmd_o[32] (net)                            4     145.3435              0.0000     1.4086 f
  io_cmd_o[32] (out)                                              0.4757    0.0734 @   1.4820 f
  data arrival time                                                                    1.4820

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4820
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4180


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1812/S (MUX21X1)                                               0.3297    0.1010 @   1.1976 r
  U1812/Q (MUX21X1)                                               0.2761    0.2133 @   1.4109 f
  io_cmd_o[28] (net)                            4      83.7328              0.0000     1.4109 f
  io_cmd_o[28] (out)                                              0.2784    0.0702 @   1.4811 f
  data arrival time                                                                    1.4811

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4811
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4189


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[32]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1820/S (MUX21X1)                                               0.2943    0.0469 @   1.1154 f
  U1820/Q (MUX21X1)                                               0.4817    0.2903 @   1.4057 r
  io_cmd_o[32] (net)                            4     145.5683              0.0000     1.4057 r
  io_cmd_o[32] (out)                                              0.4907    0.0754 @   1.4810 r
  data arrival time                                                                    1.4810

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4810
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4190


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1798/S (MUX21X1)                                               0.3189    0.0687 @   1.1653 r
  U1798/Q (MUX21X1)                                               0.3556    0.2463 @   1.4116 f
  io_cmd_o[21] (net)                            4     109.4808              0.0000     1.4116 f
  io_cmd_o[21] (out)                                              0.3610    0.0692 @   1.4808 f
  data arrival time                                                                    1.4808

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4808
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4192


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3153    0.2342 @   1.4312 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4312 r
  io_cmd_o[35] (out)                                              0.3183    0.0495 @   1.4807 r
  data arrival time                                                                    1.4807

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4807
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4193


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1804/S (MUX21X1)                                               0.3296    0.1005 @   1.1971 r
  U1804/Q (MUX21X1)                                               0.3172    0.2311 @   1.4282 f
  io_cmd_o[24] (net)                            5      97.1938              0.0000     1.4282 f
  io_cmd_o[24] (out)                                              0.3207    0.0523 @   1.4805 f
  data arrival time                                                                    1.4805

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4805
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4195


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1792/S (MUX21X1)                                               0.2926    0.0447 @   1.1131 f
  U1792/Q (MUX21X1)                                               0.4042    0.2628 @   1.3759 r
  io_cmd_o[18] (net)                            4     122.0553              0.0000     1.3759 r
  io_cmd_o[18] (out)                                              0.4098    0.1045 @   1.4804 r
  data arrival time                                                                    1.4804

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4804
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4196


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1834/S (MUX21X1)                                               0.3064    0.0487 @   1.1453 r
  U1834/Q (MUX21X1)                                               0.4372    0.2754 @   1.4206 r
  io_cmd_o[39] (net)                            5     131.8793              0.0000     1.4206 r
  io_cmd_o[39] (out)                                              0.4451    0.0589 @   1.4796 r
  data arrival time                                                                    1.4796

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4796
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4204


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1780/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1780/Q (MUX21X1)                                               0.3576    0.2472 @   1.3768 r
  io_cmd_o[12] (net)                            4     107.4607              0.0000     1.3768 r
  io_cmd_o[12] (out)                                              0.3619    0.1024 @   1.4793 r
  data arrival time                                                                    1.4793

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4793
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4207


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[113]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1969/IN1 (AND2X2)                                              0.1455    0.0005 @   1.0587 f
  U1969/Q (AND2X2)                                                0.2823    0.2021 @   1.2607 f
  io_cmd_o[113] (net)                           4     156.6156              0.0000     1.2607 f
  U1970/INP (NBUFFX2)                                             0.2937    0.0464 @   1.3072 f
  U1970/Z (NBUFFX2)                                               0.1268    0.1280 @   1.4352 f
  mem_cmd_o[113] (net)                          1      66.6898              0.0000     1.4352 f
  mem_cmd_o[113] (out)                                            0.1295    0.0436 @   1.4788 f
  data arrival time                                                                    1.4788

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4788
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4212


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1836/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1836/Q (MUX21X1)                                               0.3169    0.2343 @   1.4313 r
  io_cmd_o[40] (net)                            5      94.1219              0.0000     1.4313 r
  io_cmd_o[40] (out)                                              0.3203    0.0472 @   1.4785 r
  data arrival time                                                                    1.4785

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4785
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4215


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1834/S (MUX21X1)                                               0.3064    0.0487 @   1.1453 r
  U1834/Q (MUX21X1)                                               0.4237    0.2749 @   1.4202 f
  io_cmd_o[39] (net)                            5     131.4720              0.0000     1.4202 f
  io_cmd_o[39] (out)                                              0.4319    0.0579 @   1.4781 f
  data arrival time                                                                    1.4781

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4781
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4219


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[64]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1871/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1871/Q (AND2X1)                                                0.1920    0.1587 @   1.2171 f
  io_cmd_o[64] (net)                            4      55.0601              0.0000     1.2171 f
  U1872/INP (NBUFFX2)                                             0.1926    0.0198 @   1.2369 f
  U1872/Z (NBUFFX2)                                               0.1966    0.1472 @   1.3841 f
  mem_cmd_o[64] (net)                           1     112.9729              0.0000     1.3841 f
  mem_cmd_o[64] (out)                                             0.2073    0.0932 @   1.4773 f
  data arrival time                                                                    1.4773

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4773
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4227


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1828/S (MUX21X1)                                               0.3295    0.0989 @   1.1955 r
  U1828/Q (MUX21X1)                                               0.3160    0.2309 @   1.4263 f
  io_cmd_o[36] (net)                            5      96.8222              0.0000     1.4263 f
  io_cmd_o[36] (out)                                              0.3193    0.0506 @   1.4770 f
  data arrival time                                                                    1.4770

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4770
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4230


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1800/S (MUX21X1)                                               0.3287    0.0940 @   1.1906 r
  U1800/Q (MUX21X1)                                               0.3170    0.2342 @   1.4248 r
  io_cmd_o[22] (net)                            4      94.1609              0.0000     1.4248 r
  io_cmd_o[22] (out)                                              0.3203    0.0515 @   1.4763 r
  data arrival time                                                                    1.4763

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4763
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4237


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[18]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1792/S (MUX21X1)                                               0.2926    0.0447 @   1.1131 f
  U1792/Q (MUX21X1)                                               0.3925    0.2621 @   1.3752 f
  io_cmd_o[18] (net)                            4     121.8306              0.0000     1.3752 f
  io_cmd_o[18] (out)                                              0.3983    0.1009 @   1.4761 f
  data arrival time                                                                    1.4761

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4761
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4239


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1818/S (MUX21X1)                                               0.3190    0.1095 @   1.1780 f
  U1818/Q (MUX21X1)                                               0.4003    0.2635 @   1.4414 r
  io_cmd_o[31] (net)                            4     120.3025              0.0000     1.4414 r
  io_cmd_o[31] (out)                                              0.4070    0.0334 @   1.4748 r
  data arrival time                                                                    1.4748

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4748
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4252


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1838/S (MUX21X1)                                               0.3232    0.0783 @   1.1749 r
  U1838/Q (MUX21X1)                                               0.3881    0.2575 @   1.4324 r
  io_cmd_o[41] (net)                            5     115.8815              0.0000     1.4324 r
  io_cmd_o[41] (out)                                              0.3951    0.0421 @   1.4745 r
  data arrival time                                                                    1.4745

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4745
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4255


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3618    0.2491 @   1.4224 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.4224 r
  io_cmd_o[27] (out)                                              0.3671    0.0516 @   1.4740 r
  data arrival time                                                                    1.4740

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4740
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4260


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1796/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1796/Q (MUX21X1)                                               0.3067    0.2297 @   1.3950 r
  io_cmd_o[20] (net)                            4      91.1160              0.0000     1.3950 r
  io_cmd_o[20] (out)                                              0.3095    0.0776 @   1.4725 r
  data arrival time                                                                    1.4725

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4725
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4275


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[31]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1818/S (MUX21X1)                                               0.3190    0.1095 @   1.1780 f
  U1818/Q (MUX21X1)                                               0.3903    0.2605 @   1.4385 f
  io_cmd_o[31] (net)                            4     120.0777              0.0000     1.4385 f
  io_cmd_o[31] (out)                                              0.3972    0.0333 @   1.4718 f
  data arrival time                                                                    1.4718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[12]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1780/S (MUX21X1)                                               0.3038    0.0612 @   1.1297 f
  U1780/Q (MUX21X1)                                               0.3472    0.2434 @   1.3731 f
  io_cmd_o[12] (net)                            4     107.2360              0.0000     1.3731 f
  io_cmd_o[12] (out)                                              0.3516    0.0987 @   1.4718 f
  data arrival time                                                                    1.4718

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4718
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4282


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1844/S (MUX21X2)                                               0.3131    0.0587 @   1.1553 r
  U1844/Q (MUX21X2)                                               0.2828    0.2179 @   1.3732 r
  io_cmd_o[44] (net)                            4     148.9388              0.0000     1.3732 r
  io_cmd_o[44] (out)                                              0.3080    0.0983 @   1.4715 r
  data arrival time                                                                    1.4715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1848/S (MUX21X1)                                               0.3300    0.1032 @   1.1998 r
  U1848/Q (MUX21X1)                                               0.2905    0.2202 @   1.4200 f
  io_cmd_o[46] (net)                            4      88.5571              0.0000     1.4200 f
  io_cmd_o[46] (out)                                              0.2928    0.0515 @   1.4715 f
  data arrival time                                                                    1.4715

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4715
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4285


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1826/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1826/Q (MUX21X1)                                               0.3056    0.2264 @   1.4234 f
  io_cmd_o[35] (net)                            5      93.5144              0.0000     1.4234 f
  io_cmd_o[35] (out)                                              0.3087    0.0477 @   1.4711 f
  data arrival time                                                                    1.4711

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4711
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4289


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1840/S (MUX21X1)                                               0.3188    0.0991 @   1.1675 f
  U1840/Q (MUX21X1)                                               0.3268    0.2366 @   1.4041 r
  io_cmd_o[42] (net)                            5      97.2540              0.0000     1.4041 r
  io_cmd_o[42] (out)                                              0.3305    0.0669 @   1.4710 r
  data arrival time                                                                    1.4710

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4710
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4290


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1838/S (MUX21X1)                                               0.3232    0.0783 @   1.1749 r
  U1838/Q (MUX21X1)                                               0.3768    0.2532 @   1.4281 f
  io_cmd_o[41] (net)                            5     115.5606              0.0000     1.4281 f
  io_cmd_o[41] (out)                                              0.3840    0.0416 @   1.4697 f
  data arrival time                                                                    1.4697

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4697
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4303


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1836/S (MUX21X1)                                               0.3296    0.1004 @   1.1970 r
  U1836/Q (MUX21X1)                                               0.3073    0.2263 @   1.4233 f
  io_cmd_o[40] (net)                            5      93.7550              0.0000     1.4233 f
  io_cmd_o[40] (out)                                              0.3107    0.0462 @   1.4695 f
  data arrival time                                                                    1.4695

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4695
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4305


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1830/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1830/Q (MUX21X1)                                               0.3303    0.2387 @   1.4064 r
  io_cmd_o[37] (net)                            5      98.6500              0.0000     1.4064 r
  io_cmd_o[37] (out)                                              0.3335    0.0623 @   1.4687 r
  data arrival time                                                                    1.4687

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4687
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4313


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1810/S (MUX21X1)                                               0.3227    0.0767 @   1.1733 r
  U1810/Q (MUX21X1)                                               0.3515    0.2438 @   1.4171 f
  io_cmd_o[27] (net)                            5     107.7522              0.0000     1.4171 f
  io_cmd_o[27] (out)                                              0.3570    0.0504 @   1.4675 f
  data arrival time                                                                    1.4675

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4675
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4325


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1800/S (MUX21X1)                                               0.3287    0.0940 @   1.1906 r
  U1800/Q (MUX21X1)                                               0.3074    0.2265 @   1.4171 f
  io_cmd_o[22] (net)                            4      93.9361              0.0000     1.4171 f
  io_cmd_o[22] (out)                                              0.3107    0.0503 @   1.4674 f
  data arrival time                                                                    1.4674

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4674
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4326


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1856/IN1 (AND2X1)                                              0.2002    0.0008 @   1.0693 f
  U1856/Q (AND2X1)                                                0.5279    0.3037 @   1.3730 f
  io_cmd_o[54] (net)                            4     154.1932              0.0000     1.3730 f
  io_cmd_o[54] (out)                                              0.5402    0.0931 @   1.4661 f
  data arrival time                                                                    1.4661

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4661
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4339


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1764/S (MUX21X1)                                               0.3189    0.0686 @   1.1652 r
  U1764/Q (MUX21X1)                                               0.3479    0.2452 @   1.4105 r
  io_cmd_o[4] (net)                             4     104.2934              0.0000     1.4105 r
  io_cmd_o[4] (out)                                               0.3520    0.0553 @   1.4658 r
  data arrival time                                                                    1.4658

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4658
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4342


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1774/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1774/Q (MUX21X1)                                               0.4005    0.2616 @   1.4148 r
  io_cmd_o[9] (net)                             4     120.1621              0.0000     1.4148 r
  io_cmd_o[9] (out)                                               0.4075    0.0509 @   1.4657 r
  data arrival time                                                                    1.4657

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4657
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4343


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1772/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1772/Q (MUX21X1)                                               0.3598    0.2471 @   1.3711 r
  io_cmd_o[8] (net)                             4     108.0249              0.0000     1.3711 r
  io_cmd_o[8] (out)                                               0.3644    0.0942 @   1.4653 r
  data arrival time                                                                    1.4653

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4653
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4347


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[37]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1830/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1830/Q (MUX21X1)                                               0.3202    0.2324 @   1.4001 f
  io_cmd_o[37] (net)                            5      98.3721              0.0000     1.4001 f
  io_cmd_o[37] (out)                                              0.3235    0.0639 @   1.4641 f
  data arrival time                                                                    1.4641

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4641
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4359


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[54]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1856/IN1 (AND2X1)                                              0.2132    0.0009 @   1.0975 r
  U1856/Q (AND2X1)                                                0.5109    0.2744 @   1.3719 r
  io_cmd_o[54] (net)                            4     154.4180              0.0000     1.3719 r
  io_cmd_o[54] (out)                                              0.5237    0.0917 @   1.4636 r
  data arrival time                                                                    1.4636

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4636
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4364


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1822/S (MUX21X1)                                               0.3193    0.1087 @   1.1771 f
  U1822/Q (MUX21X1)                                               0.3771    0.2553 @   1.4324 r
  io_cmd_o[33] (net)                            4     113.1820              0.0000     1.4324 r
  io_cmd_o[33] (out)                                              0.3829    0.0304 @   1.4628 r
  data arrival time                                                                    1.4628

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4628
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4372


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[42]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1840/S (MUX21X1)                                               0.3188    0.0991 @   1.1675 f
  U1840/Q (MUX21X1)                                               0.3173    0.2300 @   1.3975 f
  io_cmd_o[42] (net)                            5      96.9978              0.0000     1.3975 f
  io_cmd_o[42] (out)                                              0.3211    0.0650 @   1.4625 f
  data arrival time                                                                    1.4625

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4375


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1774/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1774/Q (MUX21X1)                                               0.3888    0.2590 @   1.4122 f
  io_cmd_o[9] (net)                             4     119.9373              0.0000     1.4122 f
  io_cmd_o[9] (out)                                               0.3960    0.0502 @   1.4625 f
  data arrival time                                                                    1.4625

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4625
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4375


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[20]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1796/S (MUX21X1)                                               0.3185    0.0968 @   1.1653 f
  U1796/Q (MUX21X1)                                               0.2976    0.2223 @   1.3876 f
  io_cmd_o[20] (net)                            4      90.8912              0.0000     1.3876 f
  io_cmd_o[20] (out)                                              0.3004    0.0741 @   1.4617 f
  data arrival time                                                                    1.4617

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4617
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4383


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1854/S (MUX21X1)                                               0.2192    0.0035 @   1.1001 r
  U1854/Q (MUX21X1)                                               0.4361    0.2746 @   1.3747 f
  io_cmd_o[53] (net)                            4     135.3065              0.0000     1.3747 f
  io_cmd_o[53] (out)                                              0.4440    0.0859 @   1.4606 f
  data arrival time                                                                    1.4606

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4606
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4394


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1850/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1850/Q (MUX21X1)                                               0.3629    0.2476 @   1.3908 r
  io_cmd_o[51] (net)                            4     108.6223              0.0000     1.3908 r
  io_cmd_o[51] (out)                                              0.3683    0.0693 @   1.4600 r
  data arrival time                                                                    1.4600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4400


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1812/S (MUX21X1)                                               0.3189    0.0998 @   1.1682 f
  U1812/Q (MUX21X1)                                               0.2842    0.2213 @   1.3895 r
  io_cmd_o[28] (net)                            4      83.9576              0.0000     1.3895 r
  io_cmd_o[28] (out)                                              0.2864    0.0701 @   1.4596 r
  data arrival time                                                                    1.4596

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4596
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4404


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[8]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1772/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1772/Q (MUX21X1)                                               0.3493    0.2436 @   1.3677 f
  io_cmd_o[8] (net)                             4     107.8001              0.0000     1.3677 f
  io_cmd_o[8] (out)                                               0.3541    0.0915 @   1.4592 f
  data arrival time                                                                    1.4592

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4592
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4408


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1824/S (MUX21X1)                                               0.3192    0.1090 @   1.1775 f
  U1824/Q (MUX21X1)                                               0.3367    0.2406 @   1.4181 r
  io_cmd_o[34] (net)                            4     100.5241              0.0000     1.4181 r
  io_cmd_o[34] (out)                                              0.3408    0.0409 @   1.4590 r
  data arrival time                                                                    1.4590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1764/S (MUX21X1)                                               0.3189    0.0686 @   1.1652 r
  U1764/Q (MUX21X1)                                               0.3375    0.2399 @   1.4051 f
  io_cmd_o[4] (net)                             4     104.0686              0.0000     1.4051 f
  io_cmd_o[4] (out)                                               0.3418    0.0539 @   1.4590 f
  data arrival time                                                                    1.4590

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4590
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4410


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1804/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1804/Q (MUX21X1)                                               0.3273    0.2371 @   1.4048 r
  io_cmd_o[24] (net)                            5      97.5091              0.0000     1.4048 r
  io_cmd_o[24] (out)                                              0.3307    0.0541 @   1.4589 r
  data arrival time                                                                    1.4589

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4589
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4411


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[33]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1822/S (MUX21X1)                                               0.3193    0.1087 @   1.1771 f
  U1822/Q (MUX21X1)                                               0.3678    0.2512 @   1.4283 f
  io_cmd_o[33] (net)                            4     112.9572              0.0000     1.4283 f
  io_cmd_o[33] (out)                                              0.3738    0.0303 @   1.4587 f
  data arrival time                                                                    1.4587

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4587
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4413


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1844/S (MUX21X2)                                               0.3131    0.0587 @   1.1553 r
  U1844/Q (MUX21X2)                                               0.2744    0.2078 @   1.3631 f
  io_cmd_o[44] (net)                            4     148.7141              0.0000     1.3631 f
  io_cmd_o[44] (out)                                              0.3003    0.0956 @   1.4586 f
  data arrival time                                                                    1.4586

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4586
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4414


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1798/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1798/Q (MUX21X1)                                               0.3663    0.2494 @   1.3855 r
  io_cmd_o[21] (net)                            4     109.7056              0.0000     1.3855 r
  io_cmd_o[21] (out)                                              0.3716    0.0712 @   1.4567 r
  data arrival time                                                                    1.4567

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4567
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4433


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1854/S (MUX21X1)                                               0.2192    0.0035 @   1.1001 r
  U1854/Q (MUX21X1)                                               0.4488    0.2682 @   1.3683 r
  io_cmd_o[53] (net)                            4     135.5313              0.0000     1.3683 r
  io_cmd_o[53] (out)                                              0.4564    0.0879 @   1.4562 r
  data arrival time                                                                    1.4562

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4562
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4438


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  icc_clock1857/S (MUX21X2)                                       0.3086    0.0524 @   1.1490 r
  icc_clock1857/Q (MUX21X2)                                       0.3313    0.2231 @   1.3720 r
  io_cmd_o[1] (net)                             4     176.1350              0.0000     1.3720 r
  io_cmd_o[1] (out)                                               0.3781    0.0837 @   1.4557 r
  data arrival time                                                                    1.4557

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4557
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4443


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1828/S (MUX21X1)                                               0.3186    0.0977 @   1.1661 f
  U1828/Q (MUX21X1)                                               0.3259    0.2369 @   1.4030 r
  io_cmd_o[36] (net)                            5      97.1891              0.0000     1.4030 r
  io_cmd_o[36] (out)                                              0.3291    0.0523 @   1.4553 r
  data arrival time                                                                    1.4553

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4553
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4447


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1786/S (MUX21X1)                                               0.3152    0.0621 @   1.1587 r
  U1786/Q (MUX21X1)                                               0.3921    0.2588 @   1.4175 r
  io_cmd_o[15] (net)                            4     117.4780              0.0000     1.4175 r
  io_cmd_o[15] (out)                                              0.3989    0.0377 @   1.4552 r
  data arrival time                                                                    1.4552

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4552
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4448


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1850/S (MUX21X1)                                               0.3048    0.0466 @   1.1432 r
  U1850/Q (MUX21X1)                                               0.3525    0.2438 @   1.3870 f
  io_cmd_o[51] (net)                            4     108.3975              0.0000     1.3870 f
  io_cmd_o[51] (out)                                              0.3580    0.0673 @   1.4543 f
  data arrival time                                                                    1.4543

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4543
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4457


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1762/S (MUX21X1)                                               0.3078    0.0507 @   1.1473 r
  U1762/Q (MUX21X1)                                               0.3575    0.2477 @   1.3950 r
  io_cmd_o[2] (net)                             4     107.4908              0.0000     1.3950 r
  io_cmd_o[2] (out)                                               0.3618    0.0587 @   1.4537 r
  data arrival time                                                                    1.4537

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4537
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4463


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1832/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1832/Q (MUX21X1)                                               0.3853    0.2581 @   1.4113 r
  io_cmd_o[38] (net)                            5     116.1047              0.0000     1.4113 r
  io_cmd_o[38] (out)                                              0.3909    0.0423 @   1.4536 r
  data arrival time                                                                    1.4536

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4536
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4464


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[34]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1824/S (MUX21X1)                                               0.3192    0.1090 @   1.1775 f
  U1824/Q (MUX21X1)                                               0.3282    0.2346 @   1.4121 f
  io_cmd_o[34] (net)                            4     100.2993              0.0000     1.4121 f
  io_cmd_o[34] (out)                                              0.3323    0.0401 @   1.4522 f
  data arrival time                                                                    1.4522

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4522
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4478


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1786/S (MUX21X1)                                               0.3152    0.0621 @   1.1587 r
  U1786/Q (MUX21X1)                                               0.3811    0.2555 @   1.4143 f
  io_cmd_o[15] (net)                            4     117.2532              0.0000     1.4143 f
  io_cmd_o[15] (out)                                              0.3881    0.0376 @   1.4519 f
  data arrival time                                                                    1.4519

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4519
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4481


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1848/S (MUX21X1)                                               0.3191    0.1019 @   1.1704 f
  U1848/Q (MUX21X1)                                               0.2987    0.2274 @   1.3977 r
  io_cmd_o[46] (net)                            4      88.7819              0.0000     1.3977 r
  io_cmd_o[46] (out)                                              0.3010    0.0538 @   1.4515 r
  data arrival time                                                                    1.4515

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4515
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4485


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[28]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1812/S (MUX21X1)                                               0.3189    0.0998 @   1.1682 f
  U1812/Q (MUX21X1)                                               0.2761    0.2127 @   1.3809 f
  io_cmd_o[28] (net)                            4      83.7328              0.0000     1.3809 f
  io_cmd_o[28] (out)                                              0.2784    0.0702 @   1.4511 f
  data arrival time                                                                    1.4511

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4511
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4489


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[21]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1798/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1798/Q (MUX21X1)                                               0.3556    0.2456 @   1.3818 f
  io_cmd_o[21] (net)                            4     109.4808              0.0000     1.3818 f
  io_cmd_o[21] (out)                                              0.3610    0.0692 @   1.4510 f
  data arrival time                                                                    1.4510

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4510
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4490


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[24]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1804/S (MUX21X1)                                               0.3187    0.0993 @   1.1677 f
  U1804/Q (MUX21X1)                                               0.3172    0.2305 @   1.3982 f
  io_cmd_o[24] (net)                            5      97.1938              0.0000     1.3982 f
  io_cmd_o[24] (out)                                              0.3207    0.0523 @   1.4505 f
  data arrival time                                                                    1.4505

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4505
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4495


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1832/S (MUX21X1)                                               0.3117    0.0566 @   1.1532 r
  U1832/Q (MUX21X1)                                               0.3736    0.2549 @   1.4082 f
  io_cmd_o[38] (net)                            5     115.7774              0.0000     1.4082 f
  io_cmd_o[38] (out)                                              0.3794    0.0418 @   1.4500 f
  data arrival time                                                                    1.4500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4500


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1826/S (MUX21X1)                                               0.3187    0.0992 @   1.1676 f
  U1826/Q (MUX21X1)                                               0.3153    0.2328 @   1.4004 r
  io_cmd_o[35] (net)                            5      93.7840              0.0000     1.4004 r
  io_cmd_o[35] (out)                                              0.3183    0.0495 @   1.4500 r
  data arrival time                                                                    1.4500

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4500
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4500


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1834/S (MUX21X1)                                               0.2948    0.0477 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.4372    0.2739 @   1.3900 r
  io_cmd_o[39] (net)                            5     131.8793              0.0000     1.3900 r
  io_cmd_o[39] (out)                                              0.4451    0.0589 @   1.4490 r
  data arrival time                                                                    1.4490

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4490
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4510


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[39]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1834/S (MUX21X1)                                               0.2948    0.0477 @   1.1161 f
  U1834/Q (MUX21X1)                                               0.4237    0.2743 @   1.3904 f
  io_cmd_o[39] (net)                            5     131.4720              0.0000     1.3904 f
  io_cmd_o[39] (out)                                              0.4319    0.0579 @   1.4483 f
  data arrival time                                                                    1.4483

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4483
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4517


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1762/S (MUX21X1)                                               0.3078    0.0507 @   1.1473 r
  U1762/Q (MUX21X1)                                               0.3470    0.2436 @   1.3910 f
  io_cmd_o[2] (net)                             4     107.2660              0.0000     1.3910 f
  io_cmd_o[2] (out)                                               0.3515    0.0569 @   1.4479 f
  data arrival time                                                                    1.4479

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4479
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4521


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1836/S (MUX21X1)                                               0.3187    0.0992 @   1.1677 f
  U1836/Q (MUX21X1)                                               0.3169    0.2329 @   1.4005 r
  io_cmd_o[40] (net)                            5      94.1219              0.0000     1.4005 r
  io_cmd_o[40] (out)                                              0.3203    0.0472 @   1.4478 r
  data arrival time                                                                    1.4478

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4478
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4522


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[36]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1828/S (MUX21X1)                                               0.3186    0.0977 @   1.1661 f
  U1828/Q (MUX21X1)                                               0.3160    0.2302 @   1.3963 f
  io_cmd_o[36] (net)                            5      96.8222              0.0000     1.3963 f
  io_cmd_o[36] (out)                                              0.3193    0.0506 @   1.4470 f
  data arrival time                                                                    1.4470

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4470
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4530


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1800/S (MUX21X1)                                               0.3177    0.0928 @   1.1612 f
  U1800/Q (MUX21X1)                                               0.3170    0.2328 @   1.3941 r
  io_cmd_o[22] (net)                            4      94.1609              0.0000     1.3941 r
  io_cmd_o[22] (out)                                              0.3203    0.0515 @   1.4456 r
  data arrival time                                                                    1.4456

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4456
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4544


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  icc_clock1857/S (MUX21X2)                                       0.3086    0.0524 @   1.1490 r
  icc_clock1857/Q (MUX21X2)                                       0.3217    0.2132 @   1.3622 f
  io_cmd_o[1] (net)                             4     175.9102              0.0000     1.3622 f
  io_cmd_o[1] (out)                                               0.3696    0.0827 @   1.4449 f
  data arrival time                                                                    1.4449

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4449
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4551


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1794/S (MUX21X1)                                               0.3093    0.0529 @   1.1495 r
  U1794/Q (MUX21X1)                                               0.3714    0.2526 @   1.4021 r
  io_cmd_o[19] (net)                            4     111.7694              0.0000     1.4021 r
  io_cmd_o[19] (out)                                              0.3764    0.0424 @   1.4445 r
  data arrival time                                                                    1.4445

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4445
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4555


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1838/S (MUX21X1)                                               0.3122    0.0773 @   1.1457 f
  U1838/Q (MUX21X1)                                               0.3881    0.2560 @   1.4018 r
  io_cmd_o[41] (net)                            5     115.8815              0.0000     1.4018 r
  io_cmd_o[41] (out)                                              0.3951    0.0421 @   1.4439 r
  data arrival time                                                                    1.4439

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4439
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4561


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1810/S (MUX21X1)                                               0.3116    0.0757 @   1.1442 f
  U1810/Q (MUX21X1)                                               0.3618    0.2476 @   1.3918 r
  io_cmd_o[27] (net)                            5     108.0301              0.0000     1.3918 r
  io_cmd_o[27] (out)                                              0.3671    0.0516 @   1.4434 r
  data arrival time                                                                    1.4434

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4434
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4566


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1903/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1903/Q (AND2X1)                                                0.2478    0.1737 @   1.2512 r
  io_cmd_o[80] (net)                            4      73.4149              0.0000     1.2512 r
  U1904/INP (NBUFFX2)                                             0.2488    0.0253 @   1.2766 r
  U1904/Z (NBUFFX2)                                               0.1215    0.1333 @   1.4098 r
  mem_cmd_o[80] (net)                           1      61.7808              0.0000     1.4098 r
  mem_cmd_o[80] (out)                                             0.1228    0.0320 @   1.4418 r
  data arrival time                                                                    1.4418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[46]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1848/S (MUX21X1)                                               0.3191    0.1019 @   1.1704 f
  U1848/Q (MUX21X1)                                               0.2905    0.2196 @   1.3899 f
  io_cmd_o[46] (net)                            4      88.5571              0.0000     1.3899 f
  io_cmd_o[46] (out)                                              0.2928    0.0515 @   1.4415 f
  data arrival time                                                                    1.4415

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4415
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4585


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[35]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1826/S (MUX21X1)                                               0.3187    0.0992 @   1.1676 f
  U1826/Q (MUX21X1)                                               0.3056    0.2257 @   1.3933 f
  io_cmd_o[35] (net)                            5      93.5144              0.0000     1.3933 f
  io_cmd_o[35] (out)                                              0.3087    0.0477 @   1.4411 f
  data arrival time                                                                    1.4411

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4411
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4589


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1844/S (MUX21X2)                                               0.3016    0.0577 @   1.1261 f
  U1844/Q (MUX21X2)                                               0.2828    0.2164 @   1.3425 r
  io_cmd_o[44] (net)                            4     148.9388              0.0000     1.3425 r
  io_cmd_o[44] (out)                                              0.3080    0.0983 @   1.4408 r
  data arrival time                                                                    1.4408

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4408
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4592


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U1794/S (MUX21X1)                                               0.3093    0.0529 @   1.1495 r
  U1794/Q (MUX21X1)                                               0.3606    0.2490 @   1.3985 f
  io_cmd_o[19] (net)                            4     111.5446              0.0000     1.3985 f
  io_cmd_o[19] (out)                                              0.3657    0.0418 @   1.4404 f
  data arrival time                                                                    1.4404

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4404
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4596


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[41]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1838/S (MUX21X1)                                               0.3122    0.0773 @   1.1457 f
  U1838/Q (MUX21X1)                                               0.3768    0.2526 @   1.3983 f
  io_cmd_o[41] (net)                            5     115.5606              0.0000     1.3983 f
  io_cmd_o[41] (out)                                              0.3840    0.0416 @   1.4399 f
  data arrival time                                                                    1.4399

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4399
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4601


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[40]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1836/S (MUX21X1)                                               0.3187    0.0992 @   1.1677 f
  U1836/Q (MUX21X1)                                               0.3073    0.2257 @   1.3933 f
  io_cmd_o[40] (net)                            5      93.7550              0.0000     1.3933 f
  io_cmd_o[40] (out)                                              0.3107    0.0462 @   1.4395 f
  data arrival time                                                                    1.4395

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4395
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4605


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[27]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1810/S (MUX21X1)                                               0.3116    0.0757 @   1.1442 f
  U1810/Q (MUX21X1)                                               0.3515    0.2432 @   1.3873 f
  io_cmd_o[27] (net)                            5     107.7522              0.0000     1.3873 f
  io_cmd_o[27] (out)                                              0.3570    0.0504 @   1.4377 f
  data arrival time                                                                    1.4377

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4377
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4623


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[22]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1800/S (MUX21X1)                                               0.3177    0.0928 @   1.1612 f
  U1800/Q (MUX21X1)                                               0.3074    0.2259 @   1.3871 f
  io_cmd_o[22] (net)                            4      93.9361              0.0000     1.3871 f
  io_cmd_o[22] (out)                                              0.3107    0.0503 @   1.4375 f
  data arrival time                                                                    1.4375

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4375
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4625


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1764/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1764/Q (MUX21X1)                                               0.3479    0.2437 @   1.3799 r
  io_cmd_o[4] (net)                             4     104.2934              0.0000     1.3799 r
  io_cmd_o[4] (out)                                               0.3520    0.0553 @   1.4352 r
  data arrival time                                                                    1.4352

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4648


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1774/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1774/Q (MUX21X1)                                               0.4005    0.2601 @   1.3842 r
  io_cmd_o[9] (net)                             4     120.1621              0.0000     1.3842 r
  io_cmd_o[9] (out)                                               0.4075    0.0509 @   1.4352 r
  data arrival time                                                                    1.4352

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4648


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[9]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1774/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1774/Q (MUX21X1)                                               0.3888    0.2584 @   1.3825 f
  io_cmd_o[9] (net)                             4     119.9373              0.0000     1.3825 f
  io_cmd_o[9] (out)                                               0.3960    0.0502 @   1.4327 f
  data arrival time                                                                    1.4327

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4327
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4673


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1854/S (MUX21X1)                                               0.2057    0.0034 @   1.0718 f
  U1854/Q (MUX21X1)                                               0.4361    0.2735 @   1.3454 f
  io_cmd_o[53] (net)                            4     135.3065              0.0000     1.3454 f
  io_cmd_o[53] (out)                                              0.4440    0.0859 @   1.4313 f
  data arrival time                                                                    1.4313

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4313
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4687


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1850/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1850/Q (MUX21X1)                                               0.3629    0.2461 @   1.3601 r
  io_cmd_o[51] (net)                            4     108.6223              0.0000     1.3601 r
  io_cmd_o[51] (out)                                              0.3683    0.0693 @   1.4294 r
  data arrival time                                                                    1.4294

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4294
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4706


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[4]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1764/S (MUX21X1)                                               0.3073    0.0677 @   1.1361 f
  U1764/Q (MUX21X1)                                               0.3375    0.2392 @   1.3753 f
  io_cmd_o[4] (net)                             4     104.0686              0.0000     1.3753 f
  io_cmd_o[4] (out)                                               0.3418    0.0539 @   1.4292 f
  data arrival time                                                                    1.4292

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4292
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4708


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[44]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1844/S (MUX21X2)                                               0.3016    0.0577 @   1.1261 f
  U1844/Q (MUX21X2)                                               0.2744    0.2070 @   1.3331 f
  io_cmd_o[44] (net)                            4     148.7141              0.0000     1.3331 f
  io_cmd_o[44] (out)                                              0.3003    0.0956 @   1.4287 f
  data arrival time                                                                    1.4287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1907/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1907/Q (AND2X1)                                                0.2473    0.1745 @   1.2520 r
  io_cmd_o[82] (net)                            4      74.0475              0.0000     1.2520 r
  U1908/INP (NBUFFX2)                                             0.2494    0.0333 @   1.2853 r
  U1908/Z (NBUFFX2)                                               0.0916    0.1202 @   1.4055 r
  mem_cmd_o[82] (net)                           1      40.9044              0.0000     1.4055 r
  mem_cmd_o[82] (out)                                             0.0921    0.0206 @   1.4261 r
  data arrival time                                                                    1.4261

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4261
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4739


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[53]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1854/S (MUX21X1)                                               0.2057    0.0034 @   1.0718 f
  U1854/Q (MUX21X1)                                               0.4488    0.2663 @   1.3381 r
  io_cmd_o[53] (net)                            4     135.5313              0.0000     1.3381 r
  io_cmd_o[53] (out)                                              0.4564    0.0879 @   1.4260 r
  data arrival time                                                                    1.4260

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4260
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4740


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  icc_clock1857/S (MUX21X2)                                       0.2970    0.0514 @   1.1198 f
  icc_clock1857/Q (MUX21X2)                                       0.3313    0.2214 @   1.3413 r
  io_cmd_o[1] (net)                             4     176.1350              0.0000     1.3413 r
  io_cmd_o[1] (out)                                               0.3781    0.0837 @   1.4250 r
  data arrival time                                                                    1.4250

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4250
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4750


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1786/S (MUX21X1)                                               0.3038    0.0612 @   1.1296 f
  U1786/Q (MUX21X1)                                               0.3921    0.2573 @   1.3869 r
  io_cmd_o[15] (net)                            4     117.4780              0.0000     1.3869 r
  io_cmd_o[15] (out)                                              0.3989    0.0377 @   1.4247 r
  data arrival time                                                                    1.4247

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4247
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4753


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[51]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1850/S (MUX21X1)                                               0.2931    0.0456 @   1.1140 f
  U1850/Q (MUX21X1)                                               0.3525    0.2431 @   1.3571 f
  io_cmd_o[51] (net)                            4     108.3975              0.0000     1.3571 f
  io_cmd_o[51] (out)                                              0.3580    0.0673 @   1.4244 f
  data arrival time                                                                    1.4244

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4244
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4756


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1913/IN1 (AND2X1)                                              0.1594    0.0004 @   1.0777 r
  U1913/Q (AND2X1)                                                0.2182    0.1636 @   1.2414 r
  io_cmd_o[85] (net)                            4      64.8847              0.0000     1.2414 r
  U1914/INP (NBUFFX2)                                             0.2194    0.0412 @   1.2825 r
  U1914/Z (NBUFFX2)                                               0.0976    0.1196 @   1.4021 r
  mem_cmd_o[85] (net)                           1      46.5794              0.0000     1.4021 r
  mem_cmd_o[85] (out)                                             0.0984    0.0214 @   1.4235 r
  data arrival time                                                                    1.4235

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4235
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4765


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[80]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1903/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1903/Q (AND2X1)                                                0.2505    0.1878 @   1.2462 f
  io_cmd_o[80] (net)                            4      73.1901              0.0000     1.2462 f
  U1904/INP (NBUFFX2)                                             0.2515    0.0251 @   1.2713 f
  U1904/Z (NBUFFX2)                                               0.1153    0.1229 @   1.3942 f
  mem_cmd_o[80] (net)                           1      61.7808              0.0000     1.3942 f
  mem_cmd_o[80] (out)                                             0.1167    0.0292 @   1.4234 f
  data arrival time                                                                    1.4234

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4234
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4766


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1877/INP (NBUFFX2)                                     0.5450    0.0022 @   0.8575 r
  icc_place1877/Z (NBUFFX2)                                       0.0542    0.1227     0.9802 r
  n2538 (net)                                   1       4.9837              0.0000     0.9802 r
  icc_route_opt1857/INP (NBUFFX8)                                 0.0542    0.0000 &   0.9802 r
  icc_route_opt1857/Z (NBUFFX8)                                   0.2098    0.1164 @   1.0966 r
  n4576 (net)                                  54     391.7680              0.0000     1.0966 r
  U5075/IN1 (AND2X1)                                              0.2860    0.0269 @   1.1235 r
  U5075/Q (AND2X1)                                                0.3927    0.2442 @   1.3677 r
  io_cmd_o[0] (net)                             4     118.5186              0.0000     1.3677 r
  io_cmd_o[0] (out)                                               0.3987    0.0556 @   1.4233 r
  data arrival time                                                                    1.4233

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4767


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1762/S (MUX21X1)                                               0.2962    0.0497 @   1.1182 f
  U1762/Q (MUX21X1)                                               0.3575    0.2462 @   1.3644 r
  io_cmd_o[2] (net)                             4     107.4908              0.0000     1.3644 r
  io_cmd_o[2] (out)                                               0.3618    0.0587 @   1.4231 r
  data arrival time                                                                    1.4231

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4231
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4769


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1832/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1832/Q (MUX21X1)                                               0.3853    0.2566 @   1.3807 r
  io_cmd_o[38] (net)                            5     116.1047              0.0000     1.3807 r
  io_cmd_o[38] (out)                                              0.3909    0.0423 @   1.4230 r
  data arrival time                                                                    1.4230

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4230
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4770


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[15]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1786/S (MUX21X1)                                               0.3038    0.0612 @   1.1296 f
  U1786/Q (MUX21X1)                                               0.3811    0.2549 @   1.3845 f
  io_cmd_o[15] (net)                            4     117.2532              0.0000     1.3845 f
  io_cmd_o[15] (out)                                              0.3881    0.0376 @   1.4221 f
  data arrival time                                                                    1.4221

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4221
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4779


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[38]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1832/S (MUX21X1)                                               0.3002    0.0556 @   1.1241 f
  U1832/Q (MUX21X1)                                               0.3736    0.2543 @   1.3784 f
  io_cmd_o[38] (net)                            5     115.7774              0.0000     1.3784 f
  io_cmd_o[38] (out)                                              0.3794    0.0418 @   1.4202 f
  data arrival time                                                                    1.4202

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4202
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4798


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[2]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1762/S (MUX21X1)                                               0.2962    0.0497 @   1.1182 f
  U1762/Q (MUX21X1)                                               0.3470    0.2430 @   1.3612 f
  io_cmd_o[2] (net)                             4     107.2660              0.0000     1.3612 f
  io_cmd_o[2] (out)                                               0.3515    0.0569 @   1.4181 f
  data arrival time                                                                    1.4181

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4181
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4819


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1879/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1879/Q (AND2X1)                                                0.1779    0.1451 @   1.2226 r
  io_cmd_o[68] (net)                            4      50.8986              0.0000     1.2226 r
  U1880/INP (NBUFFX2)                                             0.1784    0.0136 @   1.2363 r
  U1880/Z (NBUFFX2)                                               0.1360    0.1272 @   1.3634 r
  mem_cmd_o[68] (net)                           1      72.1618              0.0000     1.3634 r
  mem_cmd_o[68] (out)                                             0.1381    0.0535 @   1.4170 r
  data arrival time                                                                    1.4170

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4170
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4830


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[1]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  icc_clock1857/S (MUX21X2)                                       0.2970    0.0514 @   1.1198 f
  icc_clock1857/Q (MUX21X2)                                       0.3217    0.2124 @   1.3322 f
  io_cmd_o[1] (net)                             4     175.9102              0.0000     1.3322 f
  io_cmd_o[1] (out)                                               0.3696    0.0827 @   1.4149 f
  data arrival time                                                                    1.4149

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4149
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4851


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1794/S (MUX21X1)                                               0.2977    0.0519 @   1.1204 f
  U1794/Q (MUX21X1)                                               0.3714    0.2511 @   1.3715 r
  io_cmd_o[19] (net)                            4     111.7694              0.0000     1.3715 r
  io_cmd_o[19] (out)                                              0.3764    0.0424 @   1.4139 r
  data arrival time                                                                    1.4139

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4139
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4861


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1951/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1951/Q (AND2X1)                                                0.2477    0.1739 @   1.2517 r
  io_cmd_o[104] (net)                           4      73.5082              0.0000     1.2517 r
  U1952/INP (NBUFFX2)                                             0.2488    0.0217 @   1.2734 r
  U1952/Z (NBUFFX2)                                               0.1010    0.1255 @   1.3989 r
  mem_cmd_o[104] (net)                          1      48.1114              0.0000     1.3989 r
  mem_cmd_o[104] (out)                                            0.1019    0.0146 @   1.4135 r
  data arrival time                                                                    1.4135

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4135
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4865


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[0]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U5075/IN1 (AND2X1)                                              0.2741    0.0255 @   1.0940 f
  U5075/Q (AND2X1)                                                0.4036    0.2611 @   1.3551 f
  io_cmd_o[0] (net)                             4     118.2938              0.0000     1.3551 f
  io_cmd_o[0] (out)                                               0.4093    0.0557 @   1.4108 f
  data arrival time                                                                    1.4108

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4108
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4892


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[19]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1877/INP (NBUFFX2)                                     0.4612    0.0022 @   0.8698 f
  icc_place1877/Z (NBUFFX2)                                       0.0441    0.0888     0.9586 f
  n2538 (net)                                   1       4.8814              0.0000     0.9586 f
  icc_route_opt1857/INP (NBUFFX8)                                 0.0441    0.0000 &   0.9587 f
  icc_route_opt1857/Z (NBUFFX8)                                   0.1952    0.1098 @   1.0685 f
  n4576 (net)                                  54     387.4072              0.0000     1.0685 f
  U1794/S (MUX21X1)                                               0.2977    0.0519 @   1.1204 f
  U1794/Q (MUX21X1)                                               0.3606    0.2484 @   1.3688 f
  io_cmd_o[19] (net)                            4     111.5446              0.0000     1.3688 f
  io_cmd_o[19] (out)                                              0.3657    0.0418 @   1.4106 f
  data arrival time                                                                    1.4106

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4106
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4894


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1858/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1858/Q (AND2X1)                                                0.2332    0.1703 @   1.2479 r
  io_cmd_o[58] (net)                            4      70.0372              0.0000     1.2479 r
  U1859/INP (NBUFFX2)                                             0.2344    0.0220 @   1.2699 r
  U1859/Z (NBUFFX2)                                               0.0892    0.1162 @   1.3861 r
  mem_cmd_o[58] (net)                           1      39.9883              0.0000     1.3861 r
  mem_cmd_o[58] (out)                                             0.0897    0.0204 @   1.4065 r
  data arrival time                                                                    1.4065

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4065
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4935


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[82]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1907/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1907/Q (AND2X1)                                                0.2517    0.1852 @   1.2435 f
  io_cmd_o[82] (net)                            4      73.8227              0.0000     1.2435 f
  U1908/INP (NBUFFX2)                                             0.2537    0.0335 @   1.2771 f
  U1908/Z (NBUFFX2)                                               0.0848    0.1092 @   1.3863 f
  mem_cmd_o[82] (net)                           1      40.9044              0.0000     1.3863 f
  mem_cmd_o[82] (out)                                             0.0853    0.0165 @   1.4028 f
  data arrival time                                                                    1.4028

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4028
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4972


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[85]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1913/IN1 (AND2X1)                                              0.1455    0.0004 @   1.0586 f
  U1913/Q (AND2X1)                                                0.2211    0.1718 @   1.2304 f
  io_cmd_o[85] (net)                            4      64.6599              0.0000     1.2304 f
  U1914/INP (NBUFFX2)                                             0.2223    0.0416 @   1.2720 f
  U1914/Z (NBUFFX2)                                               0.0923    0.1105 @   1.3825 f
  mem_cmd_o[85] (net)                           1      46.5794              0.0000     1.3825 f
  mem_cmd_o[85] (out)                                             0.0929    0.0195 @   1.4020 f
  data arrival time                                                                    1.4020

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.4020
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.4980


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[104]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1951/IN1 (AND2X1)                                              0.1455    0.0005 @   1.0587 f
  U1951/Q (AND2X1)                                                0.2505    0.1880 @   1.2467 f
  io_cmd_o[104] (net)                           4      73.2835              0.0000     1.2467 f
  U1952/INP (NBUFFX2)                                             0.2515    0.0214 @   1.2681 f
  U1952/Z (NBUFFX2)                                               0.0955    0.1145 @   1.3825 f
  mem_cmd_o[104] (net)                          1      48.1114              0.0000     1.3825 f
  mem_cmd_o[104] (out)                                            0.0962    0.0137 @   1.3963 f
  data arrival time                                                                    1.3963

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3963
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5037


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[68]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1879/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1879/Q (AND2X1)                                                0.1777    0.1517 @   1.2101 f
  io_cmd_o[68] (net)                            4      50.6739              0.0000     1.2101 f
  U1880/INP (NBUFFX2)                                             0.1782    0.0132 @   1.2233 f
  U1880/Z (NBUFFX2)                                               0.1294    0.1222 @   1.3455 f
  mem_cmd_o[68] (net)                           1      72.1618              0.0000     1.3455 f
  mem_cmd_o[68] (out)                                             0.1317    0.0496 @   1.3951 f
  data arrival time                                                                    1.3951

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3951
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5049


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1931/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1931/Q (AND2X1)                                                0.1757    0.1456 @   1.2234 r
  io_cmd_o[94] (net)                            4      50.0421              0.0000     1.2234 r
  U1932/INP (NBUFFX2)                                             0.1761    0.0139 @   1.2373 r
  U1932/Z (NBUFFX2)                                               0.1369    0.1262 @   1.3635 r
  mem_cmd_o[94] (net)                           1      72.1109              0.0000     1.3635 r
  mem_cmd_o[94] (out)                                             0.1404    0.0253 @   1.3887 r
  data arrival time                                                                    1.3887

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3887
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5113


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[58]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1858/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1858/Q (AND2X1)                                                0.2372    0.1800 @   1.2384 f
  io_cmd_o[58] (net)                            4      69.8125              0.0000     1.2384 f
  U1859/INP (NBUFFX2)                                             0.2384    0.0224 @   1.2608 f
  U1859/Z (NBUFFX2)                                               0.0830    0.1070 @   1.3678 f
  mem_cmd_o[58] (net)                           1      39.9883              0.0000     1.3678 f
  mem_cmd_o[58] (out)                                             0.0836    0.0161 @   1.3839 f
  data arrival time                                                                    1.3839

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3839
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5161


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1869/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1869/Q (AND2X1)                                                0.2089    0.1577 @   1.2351 r
  io_cmd_o[63] (net)                            4      60.7993              0.0000     1.2351 r
  U1870/INP (NBUFFX2)                                             0.2098    0.0170 @   1.2521 r
  U1870/Z (NBUFFX2)                                               0.1043    0.1201 @   1.3722 r
  mem_cmd_o[63] (net)                           1      51.2198              0.0000     1.3722 r
  mem_cmd_o[63] (out)                                             0.1053    0.0078 @   1.3800 r
  data arrival time                                                                    1.3800

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3800
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5200


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1941/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1941/Q (AND2X1)                                                0.1960    0.1523 @   1.2301 r
  io_cmd_o[99] (net)                            4      56.5869              0.0000     1.2301 r
  U1942/INP (NBUFFX2)                                             0.1968    0.0143 @   1.2444 r
  U1942/Z (NBUFFX2)                                               0.1129    0.1215 @   1.3660 r
  mem_cmd_o[99] (net)                           1      57.0790              0.0000     1.3660 r
  mem_cmd_o[99] (out)                                             0.1143    0.0095 @   1.3755 r
  data arrival time                                                                    1.3755

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3755
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5245


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1945/IN1 (AND2X1)                                              0.1596    0.0006 @   1.0779 r
  U1945/Q (AND2X1)                                                0.2036    0.1577 @   1.2356 r
  io_cmd_o[101] (net)                           4      60.1296              0.0000     1.2356 r
  U1946/INP (NBUFFX2)                                             0.2046    0.0092 @   1.2448 r
  U1946/Z (NBUFFX2)                                               0.0923    0.1149 @   1.3598 r
  mem_cmd_o[101] (net)                          1      43.3891              0.0000     1.3598 r
  mem_cmd_o[101] (out)                                            0.0931    0.0156 @   1.3754 r
  data arrival time                                                                    1.3754

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3754
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5246


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[94]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1931/IN1 (AND2X1)                                              0.1455    0.0005 @   1.0587 f
  U1931/Q (AND2X1)                                                0.1744    0.1505 @   1.2091 f
  io_cmd_o[94] (net)                            4      49.8174              0.0000     1.2091 f
  U1932/INP (NBUFFX2)                                             0.1748    0.0135 @   1.2226 f
  U1932/Z (NBUFFX2)                                               0.1304    0.1212 @   1.3438 f
  mem_cmd_o[94] (net)                           1      72.1109              0.0000     1.3438 f
  mem_cmd_o[94] (out)                                             0.1340    0.0244 @   1.3682 f
  data arrival time                                                                    1.3682

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3682
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5318


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[63]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1869/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0583 f
  U1869/Q (AND2X1)                                                0.2100    0.1675 @   1.2259 f
  io_cmd_o[63] (net)                            4      60.5745              0.0000     1.2259 f
  U1870/INP (NBUFFX2)                                             0.2108    0.0168 @   1.2426 f
  U1870/Z (NBUFFX2)                                               0.0985    0.1115 @   1.3542 f
  mem_cmd_o[63] (net)                           1      51.2198              0.0000     1.3542 f
  mem_cmd_o[63] (out)                                             0.0995    0.0078 @   1.3620 f
  data arrival time                                                                    1.3620

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3620
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5380


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1957/IN1 (AND2X1)                                              0.1594    0.0004 @   1.0778 r
  U1957/Q (AND2X1)                                                0.2311    0.1679 @   1.2456 r
  io_cmd_o[107] (net)                           4      68.7423              0.0000     1.2456 r
  U1958/INP (NBUFFX2)                                             0.2339    0.0099 @   1.2555 r
  U1958/Z (NBUFFX2)                                               0.0554    0.1009     1.3563 r
  mem_cmd_o[107] (net)                          1      17.6277              0.0000     1.3563 r
  mem_cmd_o[107] (out)                                            0.0554    0.0037 &   1.3600 r
  data arrival time                                                                    1.3600

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3600
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5400


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1959/IN1 (AND2X1)                                              0.1597    0.0007 @   1.0780 r
  U1959/Q (AND2X1)                                                0.2137    0.1609 @   1.2390 r
  io_cmd_o[108] (net)                           4      62.9227              0.0000     1.2390 r
  U1960/INP (NBUFFX2)                                             0.2143    0.0382 @   1.2771 r
  U1960/Z (NBUFFX2)                                               0.0350    0.0823     1.3594 r
  mem_cmd_o[108] (net)                          1       2.6690              0.0000     1.3594 r
  mem_cmd_o[108] (out)                                            0.0350    0.0000 &   1.3594 r
  data arrival time                                                                    1.3594

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3594
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5406


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1973/IN1 (AND2X1)                                              0.1596    0.0006 @   1.0779 r
  U1973/Q (AND2X1)                                                0.2032    0.1561 @   1.2340 r
  io_cmd_o[115] (net)                           4      59.1994              0.0000     1.2340 r
  U1974/INP (NBUFFX2)                                             0.2039    0.0277 @   1.2617 r
  U1974/Z (NBUFFX2)                                               0.0473    0.0915     1.3532 r
  mem_cmd_o[115] (net)                          1      12.6135              0.0000     1.3532 r
  mem_cmd_o[115] (out)                                            0.0473    0.0042 &   1.3574 r
  data arrival time                                                                    1.3574

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3574
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5426


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[99]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1941/IN1 (AND2X1)                                              0.1455    0.0005 @   1.0587 f
  U1941/Q (AND2X1)                                                0.1965    0.1608 @   1.2194 f
  io_cmd_o[99] (net)                            4      56.3621              0.0000     1.2194 f
  U1942/INP (NBUFFX2)                                             0.1972    0.0141 @   1.2335 f
  U1942/Z (NBUFFX2)                                               0.1068    0.1141 @   1.3477 f
  mem_cmd_o[99] (net)                           1      57.0790              0.0000     1.3477 f
  mem_cmd_o[99] (out)                                             0.1083    0.0095 @   1.3572 f
  data arrival time                                                                    1.3572

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3572
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5428


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[101]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1945/IN1 (AND2X1)                                              0.1456    0.0006 @   1.0588 f
  U1945/Q (AND2X1)                                                0.2085    0.1663 @   1.2251 f
  io_cmd_o[101] (net)                           4      59.9048              0.0000     1.2251 f
  U1946/INP (NBUFFX2)                                             0.2095    0.0092 @   1.2343 f
  U1946/Z (NBUFFX2)                                               0.0869    0.1068 @   1.3411 f
  mem_cmd_o[101] (net)                          1      43.3891              0.0000     1.3411 f
  mem_cmd_o[101] (out)                                            0.0878    0.0138 @   1.3549 f
  data arrival time                                                                    1.3549

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3549
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5451


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  U1953/IN1 (AND2X1)                                              0.5518    0.0395 @   0.8948 r
  U1953/Q (AND2X1)                                                0.3121    0.2449 @   1.1397 r
  io_cmd_o[105] (net)                           4      91.4316              0.0000     1.1397 r
  U1954/INP (NBUFFX2)                                             0.3143    0.0876 @   1.2273 r
  U1954/Z (NBUFFX2)                                               0.0787    0.1209 @   1.3481 r
  mem_cmd_o[105] (net)                          1      29.9471              0.0000     1.3481 r
  mem_cmd_o[105] (out)                                            0.0789    0.0032 @   1.3513 r
  data arrival time                                                                    1.3513

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3513
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5487


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4528     0.4528
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.2151    0.0000     0.4528 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1651    0.2571 @   0.7099 r
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      49.3823              0.0000     0.7099 r
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7099 r
  fifo_1__mem_fifo/data_o[7] (net)                     49.3823              0.0000     0.7099 r
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.7099 r
  fifo_lo[54] (net)                                    49.3823              0.0000     0.7099 r
  U1770/IN2 (MUX21X1)                                             0.1651    0.0208 @   0.7307 r
  U1770/Q (MUX21X1)                                               0.3948    0.2546 @   0.9853 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     0.9853 r
  U1771/INP (NBUFFX2)                                             0.4002    0.2433 @   1.2286 r
  U1771/Z (NBUFFX2)                                               0.0479    0.1076     1.3363 r
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.3363 r
  mem_cmd_o[7] (out)                                              0.0479    0.0073 &   1.3436 r
  data arrival time                                                                    1.3436

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3436
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5564


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1965/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1965/Q (AND2X1)                                                0.1850    0.1485 @   1.2263 r
  io_cmd_o[111] (net)                           4      53.3529              0.0000     1.2263 r
  U1966/INP (NBUFFX2)                                             0.1855    0.0150 @   1.2413 r
  U1966/Z (NBUFFX2)                                               0.0530    0.0934     1.3347 r
  mem_cmd_o[111] (net)                          1      17.7536              0.0000     1.3347 r
  mem_cmd_o[111] (out)                                            0.0530    0.0076 &   1.3423 r
  data arrival time                                                                    1.3423

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3423
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5577


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[105]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  U1953/IN1 (AND2X1)                                              0.4692    0.0396 @   0.9072 f
  U1953/Q (AND2X1)                                                0.3146    0.2375 @   1.1447 f
  io_cmd_o[105] (net)                           4      91.2068              0.0000     1.1447 f
  U1954/INP (NBUFFX2)                                             0.3168    0.0894 @   1.2341 f
  U1954/Z (NBUFFX2)                                               0.0730    0.1046 @   1.3387 f
  mem_cmd_o[105] (net)                          1      29.9471              0.0000     1.3387 f
  mem_cmd_o[105] (out)                                            0.0733    0.0032 @   1.3418 f
  data arrival time                                                                    1.3418

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3418
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5582


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1917/IN1 (AND2X1)                                              0.1594    0.0004 @   1.0777 r
  U1917/Q (AND2X1)                                                0.3143    0.2051 @   1.2828 r
  io_cmd_o[87] (net)                            4      97.1431              0.0000     1.2828 r
  io_cmd_o[87] (out)                                              0.3166    0.0589 @   1.3417 r
  data arrival time                                                                    1.3417

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3417
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5583


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[87]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1917/IN1 (AND2X1)                                              0.1454    0.0003 @   1.0585 f
  U1917/Q (AND2X1)                                                0.3227    0.2226 @   1.2810 f
  io_cmd_o[87] (net)                            4      96.9183              0.0000     1.2810 f
  io_cmd_o[87] (out)                                              0.3249    0.0605 @   1.3416 f
  data arrival time                                                                    1.3416

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3416
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5584


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  U1967/IN1 (AND2X1)                                              0.5519    0.0391 @   0.8944 r
  U1967/Q (AND2X1)                                                0.2993    0.2407 @   1.1351 r
  io_cmd_o[112] (net)                           4      87.7458              0.0000     1.1351 r
  U1968/INP (NBUFFX2)                                             0.3022    0.0670 @   1.2020 r
  U1968/Z (NBUFFX2)                                               0.0727    0.1170 @   1.3190 r
  mem_cmd_o[112] (net)                          1      26.6904              0.0000     1.3190 r
  mem_cmd_o[112] (out)                                            0.0728    0.0198 @   1.3388 r
  data arrival time                                                                    1.3388

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3388
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5612


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1895/IN1 (AND2X1)                                              0.1594    0.0002 @   1.0775 r
  U1895/Q (AND2X1)                                                0.1795    0.1457 @   1.2231 r
  io_cmd_o[76] (net)                            4      51.2715              0.0000     1.2231 r
  U1896/INP (NBUFFX2)                                             0.1801    0.0061 @   1.2293 r
  U1896/Z (NBUFFX2)                                               0.0693    0.1005 @   1.3297 r
  mem_cmd_o[76] (net)                           1      28.3786              0.0000     1.3297 r
  mem_cmd_o[76] (out)                                             0.0694    0.0084 @   1.3381 r
  data arrival time                                                                    1.3381

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3381
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5619


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[107]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1957/IN1 (AND2X1)                                              0.1455    0.0004 @   1.0586 f
  U1957/Q (AND2X1)                                                0.2346    0.1770 @   1.2356 f
  io_cmd_o[107] (net)                           4      68.5175              0.0000     1.2356 f
  U1958/INP (NBUFFX2)                                             0.2374    0.0098 @   1.2454 f
  U1958/Z (NBUFFX2)                                               0.0505    0.0891     1.3345 f
  mem_cmd_o[107] (net)                          1      17.6277              0.0000     1.3345 f
  mem_cmd_o[107] (out)                                            0.0505    0.0033 &   1.3378 f
  data arrival time                                                                    1.3378

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3378
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5622


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[108]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1959/IN1 (AND2X1)                                              0.1457    0.0007 @   1.0589 f
  U1959/Q (AND2X1)                                                0.2152    0.1712 @   1.2301 f
  io_cmd_o[108] (net)                           4      62.6979              0.0000     1.2301 f
  U1960/INP (NBUFFX2)                                             0.2159    0.0348 @   1.2649 f
  U1960/Z (NBUFFX2)                                               0.0310    0.0711     1.3360 f
  mem_cmd_o[108] (net)                          1       2.6690              0.0000     1.3360 f
  mem_cmd_o[108] (out)                                            0.0310    0.0000 &   1.3360 f
  data arrival time                                                                    1.3360

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3360
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5640


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[115]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1973/IN1 (AND2X1)                                              0.1456    0.0006 @   1.0588 f
  U1973/Q (AND2X1)                                                0.2041    0.1651 @   1.2239 f
  io_cmd_o[115] (net)                           4      58.9746              0.0000     1.2239 f
  U1974/INP (NBUFFX2)                                             0.2048    0.0270 @   1.2509 f
  U1974/Z (NBUFFX2)                                               0.0428    0.0811     1.3320 f
  mem_cmd_o[115] (net)                          1      12.6135              0.0000     1.3320 f
  mem_cmd_o[115] (out)                                            0.0428    0.0037 &   1.3356 f
  data arrival time                                                                    1.3356

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3356
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5644


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[71]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1885/IN1 (AND2X1)                                              0.1595    0.0001 @   1.0774 r
  U1885/Q (AND2X1)                                                0.1835    0.1494 @   1.2269 r
  io_cmd_o[71] (net)                            4      52.8572              0.0000     1.2269 r
  U1886/INP (NBUFFX2)                                             0.1839    0.0319 @   1.2587 r
  U1886/Z (NBUFFX2)                                               0.0316    0.0765     1.3352 r
  mem_cmd_o[71] (net)                           1       1.5143              0.0000     1.3352 r
  mem_cmd_o[71] (out)                                             0.0316    0.0000 &   1.3352 r
  data arrival time                                                                    1.3352

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3352
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5648


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4528     0.4528
  fifo_1__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.2151    0.0000     0.4528 r
  fifo_1__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1401    0.2759 @   0.7287 f
  fifo_1__mem_fifo/dff/data_o[7] (net)          2      49.2135              0.0000     0.7287 f
  fifo_1__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_3)        0.0000     0.7287 f
  fifo_1__mem_fifo/data_o[7] (net)                     49.2135              0.0000     0.7287 f
  fifo_1__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_3)                    0.0000     0.7287 f
  fifo_lo[54] (net)                                    49.2135              0.0000     0.7287 f
  U1770/IN2 (MUX21X1)                                             0.1402    0.0163 @   0.7450 f
  U1770/Q (MUX21X1)                                               0.3834    0.2607 @   1.0057 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     1.0057 f
  U1771/INP (NBUFFX2)                                             0.3889    0.2345 @   1.2402 f
  U1771/Z (NBUFFX2)                                               0.0416    0.0852     1.3254 f
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.3254 f
  mem_cmd_o[7] (out)                                              0.0416    0.0063 &   1.3317 f
  data arrival time                                                                    1.3317

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3317
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5683


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[88]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1919/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1919/Q (AND2X1)                                                0.2084    0.1575 @   1.2353 r
  io_cmd_o[88] (net)                            4      60.6567              0.0000     1.2353 r
  U1920/INP (NBUFFX2)                                             0.2093    0.0141 @   1.2495 r
  U1920/Z (NBUFFX2)                                               0.0351    0.0819     1.3314 r
  mem_cmd_o[88] (net)                           1       3.0119              0.0000     1.3314 r
  mem_cmd_o[88] (out)                                             0.0351    0.0000 &   1.3314 r
  data arrival time                                                                    1.3314

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3314
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5686


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[79]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1901/IN1 (AND2X1)                                              0.1596    0.0007 @   1.0780 r
  U1901/Q (AND2X1)                                                0.1936    0.1519 @   1.2299 r
  io_cmd_o[79] (net)                            4      56.1141              0.0000     1.2299 r
  U1902/INP (NBUFFX2)                                             0.1942    0.0215 @   1.2514 r
  U1902/Z (NBUFFX2)                                               0.0339    0.0794     1.3308 r
  mem_cmd_o[79] (net)                           1       2.8238              0.0000     1.3308 r
  mem_cmd_o[79] (out)                                             0.0339    0.0000 &   1.3308 r
  data arrival time                                                                    1.3308

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3308
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5692


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[120]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1983/IN1 (AND2X1)                                              0.1595    0.0001 @   1.0774 r
  U1983/Q (AND2X1)                                                0.1715    0.1441 @   1.2215 r
  io_cmd_o[120] (net)                           4      48.7976              0.0000     1.2215 r
  U1984/INP (NBUFFX2)                                             0.1718    0.0176 @   1.2391 r
  U1984/Z (NBUFFX2)                                               0.0465    0.0872     1.3263 r
  mem_cmd_o[120] (net)                          1      13.3177              0.0000     1.3263 r
  mem_cmd_o[120] (out)                                            0.0465    0.0026 &   1.3290 r
  data arrival time                                                                    1.3290

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3290
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5710


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_23_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[23]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4521     0.4521
  fifo_1__mem_fifo/dff/data_r_reg_23_/CLK (DFFX1)                 0.2151    0.0000     0.4521 r
  fifo_1__mem_fifo/dff/data_r_reg_23_/Q (DFFX1)                   0.2531    0.2922 @   0.7443 r
  fifo_1__mem_fifo/dff/data_o[23] (net)         2      76.9933              0.0000     0.7443 r
  fifo_1__mem_fifo/dff/data_o[23] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7443 r
  fifo_1__mem_fifo/data_o[23] (net)                    76.9933              0.0000     0.7443 r
  fifo_1__mem_fifo/data_o[23] (bsg_one_fifo_width_p570_3)                   0.0000     0.7443 r
  fifo_lo[70] (net)                                    76.9933              0.0000     0.7443 r
  U1802/IN2 (MUX21X1)                                             0.2547    0.0586 @   0.8029 r
  U1802/Q (MUX21X1)                                               0.1498    0.1751 @   0.9780 r
  n2624 (net)                                   1      39.4681              0.0000     0.9780 r
  icc_place1884/INP (NBUFFX2)                                     0.1501    0.0263 @   1.0043 r
  icc_place1884/Z (NBUFFX2)                                       0.3126    0.1705 @   1.1748 r
  mem_cmd_o[23] (net)                           4     178.0460              0.0000     1.1748 r
  icc_place1962/INP (NBUFFX2)                                     0.3405    0.0560 @   1.2308 r
  icc_place1962/Z (NBUFFX2)                                       0.0419    0.0981     1.3289 r
  io_cmd_o[23] (net)                            1       2.8049              0.0000     1.3289 r
  io_cmd_o[23] (out)                                              0.0419    0.0000 &   1.3289 r
  data arrival time                                                                    1.3289

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3289
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5711


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[75]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1893/IN1 (AND2X1)                                              0.1595    0.0002 @   1.0775 r
  U1893/Q (AND2X1)                                                0.1730    0.1446 @   1.2220 r
  io_cmd_o[75] (net)                            4      49.2235              0.0000     1.2220 r
  U1894/INP (NBUFFX2)                                             0.1734    0.0281 @   1.2501 r
  U1894/Z (NBUFFX2)                                               0.0308    0.0749     1.3249 r
  mem_cmd_o[75] (net)                           1       1.4384              0.0000     1.3249 r
  mem_cmd_o[75] (out)                                             0.0308    0.0038 &   1.3287 r
  data arrival time                                                                    1.3287

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3287
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5713


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[83]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1909/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1909/Q (AND2X1)                                                0.1878    0.1495 @   1.2274 r
  io_cmd_o[83] (net)                            4      54.2409              0.0000     1.2274 r
  U1910/INP (NBUFFX2)                                             0.1884    0.0239 @   1.2512 r
  U1910/Z (NBUFFX2)                                               0.0314    0.0768     1.3280 r
  mem_cmd_o[83] (net)                           1       1.1758              0.0000     1.3280 r
  mem_cmd_o[83] (out)                                             0.0314    0.0000 &   1.3280 r
  data arrival time                                                                    1.3280

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3280
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5720


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4721     0.4721
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.2379    0.0000     0.4721 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1242    0.2388 @   0.7109 r
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      34.5207              0.0000     0.7109 r
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.7109 r
  fifo_0__mem_fifo/data_o[7] (net)                     34.5207              0.0000     0.7109 r
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.7109 r
  fifo_lo[5] (net)                                     34.5207              0.0000     0.7109 r
  U1770/IN1 (MUX21X1)                                             0.1244    0.0123 @   0.7232 r
  U1770/Q (MUX21X1)                                               0.3948    0.2448 @   0.9680 r
  io_cmd_o[7] (net)                             4     119.1096              0.0000     0.9680 r
  U1771/INP (NBUFFX2)                                             0.4002    0.2433 @   1.2114 r
  U1771/Z (NBUFFX2)                                               0.0479    0.1076     1.3190 r
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.3190 r
  mem_cmd_o[7] (out)                                              0.0479    0.0073 &   1.3263 r
  data arrival time                                                                    1.3263

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3263
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5737


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[112]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  U1967/IN1 (AND2X1)                                              0.4693    0.0392 @   0.9068 f
  U1967/Q (AND2X1)                                                0.3013    0.2323 @   1.1391 f
  io_cmd_o[112] (net)                           4      87.5210              0.0000     1.1391 f
  U1968/INP (NBUFFX2)                                             0.3041    0.0685 @   1.2076 f
  U1968/Z (NBUFFX2)                                               0.0671    0.1012 @   1.3088 f
  mem_cmd_o[112] (net)                          1      26.6904              0.0000     1.3088 f
  mem_cmd_o[112] (out)                                            0.0673    0.0166 @   1.3255 f
  data arrival time                                                                    1.3255

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3255
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5745


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[67]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1877/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1877/Q (AND2X1)                                                0.1941    0.1525 @   1.2303 r
  io_cmd_o[67] (net)                            4      56.4219              0.0000     1.2303 r
  U1878/INP (NBUFFX2)                                             0.1947    0.0152 @   1.2455 r
  U1878/Z (NBUFFX2)                                               0.0334    0.0790     1.3245 r
  mem_cmd_o[67] (net)                           1       2.3883              0.0000     1.3245 r
  mem_cmd_o[67] (out)                                             0.0334    0.0008 &   1.3253 r
  data arrival time                                                                    1.3253

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3253
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5747


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_16_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: io_cmd_o[16]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4516     0.4516
  fifo_1__mem_fifo/dff/data_r_reg_16_/CLK (DFFX1)                 0.2151    0.0000     0.4516 r
  fifo_1__mem_fifo/dff/data_r_reg_16_/Q (DFFX1)                   0.2641    0.3049     0.7565 r
  fifo_1__mem_fifo/dff/data_o[16] (net)         2      84.9705              0.0000     0.7565 r
  fifo_1__mem_fifo/dff/data_o[16] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7565 r
  fifo_1__mem_fifo/data_o[16] (net)                    84.9705              0.0000     0.7565 r
  fifo_1__mem_fifo/data_o[16] (bsg_one_fifo_width_p570_3)                   0.0000     0.7565 r
  fifo_lo[63] (net)                                    84.9705              0.0000     0.7565 r
  U1788/IN2 (MUX21X1)                                             0.2641    0.0387 &   0.7952 r
  U1788/Q (MUX21X1)                                               0.2137    0.2041 @   0.9993 r
  n2625 (net)                                   1      60.5766              0.0000     0.9993 r
  icc_place1885/INP (NBUFFX2)                                     0.2152    0.0258 @   1.0252 r
  icc_place1885/Z (NBUFFX2)                                       0.2685    0.1762 @   1.2013 r
  mem_cmd_o[16] (net)                           4     152.4802              0.0000     1.2013 r
  icc_place1963/INP (NBUFFX2)                                     0.2787    0.0289 @   1.2302 r
  icc_place1963/Z (NBUFFX2)                                       0.0429    0.0947     1.3250 r
  io_cmd_o[16] (net)                            1       5.9655              0.0000     1.3250 r
  io_cmd_o[16] (out)                                              0.0429    0.0001 &   1.3251 r
  data arrival time                                                                    1.3251

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3251
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5749


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[90]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1923/IN1 (AND2X1)                                              0.1594    0.0005 @   1.0778 r
  U1923/Q (AND2X1)                                                0.1885    0.1500 @   1.2278 r
  io_cmd_o[90] (net)                            4      54.5344              0.0000     1.2278 r
  U1924/INP (NBUFFX2)                                             0.1890    0.0138 @   1.2416 r
  U1924/Z (NBUFFX2)                                               0.0344    0.0793     1.3209 r
  mem_cmd_o[90] (net)                           1       3.4058              0.0000     1.3209 r
  mem_cmd_o[90] (out)                                             0.0344    0.0025 &   1.3233 r
  data arrival time                                                                    1.3233

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3233
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5767


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[93]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1929/IN1 (AND2X1)                                              0.1597    0.0007 @   1.0780 r
  U1929/Q (AND2X1)                                                0.1955    0.1528 @   1.2308 r
  io_cmd_o[93] (net)                            4      56.6750              0.0000     1.2308 r
  U1930/INP (NBUFFX2)                                             0.1962    0.0135 @   1.2443 r
  U1930/Z (NBUFFX2)                                               0.0323    0.0782     1.3226 r
  mem_cmd_o[93] (net)                           1       1.4471              0.0000     1.3226 r
  mem_cmd_o[93] (out)                                             0.0323    0.0000 &   1.3226 r
  data arrival time                                                                    1.3226

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3226
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5774


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[111]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1965/IN1 (AND2X1)                                              0.1455    0.0005 @   1.0587 f
  U1965/Q (AND2X1)                                                0.1851    0.1557 @   1.2144 f
  io_cmd_o[111] (net)                           4      53.1281              0.0000     1.2144 f
  U1966/INP (NBUFFX2)                                             0.1857    0.0147 @   1.2291 f
  U1966/Z (NBUFFX2)                                               0.0484    0.0842     1.3133 f
  mem_cmd_o[111] (net)                          1      17.7536              0.0000     1.3133 f
  mem_cmd_o[111] (out)                                            0.0484    0.0065 &   1.3198 f
  data arrival time                                                                    1.3198

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5802


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[60]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  icc_place1879/INP (NBUFFX2)                                     0.5518    0.0328 @   0.8880 r
  icc_place1879/Z (NBUFFX2)                                       0.1596    0.1893 @   1.0773 r
  n2540 (net)                                  32      85.1969              0.0000     1.0773 r
  U1863/IN1 (AND2X1)                                              0.1595    0.0001 @   1.0774 r
  U1863/Q (AND2X1)                                                0.1824    0.1468 @   1.2243 r
  io_cmd_o[60] (net)                            4      52.2274              0.0000     1.2243 r
  U1864/INP (NBUFFX2)                                             0.1831    0.0062 @   1.2304 r
  U1864/Z (NBUFFX2)                                               0.0327    0.0773     1.3078 r
  mem_cmd_o[60] (net)                           1       2.4185              0.0000     1.3078 r
  mem_cmd_o[60] (out)                                             0.0327    0.0120 &   1.3198 r
  data arrival time                                                                    1.3198

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3198
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5802


  Startpoint: fifo_0__mem_fifo/dff/data_r_reg_7_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[7]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4721     0.4721
  fifo_0__mem_fifo/dff/data_r_reg_7_/CLK (DFFX1)                  0.2379    0.0000     0.4721 r
  fifo_0__mem_fifo/dff/data_r_reg_7_/Q (DFFX1)                    0.1064    0.2578 @   0.7299 f
  fifo_0__mem_fifo/dff/data_o[7] (net)          2      34.3551              0.0000     0.7299 f
  fifo_0__mem_fifo/dff/data_o[7] (bsg_dff_en_width_p570_harden_p0_2)        0.0000     0.7299 f
  fifo_0__mem_fifo/data_o[7] (net)                     34.3551              0.0000     0.7299 f
  fifo_0__mem_fifo/data_o[7] (bsg_one_fifo_width_p570_2)                    0.0000     0.7299 f
  fifo_lo[5] (net)                                     34.3551              0.0000     0.7299 f
  U1770/IN1 (MUX21X1)                                             0.1066    0.0098 @   0.7398 f
  U1770/Q (MUX21X1)                                               0.3834    0.2536 @   0.9934 f
  io_cmd_o[7] (net)                             4     118.8848              0.0000     0.9934 f
  U1771/INP (NBUFFX2)                                             0.3889    0.2345 @   1.2279 f
  U1771/Z (NBUFFX2)                                               0.0416    0.0852     1.3131 f
  mem_cmd_o[7] (net)                            1       5.2668              0.0000     1.3131 f
  mem_cmd_o[7] (out)                                              0.0416    0.0063 &   1.3194 f
  data arrival time                                                                    1.3194

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3194
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5806


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[62]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.5446    0.4035 @   0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (net)                          170.2452              0.0000     0.8553 r
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8553 r
  n2382 (net)                                         170.2452              0.0000     0.8553 r
  U1867/IN1 (AND2X1)                                              0.5516    0.0407 @   0.8960 r
  U1867/Q (AND2X1)                                                0.2498    0.2209 @   1.1169 r
  io_cmd_o[62] (net)                            4      70.4474              0.0000     1.1169 r
  U1868/INP (NBUFFX2)                                             0.2513    0.0755 @   1.1924 r
  U1868/Z (NBUFFX2)                                               0.0575    0.1047 @   1.2971 r
  mem_cmd_o[62] (net)                           1      19.1656              0.0000     1.2971 r
  mem_cmd_o[62] (out)                                             0.0576    0.0208 @   1.3178 r
  data arrival time                                                                    1.3178

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3178
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5822


  Startpoint: fifo_1__mem_fifo/dff_full/data_r_reg_0_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[76]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4518     0.4518
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/CLK (DFFX1)             0.2150    0.0000     0.4518 r
  fifo_1__mem_fifo/dff_full/data_r_reg_0_/Q (DFFX1)               0.4607    0.4158 @   0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (net)    34     169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/dff_full/data_o[0] (bsg_dff_reset_width_p1_21)           0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (net)                          169.4870              0.0000     0.8676 f
  fifo_1__mem_fifo/v_o (bsg_one_fifo_width_p570_3)                          0.0000     0.8676 f
  n2382 (net)                                         169.4870              0.0000     0.8676 f
  icc_place1879/INP (NBUFFX2)                                     0.4692    0.0324 @   0.9001 f
  icc_place1879/Z (NBUFFX2)                                       0.1457    0.1581 @   1.0582 f
  n2540 (net)                                  32      84.5713              0.0000     1.0582 f
  U1895/IN1 (AND2X1)                                              0.1455    0.0002 @   1.0584 f
  U1895/Q (AND2X1)                                                0.1792    0.1523 @   1.2106 f
  io_cmd_o[76] (net)                            4      51.0467              0.0000     1.2106 f
  U1896/INP (NBUFFX2)                                             0.1798    0.0059 @   1.2165 f
  U1896/Z (NBUFFX2)                                               0.0643    0.0923 @   1.3088 f
  mem_cmd_o[76] (net)                           1      28.3786              0.0000     1.3088 f
  mem_cmd_o[76] (out)                                             0.0645    0.0075 @   1.3162 f
  data arrival time                                                                    1.3162

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3162
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5838


  Startpoint: fifo_1__mem_fifo/dff/data_r_reg_43_
              (rising edge-triggered flip-flop clocked by core_clk)
  Endpoint: mem_cmd_o[43]
            (output port clocked by core_clk)
  Path Group: REGOUT
  Path Type: max

Attributes:
    d - dont_touch
    u - dont_use
   mo - map_only
   so - size_only
    i - ideal_net or ideal_network

  Point                                       Fanout       Cap     Trans      Incr       Path      Attributes
  ----------------------------------------------------------------------------------------------------------------
  clock core_clk (rise edge)                                                0.0000     0.0000
  clock network delay (propagated)                                          0.4524     0.4524
  fifo_1__mem_fifo/dff/data_r_reg_43_/CLK (DFFX1)                 0.2151    0.0000     0.4524 r
  fifo_1__mem_fifo/dff/data_r_reg_43_/Q (DFFX1)                   0.1778    0.2619 @   0.7142 r
  fifo_1__mem_fifo/dff/data_o[43] (net)         2      53.2743              0.0000     0.7142 r
  fifo_1__mem_fifo/dff/data_o[43] (bsg_dff_en_width_p570_harden_p0_3)       0.0000     0.7142 r
  fifo_1__mem_fifo/data_o[43] (net)                    53.2743              0.0000     0.7142 r
  fifo_1__mem_fifo/data_o[43] (bsg_one_fifo_width_p570_3)                   0.0000     0.7142 r
  fifo_lo[90] (net)                                    53.2743              0.0000     0.7142 r
  U1842/IN2 (MUX21X1)                                             0.1780    0.0226 @   0.7369 r
  U1842/Q (MUX21X1)                                               0.4920    0.2902 @   1.0270 r
  io_cmd_o[43] (net)                            5     148.3087              0.0000     1.0270 r
  U1843/INP (NBUFFX2)                                             0.5026    0.1120 @   1.1390 r
  U1843/Z (NBUFFX2)                                               0.0902    0.1456 @   1.2847 r
  mem_cmd_o[43] (net)                           1      32.3036              0.0000     1.2847 r
  mem_cmd_o[43] (out)                                             0.0904    0.0293 @   1.3140 r
  data arrival time                                                                    1.3140

  clock core_clk (rise edge)                                                7.0000     7.0000
  clock network delay (ideal)                                               0.0000     7.0000
  clock reconvergence pessimism                                             0.0000     7.0000
  output external delay                                                    -0.1000     6.9000
  data required time                                                                   6.9000
  ----------------------------------------------------------------------------------------------------------------
  data required time                                                                   6.9000
  data arrival time                                                                   -1.3140
  ----------------------------------------------------------------------------------------------------------------
  slack (MET)                                                                          5.5860


1
