
==========================================================================
03_ibex_chip.dpl check_setup
--------------------------------------------------------------------------
0

==========================================================================
03_ibex_chip.dpl report_tns
--------------------------------------------------------------------------
tns max 0.00

==========================================================================
03_ibex_chip.dpl report_wns
--------------------------------------------------------------------------
wns max 0.00

==========================================================================
03_ibex_chip.dpl report_worst_slack
--------------------------------------------------------------------------
worst slack max 5.65

==========================================================================
03_ibex_chip.dpl report_checks -path_delay min
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg
            (rising edge-triggered flip-flop clocked by clk_sys)
Endpoint: u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg
          (rising edge-triggered flip-flop clocked by clk_sys)
Path Group: clk_sys
Path Type: min
Corner: ff

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.20    0.00    0.00 ^ u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg/CLK (sg13g2_dfrbpq_1)
     2    0.01    0.02    0.17    0.17 v u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg/Q (sg13g2_dfrbpq_1)
                  0.02    0.00    0.17 v _5361_/A (sg13g2_and2_1)
     1    0.00    0.01    0.04    0.21 v _5361_/X (sg13g2_and2_1)
                  0.01    0.00    0.21 v u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg/D (sg13g2_dfrbpq_1)
                                  0.21   data arrival time

                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.10    0.10   clock uncertainty
                          0.00    0.10   clock reconvergence pessimism
                                  0.10 ^ u_ibex_top.u_ibex_core.cs_registers_i.csr_mtvec_o_11__reg/CLK (sg13g2_dfrbpq_1)
                          0.01    0.11   library hold time
                                  0.11   data required time
-----------------------------------------------------------------------------
                                  0.11   data required time
                                 -0.21   data arrival time
-----------------------------------------------------------------------------
                                  0.10   slack (MET)



==========================================================================
03_ibex_chip.dpl report_checks -path_delay max
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_3 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     2    0.23    0.49    0.03   12.03 v irq_nm (in)
                  0.49    0.00   12.03 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     4    0.13    0.26    0.70   12.72 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.22    0.04   12.77 v _3140_/B_N (sg13g2_nor2b_2)
     3    0.01    0.04    0.16   12.93 v _3140_/Y (sg13g2_nor2b_2)
                  0.04    0.00   12.93 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.09   13.01 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   13.01 v _3142_/B (sg13g2_nand2_1)
     1    0.00    0.04    0.04   13.06 ^ _3142_/Y (sg13g2_nand2_1)
                  0.04    0.00   13.06 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.08    0.07   13.13 v _3143_/Y (sg13g2_o21ai_1)
                  0.08    0.00   13.13 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.02    0.19    0.19   13.32 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.19    0.00   13.32 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.02    0.13    0.18   13.50 v _3150_/Y (sg13g2_o21ai_1)
                  0.13    0.00   13.50 v _3254_/A (sg13g2_and2_2)
     7    0.02    0.05    0.15   13.65 v _3254_/X (sg13g2_and2_2)
                  0.05    0.00   13.65 v place2429/A (sg13g2_buf_1)
     8    0.04    0.11    0.15   13.80 v place2429/X (sg13g2_buf_1)
                  0.11    0.00   13.80 v _3256_/S (sg13g2_mux2_1)
     3    0.01    0.07    0.19   13.99 ^ _3256_/X (sg13g2_mux2_1)
                  0.07    0.00   13.99 ^ _3257_/A1 (sg13g2_mux2_1)
     1    0.11    0.47    0.40   14.40 ^ _3257_/X (sg13g2_mux2_1)
                  0.63    0.03   14.43 ^ pad_instr_addr_o_3_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.82   22.25 ^ pad_instr_addr_o_3_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.25 ^ instr_addr_3 (out)
                                 22.25   data arrival time

                  0.20   40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.25   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)



==========================================================================
03_ibex_chip.dpl report_checks -unconstrained
--------------------------------------------------------------------------
[WARNING STA-0168] unknown field nets.
Startpoint: irq_nm (input port clocked by clk_sys)
Endpoint: instr_addr_3 (output port clocked by clk_sys)
Path Group: clk_sys
Path Type: max
Corner: tt

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.20    0.00    0.00   clock clk_sys (rise edge)
                          0.00    0.00   clock network delay (ideal)
                         12.00   12.00 v input external delay
     2    0.23    0.49    0.03   12.03 v irq_nm (in)
                  0.49    0.00   12.03 v pad_irq_nm_i_inst/pad (sg13g2_IOPadIn)
     4    0.13    0.26    0.70   12.72 v pad_irq_nm_i_inst/p2c (sg13g2_IOPadIn)
                  0.22    0.04   12.77 v _3140_/B_N (sg13g2_nor2b_2)
     3    0.01    0.04    0.16   12.93 v _3140_/Y (sg13g2_nor2b_2)
                  0.04    0.00   12.93 v _3141_/B_N (sg13g2_nor2b_1)
     2    0.01    0.04    0.09   13.01 v _3141_/Y (sg13g2_nor2b_1)
                  0.04    0.00   13.01 v _3142_/B (sg13g2_nand2_1)
     1    0.00    0.04    0.04   13.06 ^ _3142_/Y (sg13g2_nand2_1)
                  0.04    0.00   13.06 ^ _3143_/B1 (sg13g2_o21ai_1)
     2    0.01    0.08    0.07   13.13 v _3143_/Y (sg13g2_o21ai_1)
                  0.08    0.00   13.13 v _3146_/A2 (sg13g2_a22oi_1)
     4    0.02    0.19    0.19   13.32 ^ _3146_/Y (sg13g2_a22oi_1)
                  0.19    0.00   13.32 ^ _3150_/A1 (sg13g2_o21ai_1)
     4    0.02    0.13    0.18   13.50 v _3150_/Y (sg13g2_o21ai_1)
                  0.13    0.00   13.50 v _3254_/A (sg13g2_and2_2)
     7    0.02    0.05    0.15   13.65 v _3254_/X (sg13g2_and2_2)
                  0.05    0.00   13.65 v place2429/A (sg13g2_buf_1)
     8    0.04    0.11    0.15   13.80 v place2429/X (sg13g2_buf_1)
                  0.11    0.00   13.80 v _3256_/S (sg13g2_mux2_1)
     3    0.01    0.07    0.19   13.99 ^ _3256_/X (sg13g2_mux2_1)
                  0.07    0.00   13.99 ^ _3257_/A1 (sg13g2_mux2_1)
     1    0.11    0.47    0.40   14.40 ^ _3257_/X (sg13g2_mux2_1)
                  0.63    0.03   14.43 ^ pad_instr_addr_o_3_inst/c2p (sg13g2_IOPadOut4mA)
     2   15.00   13.69    7.82   22.25 ^ pad_instr_addr_o_3_inst/pad (sg13g2_IOPadOut4mA)
                 10.27    0.00   22.25 ^ instr_addr_3 (out)
                                 22.25   data arrival time

                  0.20   40.00   40.00   clock clk_sys (rise edge)
                          0.00   40.00   clock network delay (ideal)
                         -0.10   39.90   clock uncertainty
                          0.00   39.90   clock reconvergence pessimism
                        -12.00   27.90   output external delay
                                 27.90   data required time
-----------------------------------------------------------------------------
                                 27.90   data required time
                                -22.25   data arrival time
-----------------------------------------------------------------------------
                                  5.65   slack (MET)



==========================================================================
03_ibex_chip.dpl report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
03_ibex_chip.dpl max_slew_check_slack
--------------------------------------------------------------------------
-12.686954498291016

==========================================================================
03_ibex_chip.dpl max_slew_check_limit
--------------------------------------------------------------------------
1.0

==========================================================================
03_ibex_chip.dpl max_slew_check_slack_limit
--------------------------------------------------------------------------
-12.6870

==========================================================================
03_ibex_chip.dpl max_fanout_check_slack
--------------------------------------------------------------------------
0.0

==========================================================================
03_ibex_chip.dpl max_fanout_check_limit
--------------------------------------------------------------------------
8.0

==========================================================================
03_ibex_chip.dpl max_fanout_check_slack_limit
--------------------------------------------------------------------------
0.0000

==========================================================================
03_ibex_chip.dpl max_capacitance_check_slack
--------------------------------------------------------------------------
-14.499999046325684

==========================================================================
03_ibex_chip.dpl max_capacitance_check_limit
--------------------------------------------------------------------------
0.5

==========================================================================
03_ibex_chip.dpl max_capacitance_check_slack_limit
--------------------------------------------------------------------------
-29.0000

==========================================================================
03_ibex_chip.dpl max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 51

==========================================================================
03_ibex_chip.dpl max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
03_ibex_chip.dpl max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 17

==========================================================================
03_ibex_chip.dpl setup_violation_count
--------------------------------------------------------------------------
setup violation count 0

==========================================================================
03_ibex_chip.dpl hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
03_ibex_chip.dpl critical path delay
--------------------------------------------------------------------------
22.2453

==========================================================================
03_ibex_chip.dpl critical path slack
--------------------------------------------------------------------------
5.6547

==========================================================================
03_ibex_chip.dpl slack div critical path delay
--------------------------------------------------------------------------
25.419752

==========================================================================
03_ibex_chip.dpl report_power tt
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             6.53e-04   7.15e-05   2.75e-07   7.24e-04   0.7%
Combinational          5.60e-04   5.24e-04   4.24e-07   1.08e-03   1.1%
Clock                  7.12e-08   3.15e-05   1.38e-10   3.16e-05   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    2.79e-03   9.52e-02   3.26e-08   9.80e-02  98.2%
----------------------------------------------------------------
Total                  4.01e-03   9.59e-02   7.32e-07   9.99e-02 100.0%
                           4.0%      96.0%       0.0%

==========================================================================
03_ibex_chip.dpl report_design_area
--------------------------------------------------------------------------

==========================================================================
03_ibex_chip.dpl area by hierarchy
--------------------------------------------------------------------------

--------------------------------------------------------------------------------
Design Area Summary
--------------------------------------------------------------------------------
Die Area:              3841600.0 um2
Core Area:             2336127.0912 um2
Total Area:            1656455.9584 um2
Total Active Area:     61255.9584 um2

Core Utilization:      0.02622115835681466
Std Cell Utilization:  0.02622115835681466

--------------------------------------------------------------------------------
Hierarchical Area Report
--------------------------------------------------------------------------------
                                                                                Global Area (um^2)                                                              Global Instances                                                                Local Area (um^2)                                                               Local Instances
                                                                                ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ------------------------------------------------------------------------------- ----------------------------------------------------------------------------
Hierarchy Name                                                                  Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             Total           StdCell         Macro           Cover           Pad             
-----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
<top>                                                                           1656455.958     61255.958       0.000           313600.000      1281600.000     4051            3667            0               64              320             1656455.958     61255.958       0.000           313600.000      1281600.000     4051            3667            0               64              320             
