# Generated by Yosys 0.41+101 (git sha1 83a8e5de4, g++ 13.2.0 -fPIC -Os)
autoidx 1
module \gold
  wire width 4 input 1 \A
  wire output 2 \Y
  cell $reduce_xor \UUT
    parameter \A_SIGNED 0
    parameter \A_WIDTH 4
    parameter \Y_WIDTH 1
    connect \A \A
    connect \Y \Y
  end
end
