IP Upgrade report for f2h_uart_tx
Sat Dec 17 12:02:03 2022
Quartus Prime Version 22.1std.0 Build 915 10/25/2022 SC Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. IP Upgrade Summary
  3. Successfully Upgraded IP Components
  4. IP Upgrade Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2022  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+-------------------------------------------------------------------------------+
; IP Upgrade Summary                                                            ;
+------------------------------+------------------------------------------------+
; IP Components Upgrade Status ; Passed - Sat Dec 17 12:02:03 2022              ;
; Quartus Prime Version        ; 22.1std.0 Build 915 10/25/2022 SC Lite Edition ;
; Revision Name                ; f2h_uart_tx                                    ;
; Top-level Entity Name        ; top                                            ;
; Family                       ; Cyclone V                                      ;
+------------------------------+------------------------------------------------+


+-----------------------------------------------------------------------------------------------------------------------------------------------------+
; Successfully Upgraded IP Components                                                                                                                 ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; Entity Name ; Component Name ; Version ; Original Source File                ; Generation File Path ; New Source File                     ; Message ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+
; soc_system  ; Qsys           ; 21.1    ; soc_system/synthesis/soc_system.qip ; soc_system.qsys      ; soc_system/synthesis/soc_system.qip ;         ;
+-------------+----------------+---------+-------------------------------------+----------------------+-------------------------------------+---------+


+---------------------+
; IP Upgrade Messages ;
+---------------------+
Info (11902): Backing up file "soc_system.qsys" to "soc_system.BAK.qsys"
Info (11902): Backing up file "soc_system/synthesis/soc_system.v" to "soc_system.BAK.v"
Info (11837): Started upgrading IP component Qsys with file "soc_system.qsys"
Info: 2022.12.17.11:59:17 Info: Starting to upgrade the IP cores in the Platform Designer system
Info: 2022.12.17.11:59:17 Info: Finished upgrading the ip cores
Info: 2022.12.17.11:59:39 Info: Saving generation log to /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system
Info: 2022.12.17.11:59:39 Info: Starting: Create simulation model
Info: 2022.12.17.11:59:39 Info: Loading f2h_uart_tx_20221112 (copy)
Info: 2022.12.17.11:59:39 Info: Reading input file
Info: 2022.12.17.11:59:39 Info: Adding clk_0 [clock_source 22.1]
Info: 2022.12.17.11:59:39 Info: Parameterizing module clk_0
Info: 2022.12.17.11:59:39 Info: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Info: 2022.12.17.11:59:39 Info: Parameterizing module clock_bridge_0
Info: 2022.12.17.11:59:39 Info: Adding hps_0 [altera_hps 22.1]
Info: 2022.12.17.11:59:39 Info: Parameterizing module hps_0
Info: 2022.12.17.11:59:39 Info: Adding pll_0 [altera_pll 22.1]
Info: 2022.12.17.11:59:39 Info: Parameterizing module pll_0
Info: 2022.12.17.11:59:39 Info: Building connections
Info: 2022.12.17.11:59:39 Info: Parameterizing connections
Info: 2022.12.17.11:59:39 Info: Validating
Info: 2022.12.17.11:59:46 Info: Done reading input file
Info: 2022.12.17.11:59:48 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.12.17.11:59:48 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.12.17.11:59:48 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2022.12.17.11:59:48 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2022.12.17.11:59:52 Info: soc_system: Generating soc_system "soc_system" for SIM_VERILOG
Info: 2022.12.17.11:59:59 Info: hps_0: "Running  for module: hps_0"
Info: 2022.12.17.12:00:00 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.12.17.12:00:00 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.12.17.12:00:01 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.12.17.12:00:01 Info: pll_0: Generating simgen model
Info: 2022.12.17.12:00:18 Info: pll_0: Simgen was successful
Info: 2022.12.17.12:00:18 Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: 2022.12.17.12:00:18 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.12.17.12:00:18 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.12.17.12:00:19 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: Reusing file /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation/submodules
Info: 2022.12.17.12:00:19 Info: soc_system: Done "soc_system" with 6 modules, 19 files
Info: 2022.12.17.12:00:19 Info: qsys-generate succeeded.
Info: 2022.12.17.12:00:19 Info: Finished: Create simulation model
Info: 2022.12.17.12:00:19 Info: Starting: Create Modelsim Project.
Info: 2022.12.17.12:00:19 Info: Doing: ip-make-simscript --spd=/home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/soc_system.spd --output-directory=/home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info: Generating the following file(s) for VCS simulator in /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info:     synopsys/vcs
Info: 2022.12.17.12:00:20 Info: Generating the following file(s) for RIVIERA simulator in /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info:     aldec
Info: 2022.12.17.12:00:20 Info: Generating the following file(s) for MODELSIM simulator in /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info:     mentor
Info: 2022.12.17.12:00:20 Info: Generating the following file(s) for XCELIUM simulator in /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info:     xcelium
Info: 2022.12.17.12:00:20 Info:     xcelium
Info: 2022.12.17.12:00:20 Info:     xcelium
Info: 2022.12.17.12:00:20 Info:     6 .cds.lib files in xcelium/cds_libs
Info: 2022.12.17.12:00:20 Info: Generating the following file(s) for VCSMX simulator in /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info:     synopsys/vcsmx
Info: 2022.12.17.12:00:20 Info:     synopsys/vcsmx
Info: 2022.12.17.12:00:20 Info: For information on how to simulate your IP, see the explanatory comments in the simulator-specific subdirectories under /home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/simulation
Info: 2022.12.17.12:00:20 Info: Regenerate these scripts whenever you make any change to any Quartus-generated IP in your project.
Info: 2022.12.17.12:00:20 Info: Finished: Create Modelsim Project.
Info: 2022.12.17.12:00:20 Info: Starting: Create block symbol file (.bsf)
Info: 2022.12.17.12:00:20 Info: Loading f2h_uart_tx_20221112 (copy)
Info: 2022.12.17.12:00:20 Info: Reading input file
Info: 2022.12.17.12:00:20 Info: Adding clk_0 [clock_source 22.1]
Info: 2022.12.17.12:00:20 Info: Parameterizing module clk_0
Info: 2022.12.17.12:00:20 Info: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Info: 2022.12.17.12:00:20 Info: Parameterizing module clock_bridge_0
Info: 2022.12.17.12:00:20 Info: Adding hps_0 [altera_hps 22.1]
Info: 2022.12.17.12:00:20 Info: Parameterizing module hps_0
Info: 2022.12.17.12:00:20 Info: Adding pll_0 [altera_pll 22.1]
Info: 2022.12.17.12:00:20 Info: Parameterizing module pll_0
Info: 2022.12.17.12:00:20 Info: Building connections
Info: 2022.12.17.12:00:20 Info: Parameterizing connections
Info: 2022.12.17.12:00:20 Info: Validating
Info: 2022.12.17.12:00:27 Info: Done reading input file
Info: 2022.12.17.12:00:29 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.12.17.12:00:29 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.12.17.12:00:29 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2022.12.17.12:00:29 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2022.12.17.12:00:29 Info: qsys-generate succeeded.
2022.12.17.12:00:29 Info: Finished: Create block symbol file (.bsf)
2022.12.17.12:00:29 Info: 
2022.12.17.12:00:29 Info: Starting: Create HDL design files for synthesis
2022.12.17.12:00:29 Info: qsys-generate "/home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system.qsys" --synthesis=VERILOG --output-directory="/home/truong/Truongs_HDL_Verilog/f2h_uart_de10nano/f2h_uart_tx_20221112 (copy)/soc_system/synthesis" --family="Cyclone V" --part=5CSEBA6U23I7
2022.12.17.12:00:29 Info: Loading f2h_uart_tx_20221112 (copy)
Info: 2022.12.17.12:00:29 Info: Adding clk_0 [clock_source 22.1]
Info: 2022.12.17.12:00:29 Info: Parameterizing module clk_0
Info: 2022.12.17.12:00:29 Info: Adding clock_bridge_0 [altera_clock_bridge 22.1]
Info: 2022.12.17.12:00:29 Info: Parameterizing module clock_bridge_0
Info: 2022.12.17.12:00:29 Info: Adding hps_0 [altera_hps 22.1]
Info: 2022.12.17.12:00:29 Info: Parameterizing module hps_0
Info: 2022.12.17.12:00:29 Info: Adding pll_0 [altera_pll 22.1]
Info: 2022.12.17.12:00:29 Info: Parameterizing module pll_0
Info: 2022.12.17.12:00:29 Info: Building connections
Info: 2022.12.17.12:00:29 Info: Parameterizing connections
Info: 2022.12.17.12:00:29 Info: Validating
Info: 2022.12.17.12:00:35 Info: Done reading input file
Info: 2022.12.17.12:00:37 Info: soc_system.hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.12.17.12:00:37 Info: soc_system.hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.12.17.12:00:37 Info: soc_system.pll_0: The legal reference clock frequency is 5.0 MHz..700.0 MHz
Info: 2022.12.17.12:00:37 Info: soc_system.pll_0: Able to implement PLL with user settings
Info: 2022.12.17.12:01:10 Info: soc_system: Generating soc_system "soc_system" for QUARTUS_SYNTH
Info: 2022.12.17.12:01:20 Info: hps_0: "Running  for module: hps_0"
Info: 2022.12.17.12:01:21 Info: hps_0: HPS Main PLL counter settings: n = 0  m = 63
Info: 2022.12.17.12:01:22 Info: hps_0: HPS peripherial PLL counter settings: n = 0  m = 39
Info: 2022.12.17.12:01:23 Info: hps_0: "soc_system" instantiated altera_hps "hps_0"
Info: 2022.12.17.12:01:23 Info: pll_0: "soc_system" instantiated altera_pll "pll_0"
Info: 2022.12.17.12:01:23 Info: fpga_interfaces: "hps_0" instantiated altera_interface_generator "fpga_interfaces"
Info: 2022.12.17.12:01:23 Info: hps_io: "hps_0" instantiated altera_hps_io "hps_io"
Info: 2022.12.17.12:01:57 Info: border: "hps_io" instantiated altera_interface_generator "border"
Info: 2022.12.17.12:01:57 Info: soc_system: Done "soc_system" with 6 modules, 50 files
Info: 2022.12.17.12:01:58 Info: qsys-generate succeeded.
Info: 2022.12.17.12:01:58 Info: Finished: Create HDL design files for synthesis
Info (11131): Completed upgrading IP component Qsys with file "soc_system.qsys"
Info (23030): Evaluation of Tcl script /home/truong/intelFPGA_lite/22.1std/quartus/common/tcl/internal/ip_regen/ip_regen.tcl was successful
Info: Quartus Prime Shell was successful. 0 errors, 0 warnings
    Info: Peak virtual memory: 602 megabytes
    Info: Processing ended: Sat Dec 17 12:02:07 2022
    Info: Elapsed time: 00:03:28
    Info: Total CPU time (on all processors): 00:02:36


