\hypertarget{struct_s_cn_s_c_b___type}{}\section{S\+Cn\+S\+C\+B\+\_\+\+Type Struct Reference}
\label{struct_s_cn_s_c_b___type}\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}


Structure type to access the System Control and ID Register not in the S\+CB.  




{\ttfamily \#include $<$core\+\_\+armv8mml.\+h$>$}

\subsection*{Data Fields}
\begin{DoxyCompactItemize}
\item 
uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}{R\+E\+S\+E\+R\+V\+E\+D0}} \mbox{[}1\+U\mbox{]}
\item 
\mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}{I\+C\+TR}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}{A\+C\+T\+LR}}
\item 
\mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t \mbox{\hyperlink{struct_s_cn_s_c_b___type_a6236035fc90059a599910d9cb9299ff0}{C\+P\+P\+WR}}
\end{DoxyCompactItemize}


\subsection{Detailed Description}
Structure type to access the System Control and ID Register not in the S\+CB. 

\subsection{Field Documentation}
\mbox{\Hypertarget{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}\label{struct_s_cn_s_c_b___type_afabed911b9f91f9df848999e1b5d6504}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!A\+C\+T\+LR@{A\+C\+T\+LR}}
\index{A\+C\+T\+LR@{A\+C\+T\+LR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{A\+C\+T\+LR}{ACTLR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t A\+C\+T\+LR}

Offset\+: 0x008 (R/W) Auxiliary Control Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_a6236035fc90059a599910d9cb9299ff0}\label{struct_s_cn_s_c_b___type_a6236035fc90059a599910d9cb9299ff0}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!C\+P\+P\+WR@{C\+P\+P\+WR}}
\index{C\+P\+P\+WR@{C\+P\+P\+WR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{C\+P\+P\+WR}{CPPWR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_ab6caba5853a60a17e8e04499b52bf691}{\+\_\+\+\_\+\+I\+OM}} uint32\+\_\+t C\+P\+P\+WR}

Offset\+: 0x00C (R/W) Coprocessor Power Control Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}\label{struct_s_cn_s_c_b___type_acf9b76331abd768af25a10b3625da4b4}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!I\+C\+TR@{I\+C\+TR}}
\index{I\+C\+TR@{I\+C\+TR}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{I\+C\+TR}{ICTR}}
{\footnotesize\ttfamily \mbox{\hyperlink{core__cm4_8h_a4cc1649793116d7c2d8afce7a4ffce43}{\+\_\+\+\_\+\+IM}} uint32\+\_\+t I\+C\+TR}

Offset\+: 0x004 (R/ ) Interrupt Controller Type Register \mbox{\Hypertarget{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}\label{struct_s_cn_s_c_b___type_affae06cd6df5e9fe9a92994052fd3bec}} 
\index{S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}!R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}}
\index{R\+E\+S\+E\+R\+V\+E\+D0@{R\+E\+S\+E\+R\+V\+E\+D0}!S\+Cn\+S\+C\+B\+\_\+\+Type@{S\+Cn\+S\+C\+B\+\_\+\+Type}}
\subsubsection{\texorpdfstring{R\+E\+S\+E\+R\+V\+E\+D0}{RESERVED0}}
{\footnotesize\ttfamily uint32\+\_\+t R\+E\+S\+E\+R\+V\+E\+D0}



The documentation for this struct was generated from the following files\+:\begin{DoxyCompactItemize}
\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__armv8mml_8h}{core\+\_\+armv8mml.\+h}}\item 
S\+D\+K/\+C\+M\+S\+I\+S/\mbox{\hyperlink{core__cm4_8h}{core\+\_\+cm4.\+h}}\end{DoxyCompactItemize}
