{"vcs1":{"timestamp_begin":1684265751.242575655, "rt":1.27, "ut":0.38, "st":0.21}}
{"vcselab":{"timestamp_begin":1684265752.599439311, "rt":1.27, "ut":0.46, "st":0.17}}
{"link":{"timestamp_begin":1684265753.943892419, "rt":0.42, "ut":0.22, "st":0.14}}
{"SNPS_VCS_INTERNAL_ROOT_START_TIME": 1684265750.602168115}
{"VCS_COMP_START_TIME": 1684265750.602168115}
{"VCS_COMP_END_TIME": 1684265755.871733773}
{"VCS_USER_OPTIONS": "testbench.v SRAM.v -full64 -R -debug_access+all +v2k +neg_tchk"}
{"vcs1": {"peak_mem": 330316}}
{"stitch_vcselab": {"peak_mem": 211888}}
