# started on Sun Nov 29 15:30:53 2020

#           time             counts unit events
     0.310212037             52,919      branch-misses:u                                               (35.46%)
     0.310212037           5,01,652      L1-dcache-load-misses                                         (48.40%)
     0.310212037             76,259      L1-icache-load-misses                                         (50.93%)
     0.310212037              4,208      dTLB-load-misses                                              (59.07%)
     0.310212037              1,213      dTLB-store-misses                                             (56.95%)
     0.310212037              2,250      iTLB-load-misses                                              (44.13%)
     0.310212037             51,472      branch-load-misses                                            (35.10%)
     0.310212037             19,198      L2-misses                                                     (34.60%)
     0.310212037        1,42,69,269      cycles:u                                                      (35.35%)
     0.310212037        1,95,28,380      instructions:u            #    1.37  insn per cycle           (37.45%)
     0.620705013           2,37,627      branch-misses:u                                               (60.09%)
     0.620705013           8,49,223      L1-dcache-load-misses                                         (61.12%)
     0.620705013           1,70,896      L1-icache-load-misses                                         (52.34%)
     0.620705013              3,751      dTLB-load-misses                                              (49.82%)
     0.620705013             28,946      dTLB-store-misses                                             (32.38%)
     0.620705013              2,048      iTLB-load-misses                                              (30.41%)
     0.620705013          10,10,210      branch-load-misses                                            (32.02%)
     0.620705013             39,293      L2-misses                                                     (38.96%)
     0.620705013        6,58,72,396      cycles:u                                                      (42.86%)
     0.620705013       11,98,57,932      instructions:u            #    2.99  insn per cycle           (58.42%)
     0.931042940           1,77,209      branch-misses:u                                               (39.27%)
     0.931042940           1,80,888      L1-dcache-load-misses                                         (53.84%)
     0.931042940              9,398      L1-icache-load-misses                                         (59.78%)
     0.931042940                434      dTLB-load-misses                                              (69.12%)
     0.931042940              3,757      dTLB-store-misses                                             (51.76%)
     0.931042940                625      iTLB-load-misses                                              (41.06%)
     0.931042940             22,529      branch-load-misses                                            (33.34%)
     0.931042940              3,863      L2-misses                                                     (24.72%)
     0.931042940        1,80,84,355      cycles:u                                                      (27.02%)
     0.931042940        2,15,55,975      instructions:u            #    0.66  insn per cycle           (42.36%)
     1.241490766          34,62,475      branch-misses:u                                               (48.45%)
     1.241490766          18,70,324      L1-dcache-load-misses                                         (48.46%)
     1.241490766           2,08,654      L1-icache-load-misses                                         (49.75%)
     1.241490766             25,825      dTLB-load-misses                                              (51.03%)
     1.241490766           3,20,810      dTLB-store-misses                                             (41.25%)
     1.241490766                850      iTLB-load-misses                                              (41.25%)
     1.241490766          30,89,350      branch-load-misses                                            (41.24%)
     1.241490766           3,45,463      L2-misses                                                     (39.95%)
     1.241490766       77,79,20,920      cycles:u                                                      (38.66%)
     1.241490766     2,00,49,80,437      instructions:u            #    9.15  insn per cycle           (48.46%)
     1.551672914          22,66,011      branch-misses:u                                               (51.50%)
     1.551672914        1,63,27,711      L1-dcache-load-misses                                         (51.91%)
     1.551672914           4,86,411      L1-icache-load-misses                                         (50.43%)
     1.551672914             37,431      dTLB-load-misses                                              (49.09%)
     1.551672914             58,291      dTLB-store-misses                                             (38.98%)
     1.551672914              2,853      iTLB-load-misses                                              (38.75%)
     1.551672914          19,93,054      branch-load-misses                                            (38.33%)
     1.551672914           4,95,823      L2-misses                                                     (39.83%)
     1.551672914       62,71,07,915      cycles:u                                                      (41.17%)
     1.551672914     1,05,02,38,546      instructions:u            #    3.49  insn per cycle           (50.91%)
     1.861836594          38,37,196      branch-misses:u                                               (51.78%)
     1.861836594        1,05,34,087      L1-dcache-load-misses                                         (53.20%)
     1.861836594           5,88,368      L1-icache-load-misses                                         (52.46%)
     1.861836594             49,106      dTLB-load-misses                                              (51.00%)
     1.861836594             63,460      dTLB-store-misses                                             (38.56%)
     1.861836594              7,538      iTLB-load-misses                                              (37.16%)
     1.861836594          35,07,357      branch-load-misses                                            (37.86%)
     1.861836594           3,96,816      L2-misses                                                     (38.67%)
     1.861836594       73,57,83,347      cycles:u                                                      (39.32%)
     1.861836594     1,54,06,78,453      instructions:u            #    4.13  insn per cycle           (50.38%)
     2.171995738          47,34,415      branch-misses:u                                               (49.79%)
     2.171995738        1,30,95,523      L1-dcache-load-misses                                         (48.50%)
     2.171995738           1,85,329      L1-icache-load-misses                                         (48.41%)
     2.171995738             10,303      dTLB-load-misses                                              (48.41%)
     2.171995738             40,680      dTLB-store-misses                                             (39.88%)
     2.171995738              6,562      iTLB-load-misses                                              (41.17%)
     2.171995738          46,16,988      branch-load-misses                                            (41.29%)
     2.171995738           3,93,444      L2-misses                                                     (41.26%)
     2.171995738       79,50,35,630      cycles:u                                                      (41.28%)
     2.171995738     1,23,81,55,109      instructions:u            #    2.86  insn per cycle           (51.11%)
     2.482156741          32,13,706      branch-misses:u                                               (48.44%)
     2.482156741          57,07,422      L1-dcache-load-misses                                         (48.42%)
     2.482156741           1,38,117      L1-icache-load-misses                                         (49.53%)
     2.482156741             20,507      dTLB-load-misses                                              (50.78%)
     2.482156741             52,803      dTLB-store-misses                                             (41.28%)
     2.482156741              9,065      iTLB-load-misses                                              (41.28%)
     2.482156741          33,83,358      branch-load-misses                                            (41.23%)
     2.482156741           1,48,397      L2-misses                                                     (40.16%)
     2.482156741       79,05,53,200      cycles:u                                                      (38.87%)
     2.482156741     1,54,69,69,090      instructions:u            #    3.24  insn per cycle           (48.37%)
     2.792327460          90,33,428      branch-misses:u                                               (50.07%)
     2.792327460          97,71,187      L1-dcache-load-misses                                         (50.99%)
     2.792327460             34,310      L1-icache-load-misses                                         (51.58%)
     2.792327460           1,19,823      dTLB-load-misses                                              (51.60%)
     2.792327460             38,265      dTLB-store-misses                                             (40.82%)
     2.792327460              3,377      iTLB-load-misses                                              (39.91%)
     2.792327460        1,04,84,545      branch-load-misses                                            (38.62%)
     2.792327460          16,02,735      L2-misses                                                     (38.02%)
     2.792327460       80,51,50,864      cycles:u                                                      (38.39%)
     2.792327460     1,14,56,37,302      instructions:u            #    2.23  insn per cycle           (48.77%)
     3.102529630           9,58,240      branch-misses:u                                               (51.52%)
     3.102529630          27,47,072      L1-dcache-load-misses                                         (50.67%)
     3.102529630          11,78,948      L1-icache-load-misses                                         (49.30%)
     3.102529630             62,110      dTLB-load-misses                                              (47.99%)
     3.102529630              8,051      dTLB-store-misses                                             (36.84%)
     3.102529630              2,184      iTLB-load-misses                                              (39.05%)
     3.102529630           8,36,779      branch-load-misses                                            (40.38%)
     3.102529630           5,58,437      L2-misses                                                     (41.67%)
     3.102529630       78,37,39,660      cycles:u                                                      (42.57%)
     3.102529630     1,13,37,56,199      instructions:u            #    2.09  insn per cycle           (52.78%)
     3.412807114          11,10,165      branch-misses:u                                               (48.74%)
     3.412807114          61,68,740      L1-dcache-load-misses                                         (48.47%)
     3.412807114           3,45,328      L1-icache-load-misses                                         (48.55%)
     3.412807114           1,04,292      dTLB-load-misses                                              (48.82%)
     3.412807114             80,438      dTLB-store-misses                                             (40.99%)
     3.412807114              3,907      iTLB-load-misses                                              (41.28%)
     3.412807114          10,14,513      branch-load-misses                                            (41.17%)
     3.412807114           6,60,584      L2-misses                                                     (41.09%)
     3.412807114       77,52,87,443      cycles:u                                                      (40.89%)
     3.412807114     1,29,18,30,419      instructions:u            #    2.30  insn per cycle           (49.96%)
     3.722974702          31,50,966      branch-misses:u                                               (48.41%)
     3.722974702          50,40,543      L1-dcache-load-misses                                         (49.24%)
     3.722974702             81,819      L1-icache-load-misses                                         (50.53%)
     3.722974702             40,675      dTLB-load-misses                                              (51.59%)
     3.722974702             40,534      dTLB-store-misses                                             (41.27%)
     3.722974702             12,852      iTLB-load-misses                                              (41.27%)
     3.722974702          29,36,902      branch-load-misses                                            (40.44%)
     3.722974702           3,72,755      L2-misses                                                     (39.15%)
     3.722974702       82,72,48,589      cycles:u                                                      (38.10%)
     3.722974702     1,74,82,33,011      instructions:u            #    2.99  insn per cycle           (48.41%)
     4.033161377          92,12,005      branch-misses:u                                               (51.10%)
     4.033161377          93,36,470      L1-dcache-load-misses                                         (51.56%)
     4.033161377             66,131      L1-icache-load-misses                                         (51.59%)
     4.033161377           1,91,969      dTLB-load-misses                                              (51.49%)
     4.033161377              2,864      dTLB-store-misses                                             (39.87%)
     4.033161377              5,455      iTLB-load-misses                                              (38.60%)
     4.033161377          91,00,696      branch-load-misses                                            (38.12%)
     4.033161377          19,19,830      L2-misses                                                     (38.20%)
     4.033161377       81,08,77,079      cycles:u                                                      (39.47%)
     4.033161377     1,19,01,59,100      instructions:u            #    1.98  insn per cycle           (49.79%)
     4.343333328           7,30,857      branch-misses:u                                               (51.58%)
     4.343333328          38,75,777      L1-dcache-load-misses                                         (50.87%)
     4.343333328             91,790      L1-icache-load-misses                                         (49.59%)
     4.343333328             81,756      dTLB-load-misses                                              (48.41%)
     4.343333328             51,401      dTLB-store-misses                                             (38.10%)
     4.343333328                610      iTLB-load-misses                                              (38.80%)
     4.343333328           7,81,075      branch-load-misses                                            (40.09%)
     4.343333328          10,27,830      L2-misses                                                     (41.27%)
     4.343333328       83,41,42,462      cycles:u                                                      (41.27%)
     4.343333328     1,54,43,00,875      instructions:u            #    2.50  insn per cycle           (51.58%)
     4.653550443          11,34,841      branch-misses:u                                               (48.87%)
     4.653550443        1,05,24,117      L1-dcache-load-misses                                         (48.39%)
     4.653550443          13,71,011      L1-icache-load-misses                                         (48.49%)
     4.653550443           1,48,852      dTLB-load-misses                                              (48.54%)
     4.653550443           1,20,138      dTLB-store-misses                                             (40.84%)
     4.653550443             11,669      iTLB-load-misses                                              (41.38%)
     4.653550443          11,10,808      branch-load-misses                                            (41.22%)
     4.653550443           8,06,349      L2-misses                                                     (41.15%)
     4.653550443       73,78,77,925      cycles:u                                                      (41.12%)
     4.653550443     1,03,95,26,352      instructions:u            #    1.66  insn per cycle           (50.21%)
     4.963763038          32,22,200      branch-misses:u                                               (48.43%)
     4.963763038        1,08,72,209      L1-dcache-load-misses                                         (48.98%)
     4.963763038           3,57,558      L1-icache-load-misses                                         (50.25%)
     4.963763038             60,375      dTLB-load-misses                                              (51.56%)
     4.963763038           1,01,878      dTLB-store-misses                                             (41.24%)
     4.963763038              9,528      iTLB-load-misses                                              (41.27%)
     4.963763038          57,36,558      branch-load-misses                                            (40.71%)
     4.963763038           4,41,955      L2-misses                                                     (39.42%)
     4.963763038       79,25,68,547      cycles:u                                                      (38.15%)
     4.963763038     1,46,60,39,126      instructions:u            #    2.30  insn per cycle           (48.47%)
     5.273950063          53,54,675      branch-misses:u                                               (50.84%)
     5.273950063          75,09,154      L1-dcache-load-misses                                         (51.55%)
     5.273950063             70,056      L1-icache-load-misses                                         (51.55%)
     5.273950063             88,245      dTLB-load-misses                                              (51.53%)
     5.273950063             46,922      dTLB-store-misses                                             (40.13%)
     5.273950063              1,135      iTLB-load-misses                                              (38.84%)
     5.273950063          45,11,594      branch-load-misses                                            (38.12%)
     5.273950063           9,95,676      L2-misses                                                     (38.15%)
     5.273950063       83,62,45,866      cycles:u                                                      (39.29%)
     5.273950063     1,38,63,71,811      instructions:u            #    2.14  insn per cycle           (49.61%)
     5.584137491          66,01,001      branch-misses:u                                               (51.61%)
     5.584137491          75,71,696      L1-dcache-load-misses                                         (51.16%)
     5.584137491           1,48,840      L1-icache-load-misses                                         (49.88%)
     5.584137491             85,330      dTLB-load-misses                                              (48.58%)
     5.584137491              5,678      dTLB-store-misses                                             (38.09%)
     5.584137491             11,137      iTLB-load-misses                                              (38.52%)
     5.584137491          60,55,832      branch-load-misses                                            (39.79%)
     5.584137491           7,35,010      L2-misses                                                     (41.08%)
     5.584137491       82,52,53,665      cycles:u                                                      (41.29%)
     5.584137491     1,30,18,93,691      instructions:u            #    1.98  insn per cycle           (51.59%)
     5.894336835          29,11,304      branch-misses:u                                               (49.27%)
     5.894336835          79,46,949      L1-dcache-load-misses                                         (48.46%)
     5.894336835           1,74,174      L1-icache-load-misses                                         (48.41%)
     5.894336835           1,77,371      dTLB-load-misses                                              (48.42%)
     5.894336835             53,947      dTLB-store-misses                                             (40.39%)
     5.894336835              1,113      iTLB-load-misses                                              (41.23%)
     5.894336835          38,69,943      branch-load-misses                                            (41.26%)
     5.894336835           8,88,003      L2-misses                                                     (41.26%)
     5.894336835       75,00,18,862      cycles:u                                                      (41.30%)
     5.894336835     1,22,62,46,131      instructions:u            #    1.85  insn per cycle           (50.60%)
     6.204551391        1,16,77,786      branch-misses:u                                               (48.42%)
     6.204551391        2,39,65,559      L1-dcache-load-misses                                         (48.74%)
     6.204551391              7,005      L1-icache-load-misses                                         (50.03%)
     6.204551391           2,51,869      dTLB-load-misses                                              (51.32%)
     6.204551391             20,429      dTLB-store-misses                                             (41.27%)
     6.204551391                322      iTLB-load-misses                                              (41.26%)
     6.204551391        1,10,11,647      branch-load-misses                                            (40.95%)
     6.204551391          15,77,913      L2-misses                                                     (39.66%)
     6.204551391       82,49,71,963      cycles:u                                                      (38.37%)
     6.204551391       73,36,97,734      instructions:u            #    1.09  insn per cycle           (48.42%)
     6.514776266          39,20,847      branch-misses:u                                               (50.60%)
     6.514776266        3,33,61,874      L1-dcache-load-misses                                         (51.57%)
     6.514776266             63,865      L1-icache-load-misses                                         (51.57%)
     6.514776266           3,30,827      dTLB-load-misses                                              (51.57%)
     6.514776266             96,832      dTLB-store-misses                                             (40.38%)
     6.514776266              1,025      iTLB-load-misses                                              (39.09%)
     6.514776266          38,34,403      branch-load-misses                                            (38.12%)
     6.514776266          46,09,048      L2-misses                                                     (38.12%)
     6.514776266       73,90,41,666      cycles:u                                                      (39.00%)
     6.514776266       83,08,12,571      instructions:u            #    1.23  insn per cycle           (49.29%)
     6.824995784          37,14,970      branch-misses:u                                               (51.56%)
     6.824995784        3,15,18,229      L1-dcache-load-misses                                         (51.37%)
     6.824995784           1,19,055      L1-icache-load-misses                                         (50.11%)
     6.824995784             83,215      dTLB-load-misses                                              (48.83%)
     6.824995784             22,656      dTLB-store-misses                                             (38.12%)
     6.824995784              1,965      iTLB-load-misses                                              (38.30%)
     6.824995784          34,31,376      branch-load-misses                                            (39.59%)
     6.824995784          15,23,208      L2-misses                                                     (40.85%)
     6.824995784       79,92,05,488      cycles:u                                                      (41.25%)
     6.824995784     1,28,83,63,837      instructions:u            #    1.89  insn per cycle           (51.55%)
     7.135202185          39,31,203      branch-misses:u                                               (49.51%)
     7.135202185        3,40,10,026      L1-dcache-load-misses                                         (48.39%)
     7.135202185             80,178      L1-icache-load-misses                                         (48.40%)
     7.135202185           1,49,034      dTLB-load-misses                                              (48.43%)
     7.135202185             73,187      dTLB-store-misses                                             (40.17%)
     7.135202185              1,695      iTLB-load-misses                                              (41.28%)
     7.135202185          34,03,812      branch-load-misses                                            (41.28%)
     7.135202185          27,53,172      L2-misses                                                     (41.28%)
     7.135202185       82,27,46,012      cycles:u                                                      (41.25%)
     7.135202185     1,22,07,73,939      instructions:u            #    1.78  insn per cycle           (50.83%)
     7.445388186          59,52,467      branch-misses:u                                               (48.44%)
     7.445388186        3,49,88,617      L1-dcache-load-misses                                         (48.48%)
     7.445388186           1,51,586      L1-icache-load-misses                                         (49.78%)
     7.445388186             71,929      dTLB-load-misses                                              (51.06%)
     7.445388186             43,153      dTLB-store-misses                                             (41.24%)
     7.445388186              1,866      iTLB-load-misses                                              (41.24%)
     7.445388186          52,50,543      branch-load-misses                                            (41.20%)
     7.445388186          14,26,343      L2-misses                                                     (39.91%)
     7.445388186       84,03,93,999      cycles:u                                                      (38.66%)
     7.445388186     1,33,70,53,105      instructions:u            #    1.93  insn per cycle           (48.44%)
     7.755545161          49,20,075      branch-misses:u                                               (50.31%)
     7.755545161        1,19,42,602      L1-dcache-load-misses                                         (51.55%)
     7.755545161           1,39,975      L1-icache-load-misses                                         (51.55%)
     7.755545161             62,675      dTLB-load-misses                                              (51.58%)
     7.755545161             13,760      dTLB-store-misses                                             (40.65%)
     7.755545161              1,117      iTLB-load-misses                                              (39.39%)
     7.755545161          40,35,630      branch-load-misses                                            (38.14%)
     7.755545161           5,39,108      L2-misses                                                     (38.11%)
     7.755545161       75,46,61,731      cycles:u                                                      (38.74%)
     7.755545161     1,58,80,60,983      instructions:u            #    2.28  insn per cycle           (49.06%)
#           time             counts unit events
     8.065718617          38,44,104      branch-misses:u                                               (51.58%)
     8.065718617          14,49,266      L1-dcache-load-misses                                         (51.58%)
     8.065718617             49,974      L1-icache-load-misses                                         (50.36%)
     8.065718617             31,994      dTLB-load-misses                                              (49.06%)
     8.065718617              1,052      dTLB-store-misses                                             (38.10%)
     8.065718617                377      iTLB-load-misses                                              (38.10%)
     8.065718617          38,18,475      branch-load-misses                                            (39.33%)
     8.065718617           3,90,823      L2-misses                                                     (40.61%)
     8.065718617       82,63,66,661      cycles:u                                                      (41.27%)
     8.065718617     2,06,28,04,221      instructions:u            #    2.95  insn per cycle           (51.59%)
     8.375902882          66,53,266      branch-misses:u                                               (49.77%)
     8.375902882          16,28,430      L1-dcache-load-misses                                         (48.48%)
     8.375902882             23,346      L1-icache-load-misses                                         (48.41%)
     8.375902882             48,645      dTLB-load-misses                                              (48.42%)
     8.375902882                345      dTLB-store-misses                                             (39.91%)
     8.375902882                281      iTLB-load-misses                                              (41.21%)
     8.375902882          65,58,620      branch-load-misses                                            (41.27%)
     8.375902882           3,90,040      L2-misses                                                     (41.27%)
     8.375902882       84,92,19,724      cycles:u                                                      (41.27%)
     8.375902882     1,83,64,01,949      instructions:u            #    2.60  insn per cycle           (51.06%)
     8.686079387          71,62,814      branch-misses:u                                               (48.42%)
     8.686079387          13,05,572      L1-dcache-load-misses                                         (48.42%)
     8.686079387             23,488      L1-icache-load-misses                                         (49.53%)
     8.686079387             26,164      dTLB-load-misses                                              (50.82%)
     8.686079387                 60      dTLB-store-misses                                             (41.26%)
     8.686079387                290      iTLB-load-misses                                              (41.26%)
     8.686079387          72,20,733      branch-load-misses                                            (41.26%)
     8.686079387           2,43,928      L2-misses                                                     (40.16%)
     8.686079387       84,39,78,282      cycles:u                                                      (38.87%)
     8.686079387     1,78,10,06,310      instructions:u            #    2.51  insn per cycle           (48.42%)
     8.996244968          97,29,510      branch-misses:u                                               (50.12%)
     8.996244968          44,27,665      L1-dcache-load-misses                                         (51.40%)
     8.996244968             16,347      L1-icache-load-misses                                         (51.58%)
     8.996244968             84,221      dTLB-load-misses                                              (51.59%)
     8.996244968                697      dTLB-store-misses                                             (40.86%)
     8.996244968                136      iTLB-load-misses                                              (39.57%)
     8.996244968          98,89,187      branch-load-misses                                            (38.28%)
     8.996244968           6,59,261      L2-misses                                                     (38.09%)
     8.996244968       82,86,58,511      cycles:u                                                      (38.51%)
     8.996244968     1,44,31,88,439      instructions:u            #    2.02  insn per cycle           (48.82%)
     9.306432955          77,43,099      branch-misses:u                                               (51.60%)
     9.306432955        1,63,23,832      L1-dcache-load-misses                                         (51.60%)
     9.306432955           6,85,127      L1-icache-load-misses                                         (50.57%)
     9.306432955           4,59,253      dTLB-load-misses                                              (49.28%)
     9.306432955             18,342      dTLB-store-misses                                             (38.09%)
     9.306432955              5,601      iTLB-load-misses                                              (38.08%)
     9.306432955          73,49,189      branch-load-misses                                            (39.11%)
     9.306432955          13,70,926      L2-misses                                                     (40.39%)
     9.306432955       83,39,89,549      cycles:u                                                      (41.27%)
     9.306432955     1,13,56,98,614      instructions:u            #    1.58  insn per cycle           (51.59%)
     9.616623768          83,50,753      branch-misses:u                                               (50.01%)
     9.616623768        1,07,54,099      L1-dcache-load-misses                                         (48.69%)
     9.616623768          11,46,397      L1-icache-load-misses                                         (48.44%)
     9.616623768           3,20,331      dTLB-load-misses                                              (48.41%)
     9.616623768              1,900      dTLB-store-misses                                             (39.68%)
     9.616623768              6,900      iTLB-load-misses                                              (40.97%)
     9.616623768          85,73,634      branch-load-misses                                            (41.26%)
     9.616623768           9,69,046      L2-misses                                                     (41.27%)
     9.616623768       83,38,73,924      cycles:u                                                      (41.26%)
     9.616623768     1,10,10,92,077      instructions:u            #    1.52  insn per cycle           (51.30%)
     9.926805687          82,42,806      branch-misses:u                                               (48.42%)
     9.926805687          97,16,208      L1-dcache-load-misses                                         (48.44%)
     9.926805687           8,51,759      L1-icache-load-misses                                         (49.31%)
     9.926805687           2,59,331      dTLB-load-misses                                              (50.59%)
     9.926805687              1,379      dTLB-store-misses                                             (41.25%)
     9.926805687              6,077      iTLB-load-misses                                              (41.25%)
     9.926805687          84,79,715      branch-load-misses                                            (41.27%)
     9.926805687          10,14,692      L2-misses                                                     (40.38%)
     9.926805687       79,94,96,850      cycles:u                                                      (39.09%)
     9.926805687     1,06,56,93,684      instructions:u            #    1.47  insn per cycle           (48.42%)
    10.236978849          86,20,730      branch-misses:u                                               (49.89%)
    10.236978849        1,09,51,570      L1-dcache-load-misses                                         (51.17%)
    10.236978849           7,90,595      L1-icache-load-misses                                         (51.58%)
    10.236978849           2,75,593      dTLB-load-misses                                              (51.58%)
    10.236978849                966      dTLB-store-misses                                             (41.08%)
    10.236978849              7,691      iTLB-load-misses                                              (39.80%)
    10.236978849          84,09,720      branch-load-misses                                            (38.51%)
    10.236978849          13,25,674      L2-misses                                                     (38.11%)
    10.236978849       82,52,44,874      cycles:u                                                      (38.28%)
    10.236978849     1,12,91,84,669      instructions:u            #    1.55  insn per cycle           (48.59%)
    10.547154157          84,37,667      branch-misses:u                                               (51.60%)
    10.547154157        1,28,37,554      L1-dcache-load-misses                                         (51.60%)
    10.547154157           8,44,539      L1-icache-load-misses                                         (50.81%)
    10.547154157           3,32,277      dTLB-load-misses                                              (49.50%)
    10.547154157              1,607      dTLB-store-misses                                             (38.07%)
    10.547154157              8,652      iTLB-load-misses                                              (38.08%)
    10.547154157          84,41,747      branch-load-misses                                            (38.86%)
    10.547154157          10,13,465      L2-misses                                                     (40.17%)
    10.547154157       82,14,74,647      cycles:u                                                      (41.28%)
    10.547154157     1,07,38,57,767      instructions:u            #    1.47  insn per cycle           (51.60%)
    10.857339206          83,44,726      branch-misses:u                                               (50.23%)
    10.857339206        1,25,46,245      L1-dcache-load-misses                                         (48.94%)
    10.857339206           6,92,257      L1-icache-load-misses                                         (48.42%)
    10.857339206           3,79,259      dTLB-load-misses                                              (48.42%)
    10.857339206              2,045      dTLB-store-misses                                             (39.45%)
    10.857339206              9,773      iTLB-load-misses                                              (40.74%)
    10.857339206          83,94,800      branch-load-misses                                            (41.27%)
    10.857339206          11,10,745      L2-misses                                                     (41.27%)
    10.857339206       82,20,67,221      cycles:u                                                      (41.26%)
    10.857339206     1,06,81,94,790      instructions:u            #    1.46  insn per cycle           (51.52%)
    11.167501447          89,18,127      branch-misses:u                                               (48.43%)
    11.167501447        1,27,82,829      L1-dcache-load-misses                                         (48.43%)
    11.167501447           7,06,314      L1-icache-load-misses                                         (49.08%)
    11.167501447           4,01,733      dTLB-load-misses                                              (50.34%)
    11.167501447              2,005      dTLB-store-misses                                             (41.24%)
    11.167501447              7,850      iTLB-load-misses                                              (41.24%)
    11.167501447          88,09,768      branch-load-misses                                            (41.26%)
    11.167501447          10,23,183      L2-misses                                                     (40.63%)
    11.167501447       83,81,31,846      cycles:u                                                      (39.35%)
    11.167501447     1,08,11,91,468      instructions:u            #    1.47  insn per cycle           (48.44%)
    11.477668914          78,84,940      branch-misses:u                                               (49.66%)
    11.477668914        1,31,47,567      L1-dcache-load-misses                                         (50.94%)
    11.477668914           7,50,354      L1-icache-load-misses                                         (51.57%)
    11.477668914           4,58,296      dTLB-load-misses                                              (51.58%)
    11.477668914              6,135      dTLB-store-misses                                             (41.27%)
    11.477668914              9,930      iTLB-load-misses                                              (40.03%)
    11.477668914          72,25,290      branch-load-misses                                            (38.74%)
    11.477668914          21,33,874      L2-misses                                                     (38.11%)
    11.477668914       82,10,43,113      cycles:u                                                      (38.11%)
    11.477668914     1,03,53,48,369      instructions:u            #    1.40  insn per cycle           (48.41%)
    11.787854554          90,44,397      branch-misses:u                                               (51.60%)
    11.787854554        1,02,77,493      L1-dcache-load-misses                                         (51.60%)
    11.787854554           8,83,798      L1-icache-load-misses                                         (51.04%)
    11.787854554           3,05,263      dTLB-load-misses                                              (49.75%)
    11.787854554              1,376      dTLB-store-misses                                             (38.14%)
    11.787854554              6,496      iTLB-load-misses                                              (38.08%)
    11.787854554          90,50,922      branch-load-misses                                            (38.63%)
    11.787854554           8,40,305      L2-misses                                                     (39.93%)
    11.787854554       83,74,44,167      cycles:u                                                      (41.21%)
    11.787854554     1,15,43,05,841      instructions:u            #    1.56  insn per cycle           (51.53%)
    12.098004754          64,90,939      branch-misses:u                                               (49.13%)
    12.098004754          79,15,054      L1-dcache-load-misses                                         (47.82%)
    12.098004754          12,91,443      L1-icache-load-misses                                         (47.04%)
    12.098004754           3,21,502      dTLB-load-misses                                              (47.00%)
    12.098004754              1,583      dTLB-store-misses                                             (40.54%)
    12.098004754              9,588      iTLB-load-misses                                              (41.86%)
    12.098004754          69,59,003      branch-load-misses                                            (42.60%)
    12.098004754          14,86,130      L2-misses                                                     (42.62%)
    12.098004754       78,62,47,873      cycles:u                                                      (41.40%)
    12.098004754       79,13,65,766      instructions:u            #    1.07  insn per cycle           (50.44%)
    12.408175401          85,61,557      branch-misses:u                                               (48.87%)
    12.408175401        1,02,99,110      L1-dcache-load-misses                                         (50.17%)
    12.408175401          10,19,712      L1-icache-load-misses                                         (51.45%)
    12.408175401           3,42,927      dTLB-load-misses                                              (51.58%)
    12.408175401              1,926      dTLB-store-misses                                             (41.26%)
    12.408175401              6,717      iTLB-load-misses                                              (40.80%)
    12.408175401          85,81,095      branch-load-misses                                            (39.51%)
    12.408175401           9,52,793      L2-misses                                                     (38.26%)
    12.408175401       83,82,28,927      cycles:u                                                      (38.11%)
    12.408175401     1,14,65,99,022      instructions:u            #    1.54  insn per cycle           (48.42%)
    12.718355551          80,08,221      branch-misses:u                                               (51.58%)
    12.718355551        1,23,08,180      L1-dcache-load-misses                                         (51.58%)
    12.718355551           8,27,629      L1-icache-load-misses                                         (51.58%)
    12.718355551           4,10,104      dTLB-load-misses                                              (50.56%)
    12.718355551              2,307      dTLB-store-misses                                             (38.95%)
    12.718355551              8,581      iTLB-load-misses                                              (38.10%)
    12.718355551          79,12,637      branch-load-misses                                            (38.10%)
    12.718355551          19,45,593      L2-misses                                                     (39.12%)
    12.718355551       82,74,74,061      cycles:u                                                      (40.41%)
    12.718355551     1,06,73,18,111      instructions:u            #    1.43  insn per cycle           (50.73%)
    13.028548010          83,65,207      branch-misses:u                                               (51.25%)
    13.028548010        1,09,34,557      L1-dcache-load-misses                                         (49.96%)
    13.028548010          10,97,527      L1-icache-load-misses                                         (48.69%)
    13.028548010           3,64,260      dTLB-load-misses                                              (48.43%)
    13.028548010              1,868      dTLB-store-misses                                             (38.43%)
    13.028548010             10,698      iTLB-load-misses                                              (39.71%)
    13.028548010          82,94,304      branch-load-misses                                            (41.01%)
    13.028548010          11,82,814      L2-misses                                                     (41.26%)
    13.028548010       80,93,89,012      cycles:u                                                      (41.25%)
    13.028548010       95,37,63,805      instructions:u            #    1.27  insn per cycle           (51.58%)
    13.338744145          85,30,780      branch-misses:u                                               (48.42%)
    13.338744145          94,27,802      L1-dcache-load-misses                                         (48.42%)
    13.338744145           9,73,915      L1-icache-load-misses                                         (48.42%)
    13.338744145           2,61,911      dTLB-load-misses                                              (49.32%)
    13.338744145              2,040      dTLB-store-misses                                             (41.27%)
    13.338744145              8,351      iTLB-load-misses                                              (41.26%)
    13.338744145          85,57,820      branch-load-misses                                            (41.26%)
    13.338744145           9,49,564      L2-misses                                                     (41.26%)
    13.338744145       82,60,93,880      cycles:u                                                      (40.36%)
    13.338744145     1,12,20,57,353      instructions:u            #    1.50  insn per cycle           (49.39%)
    13.648916408          89,73,584      branch-misses:u                                               (48.62%)
    13.648916408        1,00,06,980      L1-dcache-load-misses                                         (49.91%)
    13.648916408           8,04,916      L1-icache-load-misses                                         (51.20%)
    13.648916408           2,93,843      dTLB-load-misses                                              (51.58%)
    13.648916408              5,461      dTLB-store-misses                                             (41.27%)
    13.648916408              5,364      iTLB-load-misses                                              (41.07%)
    13.648916408          81,14,684      branch-load-misses                                            (39.78%)
    13.648916408          11,05,871      L2-misses                                                     (38.49%)
    13.648916408       84,45,97,969      cycles:u                                                      (38.10%)
    13.648916408     1,21,70,55,988      instructions:u            #    1.62  insn per cycle           (48.42%)
    13.959088773          80,33,516      branch-misses:u                                               (51.57%)
    13.959088773        1,09,93,654      L1-dcache-load-misses                                         (51.58%)
    13.959088773           9,62,597      L1-icache-load-misses                                         (51.60%)
    13.959088773           4,49,479      dTLB-load-misses                                              (50.80%)
    13.959088773              1,898      dTLB-store-misses                                             (39.20%)
    13.959088773              9,903      iTLB-load-misses                                              (38.11%)
    13.959088773          79,82,860      branch-load-misses                                            (38.10%)
    13.959088773          13,58,706      L2-misses                                                     (38.87%)
    13.959088773       82,82,43,063      cycles:u                                                      (40.16%)
    13.959088773       98,37,07,165      instructions:u            #    1.30  insn per cycle           (50.48%)
    14.269272755          76,98,598      branch-misses:u                                               (51.50%)
    14.269272755          99,84,758      L1-dcache-load-misses                                         (50.21%)
    14.269272755          11,08,032      L1-icache-load-misses                                         (48.92%)
    14.269272755           4,53,151      dTLB-load-misses                                              (48.42%)
    14.269272755              2,154      dTLB-store-misses                                             (38.20%)
    14.269272755              9,788      iTLB-load-misses                                              (39.47%)
    14.269272755          76,50,283      branch-load-misses                                            (40.76%)
    14.269272755          14,39,721      L2-misses                                                     (41.27%)
    14.269272755       83,33,52,248      cycles:u                                                      (41.25%)
    14.269272755       98,50,39,155      instructions:u            #    1.30  insn per cycle           (51.57%)
    14.579456552          88,37,376      branch-misses:u                                               (48.42%)
    14.579456552        1,08,09,354      L1-dcache-load-misses                                         (48.42%)
    14.579456552           8,41,093      L1-icache-load-misses                                         (48.42%)
    14.579456552           4,82,047      dTLB-load-misses                                              (49.09%)
    14.579456552              1,744      dTLB-store-misses                                             (41.28%)
    14.579456552              5,656      iTLB-load-misses                                              (41.26%)
    14.579456552          87,44,279      branch-load-misses                                            (41.26%)
    14.579456552          11,76,659      L2-misses                                                     (41.26%)
    14.579456552       85,15,05,883      cycles:u                                                      (40.59%)
    14.579456552     1,11,06,26,782      instructions:u            #    1.47  insn per cycle           (49.61%)
    14.889636308          88,94,761      branch-misses:u                                               (48.41%)
    14.889636308        1,21,85,178      L1-dcache-load-misses                                         (49.67%)
    14.889636308           6,68,807      L1-icache-load-misses                                         (50.97%)
    14.889636308           3,89,779      dTLB-load-misses                                              (51.59%)
    14.889636308                809      dTLB-store-misses                                             (41.27%)
    14.889636308              5,915      iTLB-load-misses                                              (41.27%)
    14.889636308          91,21,467      branch-load-misses                                            (40.01%)
    14.889636308          11,95,016      L2-misses                                                     (38.72%)
    14.889636308       84,10,83,063      cycles:u                                                      (38.10%)
    14.889636308     1,08,28,51,712      instructions:u            #    1.43  insn per cycle           (48.42%)
    15.199788737          67,36,798      branch-misses:u                                               (51.56%)
    15.199788737        1,24,90,090      L1-dcache-load-misses                                         (51.58%)
    15.199788737          17,58,017      L1-icache-load-misses                                         (51.58%)
    15.199788737           3,94,155      dTLB-load-misses                                              (51.02%)
    15.199788737              1,740      dTLB-store-misses                                             (39.42%)
    15.199788737             10,461      iTLB-load-misses                                              (38.13%)
    15.199788737          66,20,277      branch-load-misses                                            (38.10%)
    15.199788737          10,71,876      L2-misses                                                     (38.66%)
    15.199788737       82,69,50,357      cycles:u                                                      (39.94%)
    15.199788737       82,51,49,921      instructions:u            #    1.08  insn per cycle           (50.26%)
    15.509944571          70,72,682      branch-misses:u                                               (51.59%)
    15.509944571        1,41,96,234      L1-dcache-load-misses                                         (50.42%)
    15.509944571           8,55,127      L1-icache-load-misses                                         (49.13%)
    15.509944571           4,97,815      dTLB-load-misses                                              (48.41%)
    15.509944571              1,898      dTLB-store-misses                                             (38.09%)
    15.509944571             12,729      iTLB-load-misses                                              (39.26%)
    15.509944571          75,99,045      branch-load-misses                                            (40.55%)
    15.509944571          17,16,846      L2-misses                                                     (41.27%)
    15.509944571       81,81,77,756      cycles:u                                                      (41.27%)
    15.509944571       98,56,68,006      instructions:u            #    1.29  insn per cycle           (51.59%)
#           time             counts unit events
    15.820119304          83,71,127      branch-misses:u                                               (48.65%)
    15.820119304        1,14,19,960      L1-dcache-load-misses                                         (48.52%)
    15.820119304           8,34,041      L1-icache-load-misses                                         (48.51%)
    15.820119304           4,34,483      dTLB-load-misses                                              (48.99%)
    15.820119304              1,923      dTLB-store-misses                                             (41.02%)
    15.820119304             10,297      iTLB-load-misses                                              (41.16%)
    15.820119304          82,01,430      branch-load-misses                                            (41.15%)
    15.820119304          12,43,299      L2-misses                                                     (41.14%)
    15.820119304       82,42,94,858      cycles:u                                                      (40.86%)
    15.820119304     1,02,20,77,631      instructions:u            #    1.34  insn per cycle           (49.92%)
    16.130339268          81,07,836      branch-misses:u                                               (48.43%)
    16.130339268        1,12,69,675      L1-dcache-load-misses                                         (49.44%)
    16.130339268           8,24,763      L1-icache-load-misses                                         (50.76%)
    16.130339268           3,39,744      dTLB-load-misses                                              (51.57%)
    16.130339268              6,864      dTLB-store-misses                                             (41.27%)
    16.130339268             10,072      iTLB-load-misses                                              (41.26%)
    16.130339268          82,40,298      branch-load-misses                                            (40.24%)
    16.130339268          10,48,552      L2-misses                                                     (38.94%)
    16.130339268       81,55,30,880      cycles:u                                                      (38.10%)
    16.130339268     1,08,54,42,700      instructions:u            #    1.42  insn per cycle           (48.41%)
    16.440528284          90,15,868      branch-misses:u                                               (51.32%)
    16.440528284        1,03,93,985      L1-dcache-load-misses                                         (51.58%)
    16.440528284           8,23,631      L1-icache-load-misses                                         (51.58%)
    16.440528284           2,92,148      dTLB-load-misses                                              (51.24%)
    16.440528284              1,962      dTLB-store-misses                                             (39.65%)
    16.440528284              7,575      iTLB-load-misses                                              (38.36%)
    16.440528284          90,61,712      branch-load-misses                                            (38.10%)
    16.440528284           8,83,663      L2-misses                                                     (38.43%)
    16.440528284       83,78,10,367      cycles:u                                                      (39.73%)
    16.440528284     1,14,96,55,540      instructions:u            #    1.50  insn per cycle           (50.02%)
    16.750712678          92,95,760      branch-misses:u                                               (51.58%)
    16.750712678        1,04,36,100      L1-dcache-load-misses                                         (50.67%)
    16.750712678           8,65,524      L1-icache-load-misses                                         (49.38%)
    16.750712678           2,69,171      dTLB-load-misses                                              (48.42%)
    16.750712678              7,254      dTLB-store-misses                                             (38.10%)
    16.750712678              2,814      iTLB-load-misses                                              (39.01%)
    16.750712678          91,68,202      branch-load-misses                                            (40.30%)
    16.750712678           7,33,207      L2-misses                                                     (41.27%)
    16.750712678       85,20,95,970      cycles:u                                                      (41.27%)
    16.750712678     1,21,05,64,151      instructions:u            #    1.58  insn per cycle           (51.58%)
    17.060912565          89,89,912      branch-misses:u                                               (48.81%)
    17.060912565        1,11,83,307      L1-dcache-load-misses                                         (48.44%)
    17.060912565           8,21,626      L1-icache-load-misses                                         (48.44%)
    17.060912565           3,77,342      dTLB-load-misses                                              (48.63%)
    17.060912565              1,852      dTLB-store-misses                                             (40.86%)
    17.060912565              4,655      iTLB-load-misses                                              (41.24%)
    17.060912565          90,32,660      branch-load-misses                                            (41.24%)
    17.060912565           9,71,143      L2-misses                                                     (41.24%)
    17.060912565       83,73,49,796      cycles:u                                                      (41.08%)
    17.060912565     1,13,95,87,563      instructions:u            #    1.48  insn per cycle           (50.11%)
    17.371056396          81,02,861      branch-misses:u                                               (50.52%)
    17.371056396        1,11,94,379      L1-dcache-load-misses                                         (51.76%)
    17.371056396           8,59,997      L1-icache-load-misses                                         (53.08%)
    17.371056396           4,28,634      dTLB-load-misses                                              (54.11%)
    17.371056396              1,550      dTLB-store-misses                                             (40.45%)
    17.371056396              9,391      iTLB-load-misses                                              (39.21%)
    17.371056396          79,70,790      branch-load-misses                                            (37.92%)
    17.371056396          14,57,494      L2-misses                                                     (36.63%)
    17.371056396       82,14,39,199      cycles:u                                                      (36.33%)
    17.371056396       95,86,18,634      instructions:u            #    1.25  insn per cycle           (49.20%)
    17.681228017          77,84,680      branch-misses:u                                               (51.59%)
    17.681228017          97,76,695      L1-dcache-load-misses                                         (51.52%)
    17.681228017           9,24,182      L1-icache-load-misses                                         (50.21%)
    17.681228017           4,22,486      dTLB-load-misses                                              (48.88%)
    17.681228017                674      dTLB-store-misses                                             (38.11%)
    17.681228017              7,740      iTLB-load-misses                                              (38.16%)
    17.681228017          76,06,344      branch-load-misses                                            (39.45%)
    17.681228017          13,92,928      L2-misses                                                     (40.80%)
    17.681228017       82,58,13,970      cycles:u                                                      (41.29%)
    17.681228017       96,35,76,390      instructions:u            #    1.25  insn per cycle           (51.57%)
    17.991389436          83,63,288      branch-misses:u                                               (49.62%)
    17.991389436        1,10,76,593      L1-dcache-load-misses                                         (48.41%)
    17.991389436           7,26,587      L1-icache-load-misses                                         (48.41%)
    17.991389436           4,10,113      dTLB-load-misses                                              (48.40%)
    17.991389436                666      dTLB-store-misses                                             (40.06%)
    17.991389436              5,960      iTLB-load-misses                                              (41.27%)
    17.991389436          82,51,014      branch-load-misses                                            (41.27%)
    17.991389436          12,21,894      L2-misses                                                     (41.28%)
    17.991389436       84,21,62,110      cycles:u                                                      (41.27%)
    17.991389436     1,03,78,59,448      instructions:u            #    1.35  insn per cycle           (50.91%)
    18.301522282          88,43,578      branch-misses:u                                               (48.43%)
    18.301522282        1,00,19,428      L1-dcache-load-misses                                         (48.44%)
    18.301522282           8,31,996      L1-icache-load-misses                                         (49.71%)
    18.301522282           3,94,000      dTLB-load-misses                                              (50.97%)
    18.301522282                865      dTLB-store-misses                                             (41.24%)
    18.301522282              6,602      iTLB-load-misses                                              (41.24%)
    18.301522282          88,75,031      branch-load-misses                                            (41.26%)
    18.301522282          10,31,780      L2-misses                                                     (40.00%)
    18.301522282       84,29,92,610      cycles:u                                                      (38.71%)
    18.301522282     1,16,15,19,129      instructions:u            #    1.50  insn per cycle           (48.44%)
    18.611703210          89,06,117      branch-misses:u                                               (50.30%)
    18.611703210        1,05,24,401      L1-dcache-load-misses                                         (51.58%)
    18.611703210           7,96,166      L1-icache-load-misses                                         (51.59%)
    18.611703210           3,51,014      dTLB-load-misses                                              (51.58%)
    18.611703210              4,506      dTLB-store-misses                                             (40.68%)
    18.611703210              6,900      iTLB-load-misses                                              (39.39%)
    18.611703210          83,36,524      branch-load-misses                                            (38.10%)
    18.611703210          14,98,855      L2-misses                                                     (38.10%)
    18.611703210       83,09,41,319      cycles:u                                                      (38.69%)
    18.611703210     1,11,17,42,113      instructions:u            #    1.44  insn per cycle           (49.00%)
    18.921883969          91,38,162      branch-misses:u                                               (51.60%)
    18.921883969        1,04,77,542      L1-dcache-load-misses                                         (51.60%)
    18.921883969           8,59,141      L1-icache-load-misses                                         (50.41%)
    18.921883969           3,95,130      dTLB-load-misses                                              (49.10%)
    18.921883969              2,305      dTLB-store-misses                                             (38.08%)
    18.921883969             10,927      iTLB-load-misses                                              (38.08%)
    18.921883969          90,70,556      branch-load-misses                                            (39.26%)
    18.921883969          10,70,199      L2-misses                                                     (40.58%)
    18.921883969       82,26,86,203      cycles:u                                                      (41.28%)
    18.921883969     1,00,07,90,815      instructions:u            #    1.29  insn per cycle           (51.60%)
    19.232060127          87,63,439      branch-misses:u                                               (49.79%)
    19.232060127        1,03,79,671      L1-dcache-load-misses                                         (48.51%)
    19.232060127          10,18,258      L1-icache-load-misses                                         (48.39%)
    19.232060127           2,41,319      dTLB-load-misses                                              (48.40%)
    19.232060127              1,918      dTLB-store-misses                                             (39.87%)
    19.232060127              8,347      iTLB-load-misses                                              (41.16%)
    19.232060127          89,02,203      branch-load-misses                                            (41.30%)
    19.232060127           8,67,626      L2-misses                                                     (41.28%)
    19.232060127       81,16,78,215      cycles:u                                                      (41.28%)
    19.232060127     1,02,35,08,297      instructions:u            #    1.32  insn per cycle           (51.10%)
    19.542249736          84,18,153      branch-misses:u                                               (48.42%)
    19.542249736        1,05,86,866      L1-dcache-load-misses                                         (49.45%)
    19.542249736           9,66,614      L1-icache-load-misses                                         (50.78%)
    19.542249736           3,08,179      dTLB-load-misses                                              (52.06%)
    19.542249736              8,633      dTLB-store-misses                                             (41.30%)
    19.542249736              8,305      iTLB-load-misses                                              (41.29%)
    19.542249736          77,02,145      branch-load-misses                                            (40.21%)
    19.542249736          14,79,587      L2-misses                                                     (38.91%)
    19.542249736       82,39,82,046      cycles:u                                                      (37.60%)
    19.542249736     1,10,63,38,355      instructions:u            #    1.43  insn per cycle           (48.37%)
    19.852440640          75,93,029      branch-misses:u                                               (51.34%)
    19.852440640        1,26,62,269      L1-dcache-load-misses                                         (51.58%)
    19.852440640           8,40,322      L1-icache-load-misses                                         (51.60%)
    19.852440640           4,02,412      dTLB-load-misses                                              (51.22%)
    19.852440640              1,473      dTLB-store-misses                                             (39.63%)
    19.852440640             11,158      iTLB-load-misses                                              (38.35%)
    19.852440640          75,35,656      branch-load-misses                                            (38.08%)
    19.852440640          12,86,666      L2-misses                                                     (38.45%)
    19.852440640       81,50,80,107      cycles:u                                                      (39.74%)
    19.852440640       96,95,66,603      instructions:u            #    1.25  insn per cycle           (50.05%)
    20.162638526          88,54,915      branch-misses:u                                               (51.59%)
    20.162638526        1,35,69,417      L1-dcache-load-misses                                         (50.65%)
    20.162638526           6,68,643      L1-icache-load-misses                                         (49.34%)
    20.162638526           3,66,262      dTLB-load-misses                                              (48.41%)
    20.162638526              1,743      dTLB-store-misses                                             (38.09%)
    20.162638526              6,251      iTLB-load-misses                                              (39.03%)
    20.162638526          83,78,663      branch-load-misses                                            (40.34%)
    20.162638526           9,78,620      L2-misses                                                     (41.27%)
    20.162638526       84,00,53,471      cycles:u                                                      (41.28%)
    20.162638526     1,11,92,80,424      instructions:u            #    1.44  insn per cycle           (51.59%)
    20.472772864          80,46,015      branch-misses:u                                               (48.75%)
    20.472772864        1,12,35,744      L1-dcache-load-misses                                         (48.43%)
    20.472772864           8,96,195      L1-icache-load-misses                                         (48.37%)
    20.472772864           3,06,221      dTLB-load-misses                                              (48.65%)
    20.472772864              1,234      dTLB-store-misses                                             (40.91%)
    20.472772864              8,420      iTLB-load-misses                                              (41.27%)
    20.472772864          83,92,214      branch-load-misses                                            (41.30%)
    20.472772864          11,34,663      L2-misses                                                     (41.29%)
    20.472772864       82,42,76,087      cycles:u                                                      (41.04%)
    20.472772864     1,13,65,57,275      instructions:u            #    1.46  insn per cycle           (50.07%)
    20.782982684          83,05,925      branch-misses:u                                               (47.99%)
    20.782982684          98,87,438      L1-dcache-load-misses                                         (49.26%)
    20.782982684          10,04,780      L1-icache-load-misses                                         (50.53%)
    20.782982684           3,78,575      dTLB-load-misses                                              (51.56%)
    20.782982684              2,021      dTLB-store-misses                                             (41.25%)
    20.782982684             10,447      iTLB-load-misses                                              (41.69%)
    20.782982684          84,06,961      branch-load-misses                                            (40.46%)
    20.782982684          11,60,447      L2-misses                                                     (39.16%)
    20.782982684       81,37,11,893      cycles:u                                                      (38.10%)
    20.782982684     1,05,85,92,342      instructions:u            #    1.36  insn per cycle           (48.41%)
    21.093148937          89,02,499      branch-misses:u                                               (51.60%)
    21.093148937        1,19,12,983      L1-dcache-load-misses                                         (51.58%)
    21.093148937           7,73,017      L1-icache-load-misses                                         (51.51%)
    21.093148937           4,74,369      dTLB-load-misses                                              (50.17%)
    21.093148937              4,815      dTLB-store-misses                                             (38.56%)
    21.093148937             10,448      iTLB-load-misses                                              (38.11%)
    21.093148937          89,34,500      branch-load-misses                                            (38.19%)
    21.093148937          12,57,936      L2-misses                                                     (39.49%)
    21.093148937       81,29,73,969      cycles:u                                                      (40.78%)
    21.093148937       93,06,78,761      instructions:u            #    1.19  insn per cycle           (51.10%)
    21.403328593          77,35,073      branch-misses:u                                               (50.96%)
    21.403328593        1,09,00,385      L1-dcache-load-misses                                         (49.63%)
    21.403328593          10,12,731      L1-icache-load-misses                                         (48.46%)
    21.403328593           3,83,644      dTLB-load-misses                                              (48.48%)
    21.403328593              2,510      dTLB-store-misses                                             (38.76%)
    21.403328593              9,437      iTLB-load-misses                                              (40.00%)
    21.403328593          78,49,752      branch-load-misses                                            (41.22%)
    21.403328593          12,60,874      L2-misses                                                     (41.20%)
    21.403328593       81,98,34,187      cycles:u                                                      (41.27%)
    21.403328593       85,00,25,340      instructions:u            #    1.09  insn per cycle           (51.61%)
    21.713533000          86,82,530      branch-misses:u                                               (48.44%)
    21.713533000          96,75,887      L1-dcache-load-misses                                         (48.42%)
    21.713533000           8,26,968      L1-icache-load-misses                                         (48.42%)
    21.713533000           3,09,284      dTLB-load-misses                                              (49.70%)
    21.713533000              2,857      dTLB-store-misses                                             (41.26%)
    21.713533000              9,447      iTLB-load-misses                                              (41.26%)
    21.713533000          85,93,876      branch-load-misses                                            (41.27%)
    21.713533000           9,39,004      L2-misses                                                     (41.26%)
    21.713533000       82,00,71,691      cycles:u                                                      (39.99%)
    21.713533000     1,10,66,47,570      instructions:u            #    1.42  insn per cycle           (49.01%)
    22.023720660          88,49,213      branch-misses:u                                               (49.02%)
    22.023720660        1,27,60,931      L1-dcache-load-misses                                         (50.30%)
    22.023720660           7,04,352      L1-icache-load-misses                                         (51.58%)
    22.023720660           3,38,341      dTLB-load-misses                                              (51.58%)
    22.023720660                647      dTLB-store-misses                                             (41.25%)
    22.023720660              4,523      iTLB-load-misses                                              (40.68%)
    22.023720660          92,56,188      branch-load-misses                                            (39.39%)
    22.023720660           7,90,366      L2-misses                                                     (38.10%)
    22.023720660       84,47,02,231      cycles:u                                                      (38.11%)
    22.023720660     1,16,72,78,108      instructions:u            #    1.49  insn per cycle           (48.43%)
    22.333867548          93,41,507      branch-misses:u                                               (51.59%)
    22.333867548        1,34,74,126      L1-dcache-load-misses                                         (51.59%)
    22.333867548           6,59,452      L1-icache-load-misses                                         (51.59%)
    22.333867548           3,49,317      dTLB-load-misses                                              (50.40%)
    22.333867548              1,422      dTLB-store-misses                                             (38.80%)
    22.333867548              4,187      iTLB-load-misses                                              (38.09%)
    22.333867548          92,07,728      branch-load-misses                                            (38.09%)
    22.333867548           8,82,565      L2-misses                                                     (39.28%)
    22.333867548       85,01,55,424      cycles:u                                                      (40.57%)
    22.333867548     1,12,34,82,577      instructions:u            #    1.44  insn per cycle           (50.88%)
    22.644037612          91,00,030      branch-misses:u                                               (51.10%)
    22.644037612        1,14,12,286      L1-dcache-load-misses                                         (49.81%)
    22.644037612           6,79,250      L1-icache-load-misses                                         (48.52%)
    22.644037612           3,87,194      dTLB-load-misses                                              (48.42%)
    22.644037612              2,011      dTLB-store-misses                                             (38.59%)
    22.644037612              5,257      iTLB-load-misses                                              (39.87%)
    22.644037612          90,02,749      branch-load-misses                                            (41.16%)
    22.644037612           9,44,258      L2-misses                                                     (41.26%)
    22.644037612       85,17,16,611      cycles:u                                                      (41.26%)
    22.644037612     1,15,82,57,765      instructions:u            #    1.48  insn per cycle           (51.58%)
    22.954244082          90,08,742      branch-misses:u                                               (48.42%)
    22.954244082        1,15,86,734      L1-dcache-load-misses                                         (48.42%)
    22.954244082           7,20,140      L1-icache-load-misses                                         (48.42%)
    22.954244082           3,16,002      dTLB-load-misses                                              (49.48%)
    22.954244082              2,290      dTLB-store-misses                                             (41.27%)
    22.954244082              3,475      iTLB-load-misses                                              (41.26%)
    22.954244082          89,44,770      branch-load-misses                                            (41.26%)
    22.954244082           8,01,845      L2-misses                                                     (41.26%)
    22.954244082       85,28,66,543      cycles:u                                                      (40.20%)
    22.954244082     1,22,79,36,701      instructions:u            #    1.57  insn per cycle           (49.23%)
    23.264414683          85,20,618      branch-misses:u                                               (48.79%)
    23.264414683        1,55,32,183      L1-dcache-load-misses                                         (50.08%)
    23.264414683           6,72,517      L1-icache-load-misses                                         (51.36%)
    23.264414683           4,66,325      dTLB-load-misses                                              (51.59%)
    23.264414683              8,124      dTLB-store-misses                                             (41.27%)
    23.264414683              3,689      iTLB-load-misses                                              (40.90%)
    23.264414683          92,16,102      branch-load-misses                                            (39.61%)
    23.264414683          10,00,325      L2-misses                                                     (38.33%)
    23.264414683       84,97,35,344      cycles:u                                                      (38.10%)
    23.264414683     1,13,83,44,175      instructions:u            #    1.45  insn per cycle           (48.41%)
#           time             counts unit events
    23.574599379          92,31,564      branch-misses:u                                               (51.59%)
    23.574599379        1,10,66,138      L1-dcache-load-misses                                         (51.59%)
    23.574599379           7,98,688      L1-icache-load-misses                                         (51.59%)
    23.574599379           3,78,298      dTLB-load-misses                                              (50.64%)
    23.574599379              1,496      dTLB-store-misses                                             (39.03%)
    23.574599379              5,417      iTLB-load-misses                                              (38.10%)
    23.574599379          89,94,826      branch-load-misses                                            (38.10%)
    23.574599379          10,02,804      L2-misses                                                     (39.04%)
    23.574599379       84,61,95,079      cycles:u                                                      (40.33%)
    23.574599379     1,13,02,03,280      instructions:u            #    1.44  insn per cycle           (50.64%)
    23.884778684          90,57,492      branch-misses:u                                               (51.33%)
    23.884778684        1,03,25,909      L1-dcache-load-misses                                         (50.05%)
    23.884778684           8,12,661      L1-icache-load-misses                                         (48.76%)
    23.884778684           4,18,389      dTLB-load-misses                                              (48.42%)
    23.884778684              2,451      dTLB-store-misses                                             (38.34%)
    23.884778684              4,620      iTLB-load-misses                                              (39.63%)
    23.884778684          90,80,100      branch-load-misses                                            (40.92%)
    23.884778684          10,30,738      L2-misses                                                     (41.26%)
    23.884778684       84,96,72,471      cycles:u                                                      (41.27%)
    23.884778684     1,13,21,59,543      instructions:u            #    1.44  insn per cycle           (51.58%)
    24.194967933          87,90,585      branch-misses:u                                               (48.43%)
    24.194967933        1,24,14,452      L1-dcache-load-misses                                         (48.43%)
    24.194967933           6,72,728      L1-icache-load-misses                                         (48.42%)
    24.194967933           4,09,815      dTLB-load-misses                                              (49.24%)
    24.194967933              4,874      dTLB-store-misses                                             (41.25%)
    24.194967933              4,797      iTLB-load-misses                                              (41.25%)
    24.194967933          84,56,463      branch-load-misses                                            (41.27%)
    24.194967933          10,00,318      L2-misses                                                     (41.27%)
    24.194967933       79,50,42,053      cycles:u                                                      (40.45%)
    24.194967933     1,05,57,37,695      instructions:u            #    1.34  insn per cycle           (49.48%)
    24.505164256          87,22,404      branch-misses:u                                               (48.55%)
    24.505164256        1,64,87,566      L1-dcache-load-misses                                         (49.84%)
    24.505164256           6,19,949      L1-icache-load-misses                                         (51.12%)
    24.505164256           4,11,851      dTLB-load-misses                                              (51.58%)
    24.505164256              1,260      dTLB-store-misses                                             (41.26%)
    24.505164256              5,257      iTLB-load-misses                                              (41.14%)
    24.505164256          91,32,975      branch-load-misses                                            (39.85%)
    24.505164256          14,63,677      L2-misses                                                     (38.57%)
    24.505164256       84,41,75,892      cycles:u                                                      (38.11%)
    24.505164256     1,05,76,80,322      instructions:u            #    1.34  insn per cycle           (48.42%)
    24.815357865          91,82,729      branch-misses:u                                               (51.59%)
    24.815357865        1,20,97,656      L1-dcache-load-misses                                         (51.60%)
    24.815357865           7,41,386      L1-icache-load-misses                                         (51.58%)
    24.815357865           4,08,343      dTLB-load-misses                                              (50.87%)
    24.815357865              4,230      dTLB-store-misses                                             (39.26%)
    24.815357865              4,663      iTLB-load-misses                                              (38.09%)
    24.815357865          89,29,959      branch-load-misses                                            (38.11%)
    24.815357865           9,71,014      L2-misses                                                     (38.81%)
    24.815357865       84,92,53,928      cycles:u                                                      (40.10%)
    24.815357865     1,12,16,75,064      instructions:u            #    1.42  insn per cycle           (50.42%)
    25.125570222          90,99,147      branch-misses:u                                               (51.58%)
    25.125570222        1,09,53,316      L1-dcache-load-misses                                         (50.30%)
    25.125570222           6,93,414      L1-icache-load-misses                                         (49.01%)
    25.125570222           3,76,400      dTLB-load-misses                                              (48.42%)
    25.125570222              4,461      dTLB-store-misses                                             (38.10%)
    25.125570222              3,707      iTLB-load-misses                                              (39.38%)
    25.125570222          89,62,119      branch-load-misses                                            (40.67%)
    25.125570222          10,14,684      L2-misses                                                     (41.26%)
    25.125570222       85,07,68,242      cycles:u                                                      (41.26%)
    25.125570222     1,15,34,40,815      instructions:u            #    1.46  insn per cycle           (51.58%)
    25.435745592          90,87,564      branch-misses:u                                               (48.43%)
    25.435745592          98,73,098      L1-dcache-load-misses                                         (48.42%)
    25.435745592           6,99,582      L1-icache-load-misses                                         (48.42%)
    25.435745592           2,76,245      dTLB-load-misses                                              (48.99%)
    25.435745592              2,017      dTLB-store-misses                                             (41.25%)
    25.435745592              3,780      iTLB-load-misses                                              (41.27%)
    25.435745592          91,10,120      branch-load-misses                                            (41.26%)
    25.435745592           8,21,050      L2-misses                                                     (41.27%)
    25.435745592       85,07,97,848      cycles:u                                                      (40.70%)
    25.435745592     1,25,20,95,814      instructions:u            #    1.59  insn per cycle           (49.73%)
    25.745929664          92,41,168      branch-misses:u                                               (48.42%)
    25.745929664          93,86,493      L1-dcache-load-misses                                         (49.58%)
    25.745929664           7,58,472      L1-icache-load-misses                                         (50.87%)
    25.745929664           2,40,183      dTLB-load-misses                                              (51.58%)
    25.745929664              1,679      dTLB-store-misses                                             (41.27%)
    25.745929664              2,886      iTLB-load-misses                                              (41.26%)
    25.745929664          91,89,808      branch-load-misses                                            (40.11%)
    25.745929664           6,83,191      L2-misses                                                     (38.82%)
    25.745929664       85,23,26,821      cycles:u                                                      (38.10%)
    25.745929664     1,27,42,42,656      instructions:u            #    1.61  insn per cycle           (48.42%)
    26.056124541          87,78,626      branch-misses:u                                               (51.46%)
    26.056124541        1,31,82,200      L1-dcache-load-misses                                         (51.57%)
    26.056124541           7,29,315      L1-icache-load-misses                                         (51.58%)
    26.056124541           3,86,060      dTLB-load-misses                                              (51.12%)
    26.056124541                711      dTLB-store-misses                                             (39.51%)
    26.056124541              3,541      iTLB-load-misses                                              (38.23%)
    26.056124541          92,88,394      branch-load-misses                                            (38.11%)
    26.056124541           9,21,362      L2-misses                                                     (38.56%)
    26.056124541       85,04,85,516      cycles:u                                                      (39.85%)
    26.056124541     1,13,86,04,580      instructions:u            #    1.44  insn per cycle           (50.16%)
    26.366267514          88,14,035      branch-misses:u                                               (51.58%)
    26.366267514        1,26,29,846      L1-dcache-load-misses                                         (50.53%)
    26.366267514           5,96,048      L1-icache-load-misses                                         (49.24%)
    26.366267514           3,32,693      dTLB-load-misses                                              (48.41%)
    26.366267514              2,406      dTLB-store-misses                                             (38.10%)
    26.366267514              3,430      iTLB-load-misses                                              (39.14%)
    26.366267514          91,19,809      branch-load-misses                                            (40.43%)
    26.366267514           9,18,737      L2-misses                                                     (41.27%)
    26.366267514       81,97,88,575      cycles:u                                                      (41.27%)
    26.366267514     1,13,91,80,159      instructions:u            #    1.44  insn per cycle           (51.58%)
    26.676456845          89,73,201      branch-misses:u                                               (48.66%)
    26.676456845        1,28,63,511      L1-dcache-load-misses                                         (48.42%)
    26.676456845           5,95,002      L1-icache-load-misses                                         (48.42%)
    26.676456845           3,30,148      dTLB-load-misses                                              (48.77%)
    26.676456845              2,393      dTLB-store-misses                                             (41.03%)
    26.676456845              4,713      iTLB-load-misses                                              (41.26%)
    26.676456845          90,39,839      branch-load-misses                                            (41.26%)
    26.676456845           8,38,597      L2-misses                                                     (41.26%)
    26.676456845       84,77,53,139      cycles:u                                                      (40.92%)
    26.676456845     1,19,45,70,918      instructions:u            #    1.51  insn per cycle           (49.95%)
    26.986639693          88,90,842      branch-misses:u                                               (48.42%)
    26.986639693        1,41,36,074      L1-dcache-load-misses                                         (49.35%)
    26.986639693           7,43,717      L1-icache-load-misses                                         (50.64%)
    26.986639693           4,42,148      dTLB-load-misses                                              (51.58%)
    26.986639693              9,412      dTLB-store-misses                                             (41.26%)
    26.986639693              3,988      iTLB-load-misses                                              (41.27%)
    26.986639693          91,39,793      branch-load-misses                                            (40.33%)
    26.986639693           9,11,935      L2-misses                                                     (39.04%)
    26.986639693       85,07,13,313      cycles:u                                                      (38.10%)
    26.986639693     1,14,03,67,045      instructions:u            #    1.44  insn per cycle           (48.42%)
    27.296822815          91,33,112      branch-misses:u                                               (51.23%)
    27.296822815        1,27,90,788      L1-dcache-load-misses                                         (51.58%)
    27.296822815           6,34,807      L1-icache-load-misses                                         (51.58%)
    27.296822815           3,42,487      dTLB-load-misses                                              (51.35%)
    27.296822815              5,910      dTLB-store-misses                                             (39.75%)
    27.296822815              3,819      iTLB-load-misses                                              (38.46%)
    27.296822815          92,47,268      branch-load-misses                                            (38.10%)
    27.296822815           8,20,874      L2-misses                                                     (38.33%)
    27.296822815       85,07,77,892      cycles:u                                                      (39.62%)
    27.296822815     1,18,31,48,258      instructions:u            #    1.49  insn per cycle           (49.93%)
    27.607033510          90,39,586      branch-misses:u                                               (51.58%)
    27.607033510        1,07,25,961      L1-dcache-load-misses                                         (50.77%)
    27.607033510           8,07,867      L1-icache-load-misses                                         (49.48%)
    27.607033510           3,64,407      dTLB-load-misses                                              (48.42%)
    27.607033510              1,081      dTLB-store-misses                                             (38.10%)
    27.607033510              4,192      iTLB-load-misses                                              (38.91%)
    27.607033510          89,03,185      branch-load-misses                                            (40.20%)
    27.607033510          10,47,570      L2-misses                                                     (41.26%)
    27.607033510       84,84,92,290      cycles:u                                                      (41.26%)
    27.607033510     1,16,24,54,291      instructions:u            #    1.46  insn per cycle           (51.58%)
    27.917200455          90,61,617      branch-misses:u                                               (48.89%)
    27.917200455        1,13,19,402      L1-dcache-load-misses                                         (48.41%)
    27.917200455           9,01,850      L1-icache-load-misses                                         (48.42%)
    27.917200455           3,57,979      dTLB-load-misses                                              (48.52%)
    27.917200455                429      dTLB-store-misses                                             (40.79%)
    27.917200455              4,623      iTLB-load-misses                                              (41.27%)
    27.917200455          90,62,766      branch-load-misses                                            (41.27%)
    27.917200455           9,69,121      L2-misses                                                     (41.26%)
    27.917200455       84,53,16,175      cycles:u                                                      (41.16%)
    27.917200455     1,10,95,17,712      instructions:u            #    1.40  insn per cycle           (50.19%)
    28.227387452          84,25,601      branch-misses:u                                               (48.42%)
    28.227387452        1,28,32,083      L1-dcache-load-misses                                         (49.11%)
    28.227387452           8,27,929      L1-icache-load-misses                                         (50.40%)
    28.227387452           3,96,013      dTLB-load-misses                                              (51.58%)
    28.227387452             12,312      dTLB-store-misses                                             (41.27%)
    28.227387452              5,287      iTLB-load-misses                                              (41.27%)
    28.227387452          87,13,734      branch-load-misses                                            (40.58%)
    28.227387452          10,88,329      L2-misses                                                     (39.29%)
    28.227387452       84,76,33,045      cycles:u                                                      (38.10%)
    28.227387452     1,14,86,88,781      instructions:u            #    1.44  insn per cycle           (48.42%)
    28.537573305          88,30,260      branch-misses:u                                               (50.99%)
    28.537573305        1,19,76,477      L1-dcache-load-misses                                         (51.58%)
    28.537573305           8,22,787      L1-icache-load-misses                                         (51.58%)
    28.537573305           4,19,330      dTLB-load-misses                                              (51.58%)
    28.537573305              9,210      dTLB-store-misses                                             (39.99%)
    28.537573305              6,064      iTLB-load-misses                                              (38.70%)
    28.537573305          83,60,996      branch-load-misses                                            (38.10%)
    28.537573305          11,26,699      L2-misses                                                     (38.10%)
    28.537573305       84,57,43,331      cycles:u                                                      (39.38%)
    28.537573305     1,11,65,80,700      instructions:u            #    1.40  insn per cycle           (49.70%)
    28.847782578          92,70,416      branch-misses:u                                               (51.58%)
    28.847782578        1,08,83,721      L1-dcache-load-misses                                         (51.01%)
    28.847782578           8,72,951      L1-icache-load-misses                                         (49.72%)
    28.847782578           3,57,569      dTLB-load-misses                                              (48.44%)
    28.847782578              1,456      dTLB-store-misses                                             (38.10%)
    28.847782578              4,044      iTLB-load-misses                                              (38.67%)
    28.847782578          93,14,367      branch-load-misses                                            (39.96%)
    28.847782578           9,31,902      L2-misses                                                     (41.25%)
    28.847782578       85,20,74,686      cycles:u                                                      (41.26%)
    28.847782578     1,13,83,11,333      instructions:u            #    1.43  insn per cycle           (51.58%)
    29.157956226          95,08,864      branch-misses:u                                               (49.14%)
    29.157956226        1,05,10,369      L1-dcache-load-misses                                         (48.42%)
    29.157956226           8,80,554      L1-icache-load-misses                                         (48.42%)
    29.157956226           2,66,207      dTLB-load-misses                                              (48.42%)
    29.157956226              1,058      dTLB-store-misses                                             (40.54%)
    29.157956226              3,332      iTLB-load-misses                                              (41.27%)
    29.157956226          95,19,083      branch-load-misses                                            (41.27%)
    29.157956226           7,24,825      L2-misses                                                     (41.27%)
    29.157956226       85,44,54,105      cycles:u                                                      (41.27%)
    29.157956226     1,19,40,68,726      instructions:u            #    1.50  insn per cycle           (50.43%)
    29.468135856          91,27,911      branch-misses:u                                               (48.42%)
    29.468135856        1,09,33,882      L1-dcache-load-misses                                         (48.87%)
    29.468135856           8,55,118      L1-icache-load-misses                                         (50.16%)
    29.468135856           3,20,156      dTLB-load-misses                                              (51.44%)
    29.468135856             10,191      dTLB-store-misses                                             (41.26%)
    29.468135856              3,293      iTLB-load-misses                                              (41.27%)
    29.468135856          83,03,884      branch-load-misses                                            (40.82%)
    29.468135856          13,64,703      L2-misses                                                     (39.53%)
    29.468135856       84,33,80,783      cycles:u                                                      (38.24%)
    29.468135856     1,21,41,68,565      instructions:u            #    1.52  insn per cycle           (48.42%)
    29.778331326          89,10,240      branch-misses:u                                               (50.75%)
    29.778331326        1,20,53,327      L1-dcache-load-misses                                         (51.58%)
    29.778331326           7,64,661      L1-icache-load-misses                                         (51.58%)
    29.778331326           3,41,530      dTLB-load-misses                                              (51.58%)
    29.778331326              1,426      dTLB-store-misses                                             (40.23%)
    29.778331326              3,389      iTLB-load-misses                                              (38.94%)
    29.778331326          90,87,165      branch-load-misses                                            (38.11%)
    29.778331326           8,53,229      L2-misses                                                     (38.11%)
    29.778331326       85,52,68,752      cycles:u                                                      (39.14%)
    29.778331326     1,19,31,48,592      instructions:u            #    1.49  insn per cycle           (49.45%)
    30.088513373          86,76,853      branch-misses:u                                               (51.58%)
    30.088513373        1,41,69,658      L1-dcache-load-misses                                         (51.25%)
    30.088513373           7,11,566      L1-icache-load-misses                                         (49.96%)
    30.088513373           2,93,376      dTLB-load-misses                                              (48.67%)
    30.088513373              1,183      dTLB-store-misses                                             (38.10%)
    30.088513373              3,237      iTLB-load-misses                                              (38.43%)
    30.088513373          90,81,548      branch-load-misses                                            (39.72%)
    30.088513373          10,02,672      L2-misses                                                     (41.00%)
    30.088513373       85,08,01,101      cycles:u                                                      (41.27%)
    30.088513373     1,19,24,39,959      instructions:u            #    1.49  insn per cycle           (51.58%)
    30.398661477          87,05,075      branch-misses:u                                               (49.37%)
    30.398661477        1,37,08,565      L1-dcache-load-misses                                         (48.41%)
    30.398661477           6,50,007      L1-icache-load-misses                                         (48.41%)
    30.398661477           2,45,837      dTLB-load-misses                                              (48.41%)
    30.398661477              1,099      dTLB-store-misses                                             (40.30%)
    30.398661477              3,457      iTLB-load-misses                                              (41.27%)
    30.398661477          84,61,863      branch-load-misses                                            (41.27%)
    30.398661477           7,64,005      L2-misses                                                     (41.27%)
    30.398661477       85,09,86,337      cycles:u                                                      (41.27%)
    30.398661477     1,25,36,52,563      instructions:u            #    1.57  insn per cycle           (50.67%)
    30.708844465          93,63,918      branch-misses:u                                               (48.43%)
    30.708844465        1,08,59,789      L1-dcache-load-misses                                         (48.64%)
    30.708844465           8,60,652      L1-icache-load-misses                                         (49.93%)
    30.708844465           1,97,107      dTLB-load-misses                                              (51.22%)
    30.708844465              1,025      dTLB-store-misses                                             (41.26%)
    30.708844465              3,962      iTLB-load-misses                                              (41.26%)
    30.708844465          94,44,790      branch-load-misses                                            (41.04%)
    30.708844465           6,58,468      L2-misses                                                     (39.76%)
    30.708844465       85,12,57,879      cycles:u                                                      (38.47%)
    30.708844465     1,21,24,18,523      instructions:u            #    1.52  insn per cycle           (48.42%)
    31.019039139          96,38,842      branch-misses:u                                               (50.52%)
    31.019039139        1,08,16,841      L1-dcache-load-misses                                         (51.58%)
    31.019039139           8,47,303      L1-icache-load-misses                                         (51.58%)
    31.019039139           2,02,849      dTLB-load-misses                                              (51.58%)
    31.019039139              3,373      dTLB-store-misses                                             (40.46%)
    31.019039139              3,566      iTLB-load-misses                                              (39.17%)
    31.019039139          92,71,503      branch-load-misses                                            (38.10%)
    31.019039139           8,83,936      L2-misses                                                     (38.10%)
    31.019039139       85,02,08,068      cycles:u                                                      (38.90%)
    31.019039139     1,19,07,55,634      instructions:u            #    1.49  insn per cycle           (49.22%)
#           time             counts unit events
    31.329244857          84,16,731      branch-misses:u                                               (51.57%)
    31.329244857          86,84,628      L1-dcache-load-misses                                         (51.48%)
    31.329244857           7,36,468      L1-icache-load-misses                                         (50.19%)
    31.329244857           2,02,536      dTLB-load-misses                                              (48.91%)
    31.329244857                860      dTLB-store-misses                                             (38.11%)
    31.329244857              2,984      iTLB-load-misses                                              (38.20%)
    31.329244857          90,93,677      branch-load-misses                                            (39.49%)
    31.329244857           5,96,061      L2-misses                                                     (40.77%)
    31.329244857       79,84,59,585      cycles:u                                                      (41.26%)
    31.329244857     1,10,68,57,673      instructions:u            #    1.38  insn per cycle           (51.58%)
    31.639389955          56,03,800      branch-misses:u                                               (49.60%)
    31.639389955          53,19,048      L1-dcache-load-misses                                         (48.41%)
    31.639389955           4,71,847      L1-icache-load-misses                                         (48.43%)
    31.639389955             87,900      dTLB-load-misses                                              (48.41%)
    31.639389955                566      dTLB-store-misses                                             (40.08%)
    31.639389955              2,183      iTLB-load-misses                                              (41.27%)
    31.639389955          47,86,158      branch-load-misses                                            (41.26%)
    31.639389955           3,93,823      L2-misses                                                     (41.27%)
    31.639389955       50,64,85,868      cycles:u                                                      (41.28%)
    31.639389955       71,12,60,922      instructions:u            #    0.89  insn per cycle           (50.90%)
    31.949568715          38,54,054      branch-misses:u                                               (48.41%)
    31.949568715        3,85,17,808      L1-dcache-load-misses                                         (48.41%)
    31.949568715           3,67,014      L1-icache-load-misses                                         (49.70%)
    31.949568715           7,24,852      dTLB-load-misses                                              (50.99%)
    31.949568715             57,143      dTLB-store-misses                                             (41.27%)
    31.949568715              3,314      iTLB-load-misses                                              (41.27%)
    31.949568715          28,75,657      branch-load-misses                                            (41.27%)
    31.949568715          53,66,087      L2-misses                                                     (39.98%)
    31.949568715       83,47,47,495      cycles:u                                                      (38.69%)
    31.949568715     1,28,95,74,046      instructions:u            #    1.62  insn per cycle           (48.41%)
    32.259766628          42,31,293      branch-misses:u                                               (50.28%)
    32.259766628        3,43,08,359      L1-dcache-load-misses                                         (51.57%)
    32.259766628           5,32,024      L1-icache-load-misses                                         (51.58%)
    32.259766628           7,13,526      dTLB-load-misses                                              (51.58%)
    32.259766628             46,125      dTLB-store-misses                                             (40.69%)
    32.259766628              3,953      iTLB-load-misses                                              (39.40%)
    32.259766628          46,83,342      branch-load-misses                                            (38.11%)
    32.259766628          41,64,608      L2-misses                                                     (38.11%)
    32.259766628       82,88,39,073      cycles:u                                                      (38.67%)
    32.259766628     1,24,57,76,646      instructions:u            #    1.56  insn per cycle           (48.99%)
    32.569964781          84,00,662      branch-misses:u                                               (51.59%)
    32.569964781        1,30,19,623      L1-dcache-load-misses                                         (51.59%)
    32.569964781           9,82,549      L1-icache-load-misses                                         (50.44%)
    32.569964781           1,99,521      dTLB-load-misses                                              (49.14%)
    32.569964781              8,271      dTLB-store-misses                                             (38.10%)
    32.569964781              4,336      iTLB-load-misses                                              (38.10%)
    32.569964781          74,43,681      branch-load-misses                                            (39.24%)
    32.569964781          13,48,450      L2-misses                                                     (40.54%)
    32.569964781       85,38,44,952      cycles:u                                                      (41.26%)
    32.569964781     1,35,17,36,772      instructions:u            #    1.69  insn per cycle           (51.58%)
    32.880140500          83,88,208      branch-misses:u                                               (49.84%)
    32.880140500        1,57,49,077      L1-dcache-load-misses                                         (48.55%)
    32.880140500           7,42,555      L1-icache-load-misses                                         (48.42%)
    32.880140500           4,64,556      dTLB-load-misses                                              (48.42%)
    32.880140500             19,137      dTLB-store-misses                                             (39.84%)
    32.880140500              3,987      iTLB-load-misses                                              (41.13%)
    32.880140500          69,09,973      branch-load-misses                                            (41.27%)
    32.880140500          22,74,967      L2-misses                                                     (41.26%)
    32.880140500       85,31,77,071      cycles:u                                                      (41.26%)
    32.880140500     1,15,09,52,443      instructions:u            #    1.44  insn per cycle           (51.14%)
    33.190331506          80,42,747      branch-misses:u                                               (48.42%)
    33.190331506        1,78,00,275      L1-dcache-load-misses                                         (48.42%)
    33.190331506           7,44,769      L1-icache-load-misses                                         (49.45%)
    33.190331506           3,81,612      dTLB-load-misses                                              (50.74%)
    33.190331506              2,551      dTLB-store-misses                                             (41.27%)
    33.190331506              3,979      iTLB-load-misses                                              (41.27%)
    33.190331506          92,25,668      branch-load-misses                                            (41.27%)
    33.190331506           9,29,203      L2-misses                                                     (40.24%)
    33.190331506       85,32,85,066      cycles:u                                                      (38.95%)
    33.190331506     1,19,32,65,763      instructions:u            #    1.49  insn per cycle           (48.42%)
    33.500515493          88,35,835      branch-misses:u                                               (50.04%)
    33.500515493        1,08,07,000      L1-dcache-load-misses                                         (51.33%)
    33.500515493           9,02,090      L1-icache-load-misses                                         (51.59%)
    33.500515493           3,56,278      dTLB-load-misses                                              (51.59%)
    33.500515493              8,883      dTLB-store-misses                                             (40.94%)
    33.500515493              5,909      iTLB-load-misses                                              (39.65%)
    33.500515493          86,97,277      branch-load-misses                                            (38.35%)
    33.500515493           8,26,621      L2-misses                                                     (38.09%)
    33.500515493       85,26,26,282      cycles:u                                                      (38.42%)
    33.500515493     1,19,83,21,572      instructions:u            #    1.50  insn per cycle           (48.74%)
    33.810708550          85,50,822      branch-misses:u                                               (51.58%)
    33.810708550        1,48,49,302      L1-dcache-load-misses                                         (51.57%)
    33.810708550           7,46,445      L1-icache-load-misses                                         (50.66%)
    33.810708550           4,65,441      dTLB-load-misses                                              (49.38%)
    33.810708550             12,586      dTLB-store-misses                                             (38.10%)
    33.810708550              4,243      iTLB-load-misses                                              (38.11%)
    33.810708550          79,71,784      branch-load-misses                                            (39.02%)
    33.810708550          16,86,228      L2-misses                                                     (40.30%)
    33.810708550       85,10,41,172      cycles:u                                                      (41.26%)
    33.810708550     1,10,30,54,786      instructions:u            #    1.38  insn per cycle           (51.58%)
    34.120891484          85,28,962      branch-misses:u                                               (50.08%)
    34.120891484        1,60,14,296      L1-dcache-load-misses                                         (48.79%)
    34.120891484           6,68,081      L1-icache-load-misses                                         (48.41%)
    34.120891484           4,36,544      dTLB-load-misses                                              (48.41%)
    34.120891484              5,495      dTLB-store-misses                                             (39.59%)
    34.120891484              3,947      iTLB-load-misses                                              (40.89%)
    34.120891484          81,06,368      branch-load-misses                                            (41.27%)
    34.120891484          16,32,136      L2-misses                                                     (41.27%)
    34.120891484       85,52,59,909      cycles:u                                                      (41.27%)
    34.120891484     1,13,43,42,065      instructions:u            #    1.42  insn per cycle           (51.38%)
    34.431052213          78,04,788      branch-misses:u                                               (48.42%)
    34.431052213        1,49,03,925      L1-dcache-load-misses                                         (48.41%)
    34.431052213           7,27,033      L1-icache-load-misses                                         (49.21%)
    34.431052213           3,84,494      dTLB-load-misses                                              (50.51%)
    34.431052213              5,857      dTLB-store-misses                                             (41.27%)
    34.431052213              4,329      iTLB-load-misses                                              (41.27%)
    34.431052213          71,32,900      branch-load-misses                                            (41.27%)
    34.431052213          23,95,384      L2-misses                                                     (40.47%)
    34.431052213       79,55,97,352      cycles:u                                                      (39.18%)
    34.431052213     1,06,71,09,256      instructions:u            #    1.33  insn per cycle           (48.42%)
    34.741252070          79,38,505      branch-misses:u                                               (49.81%)
    34.741252070        1,80,96,786      L1-dcache-load-misses                                         (51.10%)
    34.741252070           7,54,304      L1-icache-load-misses                                         (51.59%)
    34.741252070           4,14,770      dTLB-load-misses                                              (51.58%)
    34.741252070              8,042      dTLB-store-misses                                             (41.17%)
    34.741252070              4,295      iTLB-load-misses                                              (39.88%)
    34.741252070          84,75,804      branch-load-misses                                            (38.59%)
    34.741252070          14,33,485      L2-misses                                                     (38.11%)
    34.741252070       85,37,34,306      cycles:u                                                      (38.19%)
    34.741252070     1,22,06,64,779      instructions:u            #    1.52  insn per cycle           (48.51%)
    35.051393675          73,58,868      branch-misses:u                                               (51.59%)
    35.051393675        1,95,22,082      L1-dcache-load-misses                                         (51.59%)
    35.051393675           7,32,980      L1-icache-load-misses                                         (50.90%)
    35.051393675           4,46,423      dTLB-load-misses                                              (49.61%)
    35.051393675             15,727      dTLB-store-misses                                             (38.09%)
    35.051393675              4,725      iTLB-load-misses                                              (38.09%)
    35.051393675          72,89,101      branch-load-misses                                            (38.78%)
    35.051393675          24,97,136      L2-misses                                                     (40.07%)
    35.051393675       85,06,69,084      cycles:u                                                      (41.27%)
    35.051393675     1,18,41,61,919      instructions:u            #    1.48  insn per cycle           (51.59%)
    35.361579015          65,14,153      branch-misses:u                                               (50.31%)
    35.361579015        2,37,19,187      L1-dcache-load-misses                                         (49.02%)
    35.361579015           7,42,825      L1-icache-load-misses                                         (48.43%)
    35.361579015           4,48,045      dTLB-load-misses                                              (48.43%)
    35.361579015             38,784      dTLB-store-misses                                             (39.38%)
    35.361579015              3,571      iTLB-load-misses                                              (40.66%)
    35.361579015          68,63,365      branch-load-misses                                            (41.26%)
    35.361579015          25,60,375      L2-misses                                                     (41.26%)
    35.361579015       84,99,93,622      cycles:u                                                      (41.25%)
    35.361579015     1,23,12,99,360      instructions:u            #    1.53  insn per cycle           (51.57%)
    35.671770969           2,59,015      branch-misses:u                                               (48.42%)
    35.671770969        5,49,71,330      L1-dcache-load-misses                                         (48.42%)
    35.671770969           1,90,234      L1-icache-load-misses                                         (49.00%)
    35.671770969          10,41,172      dTLB-load-misses                                              (50.28%)
    35.671770969             77,098      dTLB-store-misses                                             (41.26%)
    35.671770969              2,309      iTLB-load-misses                                              (41.26%)
    35.671770969           2,59,169      branch-load-misses                                            (41.26%)
    35.671770969          82,76,571      L2-misses                                                     (40.70%)
    35.671770969       82,54,24,177      cycles:u                                                      (39.41%)
    35.671770969     1,27,43,34,236      instructions:u            #    1.59  insn per cycle           (48.44%)
    35.981961219           2,61,035      branch-misses:u                                               (49.58%)
    35.981961219        5,63,22,025      L1-dcache-load-misses                                         (50.86%)
    35.981961219             72,021      L1-icache-load-misses                                         (51.58%)
    35.981961219          10,97,106      dTLB-load-misses                                              (51.58%)
    35.981961219             83,133      dTLB-store-misses                                             (41.27%)
    35.981961219              2,802      iTLB-load-misses                                              (40.11%)
    35.981961219           2,58,728      branch-load-misses                                            (38.82%)
    35.981961219          78,83,160      L2-misses                                                     (38.10%)
    35.981961219       82,68,68,356      cycles:u                                                      (38.10%)
    35.981961219     1,26,50,93,904      instructions:u            #    1.58  insn per cycle           (48.42%)
    36.292144754           2,58,799      branch-misses:u                                               (51.58%)
    36.292144754        5,61,62,907      L1-dcache-load-misses                                         (51.58%)
    36.292144754             71,176      L1-icache-load-misses                                         (51.13%)
    36.292144754          10,94,119      dTLB-load-misses                                              (49.84%)
    36.292144754           1,04,212      dTLB-store-misses                                             (38.24%)
    36.292144754              2,490      iTLB-load-misses                                              (38.10%)
    36.292144754           2,61,534      branch-load-misses                                            (38.55%)
    36.292144754          80,13,548      L2-misses                                                     (39.84%)
    36.292144754       83,10,82,858      cycles:u                                                      (41.13%)
    36.292144754     1,28,24,63,014      instructions:u            #    1.60  insn per cycle           (51.44%)
    36.602344172           2,57,982      branch-misses:u                                               (50.55%)
    36.602344172        5,21,20,167      L1-dcache-load-misses                                         (49.26%)
    36.602344172             93,168      L1-icache-load-misses                                         (48.42%)
    36.602344172          10,53,308      dTLB-load-misses                                              (48.42%)
    36.602344172             93,510      dTLB-store-misses                                             (39.13%)
    36.602344172              2,941      iTLB-load-misses                                              (40.42%)
    36.602344172           2,70,615      branch-load-misses                                            (41.26%)
    36.602344172          74,63,769      L2-misses                                                     (41.26%)
    36.602344172       79,92,88,133      cycles:u                                                      (41.26%)
    36.602344172     1,18,63,46,008      instructions:u            #    1.48  insn per cycle           (51.58%)
    36.912531222           6,93,826      branch-misses:u                                               (48.42%)
    36.912531222        5,53,04,538      L1-dcache-load-misses                                         (48.42%)
    36.912531222           1,90,499      L1-icache-load-misses                                         (48.74%)
    36.912531222          10,59,464      dTLB-load-misses                                              (50.03%)
    36.912531222             98,720      dTLB-store-misses                                             (41.27%)
    36.912531222              2,503      iTLB-load-misses                                              (41.26%)
    36.912531222           6,63,056      branch-load-misses                                            (41.26%)
    36.912531222          77,47,619      L2-misses                                                     (40.94%)
    36.912531222       82,95,92,930      cycles:u                                                      (39.65%)
    36.912531222     1,27,11,29,139      instructions:u            #    1.58  insn per cycle           (48.68%)
    37.222737076          83,23,149      branch-misses:u                                               (49.33%)
    37.222737076        1,82,71,364      L1-dcache-load-misses                                         (50.61%)
    37.222737076           6,57,216      L1-icache-load-misses                                         (51.58%)
    37.222737076           4,57,814      dTLB-load-misses                                              (51.58%)
    37.222737076             23,448      dTLB-store-misses                                             (41.27%)
    37.222737076              4,414      iTLB-load-misses                                              (40.36%)
    37.222737076          65,35,042      branch-load-misses                                            (39.07%)
    37.222737076          28,21,990      L2-misses                                                     (38.10%)
    37.222737076       85,22,82,498      cycles:u                                                      (38.10%)
    37.222737076     1,13,55,81,349      instructions:u            #    1.41  insn per cycle           (48.42%)
    37.532921061          78,39,655      branch-misses:u                                               (51.59%)
    37.532921061        2,14,38,519      L1-dcache-load-misses                                         (51.58%)
    37.532921061           6,29,660      L1-icache-load-misses                                         (51.38%)
    37.532921061           4,42,973      dTLB-load-misses                                              (50.10%)
    37.532921061             19,067      dTLB-store-misses                                             (38.49%)
    37.532921061              4,663      iTLB-load-misses                                              (38.10%)
    37.532921061          82,09,019      branch-load-misses                                            (38.30%)
    37.532921061          13,59,961      L2-misses                                                     (39.59%)
    37.532921061       85,07,53,333      cycles:u                                                      (40.87%)
    37.532921061     1,11,88,92,078      instructions:u            #    1.39  insn per cycle           (51.19%)
    37.843125415          67,57,631      branch-misses:u                                               (50.81%)
    37.843125415        2,50,74,445      L1-dcache-load-misses                                         (49.51%)
    37.843125415           5,10,069      L1-icache-load-misses                                         (48.42%)
    37.843125415           5,14,223      dTLB-load-misses                                              (48.42%)
    37.843125415             10,863      dTLB-store-misses                                             (38.87%)
    37.843125415              3,479      iTLB-load-misses                                              (40.17%)
    37.843125415          84,90,126      branch-load-misses                                            (41.26%)
    37.843125415          20,54,053      L2-misses                                                     (41.26%)
    37.843125415       85,12,48,013      cycles:u                                                      (41.26%)
    37.843125415     1,16,34,38,512      instructions:u            #    1.45  insn per cycle           (51.58%)
    38.153326913          57,81,238      branch-misses:u                                               (48.42%)
    38.153326913        2,99,56,523      L1-dcache-load-misses                                         (48.42%)
    38.153326913           5,95,059      L1-icache-load-misses                                         (48.49%)
    38.153326913           6,20,730      dTLB-load-misses                                              (49.78%)
    38.153326913             59,585      dTLB-store-misses                                             (41.27%)
    38.153326913              4,357      iTLB-load-misses                                              (41.27%)
    38.153326913          47,05,865      branch-load-misses                                            (41.26%)
    38.153326913          42,17,027      L2-misses                                                     (41.20%)
    38.153326913       84,85,95,300      cycles:u                                                      (39.91%)
    38.153326913     1,16,92,38,322      instructions:u            #    1.45  insn per cycle           (48.94%)
    38.463490080           2,51,150      branch-misses:u                                               (49.08%)
    38.463490080        5,24,92,433      L1-dcache-load-misses                                         (50.36%)
    38.463490080           1,66,794      L1-icache-load-misses                                         (51.58%)
    38.463490080          10,29,414      dTLB-load-misses                                              (51.58%)
    38.463490080             89,012      dTLB-store-misses                                             (41.26%)
    38.463490080              2,836      iTLB-load-misses                                              (40.62%)
    38.463490080           2,56,031      branch-load-misses                                            (39.33%)
    38.463490080          80,87,677      L2-misses                                                     (38.11%)
    38.463490080       82,26,02,388      cycles:u                                                      (38.11%)
    38.463490080     1,23,83,35,456      instructions:u            #    1.54  insn per cycle           (48.42%)
    38.773710076          14,27,386      branch-misses:u                                               (51.58%)
    38.773710076        4,98,13,256      L1-dcache-load-misses                                         (51.58%)
    38.773710076           2,63,976      L1-icache-load-misses                                         (51.58%)
    38.773710076           9,84,682      dTLB-load-misses                                              (50.34%)
    38.773710076             78,750      dTLB-store-misses                                             (38.74%)
    38.773710076              2,884      iTLB-load-misses                                              (38.10%)
    38.773710076           7,34,187      branch-load-misses                                            (38.10%)
    38.773710076          73,30,703      L2-misses                                                     (39.33%)
    38.773710076       82,89,47,572      cycles:u                                                      (40.62%)
    38.773710076     1,27,78,84,683      instructions:u            #    1.59  insn per cycle           (50.94%)
#           time             counts unit events
    39.083901237          92,10,568      branch-misses:u                                               (51.05%)
    39.083901237          81,79,664      L1-dcache-load-misses                                         (49.76%)
    39.083901237          15,19,036      L1-icache-load-misses                                         (48.48%)
    39.083901237           1,14,386      dTLB-load-misses                                              (48.42%)
    39.083901237              1,589      dTLB-store-misses                                             (38.63%)
    39.083901237              2,717      iTLB-load-misses                                              (39.92%)
    39.083901237          92,97,989      branch-load-misses                                            (41.20%)
    39.083901237           3,47,617      L2-misses                                                     (41.27%)
    39.083901237       85,12,16,346      cycles:u                                                      (41.27%)
    39.083901237     1,37,32,95,186      instructions:u            #    1.70  insn per cycle           (51.58%)
    39.394084431          93,54,171      branch-misses:u                                               (48.43%)
    39.394084431          82,47,000      L1-dcache-load-misses                                         (48.42%)
    39.394084431          15,40,871      L1-icache-load-misses                                         (48.42%)
    39.394084431             89,676      dTLB-load-misses                                              (49.53%)
    39.394084431              1,783      dTLB-store-misses                                             (41.27%)
    39.394084431              3,055      iTLB-load-misses                                              (41.26%)
    39.394084431          91,87,458      branch-load-misses                                            (41.26%)
    39.394084431           4,17,871      L2-misses                                                     (41.27%)
    39.394084431       85,04,61,650      cycles:u                                                      (40.15%)
    39.394084431     1,36,49,42,163      instructions:u            #    1.69  insn per cycle           (49.18%)
    39.704269615          88,46,256      branch-misses:u                                               (48.82%)
    39.704269615          80,21,508      L1-dcache-load-misses                                         (50.11%)
    39.704269615          13,83,434      L1-icache-load-misses                                         (51.41%)
    39.704269615           2,04,120      dTLB-load-misses                                              (51.58%)
    39.704269615              2,202      dTLB-store-misses                                             (41.27%)
    39.704269615              3,712      iTLB-load-misses                                              (40.86%)
    39.704269615          88,33,537      branch-load-misses                                            (39.57%)
    39.704269615           5,23,129      L2-misses                                                     (38.28%)
    39.704269615       84,30,44,717      cycles:u                                                      (38.10%)
    39.704269615     1,35,81,09,879      instructions:u            #    1.68  insn per cycle           (48.42%)
    40.014469998          89,42,524      branch-misses:u                                               (51.58%)
    40.014469998        1,13,53,992      L1-dcache-load-misses                                         (51.58%)
    40.014469998          13,85,244      L1-icache-load-misses                                         (51.58%)
    40.014469998           2,02,927      dTLB-load-misses                                              (50.59%)
    40.014469998              3,508      dTLB-store-misses                                             (38.99%)
    40.014469998              3,060      iTLB-load-misses                                              (38.10%)
    40.014469998          93,44,462      branch-load-misses                                            (38.10%)
    40.014469998           3,76,497      L2-misses                                                     (39.09%)
    40.014469998       85,13,56,305      cycles:u                                                      (40.37%)
    40.014469998     1,33,93,52,643      instructions:u            #    1.66  insn per cycle           (50.69%)
    40.324657802          89,40,507      branch-misses:u                                               (51.30%)
    40.324657802          88,83,471      L1-dcache-load-misses                                         (50.01%)
    40.324657802          14,86,358      L1-icache-load-misses                                         (48.72%)
    40.324657802           1,85,170      dTLB-load-misses                                              (48.41%)
    40.324657802              1,758      dTLB-store-misses                                             (38.38%)
    40.324657802              2,803      iTLB-load-misses                                              (39.67%)
    40.324657802          89,74,246      branch-load-misses                                            (40.96%)
    40.324657802           4,55,881      L2-misses                                                     (41.27%)
    40.324657802       85,23,33,811      cycles:u                                                      (41.27%)
    40.324657802     1,37,70,92,141      instructions:u            #    1.71  insn per cycle           (51.59%)
    40.634839708          77,40,394      branch-misses:u                                               (48.42%)
    40.634839708        1,25,59,504      L1-dcache-load-misses                                         (48.42%)
    40.634839708          12,87,283      L1-icache-load-misses                                         (48.42%)
    40.634839708           2,58,702      dTLB-load-misses                                              (49.29%)
    40.634839708              5,837      dTLB-store-misses                                             (41.27%)
    40.634839708              4,772      iTLB-load-misses                                              (41.26%)
    40.634839708          79,19,926      branch-load-misses                                            (41.26%)
    40.634839708          12,11,272      L2-misses                                                     (41.27%)
    40.634839708       84,95,58,401      cycles:u                                                      (40.40%)
    40.634839708     1,36,77,95,996      instructions:u            #    1.69  insn per cycle           (49.43%)
    40.945039225          83,42,667      branch-misses:u                                               (48.58%)
    40.945039225        1,23,56,460      L1-dcache-load-misses                                         (49.87%)
    40.945039225          16,77,848      L1-icache-load-misses                                         (51.16%)
    40.945039225           1,53,576      dTLB-load-misses                                              (51.58%)
    40.945039225              3,179      dTLB-store-misses                                             (41.26%)
    40.945039225              3,058      iTLB-load-misses                                              (41.10%)
    40.945039225          91,29,563      branch-load-misses                                            (39.82%)
    40.945039225           7,26,405      L2-misses                                                     (38.53%)
    40.945039225       85,34,95,583      cycles:u                                                      (38.10%)
    40.945039225     1,42,95,45,156      instructions:u            #    1.77  insn per cycle           (48.42%)
    41.255219079          94,39,790      branch-misses:u                                               (51.58%)
    41.255219079          66,80,954      L1-dcache-load-misses                                         (51.58%)
    41.255219079          16,81,983      L1-icache-load-misses                                         (51.58%)
    41.255219079           1,18,362      dTLB-load-misses                                              (50.84%)
    41.255219079              2,179      dTLB-store-misses                                             (39.23%)
    41.255219079              3,480      iTLB-load-misses                                              (38.10%)
    41.255219079          93,90,365      branch-load-misses                                            (38.10%)
    41.255219079           2,55,394      L2-misses                                                     (38.84%)
    41.255219079       85,25,26,133      cycles:u                                                      (40.13%)
    41.255219079     1,42,97,35,085      instructions:u            #    1.77  insn per cycle           (50.45%)
    41.565401119        1,00,92,884      branch-misses:u                                               (51.54%)
    41.565401119          64,59,160      L1-dcache-load-misses                                         (50.25%)
    41.565401119          18,03,151      L1-icache-load-misses                                         (48.96%)
    41.565401119             23,275      dTLB-load-misses                                              (48.42%)
    41.565401119                283      dTLB-store-misses                                             (38.14%)
    41.565401119              1,940      iTLB-load-misses                                              (39.43%)
    41.565401119        1,01,00,949      branch-load-misses                                            (40.72%)
    41.565401119             95,758      L2-misses                                                     (41.27%)
    41.565401119       85,28,32,155      cycles:u                                                      (41.27%)
    41.565401119     1,40,61,24,433      instructions:u            #    1.74  insn per cycle           (51.59%)
    41.875546531          89,61,490      branch-misses:u                                               (48.41%)
    41.875546531          75,18,203      L1-dcache-load-misses                                         (48.41%)
    41.875546531          16,92,988      L1-icache-load-misses                                         (48.41%)
    41.875546531           1,22,874      dTLB-load-misses                                              (49.05%)
    41.875546531                937      dTLB-store-misses                                             (41.27%)
    41.875546531              3,535      iTLB-load-misses                                              (41.27%)
    41.875546531          91,81,634      branch-load-misses                                            (41.27%)
    41.875546531           5,93,838      L2-misses                                                     (41.27%)
    41.875546531       85,41,54,290      cycles:u                                                      (40.63%)
    41.875546531     1,43,14,96,425      instructions:u            #    1.77  insn per cycle           (49.66%)
    42.185727870          99,20,707      branch-misses:u                                               (48.42%)
    42.185727870          62,35,152      L1-dcache-load-misses                                         (49.65%)
    42.185727870          17,96,664      L1-icache-load-misses                                         (50.94%)
    42.185727870             14,426      dTLB-load-misses                                              (51.59%)
    42.185727870                302      dTLB-store-misses                                             (41.27%)
    42.185727870              1,560      iTLB-load-misses                                              (41.27%)
    42.185727870          99,65,090      branch-load-misses                                            (40.04%)
    42.185727870             56,220      L2-misses                                                     (38.75%)
    42.185727870       85,60,31,099      cycles:u                                                      (38.10%)
    42.185727870     1,43,89,26,867      instructions:u            #    1.78  insn per cycle           (48.42%)
    42.495880474        1,01,32,621      branch-misses:u                                               (51.53%)
    42.495880474          69,71,494      L1-dcache-load-misses                                         (51.59%)
    42.495880474          16,63,689      L1-icache-load-misses                                         (51.59%)
    42.495880474             65,952      dTLB-load-misses                                              (51.05%)
    42.495880474                547      dTLB-store-misses                                             (39.44%)
    42.495880474              2,885      iTLB-load-misses                                              (38.16%)
    42.495880474        1,01,34,294      branch-load-misses                                            (38.10%)
    42.495880474           1,58,810      L2-misses                                                     (38.63%)
    42.495880474       85,13,86,912      cycles:u                                                      (39.92%)
    42.495880474     1,36,01,22,095      instructions:u            #    1.68  insn per cycle           (50.24%)
    42.806058675          86,12,953      branch-misses:u                                               (51.59%)
    42.806058675        1,07,94,926      L1-dcache-load-misses                                         (50.47%)
    42.806058675          15,28,528      L1-icache-load-misses                                         (49.18%)
    42.806058675           2,40,227      dTLB-load-misses                                              (48.43%)
    42.806058675             10,447      dTLB-store-misses                                             (38.10%)
    42.806058675              3,353      iTLB-load-misses                                              (39.21%)
    42.806058675          82,32,358      branch-load-misses                                            (40.50%)
    42.806058675           5,51,403      L2-misses                                                     (41.25%)
    42.806058675       85,07,22,805      cycles:u                                                      (41.26%)
    42.806058675     1,42,17,13,089      instructions:u            #    1.76  insn per cycle           (51.58%)
    43.116240089          94,40,457      branch-misses:u                                               (48.58%)
    43.116240089          57,77,289      L1-dcache-load-misses                                         (48.42%)
    43.116240089          18,37,629      L1-icache-load-misses                                         (48.42%)
    43.116240089             11,166      dTLB-load-misses                                              (48.83%)
    43.116240089                182      dTLB-store-misses                                             (41.10%)
    43.116240089                860      iTLB-load-misses                                              (41.26%)
    43.116240089          94,75,517      branch-load-misses                                            (41.26%)
    43.116240089             48,031      L2-misses                                                     (41.26%)
    43.116240089       85,27,85,451      cycles:u                                                      (40.85%)
    43.116240089     1,48,89,21,792      instructions:u            #    1.84  insn per cycle           (49.88%)
    43.426433081          87,67,781      branch-misses:u                                               (48.42%)
    43.426433081          76,75,600      L1-dcache-load-misses                                         (49.42%)
    43.426433081          19,23,006      L1-icache-load-misses                                         (50.71%)
    43.426433081             66,590      dTLB-load-misses                                              (51.58%)
    43.426433081              6,589      dTLB-store-misses                                             (41.27%)
    43.426433081              2,602      iTLB-load-misses                                              (41.27%)
    43.426433081          86,70,034      branch-load-misses                                            (40.27%)
    43.426433081          10,04,052      L2-misses                                                     (38.98%)
    43.426433081       85,17,38,177      cycles:u                                                      (38.10%)
    43.426433081     1,44,39,68,500      instructions:u            #    1.78  insn per cycle           (48.42%)
    43.736628580          82,06,437      branch-misses:u                                               (51.29%)
    43.736628580          85,46,570      L1-dcache-load-misses                                         (51.58%)
    43.736628580          20,04,169      L1-icache-load-misses                                         (51.58%)
    43.736628580             75,488      dTLB-load-misses                                              (51.29%)
    43.736628580              7,340      dTLB-store-misses                                             (39.68%)
    43.736628580                895      iTLB-load-misses                                              (38.39%)
    43.736628580          77,98,438      branch-load-misses                                            (38.11%)
    43.736628580          12,18,640      L2-misses                                                     (38.39%)
    43.736628580       85,08,97,020      cycles:u                                                      (39.68%)
    43.736628580     1,49,02,93,530      instructions:u            #    1.84  insn per cycle           (50.00%)
    44.046816304          63,63,539      branch-misses:u                                               (51.58%)
    44.046816304        1,98,16,301      L1-dcache-load-misses                                         (50.70%)
    44.046816304          15,38,570      L1-icache-load-misses                                         (49.42%)
    44.046816304           3,72,197      dTLB-load-misses                                              (48.42%)
    44.046816304             21,420      dTLB-store-misses                                             (38.10%)
    44.046816304              2,388      iTLB-load-misses                                              (38.98%)
    44.046816304          69,12,043      branch-load-misses                                            (40.27%)
    44.046816304          16,86,738      L2-misses                                                     (41.26%)
    44.046816304       85,13,39,519      cycles:u                                                      (41.26%)
    44.046816304     1,49,70,56,098      instructions:u            #    1.85  insn per cycle           (51.58%)
    44.357008885          62,03,489      branch-misses:u                                               (48.82%)
    44.357008885        2,71,03,511      L1-dcache-load-misses                                         (48.42%)
    44.357008885           6,54,910      L1-icache-load-misses                                         (48.42%)
    44.357008885           5,26,403      dTLB-load-misses                                              (48.59%)
    44.357008885             34,522      dTLB-store-misses                                             (40.85%)
    44.357008885              3,537      iTLB-load-misses                                              (41.27%)
    44.357008885          58,59,321      branch-load-misses                                            (41.27%)
    44.357008885          28,09,639      L2-misses                                                     (41.26%)
    44.357008885       84,74,47,053      cycles:u                                                      (41.09%)
    44.357008885     1,25,70,84,864      instructions:u            #    1.55  insn per cycle           (50.12%)
    44.667207215          89,27,591      branch-misses:u                                               (48.42%)
    44.667207215        1,25,89,415      L1-dcache-load-misses                                         (49.18%)
    44.667207215           4,83,943      L1-icache-load-misses                                         (50.47%)
    44.667207215           2,58,412      dTLB-load-misses                                              (51.59%)
    44.667207215              5,808      dTLB-store-misses                                             (41.27%)
    44.667207215              3,087      iTLB-load-misses                                              (41.26%)
    44.667207215          86,61,274      branch-load-misses                                            (40.51%)
    44.667207215           6,13,024      L2-misses                                                     (39.22%)
    44.667207215       79,11,67,561      cycles:u                                                      (38.10%)
    44.667207215     1,13,81,26,280      instructions:u            #    1.40  insn per cycle           (48.41%)
    44.977391257          86,61,322      branch-misses:u                                               (51.04%)
    44.977391257        1,30,61,978      L1-dcache-load-misses                                         (51.58%)
    44.977391257           4,80,430      L1-icache-load-misses                                         (51.58%)
    44.977391257           2,43,323      dTLB-load-misses                                              (51.53%)
    44.977391257              5,707      dTLB-store-misses                                             (39.93%)
    44.977391257              2,556      iTLB-load-misses                                              (38.64%)
    44.977391257          80,29,900      branch-load-misses                                            (38.10%)
    44.977391257          15,52,992      L2-misses                                                     (38.15%)
    44.977391257       85,21,53,032      cycles:u                                                      (39.44%)
    44.977391257     1,25,15,37,448      instructions:u            #    1.54  insn per cycle           (49.75%)
    45.287579723          87,50,742      branch-misses:u                                               (51.59%)
    45.287579723        1,29,64,911      L1-dcache-load-misses                                         (50.95%)
    45.287579723           4,79,476      L1-icache-load-misses                                         (49.66%)
    45.287579723           2,67,917      dTLB-load-misses                                              (48.42%)
    45.287579723              4,713      dTLB-store-misses                                             (38.10%)
    45.287579723              3,307      iTLB-load-misses                                              (38.73%)
    45.287579723          82,34,591      branch-load-misses                                            (40.02%)
    45.287579723          16,25,015      L2-misses                                                     (41.26%)
    45.287579723       85,11,53,840      cycles:u                                                      (41.26%)
    45.287579723     1,19,64,32,022      instructions:u            #    1.47  insn per cycle           (51.58%)
    45.597788079          92,84,908      branch-misses:u                                               (49.08%)
    45.597788079        1,45,46,274      L1-dcache-load-misses                                         (48.42%)
    45.597788079           4,52,307      L1-icache-load-misses                                         (48.42%)
    45.597788079           3,36,647      dTLB-load-misses                                              (48.42%)
    45.597788079              1,652      dTLB-store-misses                                             (40.61%)
    45.597788079              3,470      iTLB-load-misses                                              (41.26%)
    45.597788079          97,69,202      branch-load-misses                                            (41.27%)
    45.597788079           8,56,129      L2-misses                                                     (41.27%)
    45.597788079       85,14,29,503      cycles:u                                                      (41.27%)
    45.597788079     1,09,15,40,365      instructions:u            #    1.34  insn per cycle           (50.37%)
    45.907961988          88,94,584      branch-misses:u                                               (48.42%)
    45.907961988        1,32,57,247      L1-dcache-load-misses                                         (48.92%)
    45.907961988           4,37,526      L1-icache-load-misses                                         (50.21%)
    45.907961988           3,79,664      dTLB-load-misses                                              (51.50%)
    45.907961988                695      dTLB-store-misses                                             (41.27%)
    45.907961988              2,740      iTLB-load-misses                                              (41.27%)
    45.907961988          90,28,865      branch-load-misses                                            (40.76%)
    45.907961988          11,53,110      L2-misses                                                     (39.48%)
    45.907961988       85,16,60,555      cycles:u                                                      (38.18%)
    45.907961988     1,13,37,31,714      instructions:u            #    1.40  insn per cycle           (48.41%)
    46.218149498          80,15,465      branch-misses:u                                               (50.80%)
    46.218149498        1,85,61,458      L1-dcache-load-misses                                         (51.58%)
    46.218149498           3,81,428      L1-icache-load-misses                                         (51.58%)
    46.218149498           4,28,811      dTLB-load-misses                                              (51.58%)
    46.218149498              3,718      dTLB-store-misses                                             (40.17%)
    46.218149498              3,134      iTLB-load-misses                                              (38.89%)
    46.218149498          90,03,514      branch-load-misses                                            (38.10%)
    46.218149498           9,28,207      L2-misses                                                     (38.10%)
    46.218149498       85,20,24,985      cycles:u                                                      (39.19%)
    46.218149498     1,18,28,13,926      instructions:u            #    1.46  insn per cycle           (49.51%)
    46.528298756          94,31,478      branch-misses:u                                               (51.60%)
    46.528298756        1,24,88,970      L1-dcache-load-misses                                         (51.19%)
    46.528298756           4,20,376      L1-icache-load-misses                                         (49.90%)
    46.528298756           2,96,433      dTLB-load-misses                                              (48.61%)
    46.528298756              1,808      dTLB-store-misses                                             (38.09%)
    46.528298756              3,317      iTLB-load-misses                                              (38.49%)
    46.528298756          95,42,426      branch-load-misses                                            (39.78%)
    46.528298756           7,37,707      L2-misses                                                     (41.07%)
    46.528298756       85,21,16,858      cycles:u                                                      (41.27%)
    46.528298756     1,17,14,48,214      instructions:u            #    1.44  insn per cycle           (51.59%)
#           time             counts unit events
    46.838501376          83,85,655      branch-misses:u                                               (49.31%)
    46.838501376        1,24,52,069      L1-dcache-load-misses                                         (48.42%)
    46.838501376           4,30,062      L1-icache-load-misses                                         (48.42%)
    46.838501376           3,78,275      dTLB-load-misses                                              (48.42%)
    46.838501376              1,367      dTLB-store-misses                                             (40.37%)
    46.838501376              2,808      iTLB-load-misses                                              (41.26%)
    46.838501376          90,98,259      branch-load-misses                                            (41.26%)
    46.838501376           9,37,014      L2-misses                                                     (41.26%)
    46.838501376       81,06,32,414      cycles:u                                                      (41.26%)
    46.838501376     1,07,89,12,749      instructions:u            #    1.33  insn per cycle           (50.61%)
    47.148673951          90,43,132      branch-misses:u                                               (48.42%)
    47.148673951        1,20,49,784      L1-dcache-load-misses                                         (48.70%)
    47.148673951           4,29,895      L1-icache-load-misses                                         (49.98%)
    47.148673951           3,68,104      dTLB-load-misses                                              (51.27%)
    47.148673951              3,448      dTLB-store-misses                                             (41.27%)
    47.148673951              3,033      iTLB-load-misses                                              (41.27%)
    47.148673951          84,59,565      branch-load-misses                                            (40.99%)
    47.148673951          15,29,287      L2-misses                                                     (39.70%)
    47.148673951       85,21,76,820      cycles:u                                                      (38.41%)
    47.148673951     1,14,67,48,654      instructions:u            #    1.41  insn per cycle           (48.42%)
    47.458862341          88,23,323      branch-misses:u                                               (50.58%)
    47.458862341        1,53,41,658      L1-dcache-load-misses                                         (51.58%)
    47.458862341           4,49,657      L1-icache-load-misses                                         (51.58%)
    47.458862341           3,20,285      dTLB-load-misses                                              (51.58%)
    47.458862341              2,406      dTLB-store-misses                                             (40.40%)
    47.458862341              3,201      iTLB-load-misses                                              (39.11%)
    47.458862341          93,22,420      branch-load-misses                                            (38.10%)
    47.458862341          12,96,284      L2-misses                                                     (38.11%)
    47.458862341       85,12,34,003      cycles:u                                                      (38.96%)
    47.458862341     1,13,77,74,654      instructions:u            #    1.40  insn per cycle           (49.28%)
    47.769046472          92,35,009      branch-misses:u                                               (51.58%)
    47.769046472        1,34,83,406      L1-dcache-load-misses                                         (51.43%)
    47.769046472           4,25,547      L1-icache-load-misses                                         (50.14%)
    47.769046472           3,63,226      dTLB-load-misses                                              (48.85%)
    47.769046472              4,421      dTLB-store-misses                                             (38.11%)
    47.769046472              3,466      iTLB-load-misses                                              (38.26%)
    47.769046472          96,20,439      branch-load-misses                                            (39.54%)
    47.769046472           8,67,986      L2-misses                                                     (40.83%)
    47.769046472       85,01,84,819      cycles:u                                                      (41.26%)
    47.769046472     1,10,04,11,942      instructions:u            #    1.35  insn per cycle           (51.58%)
    48.079242896          86,18,214      branch-misses:u                                               (49.55%)
    48.079242896        1,55,28,534      L1-dcache-load-misses                                         (48.42%)
    48.079242896           3,91,980      L1-icache-load-misses                                         (48.42%)
    48.079242896           3,56,782      dTLB-load-misses                                              (48.42%)
    48.079242896                906      dTLB-store-misses                                             (40.14%)
    48.079242896              2,901      iTLB-load-misses                                              (41.26%)
    48.079242896          90,34,419      branch-load-misses                                            (41.26%)
    48.079242896           8,20,356      L2-misses                                                     (41.26%)
    48.079242896       85,26,42,250      cycles:u                                                      (41.26%)
    48.079242896     1,17,89,28,771      instructions:u            #    1.45  insn per cycle           (50.84%)
    48.389444262          87,61,888      branch-misses:u                                               (48.42%)
    48.389444262        1,24,94,806      L1-dcache-load-misses                                         (48.45%)
    48.389444262           4,45,756      L1-icache-load-misses                                         (49.74%)
    48.389444262           3,85,794      dTLB-load-misses                                              (51.03%)
    48.389444262              3,412      dTLB-store-misses                                             (41.26%)
    48.389444262              3,421      iTLB-load-misses                                              (41.26%)
    48.389444262          83,48,618      branch-load-misses                                            (41.23%)
    48.389444262          15,22,000      L2-misses                                                     (39.95%)
    48.389444262       85,24,42,077      cycles:u                                                      (38.66%)
    48.389444262     1,15,95,77,049      instructions:u            #    1.43  insn per cycle           (48.42%)
    48.699609558          90,15,623      branch-misses:u                                               (50.33%)
    48.699609558        1,21,41,602      L1-dcache-load-misses                                         (51.59%)
    48.699609558           4,17,301      L1-icache-load-misses                                         (51.59%)
    48.699609558           3,76,146      dTLB-load-misses                                              (51.59%)
    48.699609558              8,121      dTLB-store-misses                                             (40.65%)
    48.699609558              3,877      iTLB-load-misses                                              (39.36%)
    48.699609558          87,29,218      branch-load-misses                                            (38.10%)
    48.699609558          11,83,948      L2-misses                                                     (38.10%)
    48.699609558       85,07,46,515      cycles:u                                                      (38.72%)
    48.699609558     1,06,25,67,073      instructions:u            #    1.31  insn per cycle           (49.03%)
    49.009804272          84,23,934      branch-misses:u                                               (51.58%)
    49.009804272        1,63,26,176      L1-dcache-load-misses                                         (51.58%)
    49.009804272           3,84,047      L1-icache-load-misses                                         (50.38%)
    49.009804272           3,61,315      dTLB-load-misses                                              (49.09%)
    49.009804272              1,183      dTLB-store-misses                                             (38.11%)
    49.009804272              3,372      iTLB-load-misses                                              (38.11%)
    49.009804272          87,35,321      branch-load-misses                                            (39.30%)
    49.009804272          18,33,437      L2-misses                                                     (40.59%)
    49.009804272       85,26,09,259      cycles:u                                                      (41.26%)
    49.009804272     1,11,31,92,884      instructions:u            #    1.37  insn per cycle           (51.58%)
    49.319986691          92,73,042      branch-misses:u                                               (49.79%)
    49.319986691        1,22,85,488      L1-dcache-load-misses                                         (48.50%)
    49.319986691           4,21,926      L1-icache-load-misses                                         (48.42%)
    49.319986691           3,59,266      dTLB-load-misses                                              (48.41%)
    49.319986691              1,937      dTLB-store-misses                                             (39.89%)
    49.319986691              3,060      iTLB-load-misses                                              (41.17%)
    49.319986691          92,40,072      branch-load-misses                                            (41.27%)
    49.319986691          10,17,079      L2-misses                                                     (41.27%)
    49.319986691       85,25,33,314      cycles:u                                                      (41.27%)
    49.319986691     1,11,53,64,657      instructions:u            #    1.37  insn per cycle           (51.09%)
    49.630173499          90,29,884      branch-misses:u                                               (48.43%)
    49.630173499        1,48,18,907      L1-dcache-load-misses                                         (48.42%)
    49.630173499           4,25,982      L1-icache-load-misses                                         (49.50%)
    49.630173499           3,53,826      dTLB-load-misses                                              (50.79%)
    49.630173499              1,059      dTLB-store-misses                                             (41.26%)
    49.630173499              3,463      iTLB-load-misses                                              (41.26%)
    49.630173499          96,57,309      branch-load-misses                                            (41.26%)
    49.630173499          11,03,360      L2-misses                                                     (40.18%)
    49.630173499       85,17,76,251      cycles:u                                                      (38.90%)
    49.630173499     1,10,21,95,483      instructions:u            #    1.35  insn per cycle           (48.42%)
    49.940359845          83,02,125      branch-misses:u                                               (50.09%)
    49.940359845        1,76,24,102      L1-dcache-load-misses                                         (51.38%)
    49.940359845           3,75,772      L1-icache-load-misses                                         (51.58%)
    49.940359845           3,22,097      dTLB-load-misses                                              (51.58%)
    49.940359845              7,239      dTLB-store-misses                                             (40.89%)
    49.940359845              2,570      iTLB-load-misses                                              (39.60%)
    49.940359845          88,28,015      branch-load-misses                                            (38.31%)
    49.940359845          12,97,909      L2-misses                                                     (38.10%)
    49.940359845       85,00,21,069      cycles:u                                                      (38.48%)
    49.940359845     1,22,29,12,955      instructions:u            #    1.50  insn per cycle           (48.79%)
    50.250556712          79,70,698      branch-misses:u                                               (51.58%)
    50.250556712        1,79,74,810      L1-dcache-load-misses                                         (51.58%)
    50.250556712           3,88,678      L1-icache-load-misses                                         (50.62%)
    50.250556712           3,95,294      dTLB-load-misses                                              (49.33%)
    50.250556712             11,478      dTLB-store-misses                                             (38.11%)
    50.250556712              3,072      iTLB-load-misses                                              (38.11%)
    50.250556712          85,49,443      branch-load-misses                                            (39.06%)
    50.250556712           8,47,343      L2-misses                                                     (40.35%)
    50.250556712       85,43,34,346      cycles:u                                                      (41.26%)
    50.250556712     1,23,73,96,489      instructions:u            #    1.52  insn per cycle           (51.58%)
    50.560743343          91,32,289      branch-misses:u                                               (50.04%)
    50.560743343        1,32,21,188      L1-dcache-load-misses                                         (48.75%)
    50.560743343           4,58,799      L1-icache-load-misses                                         (48.42%)
    50.560743343           3,66,495      dTLB-load-misses                                              (48.41%)
    50.560743343             16,687      dTLB-store-misses                                             (39.64%)
    50.560743343              4,029      iTLB-load-misses                                              (40.93%)
    50.560743343          82,63,727      branch-load-misses                                            (41.26%)
    50.560743343          15,03,466      L2-misses                                                     (41.27%)
    50.560743343       84,99,40,251      cycles:u                                                      (41.27%)
    50.560743343     1,14,70,76,512      instructions:u            #    1.41  insn per cycle           (51.33%)
    50.870930691          82,76,594      branch-misses:u                                               (48.42%)
    50.870930691        1,41,26,499      L1-dcache-load-misses                                         (48.42%)
    50.870930691           4,36,655      L1-icache-load-misses                                         (49.26%)
    50.870930691           2,51,205      dTLB-load-misses                                              (50.55%)
    50.870930691                993      dTLB-store-misses                                             (41.27%)
    50.870930691              3,109      iTLB-load-misses                                              (41.26%)
    50.870930691          86,17,130      branch-load-misses                                            (41.27%)
    50.870930691           6,99,621      L2-misses                                                     (40.42%)
    50.870930691       85,32,34,114      cycles:u                                                      (39.14%)
    50.870930691     1,28,87,65,221      instructions:u            #    1.58  insn per cycle           (48.42%)
    51.181120783          92,23,509      branch-misses:u                                               (49.85%)
    51.181120783        1,24,88,212      L1-dcache-load-misses                                         (51.13%)
    51.181120783           4,92,156      L1-icache-load-misses                                         (51.58%)
    51.181120783           2,39,736      dTLB-load-misses                                              (51.58%)
    51.181120783                588      dTLB-store-misses                                             (41.13%)
    51.181120783              2,876      iTLB-load-misses                                              (39.84%)
    51.181120783          94,46,570      branch-load-misses                                            (38.55%)
    51.181120783          10,02,941      L2-misses                                                     (38.10%)
    51.181120783       85,22,52,684      cycles:u                                                      (38.23%)
    51.181120783     1,15,12,92,741      instructions:u            #    1.41  insn per cycle           (48.55%)
    51.491310807          30,17,090      branch-misses:u                                               (51.58%)
    51.491310807        4,34,30,305      L1-dcache-load-misses                                         (51.58%)
    51.491310807           1,92,076      L1-icache-load-misses                                         (50.87%)
    51.491310807           8,36,223      dTLB-load-misses                                              (49.58%)
    51.491310807             58,177      dTLB-store-misses                                             (38.11%)
    51.491310807              2,530      iTLB-load-misses                                              (38.10%)
    51.491310807          34,05,567      branch-load-misses                                            (38.81%)
    51.491310807          57,06,354      L2-misses                                                     (40.10%)
    51.491310807       83,72,71,950      cycles:u                                                      (41.26%)
    51.491310807     1,25,37,18,466      instructions:u            #    1.54  insn per cycle           (51.57%)
    51.801506916          61,96,514      branch-misses:u                                               (50.28%)
    51.801506916        2,50,47,007      L1-dcache-load-misses                                         (48.99%)
    51.801506916           7,27,253      L1-icache-load-misses                                         (48.42%)
    51.801506916           5,06,404      dTLB-load-misses                                              (48.42%)
    51.801506916             42,656      dTLB-store-misses                                             (39.40%)
    51.801506916              1,956      iTLB-load-misses                                              (40.69%)
    51.801506916          55,24,734      branch-load-misses                                            (41.26%)
    51.801506916          34,10,924      L2-misses                                                     (41.27%)
    51.801506916       82,14,93,439      cycles:u                                                      (41.27%)
    51.801506916     1,31,57,89,256      instructions:u            #    1.61  insn per cycle           (51.58%)
    52.111683305          88,92,435      branch-misses:u                                               (48.42%)
    52.111683305        1,34,14,770      L1-dcache-load-misses                                         (48.42%)
    52.111683305          10,73,977      L1-icache-load-misses                                         (49.02%)
    52.111683305             88,966      dTLB-load-misses                                              (50.30%)
    52.111683305                915      dTLB-store-misses                                             (41.27%)
    52.111683305              1,039      iTLB-load-misses                                              (41.27%)
    52.111683305        1,00,46,323      branch-load-misses                                            (41.27%)
    52.111683305          10,34,465      L2-misses                                                     (40.68%)
    52.111683305       85,32,27,752      cycles:u                                                      (39.39%)
    52.111683305     1,36,20,74,601      instructions:u            #    1.67  insn per cycle           (48.42%)
    52.421876108        1,08,02,777      branch-misses:u                                               (49.60%)
    52.421876108          63,73,455      L1-dcache-load-misses                                         (50.89%)
    52.421876108          11,40,115      L1-icache-load-misses                                         (51.58%)
    52.421876108             23,353      dTLB-load-misses                                              (51.58%)
    52.421876108                399      dTLB-store-misses                                             (41.26%)
    52.421876108                880      iTLB-load-misses                                              (40.08%)
    52.421876108        1,09,66,141      branch-load-misses                                            (38.80%)
    52.421876108             23,000      L2-misses                                                     (38.10%)
    52.421876108       85,39,43,936      cycles:u                                                      (38.10%)
    52.421876108     1,37,70,85,534      instructions:u            #    1.69  insn per cycle           (48.42%)
    52.732057332          77,18,472      branch-misses:u                                               (51.59%)
    52.732057332        2,14,88,364      L1-dcache-load-misses                                         (51.59%)
    52.732057332           7,81,919      L1-icache-load-misses                                         (51.11%)
    52.732057332           4,11,668      dTLB-load-misses                                              (49.82%)
    52.732057332             39,505      dTLB-store-misses                                             (38.21%)
    52.732057332              1,335      iTLB-load-misses                                              (38.10%)
    52.732057332          68,26,783      branch-load-misses                                            (38.57%)
    52.732057332          26,28,089      L2-misses                                                     (39.86%)
    52.732057332       84,84,94,661      cycles:u                                                      (41.15%)
    52.732057332     1,36,20,24,818      instructions:u            #    1.67  insn per cycle           (51.47%)
    53.042238842          93,73,721      branch-misses:u                                               (50.52%)
    53.042238842        1,12,33,207      L1-dcache-load-misses                                         (49.23%)
    53.042238842          10,80,368      L1-icache-load-misses                                         (48.42%)
    53.042238842             78,029      dTLB-load-misses                                              (48.42%)
    53.042238842              7,159      dTLB-store-misses                                             (39.16%)
    53.042238842                969      iTLB-load-misses                                              (40.45%)
    53.042238842          91,76,451      branch-load-misses                                            (41.27%)
    53.042238842          10,08,390      L2-misses                                                     (41.27%)
    53.042238842       85,29,09,265      cycles:u                                                      (41.27%)
    53.042238842     1,34,59,04,605      instructions:u            #    1.65  insn per cycle           (51.58%)
    53.352436702        1,01,95,177      branch-misses:u                                               (48.42%)
    53.352436702          72,14,149      L1-dcache-load-misses                                         (48.42%)
    53.352436702          10,35,887      L1-icache-load-misses                                         (48.77%)
    53.352436702             49,517      dTLB-load-misses                                              (50.06%)
    53.352436702              3,991      dTLB-store-misses                                             (41.26%)
    53.352436702              1,291      iTLB-load-misses                                              (41.26%)
    53.352436702        1,00,51,063      branch-load-misses                                            (41.26%)
    53.352436702             74,002      L2-misses                                                     (40.92%)
    53.352436702       85,16,81,078      cycles:u                                                      (39.62%)
    53.352436702     1,39,50,53,929      instructions:u            #    1.71  insn per cycle           (48.65%)
    53.662614306        1,06,41,082      branch-misses:u                                               (49.37%)
    53.662614306          84,29,076      L1-dcache-load-misses                                         (50.65%)
    53.662614306          10,60,998      L1-icache-load-misses                                         (51.58%)
    53.662614306             41,053      dTLB-load-misses                                              (51.58%)
    53.662614306              3,790      dTLB-store-misses                                             (41.26%)
    53.662614306              1,143      iTLB-load-misses                                              (40.33%)
    53.662614306        1,02,63,462      branch-load-misses                                            (39.04%)
    53.662614306           1,08,613      L2-misses                                                     (38.10%)
    53.662614306       85,23,95,812      cycles:u                                                      (38.10%)
    53.662614306     1,30,40,90,478      instructions:u            #    1.60  insn per cycle           (48.42%)
    53.972795619          95,98,593      branch-misses:u                                               (51.58%)
    53.972795619        1,07,34,375      L1-dcache-load-misses                                         (51.58%)
    53.972795619           8,91,380      L1-icache-load-misses                                         (51.34%)
    53.972795619           1,52,659      dTLB-load-misses                                              (50.05%)
    53.972795619             12,923      dTLB-store-misses                                             (38.45%)
    53.972795619              1,351      iTLB-load-misses                                              (38.10%)
    53.972795619          96,61,038      branch-load-misses                                            (38.34%)
    53.972795619           3,04,135      L2-misses                                                     (39.63%)
    53.972795619       85,33,74,572      cycles:u                                                      (40.92%)
    53.972795619     1,36,74,17,091      instructions:u            #    1.67  insn per cycle           (51.24%)
    54.282977402          89,48,936      branch-misses:u                                               (50.76%)
    54.282977402          56,73,273      L1-dcache-load-misses                                         (49.46%)
    54.282977402          10,26,290      L1-icache-load-misses                                         (48.42%)
    54.282977402             10,622      dTLB-load-misses                                              (48.42%)
    54.282977402                465      dTLB-store-misses                                             (38.92%)
    54.282977402                823      iTLB-load-misses                                              (40.22%)
    54.282977402          89,10,862      branch-load-misses                                            (41.27%)
    54.282977402             87,597      L2-misses                                                     (41.27%)
    54.282977402       85,10,38,110      cycles:u                                                      (41.27%)
    54.282977402     1,58,91,07,187      instructions:u            #    1.94  insn per cycle           (51.58%)
#           time             counts unit events
    54.593112751        1,02,56,180      branch-misses:u                                               (48.41%)
    54.593112751          76,50,898      L1-dcache-load-misses                                         (48.41%)
    54.593112751           9,81,703      L1-icache-load-misses                                         (48.55%)
    54.593112751             58,745      dTLB-load-misses                                              (49.84%)
    54.593112751                576      dTLB-store-misses                                             (41.27%)
    54.593112751              1,691      iTLB-load-misses                                              (41.27%)
    54.593112751        1,04,94,478      branch-load-misses                                            (41.27%)
    54.593112751           1,72,486      L2-misses                                                     (41.14%)
    54.593112751       85,06,57,970      cycles:u                                                      (39.85%)
    54.593112751     1,32,97,19,688      instructions:u            #    1.63  insn per cycle           (48.88%)
    54.903328858        1,03,17,567      branch-misses:u                                               (49.14%)
    54.903328858          84,25,025      L1-dcache-load-misses                                         (50.43%)
    54.903328858           9,51,862      L1-icache-load-misses                                         (51.57%)
    54.903328858             22,698      dTLB-load-misses                                              (51.57%)
    54.903328858                559      dTLB-store-misses                                             (41.26%)
    54.903328858              1,188      iTLB-load-misses                                              (40.55%)
    54.903328858        1,03,38,688      branch-load-misses                                            (39.26%)
    54.903328858           1,27,435      L2-misses                                                     (38.11%)
    54.903328858       85,14,55,906      cycles:u                                                      (38.11%)
    54.903328858     1,34,14,51,486      instructions:u            #    1.64  insn per cycle           (48.42%)
    55.213521423        1,04,96,414      branch-misses:u                                               (51.58%)
    55.213521423          71,20,244      L1-dcache-load-misses                                         (51.58%)
    55.213521423           9,81,376      L1-icache-load-misses                                         (51.58%)
    55.213521423             11,318      dTLB-load-misses                                              (50.29%)
    55.213521423                266      dTLB-store-misses                                             (38.69%)
    55.213521423                705      iTLB-load-misses                                              (38.10%)
    55.213521423        1,05,20,916      branch-load-misses                                            (38.10%)
    55.213521423             68,991      L2-misses                                                     (39.39%)
    55.213521423       85,57,53,883      cycles:u                                                      (40.68%)
    55.213521423     1,38,24,98,431      instructions:u            #    1.69  insn per cycle           (50.99%)
    55.523726813        1,02,50,090      branch-misses:u                                               (51.00%)
    55.523726813          97,93,197      L1-dcache-load-misses                                         (49.71%)
    55.523726813           9,66,652      L1-icache-load-misses                                         (48.42%)
    55.523726813             52,134      dTLB-load-misses                                              (48.42%)
    55.523726813              2,504      dTLB-store-misses                                             (38.69%)
    55.523726813              1,525      iTLB-load-misses                                              (39.97%)
    55.523726813        1,05,05,360      branch-load-misses                                            (41.26%)
    55.523726813           6,43,574      L2-misses                                                     (41.27%)
    55.523726813       85,35,54,634      cycles:u                                                      (41.27%)
    55.523726813     1,28,30,53,735      instructions:u            #    1.57  insn per cycle           (51.58%)
    55.833909256        1,15,59,675      branch-misses:u                                               (48.42%)
    55.833909256          74,19,421      L1-dcache-load-misses                                         (48.42%)
    55.833909256           7,51,094      L1-icache-load-misses                                         (48.42%)
    55.833909256             16,519      dTLB-load-misses                                              (49.58%)
    55.833909256                550      dTLB-store-misses                                             (41.26%)
    55.833909256                908      iTLB-load-misses                                              (41.26%)
    55.833909256        1,16,23,430      branch-load-misses                                            (41.26%)
    55.833909256             72,588      L2-misses                                                     (41.27%)
    55.833909256       85,49,21,707      cycles:u                                                      (40.10%)
    55.833909256     1,28,82,66,054      instructions:u            #    1.57  insn per cycle           (49.13%)
    56.144089852        1,17,63,346      branch-misses:u                                               (48.89%)
    56.144089852          85,56,583      L1-dcache-load-misses                                         (50.17%)
    56.144089852           7,84,965      L1-icache-load-misses                                         (51.46%)
    56.144089852             18,430      dTLB-load-misses                                              (51.58%)
    56.144089852                644      dTLB-store-misses                                             (41.27%)
    56.144089852                921      iTLB-load-misses                                              (40.80%)
    56.144089852        1,17,46,304      branch-load-misses                                            (39.51%)
    56.144089852           1,11,211      L2-misses                                                     (38.23%)
    56.144089852       85,43,96,428      cycles:u                                                      (38.10%)
    56.144089852     1,21,01,97,168      instructions:u            #    1.48  insn per cycle           (48.42%)
    56.454272853        1,05,53,097      branch-misses:u                                               (51.59%)
    56.454272853          69,78,337      L1-dcache-load-misses                                         (51.58%)
    56.454272853          10,53,377      L1-icache-load-misses                                         (51.59%)
    56.454272853             15,601      dTLB-load-misses                                              (50.53%)
    56.454272853                323      dTLB-store-misses                                             (38.93%)
    56.454272853                939      iTLB-load-misses                                              (38.10%)
    56.454272853        1,04,84,223      branch-load-misses                                            (38.10%)
    56.454272853           4,84,059      L2-misses                                                     (39.15%)
    56.454272853       85,27,00,436      cycles:u                                                      (40.44%)
    56.454272853     1,32,31,14,002      instructions:u            #    1.62  insn per cycle           (50.75%)
    56.764469558          97,35,192      branch-misses:u                                               (51.23%)
    56.764469558          75,61,800      L1-dcache-load-misses                                         (49.94%)
    56.764469558          11,32,778      L1-icache-load-misses                                         (48.65%)
    56.764469558             60,862      dTLB-load-misses                                              (48.42%)
    56.764469558                395      dTLB-store-misses                                             (38.45%)
    56.764469558              1,150      iTLB-load-misses                                              (39.74%)
    56.764469558        1,02,37,736      branch-load-misses                                            (41.03%)
    56.764469558             82,050      L2-misses                                                     (41.26%)
    56.764469558       85,31,97,367      cycles:u                                                      (41.27%)
    56.764469558     1,43,27,75,768      instructions:u            #    1.75  insn per cycle           (51.58%)
    57.074650236          88,33,825      branch-misses:u                                               (48.42%)
    57.074650236          54,38,153      L1-dcache-load-misses                                         (48.42%)
    57.074650236           9,54,772      L1-icache-load-misses                                         (48.42%)
    57.074650236             44,992      dTLB-load-misses                                              (49.35%)
    57.074650236              4,146      dTLB-store-misses                                             (41.27%)
    57.074650236              1,439      iTLB-load-misses                                              (41.27%)
    57.074650236          85,89,618      branch-load-misses                                            (41.27%)
    57.074650236           2,72,551      L2-misses                                                     (41.27%)
    57.074650236       83,83,75,793      cycles:u                                                      (40.34%)
    57.074650236     1,56,37,98,807      instructions:u            #    1.91  insn per cycle           (49.37%)
    57.384849906          95,04,874      branch-misses:u                                               (48.64%)
    57.384849906          62,93,238      L1-dcache-load-misses                                         (49.93%)
    57.384849906          11,42,661      L1-icache-load-misses                                         (51.22%)
    57.384849906             16,007      dTLB-load-misses                                              (51.58%)
    57.384849906                370      dTLB-store-misses                                             (41.27%)
    57.384849906              1,171      iTLB-load-misses                                              (41.04%)
    57.384849906          95,24,814      branch-load-misses                                            (39.75%)
    57.384849906           1,23,871      L2-misses                                                     (38.47%)
    57.384849906       85,12,57,483      cycles:u                                                      (38.11%)
    57.384849906     1,46,45,62,821      instructions:u            #    1.79  insn per cycle           (48.42%)
    57.695020190          97,04,339      branch-misses:u                                               (51.58%)
    57.695020190          70,96,899      L1-dcache-load-misses                                         (51.58%)
    57.695020190           9,80,620      L1-icache-load-misses                                         (51.58%)
    57.695020190             20,567      dTLB-load-misses                                              (50.77%)
    57.695020190                270      dTLB-store-misses                                             (39.17%)
    57.695020190                671      iTLB-load-misses                                              (38.10%)
    57.695020190          99,58,884      branch-load-misses                                            (38.10%)
    57.695020190             98,022      L2-misses                                                     (38.91%)
    57.695020190       85,04,61,642      cycles:u                                                      (40.20%)
    57.695020190     1,45,94,92,477      instructions:u            #    1.78  insn per cycle           (50.51%)
    58.005199932          91,62,486      branch-misses:u                                               (51.47%)
    58.005199932          62,99,507      L1-dcache-load-misses                                         (50.18%)
    58.005199932           8,20,288      L1-icache-load-misses                                         (48.90%)
    58.005199932             15,451      dTLB-load-misses                                              (48.42%)
    58.005199932                214      dTLB-store-misses                                             (38.21%)
    58.005199932                921      iTLB-load-misses                                              (39.50%)
    58.005199932          91,98,697      branch-load-misses                                            (40.79%)
    58.005199932           1,21,992      L2-misses                                                     (41.26%)
    58.005199932       85,02,07,831      cycles:u                                                      (41.26%)
    58.005199932     1,57,94,96,157      instructions:u            #    1.93  insn per cycle           (51.58%)
    58.315386685        1,00,99,308      branch-misses:u                                               (48.41%)
    58.315386685          73,93,034      L1-dcache-load-misses                                         (48.41%)
    58.315386685           9,64,052      L1-icache-load-misses                                         (48.41%)
    58.315386685             11,476      dTLB-load-misses                                              (49.11%)
    58.315386685                208      dTLB-store-misses                                             (41.27%)
    58.315386685                789      iTLB-load-misses                                              (41.27%)
    58.315386685        1,01,10,868      branch-load-misses                                            (41.27%)
    58.315386685             95,428      L2-misses                                                     (41.27%)
    58.315386685       85,22,86,177      cycles:u                                                      (40.58%)
    58.315386685     1,41,45,63,085      instructions:u            #    1.73  insn per cycle           (49.60%)
    58.625570652          97,79,340      branch-misses:u                                               (48.42%)
    58.625570652        1,05,38,744      L1-dcache-load-misses                                         (49.70%)
    58.625570652           8,70,421      L1-icache-load-misses                                         (50.99%)
    58.625570652             60,416      dTLB-load-misses                                              (51.58%)
    58.625570652              2,001      dTLB-store-misses                                             (41.26%)
    58.625570652              1,102      iTLB-load-misses                                              (41.27%)
    58.625570652        1,00,99,067      branch-load-misses                                            (39.99%)
    58.625570652           1,29,508      L2-misses                                                     (38.70%)
    58.625570652       85,12,93,219      cycles:u                                                      (38.11%)
    58.625570652     1,38,53,09,326      instructions:u            #    1.69  insn per cycle           (48.42%)
    58.935759924        1,03,80,956      branch-misses:u                                               (51.58%)
    58.935759924        1,01,79,666      L1-dcache-load-misses                                         (51.58%)
    58.935759924           7,30,389      L1-icache-load-misses                                         (51.58%)
    58.935759924             18,166      dTLB-load-misses                                              (51.01%)
    58.935759924                370      dTLB-store-misses                                             (39.40%)
    58.935759924              1,393      iTLB-load-misses                                              (38.12%)
    58.935759924        1,03,59,340      branch-load-misses                                            (38.10%)
    58.935759924           1,03,393      L2-misses                                                     (38.67%)
    58.935759924       85,60,49,179      cycles:u                                                      (39.96%)
    58.935759924     1,37,16,80,201      instructions:u            #    1.67  insn per cycle           (50.27%)
    59.245951220        1,08,25,823      branch-misses:u                                               (51.58%)
    59.245951220          79,63,141      L1-dcache-load-misses                                         (50.42%)
    59.245951220           8,37,195      L1-icache-load-misses                                         (49.13%)
    59.245951220             13,214      dTLB-load-misses                                              (48.42%)
    59.245951220                241      dTLB-store-misses                                             (38.10%)
    59.245951220                838      iTLB-load-misses                                              (39.26%)
    59.245951220        1,08,21,532      branch-load-misses                                            (40.54%)
    59.245951220             66,079      L2-misses                                                     (41.27%)
    59.245951220       85,41,13,030      cycles:u                                                      (41.27%)
    59.245951220     1,37,53,06,442      instructions:u            #    1.68  insn per cycle           (51.58%)
    59.556131012        1,05,68,127      branch-misses:u                                               (48.55%)
    59.556131012          78,80,961      L1-dcache-load-misses                                         (48.42%)
    59.556131012           9,12,158      L1-icache-load-misses                                         (48.42%)
    59.556131012             19,518      dTLB-load-misses                                              (48.87%)
    59.556131012                418      dTLB-store-misses                                             (41.13%)
    59.556131012              1,066      iTLB-load-misses                                              (41.27%)
    59.556131012        1,06,04,226      branch-load-misses                                            (41.27%)
    59.556131012           1,25,596      L2-misses                                                     (41.26%)
    59.556131012       85,40,19,553      cycles:u                                                      (40.82%)
    59.556131012     1,34,90,55,094      instructions:u            #    1.64  insn per cycle           (49.84%)
    59.866318312          97,29,914      branch-misses:u                                               (48.42%)
    59.866318312          63,59,751      L1-dcache-load-misses                                         (49.46%)
    59.866318312          10,48,144      L1-icache-load-misses                                         (50.75%)
    59.866318312             16,719      dTLB-load-misses                                              (51.58%)
    59.866318312                198      dTLB-store-misses                                             (41.26%)
    59.866318312              1,274      iTLB-load-misses                                              (41.27%)
    59.866318312          96,48,162      branch-load-misses                                            (40.23%)
    59.866318312           6,15,177      L2-misses                                                     (38.94%)
    59.866318312       85,49,59,276      cycles:u                                                      (38.10%)
    59.866318312     1,42,50,34,796      instructions:u            #    1.74  insn per cycle           (48.42%)
    60.176516426          94,43,348      branch-misses:u                                               (51.33%)
    60.176516426          43,27,155      L1-dcache-load-misses                                         (51.58%)
    60.176516426          10,83,861      L1-icache-load-misses                                         (51.58%)
    60.176516426             10,573      dTLB-load-misses                                              (51.25%)
    60.176516426                368      dTLB-store-misses                                             (39.64%)
    60.176516426              1,191      iTLB-load-misses                                              (38.36%)
    60.176516426          94,23,189      branch-load-misses                                            (38.10%)
    60.176516426             52,167      L2-misses                                                     (38.43%)
    60.176516426       85,11,01,034      cycles:u                                                      (39.72%)
    60.176516426     1,59,00,26,502      instructions:u            #    1.94  insn per cycle           (50.04%)
    60.486686635          47,77,767      branch-misses:u                                               (51.59%)
    60.486686635        2,96,79,427      L1-dcache-load-misses                                         (50.67%)
    60.486686635           8,63,069      L1-icache-load-misses                                         (49.38%)
    60.486686635           3,38,398      dTLB-load-misses                                              (48.42%)
    60.486686635             42,239      dTLB-store-misses                                             (38.10%)
    60.486686635              1,261      iTLB-load-misses                                              (39.01%)
    60.486686635          70,58,016      branch-load-misses                                            (40.30%)
    60.486686635          30,73,056      L2-misses                                                     (41.27%)
    60.486686635       84,67,72,889      cycles:u                                                      (41.27%)
    60.486686635     1,32,59,26,915      instructions:u            #    1.61  insn per cycle           (51.58%)
    60.796868061          89,90,720      branch-misses:u                                               (48.78%)
    60.796868061        1,36,09,098      L1-dcache-load-misses                                         (48.42%)
    60.796868061           8,91,118      L1-icache-load-misses                                         (48.42%)
    60.796868061           1,69,439      dTLB-load-misses                                              (48.63%)
    60.796868061             14,550      dTLB-store-misses                                             (40.89%)
    60.796868061              2,018      iTLB-load-misses                                              (41.27%)
    60.796868061          88,63,445      branch-load-misses                                            (41.27%)
    60.796868061          11,53,851      L2-misses                                                     (41.27%)
    60.796868061       85,12,07,266      cycles:u                                                      (41.05%)
    60.796868061     1,35,48,85,564      instructions:u            #    1.65  insn per cycle           (50.08%)
    61.107049425        1,03,86,560      branch-misses:u                                               (48.42%)
    61.107049425          68,55,766      L1-dcache-load-misses                                         (49.22%)
    61.107049425           9,54,642      L1-icache-load-misses                                         (50.51%)
    61.107049425             10,591      dTLB-load-misses                                              (51.58%)
    61.107049425                428      dTLB-store-misses                                             (41.26%)
    61.107049425                634      iTLB-load-misses                                              (41.26%)
    61.107049425        1,02,27,118      branch-load-misses                                            (40.47%)
    61.107049425             90,108      L2-misses                                                     (39.18%)
    61.107049425       85,26,99,270      cycles:u                                                      (38.10%)
    61.107049425     1,36,00,94,199      instructions:u            #    1.66  insn per cycle           (48.42%)
    61.417225549          98,69,722      branch-misses:u                                               (51.10%)
    61.417225549          78,16,335      L1-dcache-load-misses                                         (51.59%)
    61.417225549           8,64,898      L1-icache-load-misses                                         (51.59%)
    61.417225549             41,120      dTLB-load-misses                                              (51.48%)
    61.417225549                468      dTLB-store-misses                                             (39.87%)
    61.417225549                956      iTLB-load-misses                                              (38.59%)
    61.417225549        1,01,71,689      branch-load-misses                                            (38.09%)
    61.417225549           1,01,154      L2-misses                                                     (38.20%)
    61.417225549       85,13,83,737      cycles:u                                                      (39.49%)
    61.417225549     1,41,28,52,936      instructions:u            #    1.72  insn per cycle           (49.81%)
    61.727397138        1,10,10,028      branch-misses:u                                               (51.59%)
    61.727397138          69,11,324      L1-dcache-load-misses                                         (50.90%)
    61.727397138           8,70,979      L1-icache-load-misses                                         (49.60%)
    61.727397138             12,752      dTLB-load-misses                                              (48.41%)
    61.727397138                853      dTLB-store-misses                                             (38.10%)
    61.727397138                773      iTLB-load-misses                                              (38.78%)
    61.727397138        1,09,66,919      branch-load-misses                                            (40.08%)
    61.727397138             95,790      L2-misses                                                     (41.27%)
    61.727397138       85,24,90,811      cycles:u                                                      (41.27%)
    61.727397138     1,33,72,40,866      instructions:u            #    1.63  insn per cycle           (51.59%)
    62.037558632        1,04,81,033      branch-misses:u                                               (49.01%)
    62.037558632          84,48,576      L1-dcache-load-misses                                         (48.41%)
    62.037558632          10,59,999      L1-icache-load-misses                                         (48.42%)
    62.037558632             78,742      dTLB-load-misses                                              (48.42%)
    62.037558632              3,011      dTLB-store-misses                                             (40.67%)
    62.037558632              1,124      iTLB-load-misses                                              (41.27%)
    62.037558632        1,05,50,217      branch-load-misses                                            (41.27%)
    62.037558632           1,70,023      L2-misses                                                     (41.26%)
    62.037558632       85,07,40,799      cycles:u                                                      (41.26%)
    62.037558632     1,32,20,01,177      instructions:u            #    1.61  insn per cycle           (50.31%)
#           time             counts unit events
    62.347733480          97,06,420      branch-misses:u                                               (48.42%)
    62.347733480          80,02,520      L1-dcache-load-misses                                         (49.00%)
    62.347733480          10,20,480      L1-icache-load-misses                                         (50.29%)
    62.347733480           1,09,411      dTLB-load-misses                                              (51.58%)
    62.347733480             12,594      dTLB-store-misses                                             (41.27%)
    62.347733480                995      iTLB-load-misses                                              (41.27%)
    62.347733480          92,29,474      branch-load-misses                                            (40.69%)
    62.347733480           4,57,743      L2-misses                                                     (39.40%)
    62.347733480       85,29,52,341      cycles:u                                                      (38.11%)
    62.347733480     1,45,77,05,290      instructions:u            #    1.77  insn per cycle           (48.41%)
    62.657927639        1,00,02,736      branch-misses:u                                               (50.88%)
    62.657927639          63,78,515      L1-dcache-load-misses                                         (51.58%)
    62.657927639          10,93,943      L1-icache-load-misses                                         (51.58%)
    62.657927639             13,964      dTLB-load-misses                                              (51.58%)
    62.657927639                294      dTLB-store-misses                                             (40.10%)
    62.657927639              1,195      iTLB-load-misses                                              (38.81%)
    62.657927639        1,00,48,788      branch-load-misses                                            (38.10%)
    62.657927639           1,25,947      L2-misses                                                     (38.10%)
    62.657927639       85,27,86,401      cycles:u                                                      (39.26%)
    62.657927639     1,39,06,08,835      instructions:u            #    1.69  insn per cycle           (49.58%)
    62.968124162        1,05,32,387      branch-misses:u                                               (51.58%)
    62.968124162          67,39,203      L1-dcache-load-misses                                         (51.12%)
    62.968124162          10,12,780      L1-icache-load-misses                                         (49.83%)
    62.968124162             17,441      dTLB-load-misses                                              (48.55%)
    62.968124162              1,755      dTLB-store-misses                                             (38.11%)
    62.968124162              1,172      iTLB-load-misses                                              (38.56%)
    62.968124162        1,03,97,276      branch-load-misses                                            (39.85%)
    62.968124162           2,30,035      L2-misses                                                     (41.14%)
    62.968124162       85,62,72,438      cycles:u                                                      (41.26%)
    62.968124162     1,35,57,37,130      instructions:u            #    1.65  insn per cycle           (51.57%)
    63.278313378        1,04,17,871      branch-misses:u                                               (49.25%)
    63.278313378          82,50,937      L1-dcache-load-misses                                         (48.42%)
    63.278313378           9,16,222      L1-icache-load-misses                                         (48.42%)
    63.278313378              9,498      dTLB-load-misses                                              (48.42%)
    63.278313378                358      dTLB-store-misses                                             (40.43%)
    63.278313378                930      iTLB-load-misses                                              (41.26%)
    63.278313378          97,68,528      branch-load-misses                                            (41.27%)
    63.278313378             80,918      L2-misses                                                     (41.27%)
    63.278313378       84,23,54,026      cycles:u                                                      (41.27%)
    63.278313378     1,31,80,59,366      instructions:u            #    1.60  insn per cycle           (50.55%)
    63.588485769        1,03,44,110      branch-misses:u                                               (48.42%)
    63.588485769          82,25,140      L1-dcache-load-misses                                         (48.76%)
    63.588485769          10,23,669      L1-icache-load-misses                                         (50.04%)
    63.588485769             23,412      dTLB-load-misses                                              (51.33%)
    63.588485769              1,788      dTLB-store-misses                                             (41.27%)
    63.588485769              1,330      iTLB-load-misses                                              (41.26%)
    63.588485769        1,02,73,569      branch-load-misses                                            (40.93%)
    63.588485769           1,56,828      L2-misses                                                     (39.64%)
    63.588485769       85,59,29,852      cycles:u                                                      (38.36%)
    63.588485769     1,35,05,34,750      instructions:u            #    1.64  insn per cycle           (48.42%)
    63.898684914        1,10,44,755      branch-misses:u                                               (50.63%)
    63.898684914          62,29,081      L1-dcache-load-misses                                         (51.58%)
    63.898684914          10,65,727      L1-icache-load-misses                                         (51.58%)
    63.898684914             12,894      dTLB-load-misses                                              (51.58%)
    63.898684914                265      dTLB-store-misses                                             (40.34%)
    63.898684914              1,003      iTLB-load-misses                                              (39.05%)
    63.898684914        1,10,46,845      branch-load-misses                                            (38.10%)
    63.898684914           1,07,768      L2-misses                                                     (38.10%)
    63.898684914       85,63,46,976      cycles:u                                                      (39.02%)
    63.898684914     1,34,39,83,822      instructions:u            #    1.63  insn per cycle           (49.33%)
    64.208854302        1,02,21,388      branch-misses:u                                               (51.59%)
    64.208854302          88,47,988      L1-dcache-load-misses                                         (51.36%)
    64.208854302           8,95,013      L1-icache-load-misses                                         (50.08%)
    64.208854302             17,447      dTLB-load-misses                                              (48.79%)
    64.208854302                590      dTLB-store-misses                                             (38.10%)
    64.208854302              1,633      iTLB-load-misses                                              (38.32%)
    64.208854302        1,03,57,476      branch-load-misses                                            (39.61%)
    64.208854302             98,044      L2-misses                                                     (40.89%)
    64.208854302       85,52,84,154      cycles:u                                                      (41.27%)
    64.208854302     1,34,01,34,068      instructions:u            #    1.63  insn per cycle           (51.58%)
    64.519030329        1,00,92,113      branch-misses:u                                               (49.48%)
    64.519030329          70,22,434      L1-dcache-load-misses                                         (48.42%)
    64.519030329          10,75,990      L1-icache-load-misses                                         (48.42%)
    64.519030329             44,703      dTLB-load-misses                                              (48.42%)
    64.519030329              5,701      dTLB-store-misses                                             (40.20%)
    64.519030329              1,635      iTLB-load-misses                                              (41.27%)
    64.519030329        1,01,74,081      branch-load-misses                                            (41.27%)
    64.519030329           2,51,166      L2-misses                                                     (41.27%)
    64.519030329       85,30,13,558      cycles:u                                                      (41.27%)
    64.519030329     1,38,70,24,468      instructions:u            #    1.69  insn per cycle           (50.79%)
    64.829205363          97,18,104      branch-misses:u                                               (48.41%)
    64.829205363        1,07,86,641      L1-dcache-load-misses                                         (48.52%)
    64.829205363          10,68,855      L1-icache-load-misses                                         (49.82%)
    64.829205363           1,03,127      dTLB-load-misses                                              (51.10%)
    64.829205363              6,752      dTLB-store-misses                                             (41.27%)
    64.829205363              2,650      iTLB-load-misses                                              (41.27%)
    64.829205363          95,96,170      branch-load-misses                                            (41.17%)
    64.829205363           7,26,160      L2-misses                                                     (39.87%)
    64.829205363       85,44,89,346      cycles:u                                                      (38.58%)
    64.829205363     1,35,81,67,338      instructions:u            #    1.65  insn per cycle           (48.41%)
    65.139412034          95,42,957      branch-misses:u                                               (50.40%)
    65.139412034          68,67,734      L1-dcache-load-misses                                         (51.58%)
    65.139412034          10,69,977      L1-icache-load-misses                                         (51.58%)
    65.139412034             14,975      dTLB-load-misses                                              (51.58%)
    65.139412034                330      dTLB-store-misses                                             (40.57%)
    65.139412034              1,735      iTLB-load-misses                                              (39.29%)
    65.139412034          93,47,684      branch-load-misses                                            (38.10%)
    65.139412034             89,637      L2-misses                                                     (38.10%)
    65.139412034       79,62,12,311      cycles:u                                                      (38.79%)
    65.139412034     1,33,19,32,274      instructions:u            #    1.62  insn per cycle           (49.10%)
    65.449578250        1,05,61,746      branch-misses:u                                               (51.59%)
    65.449578250          71,26,950      L1-dcache-load-misses                                         (51.59%)
    65.449578250           9,49,959      L1-icache-load-misses                                         (50.31%)
    65.449578250             39,682      dTLB-load-misses                                              (49.02%)
    65.449578250              4,260      dTLB-store-misses                                             (38.10%)
    65.449578250              1,934      iTLB-load-misses                                              (38.09%)
    65.449578250        1,02,28,075      branch-load-misses                                            (39.37%)
    65.449578250           2,09,213      L2-misses                                                     (40.66%)
    65.449578250       85,49,02,141      cycles:u                                                      (41.27%)
    65.449578250     1,31,40,15,654      instructions:u            #    1.60  insn per cycle           (51.59%)
    65.759757549        1,05,35,433      branch-misses:u                                               (49.72%)
    65.759757549          71,60,920      L1-dcache-load-misses                                         (48.43%)
    65.759757549          11,28,478      L1-icache-load-misses                                         (48.42%)
    65.759757549             16,581      dTLB-load-misses                                              (48.42%)
    65.759757549                330      dTLB-store-misses                                             (39.96%)
    65.759757549              3,030      iTLB-load-misses                                              (41.25%)
    65.759757549        1,05,07,968      branch-load-misses                                            (41.27%)
    65.759757549           1,05,447      L2-misses                                                     (41.27%)
    65.759757549       85,38,59,979      cycles:u                                                      (41.27%)
    65.759757549     1,31,73,03,249      instructions:u            #    1.60  insn per cycle           (51.01%)
    66.069955234        1,07,01,880      branch-misses:u                                               (48.42%)
    66.069955234          54,99,816      L1-dcache-load-misses                                         (48.42%)
    66.069955234          10,02,451      L1-icache-load-misses                                         (49.58%)
    66.069955234             62,232      dTLB-load-misses                                              (50.86%)
    66.069955234              7,299      dTLB-store-misses                                             (41.26%)
    66.069955234              2,886      iTLB-load-misses                                              (41.26%)
    66.069955234        1,00,24,953      branch-load-misses                                            (41.26%)
    66.069955234           3,58,611      L2-misses                                                     (40.11%)
    66.069955234       85,50,76,750      cycles:u                                                      (38.82%)
    66.069955234     1,38,40,60,103      instructions:u            #    1.68  insn per cycle           (48.42%)
    66.380149931        1,12,00,168      branch-misses:u                                               (50.16%)
    66.380149931          77,81,667      L1-dcache-load-misses                                         (51.45%)
    66.380149931           9,59,846      L1-icache-load-misses                                         (51.59%)
    66.380149931             14,197      dTLB-load-misses                                              (51.58%)
    66.380149931                213      dTLB-store-misses                                             (40.81%)
    66.380149931              1,973      iTLB-load-misses                                              (39.53%)
    66.380149931        1,12,82,136      branch-load-misses                                            (38.24%)
    66.380149931             96,008      L2-misses                                                     (38.10%)
    66.380149931       85,36,55,761      cycles:u                                                      (38.55%)
    66.380149931     1,25,74,04,844      instructions:u            #    1.53  insn per cycle           (48.87%)
    66.690317340        1,09,08,661      branch-misses:u                                               (51.59%)
    66.690317340          53,23,312      L1-dcache-load-misses                                         (51.59%)
    66.690317340          11,03,394      L1-icache-load-misses                                         (50.55%)
    66.690317340              8,926      dTLB-load-misses                                              (49.26%)
    66.690317340                167      dTLB-store-misses                                             (38.10%)
    66.690317340              2,121      iTLB-load-misses                                              (38.09%)
    66.690317340        1,10,03,812      branch-load-misses                                            (39.13%)
    66.690317340             59,073      L2-misses                                                     (40.42%)
    66.690317340       85,22,77,914      cycles:u                                                      (41.26%)
    66.690317340     1,39,42,69,819      instructions:u            #    1.69  insn per cycle           (51.58%)
    67.000483293        1,01,09,628      branch-misses:u                                               (49.96%)
    67.000483293          71,74,558      L1-dcache-load-misses                                         (48.65%)
    67.000483293          11,53,931      L1-icache-load-misses                                         (48.40%)
    67.000483293             36,439      dTLB-load-misses                                              (48.40%)
    67.000483293                153      dTLB-store-misses                                             (39.72%)
    67.000483293              1,942      iTLB-load-misses                                              (41.02%)
    67.000483293        1,05,00,173      branch-load-misses                                            (41.27%)
    67.000483293             64,927      L2-misses                                                     (41.28%)
    67.000483293       85,30,02,002      cycles:u                                                      (41.28%)
    67.000483293     1,39,64,11,828      instructions:u            #    1.69  insn per cycle           (51.26%)
    67.310683307          89,55,147      branch-misses:u                                               (48.42%)
    67.310683307          70,57,349      L1-dcache-load-misses                                         (48.42%)
    67.310683307          11,97,519      L1-icache-load-misses                                         (49.34%)
    67.310683307             39,891      dTLB-load-misses                                              (50.63%)
    67.310683307                116      dTLB-store-misses                                             (41.26%)
    67.310683307              1,962      iTLB-load-misses                                              (41.27%)
    67.310683307          99,74,453      branch-load-misses                                            (41.27%)
    67.310683307             34,562      L2-misses                                                     (40.35%)
    67.310683307       80,84,59,245      cycles:u                                                      (39.06%)
    67.310683307     1,39,78,86,026      instructions:u            #    1.70  insn per cycle           (48.42%)
    67.620848559          97,24,379      branch-misses:u                                               (49.93%)
    67.620848559          59,54,047      L1-dcache-load-misses                                         (51.22%)
    67.620848559          11,36,978      L1-icache-load-misses                                         (51.59%)
    67.620848559             11,071      dTLB-load-misses                                              (51.58%)
    67.620848559              1,815      dTLB-store-misses                                             (41.04%)
    67.620848559              1,428      iTLB-load-misses                                              (39.75%)
    67.620848559          94,91,223      branch-load-misses                                            (38.46%)
    67.620848559           3,88,465      L2-misses                                                     (38.10%)
    67.620848559       85,52,18,099      cycles:u                                                      (38.32%)
    67.620848559     1,44,12,22,738      instructions:u            #    1.75  insn per cycle           (48.63%)
    67.931037598        1,01,40,945      branch-misses:u                                               (51.59%)
    67.931037598          74,99,188      L1-dcache-load-misses                                         (51.58%)
    67.931037598          10,91,978      L1-icache-load-misses                                         (50.77%)
    67.931037598             16,228      dTLB-load-misses                                              (49.48%)
    67.931037598                433      dTLB-store-misses                                             (38.10%)
    67.931037598              1,049      iTLB-load-misses                                              (38.11%)
    67.931037598        1,03,49,018      branch-load-misses                                            (38.91%)
    67.931037598           1,80,141      L2-misses                                                     (40.20%)
    67.931037598       85,50,51,594      cycles:u                                                      (41.27%)
    67.931037598     1,35,55,40,361      instructions:u            #    1.64  insn per cycle           (51.59%)
    68.241212109        1,04,34,922      branch-misses:u                                               (50.19%)
    68.241212109          73,84,819      L1-dcache-load-misses                                         (48.90%)
    68.241212109          10,69,536      L1-icache-load-misses                                         (48.42%)
    68.241212109             13,053      dTLB-load-misses                                              (48.42%)
    68.241212109                227      dTLB-store-misses                                             (39.49%)
    68.241212109              1,588      iTLB-load-misses                                              (40.78%)
    68.241212109        1,01,59,539      branch-load-misses                                            (41.27%)
    68.241212109           1,10,493      L2-misses                                                     (41.27%)
    68.241212109       85,13,85,289      cycles:u                                                      (41.27%)
    68.241212109     1,30,59,94,760      instructions:u            #    1.58  insn per cycle           (51.48%)
    68.551403425        1,05,37,870      branch-misses:u                                               (48.42%)
    68.551403425          59,61,573      L1-dcache-load-misses                                         (48.42%)
    68.551403425          10,95,951      L1-icache-load-misses                                         (49.11%)
    68.551403425              8,862      dTLB-load-misses                                              (50.40%)
    68.551403425                193      dTLB-store-misses                                             (41.27%)
    68.551403425              1,412      iTLB-load-misses                                              (41.26%)
    68.551403425        1,06,52,485      branch-load-misses                                            (41.26%)
    68.551403425             59,275      L2-misses                                                     (40.57%)
    68.551403425       85,22,07,970      cycles:u                                                      (39.28%)
    68.551403425     1,36,73,17,345      instructions:u            #    1.66  insn per cycle           (48.41%)
    68.861581844        1,02,78,885      branch-misses:u                                               (49.70%)
    68.861581844        1,11,15,708      L1-dcache-load-misses                                         (50.98%)
    68.861581844           9,80,867      L1-icache-load-misses                                         (51.59%)
    68.861581844             77,040      dTLB-load-misses                                              (51.58%)
    68.861581844              1,100      dTLB-store-misses                                             (41.27%)
    68.861581844              1,312      iTLB-load-misses                                              (39.99%)
    68.861581844        1,10,09,072      branch-load-misses                                            (38.70%)
    68.861581844             63,935      L2-misses                                                     (38.10%)
    68.861581844       85,44,51,536      cycles:u                                                      (38.10%)
    68.861581844     1,30,59,58,456      instructions:u            #    1.58  insn per cycle           (48.41%)
    69.171763833        1,11,52,478      branch-misses:u                                               (51.58%)
    69.171763833          47,68,570      L1-dcache-load-misses                                         (51.58%)
    69.171763833           8,72,680      L1-icache-load-misses                                         (51.01%)
    69.171763833              5,112      dTLB-load-misses                                              (49.72%)
    69.171763833                249      dTLB-store-misses                                             (38.12%)
    69.171763833                734      iTLB-load-misses                                              (38.10%)
    69.171763833        1,15,20,585      branch-load-misses                                            (38.67%)
    69.171763833             36,976      L2-misses                                                     (39.96%)
    69.171763833       85,43,02,669      cycles:u                                                      (41.25%)
    69.171763833     1,34,12,44,274      instructions:u            #    1.63  insn per cycle           (51.56%)
    69.481951536        1,02,55,150      branch-misses:u                                               (50.43%)
    69.481951536          67,12,025      L1-dcache-load-misses                                         (49.13%)
    69.481951536          11,39,092      L1-icache-load-misses                                         (48.41%)
    69.481951536              8,472      dTLB-load-misses                                              (48.42%)
    69.481951536                203      dTLB-store-misses                                             (39.25%)
    69.481951536              1,169      iTLB-load-misses                                              (40.54%)
    69.481951536        1,04,67,359      branch-load-misses                                            (41.27%)
    69.481951536           3,58,047      L2-misses                                                     (41.27%)
    69.481951536       85,10,74,370      cycles:u                                                      (41.27%)
    69.481951536     1,40,25,71,922      instructions:u            #    1.70  insn per cycle           (51.58%)
    69.792122495          95,04,746      branch-misses:u                                               (48.42%)
    69.792122495          78,89,241      L1-dcache-load-misses                                         (48.42%)
    69.792122495          11,63,598      L1-icache-load-misses                                         (48.87%)
    69.792122495             10,319      dTLB-load-misses                                              (50.16%)
    69.792122495                106      dTLB-store-misses                                             (41.27%)
    69.792122495              2,398      iTLB-load-misses                                              (41.27%)
    69.792122495          98,40,465      branch-load-misses                                            (41.27%)
    69.792122495           7,62,273      L2-misses                                                     (40.82%)
    69.792122495       85,02,58,598      cycles:u                                                      (39.53%)
    69.792122495     1,40,60,43,849      instructions:u            #    1.70  insn per cycle           (48.56%)
#           time             counts unit events
    70.102315175        1,02,46,297      branch-misses:u                                               (49.46%)
    70.102315175          72,65,027      L1-dcache-load-misses                                         (50.75%)
    70.102315175          10,29,481      L1-icache-load-misses                                         (51.58%)
    70.102315175              9,456      dTLB-load-misses                                              (51.58%)
    70.102315175                356      dTLB-store-misses                                             (41.27%)
    70.102315175              1,203      iTLB-load-misses                                              (40.23%)
    70.102315175        1,03,06,025      branch-load-misses                                            (38.94%)
    70.102315175             47,170      L2-misses                                                     (38.10%)
    70.102315175       85,43,25,046      cycles:u                                                      (38.10%)
    70.102315175     1,36,56,16,980      instructions:u            #    1.66  insn per cycle           (48.42%)
    70.412478474          98,66,972      branch-misses:u                                               (51.59%)
    70.412478474          83,91,774      L1-dcache-load-misses                                         (51.58%)
    70.412478474           9,60,618      L1-icache-load-misses                                         (51.24%)
    70.412478474             24,579      dTLB-load-misses                                              (49.95%)
    70.412478474                239      dTLB-store-misses                                             (38.35%)
    70.412478474              1,524      iTLB-load-misses                                              (38.11%)
    70.412478474          98,94,430      branch-load-misses                                            (38.44%)
    70.412478474             98,829      L2-misses                                                     (39.73%)
    70.412478474       81,87,29,487      cycles:u                                                      (41.02%)
    70.412478474     1,29,61,89,910      instructions:u            #    1.57  insn per cycle           (51.33%)
    70.722668635        1,04,96,540      branch-misses:u                                               (50.66%)
    70.722668635          84,52,917      L1-dcache-load-misses                                         (49.37%)
    70.722668635           9,14,810      L1-icache-load-misses                                         (48.42%)
    70.722668635             10,162      dTLB-load-misses                                              (48.43%)
    70.722668635                189      dTLB-store-misses                                             (39.03%)
    70.722668635              1,622      iTLB-load-misses                                              (40.30%)
    70.722668635        1,09,17,406      branch-load-misses                                            (41.26%)
    70.722668635           2,60,965      L2-misses                                                     (41.26%)
    70.722668635       85,12,16,198      cycles:u                                                      (41.26%)
    70.722668635     1,35,49,89,696      instructions:u            #    1.64  insn per cycle           (51.58%)
    71.032845896          72,25,762      branch-misses:u                                               (48.42%)
    71.032845896        1,99,95,338      L1-dcache-load-misses                                         (48.41%)
    71.032845896           7,65,234      L1-icache-load-misses                                         (48.63%)
    71.032845896           2,64,115      dTLB-load-misses                                              (49.92%)
    71.032845896             50,845      dTLB-store-misses                                             (41.26%)
    71.032845896              2,132      iTLB-load-misses                                              (41.27%)
    71.032845896          67,19,407      branch-load-misses                                            (41.27%)
    71.032845896          28,04,975      L2-misses                                                     (41.05%)
    71.032845896       84,32,85,448      cycles:u                                                      (39.76%)
    71.032845896     1,35,39,63,208      instructions:u            #    1.64  insn per cycle           (48.79%)
    71.343025097        1,06,09,093      branch-misses:u                                               (49.23%)
    71.343025097          70,73,750      L1-dcache-load-misses                                         (50.52%)
    71.343025097          10,91,295      L1-icache-load-misses                                         (51.59%)
    71.343025097             17,591      dTLB-load-misses                                              (51.59%)
    71.343025097                261      dTLB-store-misses                                             (41.27%)
    71.343025097              1,112      iTLB-load-misses                                              (40.45%)
    71.343025097        1,10,77,572      branch-load-misses                                            (39.17%)
    71.343025097             33,680      L2-misses                                                     (38.10%)
    71.343025097       85,34,43,368      cycles:u                                                      (38.10%)
    71.343025097     1,35,25,50,904      instructions:u            #    1.64  insn per cycle           (48.41%)
    71.653215464          97,05,365      branch-misses:u                                               (51.59%)
    71.653215464          99,57,360      L1-dcache-load-misses                                         (51.57%)
    71.653215464          11,01,099      L1-icache-load-misses                                         (51.47%)
    71.653215464           1,23,883      dTLB-load-misses                                              (50.18%)
    71.653215464              9,692      dTLB-store-misses                                             (38.58%)
    71.653215464              1,655      iTLB-load-misses                                              (38.11%)
    71.653215464          91,65,867      branch-load-misses                                            (38.21%)
    71.653215464           8,65,430      L2-misses                                                     (39.50%)
    71.653215464       85,38,08,331      cycles:u                                                      (40.78%)
    71.653215464     1,37,94,66,017      instructions:u            #    1.67  insn per cycle           (51.10%)
    71.963382298        1,06,31,848      branch-misses:u                                               (50.89%)
    71.963382298          61,94,964      L1-dcache-load-misses                                         (49.60%)
    71.963382298          10,85,177      L1-icache-load-misses                                         (48.42%)
    71.963382298             26,906      dTLB-load-misses                                              (48.42%)
    71.963382298                118      dTLB-store-misses                                             (38.79%)
    71.963382298                743      iTLB-load-misses                                              (40.08%)
    71.963382298        1,07,24,772      branch-load-misses                                            (41.27%)
    71.963382298             40,599      L2-misses                                                     (41.27%)
    71.963382298       85,51,64,572      cycles:u                                                      (41.27%)
    71.963382298     1,39,57,96,708      instructions:u            #    1.69  insn per cycle           (51.59%)
    72.273556740          98,97,845      branch-misses:u                                               (48.42%)
    72.273556740          59,56,859      L1-dcache-load-misses                                         (48.42%)
    72.273556740          11,64,819      L1-icache-load-misses                                         (48.42%)
    72.273556740             12,580      dTLB-load-misses                                              (49.70%)
    72.273556740                181      dTLB-store-misses                                             (41.27%)
    72.273556740                879      iTLB-load-misses                                              (41.27%)
    72.273556740        1,00,08,255      branch-load-misses                                            (41.27%)
    72.273556740             67,187      L2-misses                                                     (41.27%)
    72.273556740       85,32,24,981      cycles:u                                                      (39.99%)
    72.273556740     1,41,77,53,472      instructions:u            #    1.72  insn per cycle           (49.02%)
    72.583736018        1,03,30,069      branch-misses:u                                               (49.00%)
    72.583736018          61,66,605      L1-dcache-load-misses                                         (50.29%)
    72.583736018          11,80,007      L1-icache-load-misses                                         (51.58%)
    72.583736018             25,263      dTLB-load-misses                                              (51.59%)
    72.583736018              2,585      dTLB-store-misses                                             (41.27%)
    72.583736018              1,558      iTLB-load-misses                                              (40.68%)
    72.583736018        1,03,38,992      branch-load-misses                                            (39.39%)
    72.583736018           1,99,738      L2-misses                                                     (38.11%)
    72.583736018       85,17,04,328      cycles:u                                                      (38.09%)
    72.583736018     1,35,63,21,833      instructions:u            #    1.64  insn per cycle           (48.41%)
    72.893922599        1,06,35,027      branch-misses:u                                               (51.57%)
    72.893922599          73,28,733      L1-dcache-load-misses                                         (51.58%)
    72.893922599          10,87,264      L1-icache-load-misses                                         (51.59%)
    72.893922599             29,862      dTLB-load-misses                                              (50.42%)
    72.893922599                257      dTLB-store-misses                                             (38.81%)
    72.893922599                999      iTLB-load-misses                                              (38.11%)
    72.893922599        1,06,82,931      branch-load-misses                                            (38.11%)
    72.893922599             79,372      L2-misses                                                     (39.26%)
    72.893922599       85,24,14,302      cycles:u                                                      (40.55%)
    72.893922599     1,34,40,56,392      instructions:u            #    1.63  insn per cycle           (50.86%)
    73.204100642          91,56,525      branch-misses:u                                               (51.12%)
    73.204100642        1,13,86,029      L1-dcache-load-misses                                         (49.83%)
    73.204100642          10,75,884      L1-icache-load-misses                                         (48.54%)
    73.204100642           1,62,937      dTLB-load-misses                                              (48.41%)
    73.204100642             16,457      dTLB-store-misses                                             (38.56%)
    73.204100642              1,176      iTLB-load-misses                                              (39.85%)
    73.204100642          90,52,572      branch-load-misses                                            (41.14%)
    73.204100642           9,12,141      L2-misses                                                     (41.27%)
    73.204100642       85,10,33,489      cycles:u                                                      (41.27%)
    73.204100642     1,40,20,50,788      instructions:u            #    1.70  insn per cycle           (51.58%)
    73.514279315        1,04,48,135      branch-misses:u                                               (48.42%)
    73.514279315          76,69,698      L1-dcache-load-misses                                         (48.41%)
    73.514279315          10,55,572      L1-icache-load-misses                                         (48.42%)
    73.514279315             12,526      dTLB-load-misses                                              (49.47%)
    73.514279315                365      dTLB-store-misses                                             (41.27%)
    73.514279315                719      iTLB-load-misses                                              (41.27%)
    73.514279315          98,65,468      branch-load-misses                                            (41.27%)
    73.514279315           1,02,119      L2-misses                                                     (41.26%)
    73.514279315       83,63,31,147      cycles:u                                                      (40.22%)
    73.514279315     1,27,78,85,074      instructions:u            #    1.55  insn per cycle           (49.25%)
    73.824455468        1,05,37,706      branch-misses:u                                               (48.77%)
    73.824455468          92,95,506      L1-dcache-load-misses                                         (50.06%)
    73.824455468           9,24,891      L1-icache-load-misses                                         (51.35%)
    73.824455468             34,173      dTLB-load-misses                                              (51.58%)
    73.824455468                455      dTLB-store-misses                                             (41.27%)
    73.824455468                571      iTLB-load-misses                                              (40.92%)
    73.824455468        1,07,94,336      branch-load-misses                                            (39.63%)
    73.824455468           1,05,602      L2-misses                                                     (38.34%)
    73.824455468       85,20,24,060      cycles:u                                                      (38.10%)
    73.824455468     1,23,88,26,371      instructions:u            #    1.50  insn per cycle           (48.41%)
    74.134656846        1,08,64,153      branch-misses:u                                               (51.58%)
    74.134656846          91,11,927      L1-dcache-load-misses                                         (51.58%)
    74.134656846           9,65,205      L1-icache-load-misses                                         (51.58%)
    74.134656846             12,234      dTLB-load-misses                                              (50.65%)
    74.134656846                901      dTLB-store-misses                                             (39.05%)
    74.134656846                889      iTLB-load-misses                                              (38.10%)
    74.134656846        1,09,45,420      branch-load-misses                                            (38.10%)
    74.134656846           1,03,727      L2-misses                                                     (39.03%)
    74.134656846       85,23,10,905      cycles:u                                                      (40.32%)
    74.134656846     1,23,97,63,831      instructions:u            #    1.50  insn per cycle           (50.63%)
    74.444823153        1,10,69,995      branch-misses:u                                               (51.35%)
    74.444823153          77,09,845      L1-dcache-load-misses                                         (50.06%)
    74.444823153          10,20,169      L1-icache-load-misses                                         (48.77%)
    74.444823153             43,226      dTLB-load-misses                                              (48.41%)
    74.444823153              5,753      dTLB-store-misses                                             (38.32%)
    74.444823153              1,153      iTLB-load-misses                                              (39.62%)
    74.444823153        1,03,55,327      branch-load-misses                                            (40.91%)
    74.444823153           4,29,162      L2-misses                                                     (41.27%)
    74.444823153       85,06,05,497      cycles:u                                                      (41.27%)
    74.444823153     1,24,46,86,649      instructions:u            #    1.51  insn per cycle           (51.58%)
    74.755000962          98,47,430      branch-misses:u                                               (48.42%)
    74.755000962        1,17,00,944      L1-dcache-load-misses                                         (48.41%)
    74.755000962           9,85,427      L1-icache-load-misses                                         (48.41%)
    74.755000962           2,08,022      dTLB-load-misses                                              (49.23%)
    74.755000962             23,475      dTLB-store-misses                                             (41.26%)
    74.755000962              1,860      iTLB-load-misses                                              (41.27%)
    74.755000962          87,40,180      branch-load-misses                                            (41.27%)
    74.755000962          14,02,076      L2-misses                                                     (41.27%)
    74.755000962       85,04,52,325      cycles:u                                                      (40.45%)
    74.755000962     1,34,56,30,835      instructions:u            #    1.63  insn per cycle           (49.48%)
    75.065186205          83,24,478      branch-misses:u                                               (48.53%)
    75.065186205        1,61,13,694      L1-dcache-load-misses                                         (49.82%)
    75.065186205           9,55,527      L1-icache-load-misses                                         (51.11%)
    75.065186205           1,98,419      dTLB-load-misses                                              (51.58%)
    75.065186205             16,565      dTLB-store-misses                                             (41.27%)
    75.065186205              1,615      iTLB-load-misses                                              (41.16%)
    75.065186205          83,36,266      branch-load-misses                                            (39.87%)
    75.065186205          20,53,181      L2-misses                                                     (38.58%)
    75.065186205       84,39,53,474      cycles:u                                                      (38.11%)
    75.065186205     1,29,94,68,889      instructions:u            #    1.57  insn per cycle           (48.42%)
    75.375376768          76,91,476      branch-misses:u                                               (51.58%)
    75.375376768        1,75,90,784      L1-dcache-load-misses                                         (51.58%)
    75.375376768          10,03,428      L1-icache-load-misses                                         (51.58%)
    75.375376768           2,75,430      dTLB-load-misses                                              (50.89%)
    75.375376768             53,222      dTLB-store-misses                                             (39.28%)
    75.375376768              1,989      iTLB-load-misses                                              (38.11%)
    75.375376768          66,24,231      branch-load-misses                                            (38.10%)
    75.375376768          24,67,877      L2-misses                                                     (38.79%)
    75.375376768       79,13,11,177      cycles:u                                                      (40.08%)
    75.375376768     1,26,21,03,396      instructions:u            #    1.53  insn per cycle           (50.39%)
    75.685580432          85,83,819      branch-misses:u                                               (51.58%)
    75.685580432        1,46,14,068      L1-dcache-load-misses                                         (50.30%)
    75.685580432           9,25,178      L1-icache-load-misses                                         (49.01%)
    75.685580432           1,77,070      dTLB-load-misses                                              (48.42%)
    75.685580432             11,689      dTLB-store-misses                                             (38.10%)
    75.685580432              1,615      iTLB-load-misses                                              (39.38%)
    75.685580432          85,22,960      branch-load-misses                                            (40.67%)
    75.685580432          14,10,527      L2-misses                                                     (41.27%)
    75.685580432       85,34,13,571      cycles:u                                                      (41.27%)
    75.685580432     1,37,44,57,075      instructions:u            #    1.66  insn per cycle           (51.58%)
    75.995741041          98,22,043      branch-misses:u                                               (48.43%)
    75.995741041          92,53,697      L1-dcache-load-misses                                         (48.41%)
    75.995741041           9,78,737      L1-icache-load-misses                                         (48.41%)
    75.995741041           1,14,494      dTLB-load-misses                                              (48.99%)
    75.995741041             12,314      dTLB-store-misses                                             (41.25%)
    75.995741041              1,599      iTLB-load-misses                                              (41.27%)
    75.995741041          88,20,271      branch-load-misses                                            (41.27%)
    75.995741041           9,22,739      L2-misses                                                     (41.27%)
    75.995741041       85,16,68,948      cycles:u                                                      (40.70%)
    75.995741041     1,32,45,52,471      instructions:u            #    1.60  insn per cycle           (49.72%)
    76.305947760        1,00,68,959      branch-misses:u                                               (48.42%)
    76.305947760        1,12,82,124      L1-dcache-load-misses                                         (49.58%)
    76.305947760           9,57,561      L1-icache-load-misses                                         (50.87%)
    76.305947760             59,983      dTLB-load-misses                                              (51.58%)
    76.305947760              1,282      dTLB-store-misses                                             (41.26%)
    76.305947760              1,071      iTLB-load-misses                                              (41.26%)
    76.305947760        1,05,47,575      branch-load-misses                                            (40.11%)
    76.305947760           2,11,731      L2-misses                                                     (38.82%)
    76.305947760       85,09,38,146      cycles:u                                                      (38.10%)
    76.305947760     1,27,60,81,339      instructions:u            #    1.54  insn per cycle           (48.42%)
    76.616131113          98,87,675      branch-misses:u                                               (51.46%)
    76.616131113        1,03,03,641      L1-dcache-load-misses                                         (51.58%)
    76.616131113           9,81,212      L1-icache-load-misses                                         (51.58%)
    76.616131113           1,09,447      dTLB-load-misses                                              (51.13%)
    76.616131113             11,664      dTLB-store-misses                                             (39.52%)
    76.616131113              1,650      iTLB-load-misses                                              (38.24%)
    76.616131113        1,01,21,499      branch-load-misses                                            (38.10%)
    76.616131113           5,01,621      L2-misses                                                     (38.55%)
    76.616131113       85,25,85,794      cycles:u                                                      (39.84%)
    76.616131113     1,31,66,78,928      instructions:u            #    1.59  insn per cycle           (50.15%)
    76.926327369        1,02,02,114      branch-misses:u                                               (51.58%)
    76.926327369          78,66,464      L1-dcache-load-misses                                         (50.54%)
    76.926327369          10,82,557      L1-icache-load-misses                                         (49.25%)
    76.926327369             34,900      dTLB-load-misses                                              (48.42%)
    76.926327369              7,275      dTLB-store-misses                                             (38.10%)
    76.926327369              1,298      iTLB-load-misses                                              (39.13%)
    76.926327369          91,39,024      branch-load-misses                                            (40.42%)
    76.926327369           7,94,960      L2-misses                                                     (41.27%)
    76.926327369       85,15,09,520      cycles:u                                                      (41.27%)
    76.926327369     1,38,66,73,144      instructions:u            #    1.68  insn per cycle           (51.58%)
    77.236516815          99,57,788      branch-misses:u                                               (48.67%)
    77.236516815        1,30,05,370      L1-dcache-load-misses                                         (48.42%)
    77.236516815           8,31,411      L1-icache-load-misses                                         (48.42%)
    77.236516815           1,35,327      dTLB-load-misses                                              (48.75%)
    77.236516815              9,796      dTLB-store-misses                                             (41.01%)
    77.236516815              1,475      iTLB-load-misses                                              (41.27%)
    77.236516815        1,04,83,402      branch-load-misses                                            (41.26%)
    77.236516815           4,00,754      L2-misses                                                     (41.27%)
    77.236516815       85,22,14,330      cycles:u                                                      (40.94%)
    77.236516815     1,26,38,36,756      instructions:u            #    1.53  insn per cycle           (49.96%)
    77.546688704        1,04,01,250      branch-misses:u                                               (48.42%)
    77.546688704          79,27,634      L1-dcache-load-misses                                         (49.33%)
    77.546688704           8,42,708      L1-icache-load-misses                                         (50.62%)
    77.546688704             72,200      dTLB-load-misses                                              (51.59%)
    77.546688704              7,570      dTLB-store-misses                                             (41.27%)
    77.546688704              1,274      iTLB-load-misses                                              (41.27%)
    77.546688704        1,03,35,458      branch-load-misses                                            (40.36%)
    77.546688704             51,890      L2-misses                                                     (39.06%)
    77.546688704       81,82,90,792      cycles:u                                                      (38.10%)
    77.546688704     1,25,98,05,180      instructions:u            #    1.52  insn per cycle           (48.42%)
#           time             counts unit events
    77.856864463          97,04,404      branch-misses:u                                               (51.21%)
    77.856864463          95,93,528      L1-dcache-load-misses                                         (51.58%)
    77.856864463           9,70,803      L1-icache-load-misses                                         (51.58%)
    77.856864463             43,922      dTLB-load-misses                                              (51.37%)
    77.856864463              5,555      dTLB-store-misses                                             (39.77%)
    77.856864463              1,523      iTLB-load-misses                                              (38.47%)
    77.856864463          88,29,047      branch-load-misses                                            (38.10%)
    77.856864463          12,13,977      L2-misses                                                     (38.31%)
    77.856864463       85,12,02,461      cycles:u                                                      (39.60%)
    77.856864463     1,32,81,42,488      instructions:u            #    1.61  insn per cycle           (49.91%)
    78.167045094          98,72,767      branch-misses:u                                               (51.58%)
    78.167045094        1,01,03,635      L1-dcache-load-misses                                         (50.78%)
    78.167045094           9,42,295      L1-icache-load-misses                                         (49.49%)
    78.167045094             17,752      dTLB-load-misses                                              (48.42%)
    78.167045094                438      dTLB-store-misses                                             (38.11%)
    78.167045094              1,773      iTLB-load-misses                                              (38.90%)
    78.167045094          99,49,087      branch-load-misses                                            (40.19%)
    78.167045094           5,91,174      L2-misses                                                     (41.26%)
    78.167045094       85,00,69,759      cycles:u                                                      (41.26%)
    78.167045094     1,18,77,36,419      instructions:u            #    1.44  insn per cycle           (51.58%)
    78.477231898          97,12,700      branch-misses:u                                               (48.91%)
    78.477231898          93,80,216      L1-dcache-load-misses                                         (48.41%)
    78.477231898           9,97,076      L1-icache-load-misses                                         (48.41%)
    78.477231898             81,626      dTLB-load-misses                                              (48.51%)
    78.477231898             13,526      dTLB-store-misses                                             (40.77%)
    78.477231898              1,880      iTLB-load-misses                                              (41.27%)
    78.477231898          91,45,234      branch-load-misses                                            (41.27%)
    78.477231898           7,64,278      L2-misses                                                     (41.27%)
    78.477231898       85,30,57,322      cycles:u                                                      (41.18%)
    78.477231898     1,37,94,28,013      instructions:u            #    1.67  insn per cycle           (50.20%)
    78.787411725        1,08,12,164      branch-misses:u                                               (48.42%)
    78.787411725          81,10,336      L1-dcache-load-misses                                         (49.10%)
    78.787411725           9,32,860      L1-icache-load-misses                                         (50.39%)
    78.787411725             20,493      dTLB-load-misses                                              (51.58%)
    78.787411725                256      dTLB-store-misses                                             (41.27%)
    78.787411725              1,303      iTLB-load-misses                                              (41.27%)
    78.787411725        1,08,12,236      branch-load-misses                                            (40.58%)
    78.787411725             83,311      L2-misses                                                     (39.29%)
    78.787411725       85,50,42,617      cycles:u                                                      (38.10%)
    78.787411725     1,30,68,90,775      instructions:u            #    1.58  insn per cycle           (48.42%)
    79.097587112          91,20,263      branch-misses:u                                               (50.98%)
    79.097587112          85,74,286      L1-dcache-load-misses                                         (51.58%)
    79.097587112           9,56,269      L1-icache-load-misses                                         (51.58%)
    79.097587112             26,795      dTLB-load-misses                                              (51.58%)
    79.097587112                240      dTLB-store-misses                                             (39.99%)
    79.097587112              1,041      iTLB-load-misses                                              (38.70%)
    79.097587112          95,88,119      branch-load-misses                                            (38.10%)
    79.097587112           1,55,139      L2-misses                                                     (38.10%)
    79.097587112       85,50,38,245      cycles:u                                                      (39.37%)
    79.097587112     1,50,68,18,618      instructions:u            #    1.82  insn per cycle           (49.69%)
    79.407750593          90,26,738      branch-misses:u                                               (51.59%)
    79.407750593        1,08,34,952      L1-dcache-load-misses                                         (51.01%)
    79.407750593           9,30,418      L1-icache-load-misses                                         (49.72%)
    79.407750593             99,593      dTLB-load-misses                                              (48.43%)
    79.407750593              9,025      dTLB-store-misses                                             (38.10%)
    79.407750593              1,272      iTLB-load-misses                                              (38.67%)
    79.407750593          98,40,783      branch-load-misses                                            (39.96%)
    79.407750593           5,28,510      L2-misses                                                     (41.25%)
    79.407750593       84,94,38,067      cycles:u                                                      (41.27%)
    79.407750593     1,36,93,65,811      instructions:u            #    1.65  insn per cycle           (51.58%)
    79.717947129          50,52,373      branch-misses:u                                               (49.13%)
    79.717947129        3,13,36,853      L1-dcache-load-misses                                         (48.41%)
    79.717947129           7,48,019      L1-icache-load-misses                                         (48.42%)
    79.717947129           5,49,613      dTLB-load-misses                                              (48.42%)
    79.717947129             60,609      dTLB-store-misses                                             (40.55%)
    79.717947129              3,062      iTLB-load-misses                                              (41.27%)
    79.717947129          49,92,511      branch-load-misses                                            (41.27%)
    79.717947129          39,98,102      L2-misses                                                     (41.26%)
    79.717947129       85,42,96,901      cycles:u                                                      (41.26%)
    79.717947129     1,30,70,98,209      instructions:u            #    1.58  insn per cycle           (50.43%)
    80.028147081          66,61,494      branch-misses:u                                               (48.42%)
    80.028147081        2,04,03,471      L1-dcache-load-misses                                         (48.86%)
    80.028147081          10,64,858      L1-icache-load-misses                                         (50.15%)
    80.028147081           2,52,395      dTLB-load-misses                                              (51.44%)
    80.028147081             19,357      dTLB-store-misses                                             (41.26%)
    80.028147081              2,895      iTLB-load-misses                                              (41.27%)
    80.028147081          57,48,427      branch-load-misses                                            (40.82%)
    80.028147081          41,75,698      L2-misses                                                     (39.53%)
    80.028147081       85,20,69,493      cycles:u                                                      (38.24%)
    80.028147081     1,29,85,54,817      instructions:u            #    1.57  insn per cycle           (48.42%)
    80.338295996          71,55,760      branch-misses:u                                               (50.75%)
    80.338295996        1,55,24,313      L1-dcache-load-misses                                         (51.59%)
    80.338295996          10,08,802      L1-icache-load-misses                                         (51.59%)
    80.338295996           2,87,036      dTLB-load-misses                                              (51.59%)
    80.338295996             46,977      dTLB-store-misses                                             (40.22%)
    80.338295996              3,703      iTLB-load-misses                                              (38.93%)
    80.338295996          56,21,999      branch-load-misses                                            (38.09%)
    80.338295996          22,04,917      L2-misses                                                     (38.09%)
    80.338295996       84,85,15,884      cycles:u                                                      (39.14%)
    80.338295996     1,38,94,88,842      instructions:u            #    1.68  insn per cycle           (49.46%)
    80.648490222          84,68,798      branch-misses:u                                               (51.58%)
    80.648490222          55,33,639      L1-dcache-load-misses                                         (51.24%)
    80.648490222           6,58,822      L1-icache-load-misses                                         (49.95%)
    80.648490222             43,433      dTLB-load-misses                                              (48.66%)
    80.648490222                146      dTLB-store-misses                                             (38.11%)
    80.648490222              1,105      iTLB-load-misses                                              (38.44%)
    80.648490222          81,44,746      branch-load-misses                                            (39.73%)
    80.648490222           1,87,111      L2-misses                                                     (41.02%)
    80.648490222       82,19,05,076      cycles:u                                                      (41.26%)
    80.648490222     1,60,37,60,392      instructions:u            #    1.94  insn per cycle           (51.58%)
    80.958665285          74,98,271      branch-misses:u                                               (49.37%)
    80.958665285          69,27,835      L1-dcache-load-misses                                         (48.42%)
    80.958665285           7,84,754      L1-icache-load-misses                                         (48.42%)
    80.958665285             67,894      dTLB-load-misses                                              (48.42%)
    80.958665285                716      dTLB-store-misses                                             (40.32%)
    80.958665285              1,640      iTLB-load-misses                                              (41.27%)
    80.958665285          77,17,841      branch-load-misses                                            (41.27%)
    80.958665285           3,05,885      L2-misses                                                     (41.27%)
    80.958665285       85,20,03,733      cycles:u                                                      (41.27%)
    80.958665285     1,67,86,49,471      instructions:u            #    2.03  insn per cycle           (50.66%)
    81.268843978          85,55,900      branch-misses:u                                               (48.42%)
    81.268843978          64,37,551      L1-dcache-load-misses                                         (48.64%)
    81.268843978           7,89,503      L1-icache-load-misses                                         (49.93%)
    81.268843978           1,02,095      dTLB-load-misses                                              (51.22%)
    81.268843978                181      dTLB-store-misses                                             (41.27%)
    81.268843978              1,597      iTLB-load-misses                                              (41.26%)
    81.268843978          86,56,904      branch-load-misses                                            (41.05%)
    81.268843978           2,34,101      L2-misses                                                     (39.76%)
    81.268843978       85,22,40,566      cycles:u                                                      (38.47%)
    81.268843978     1,61,63,86,193      instructions:u            #    1.95  insn per cycle           (48.42%)
    81.579043452          83,81,051      branch-misses:u                                               (50.52%)
    81.579043452          48,91,860      L1-dcache-load-misses                                         (51.58%)
    81.579043452           7,27,458      L1-icache-load-misses                                         (51.58%)
    81.579043452             37,215      dTLB-load-misses                                              (51.58%)
    81.579043452              1,322      dTLB-store-misses                                             (40.46%)
    81.579043452                990      iTLB-load-misses                                              (39.17%)
    81.579043452          80,48,277      branch-load-misses                                            (38.10%)
    81.579043452             28,661      L2-misses                                                     (38.10%)
    81.579043452       85,31,44,927      cycles:u                                                      (38.91%)
    81.579043452     1,74,39,01,172      instructions:u            #    2.11  insn per cycle           (49.22%)
    81.889223930          74,70,426      branch-misses:u                                               (51.58%)
    81.889223930          64,45,422      L1-dcache-load-misses                                         (51.48%)
    81.889223930          11,21,396      L1-icache-load-misses                                         (50.19%)
    81.889223930           1,17,183      dTLB-load-misses                                              (48.90%)
    81.889223930                202      dTLB-store-misses                                             (38.10%)
    81.889223930              3,065      iTLB-load-misses                                              (38.20%)
    81.889223930          76,93,939      branch-load-misses                                            (39.49%)
    81.889223930           3,98,776      L2-misses                                                     (40.78%)
    81.889223930       85,29,59,229      cycles:u                                                      (41.27%)
    81.889223930     1,66,88,07,732      instructions:u            #    2.01  insn per cycle           (51.58%)
    82.199397275          72,68,915      branch-misses:u                                               (49.60%)
    82.199397275          73,24,810      L1-dcache-load-misses                                         (48.42%)
    82.199397275          11,93,121      L1-icache-load-misses                                         (48.42%)
    82.199397275           1,40,759      dTLB-load-misses                                              (48.42%)
    82.199397275              1,047      dTLB-store-misses                                             (40.08%)
    82.199397275              2,781      iTLB-load-misses                                              (41.27%)
    82.199397275          75,04,451      branch-load-misses                                            (41.27%)
    82.199397275           4,88,680      L2-misses                                                     (41.27%)
    82.199397275       85,30,43,090      cycles:u                                                      (41.27%)
    82.199397275     1,66,36,80,380      instructions:u            #    2.01  insn per cycle           (50.90%)
    82.509559707          73,77,774      branch-misses:u                                               (48.42%)
    82.509559707          52,84,670      L1-dcache-load-misses                                         (48.42%)
    82.509559707           9,27,148      L1-icache-load-misses                                         (49.69%)
    82.509559707             30,702      dTLB-load-misses                                              (50.98%)
    82.509559707                 87      dTLB-store-misses                                             (41.27%)
    82.509559707              1,388      iTLB-load-misses                                              (41.27%)
    82.509559707          79,30,500      branch-load-misses                                            (41.27%)
    82.509559707           4,94,187      L2-misses                                                     (39.99%)
    82.509559707       84,91,05,808      cycles:u                                                      (38.70%)
    82.509559707     1,77,57,87,451      instructions:u            #    2.14  insn per cycle           (48.42%)
    82.819735387          79,92,029      branch-misses:u                                               (50.29%)
    82.819735387          39,75,027      L1-dcache-load-misses                                         (51.58%)
    82.819735387          16,65,632      L1-icache-load-misses                                         (51.59%)
    82.819735387             37,176      dTLB-load-misses                                              (51.59%)
    82.819735387                 93      dTLB-store-misses                                             (40.69%)
    82.819735387              1,403      iTLB-load-misses                                              (39.40%)
    82.819735387          76,07,531      branch-load-misses                                            (38.11%)
    82.819735387           1,44,727      L2-misses                                                     (38.10%)
    82.819735387       85,20,30,979      cycles:u                                                      (38.68%)
    82.819735387     1,77,77,35,098      instructions:u            #    2.15  insn per cycle           (48.99%)
    83.129920223          77,56,905      branch-misses:u                                               (51.58%)
    83.129920223          32,97,800      L1-dcache-load-misses                                         (51.58%)
    83.129920223          16,92,812      L1-icache-load-misses                                         (50.41%)
    83.129920223             14,609      dTLB-load-misses                                              (49.13%)
    83.129920223              1,732      dTLB-store-misses                                             (38.10%)
    83.129920223              2,994      iTLB-load-misses                                              (38.10%)
    83.129920223          74,03,943      branch-load-misses                                            (39.26%)
    83.129920223           2,44,286      L2-misses                                                     (40.56%)
    83.129920223       85,29,55,148      cycles:u                                                      (41.27%)
    83.129920223     1,75,05,01,990      instructions:u            #    2.11  insn per cycle           (51.58%)
    83.440112143          68,33,732      branch-misses:u                                               (49.82%)
    83.440112143          80,84,385      L1-dcache-load-misses                                         (48.54%)
    83.440112143          12,27,575      L1-icache-load-misses                                         (48.41%)
    83.440112143           1,53,085      dTLB-load-misses                                              (48.41%)
    83.440112143              2,152      dTLB-store-misses                                             (39.86%)
    83.440112143              2,498      iTLB-load-misses                                              (41.14%)
    83.440112143          66,20,487      branch-load-misses                                            (41.27%)
    83.440112143           6,82,076      L2-misses                                                     (41.27%)
    83.440112143       85,03,27,303      cycles:u                                                      (41.27%)
    83.440112143     1,62,42,78,595      instructions:u            #    1.96  insn per cycle           (51.12%)
    83.750279356          85,47,302      branch-misses:u                                               (48.42%)
    83.750279356          86,49,239      L1-dcache-load-misses                                         (48.41%)
    83.750279356          11,05,422      L1-icache-load-misses                                         (49.47%)
    83.750279356           2,34,940      dTLB-load-misses                                              (50.75%)
    83.750279356                477      dTLB-store-misses                                             (41.27%)
    83.750279356              4,146      iTLB-load-misses                                              (41.27%)
    83.750279356          79,93,821      branch-load-misses                                            (41.27%)
    83.750279356           5,58,929      L2-misses                                                     (40.22%)
    83.750279356       83,72,61,392      cycles:u                                                      (38.93%)
    83.750279356     1,40,73,10,103      instructions:u            #    1.70  insn per cycle           (48.42%)
    84.060476170          86,35,721      branch-misses:u                                               (50.05%)
    84.060476170          87,19,547      L1-dcache-load-misses                                         (51.34%)
    84.060476170          11,27,227      L1-icache-load-misses                                         (51.58%)
    84.060476170           1,99,104      dTLB-load-misses                                              (51.58%)
    84.060476170              1,690      dTLB-store-misses                                             (40.92%)
    84.060476170              3,630      iTLB-load-misses                                              (39.63%)
    84.060476170          86,52,245      branch-load-misses                                            (38.34%)
    84.060476170           5,10,623      L2-misses                                                     (38.11%)
    84.060476170       85,08,07,300      cycles:u                                                      (38.44%)
    84.060476170     1,42,41,26,941      instructions:u            #    1.72  insn per cycle           (48.76%)
    84.370651120          75,70,460      branch-misses:u                                               (51.59%)
    84.370651120        1,13,00,154      L1-dcache-load-misses                                         (51.59%)
    84.370651120           9,55,298      L1-icache-load-misses                                         (50.65%)
    84.370651120           2,60,552      dTLB-load-misses                                              (49.36%)
    84.370651120              1,713      dTLB-store-misses                                             (38.10%)
    84.370651120              3,640      iTLB-load-misses                                              (38.10%)
    84.370651120          77,09,672      branch-load-misses                                            (39.03%)
    84.370651120          11,06,435      L2-misses                                                     (40.32%)
    84.370651120       84,98,82,864      cycles:u                                                      (41.27%)
    84.370651120     1,40,61,93,636      instructions:u            #    1.70  insn per cycle           (51.58%)
    84.680832859          85,63,649      branch-misses:u                                               (50.07%)
    84.680832859          86,48,176      L1-dcache-load-misses                                         (48.78%)
    84.680832859          12,07,846      L1-icache-load-misses                                         (48.42%)
    84.680832859           1,64,019      dTLB-load-misses                                              (48.42%)
    84.680832859              1,206      dTLB-store-misses                                             (39.62%)
    84.680832859              3,036      iTLB-load-misses                                              (40.90%)
    84.680832859          86,32,836      branch-load-misses                                            (41.26%)
    84.680832859           4,77,598      L2-misses                                                     (41.26%)
    84.680832859       85,03,77,402      cycles:u                                                      (41.26%)
    84.680832859     1,44,50,50,039      instructions:u            #    1.74  insn per cycle           (51.36%)
    84.991029531          76,56,212      branch-misses:u                                               (48.42%)
    84.991029531        1,15,18,524      L1-dcache-load-misses                                         (48.42%)
    84.991029531           9,65,761      L1-icache-load-misses                                         (49.23%)
    84.991029531           2,80,214      dTLB-load-misses                                              (50.52%)
    84.991029531              3,348      dTLB-store-misses                                             (41.27%)
    84.991029531              3,804      iTLB-load-misses                                              (41.26%)
    84.991029531          76,90,991      branch-load-misses                                            (41.26%)
    84.991029531           7,93,694      L2-misses                                                     (40.46%)
    84.991029531       85,17,83,124      cycles:u                                                      (39.17%)
    84.991029531     1,39,95,75,750      instructions:u            #    1.69  insn per cycle           (48.42%)
    85.301218723          82,24,541      branch-misses:u                                               (49.81%)
    85.301218723          91,51,239      L1-dcache-load-misses                                         (51.10%)
    85.301218723          12,19,923      L1-icache-load-misses                                         (51.58%)
    85.301218723           2,97,092      dTLB-load-misses                                              (51.58%)
    85.301218723                901      dTLB-store-misses                                             (41.16%)
    85.301218723              4,308      iTLB-load-misses                                              (39.87%)
    85.301218723          82,52,580      branch-load-misses                                            (38.58%)
    85.301218723           7,00,901      L2-misses                                                     (38.10%)
    85.301218723       85,14,65,574      cycles:u                                                      (38.20%)
    85.301218723     1,39,74,83,428      instructions:u            #    1.69  insn per cycle           (48.52%)
#           time             counts unit events
    85.611386001          80,83,939      branch-misses:u                                               (51.58%)
    85.611386001          88,73,207      L1-dcache-load-misses                                         (51.58%)
    85.611386001          11,80,748      L1-icache-load-misses                                         (50.89%)
    85.611386001           1,64,466      dTLB-load-misses                                              (49.60%)
    85.611386001              1,341      dTLB-store-misses                                             (38.10%)
    85.611386001              3,532      iTLB-load-misses                                              (38.11%)
    85.611386001          80,06,206      branch-load-misses                                            (38.79%)
    85.611386001           3,29,451      L2-misses                                                     (40.08%)
    85.611386001       79,81,44,351      cycles:u                                                      (41.27%)
    85.611386001     1,41,82,25,284      instructions:u            #    1.71  insn per cycle           (51.58%)
    85.921568922          72,46,263      branch-misses:u                                               (50.30%)
    85.921568922        1,16,80,991      L1-dcache-load-misses                                         (49.01%)
    85.921568922          10,72,930      L1-icache-load-misses                                         (48.42%)
    85.921568922           3,11,670      dTLB-load-misses                                              (48.42%)
    85.921568922              1,660      dTLB-store-misses                                             (39.38%)
    85.921568922              4,013      iTLB-load-misses                                              (40.66%)
    85.921568922          73,72,926      branch-load-misses                                            (41.26%)
    85.921568922          12,92,530      L2-misses                                                     (41.26%)
    85.921568922       85,28,00,625      cycles:u                                                      (41.26%)
    85.921568922     1,41,02,04,686      instructions:u            #    1.70  insn per cycle           (51.58%)
    86.231715620          83,14,445      branch-misses:u                                               (48.41%)
    86.231715620          88,83,946      L1-dcache-load-misses                                         (48.41%)
    86.231715620          11,68,831      L1-icache-load-misses                                         (49.00%)
    86.231715620           2,03,184      dTLB-load-misses                                              (50.29%)
    86.231715620                826      dTLB-store-misses                                             (41.27%)
    86.231715620              3,416      iTLB-load-misses                                              (41.27%)
    86.231715620          83,43,709      branch-load-misses                                            (41.27%)
    86.231715620           4,41,802      L2-misses                                                     (40.69%)
    86.231715620       85,28,70,524      cycles:u                                                      (39.40%)
    86.231715620     1,49,32,85,943      instructions:u            #    1.80  insn per cycle           (48.43%)
    86.541927804          81,50,740      branch-misses:u                                               (49.60%)
    86.541927804          90,84,892      L1-dcache-load-misses                                         (50.88%)
    86.541927804          12,01,457      L1-icache-load-misses                                         (51.58%)
    86.541927804           2,70,567      dTLB-load-misses                                              (51.58%)
    86.541927804              1,893      dTLB-store-misses                                             (41.26%)
    86.541927804              5,811      iTLB-load-misses                                              (40.09%)
    86.541927804          81,70,184      branch-load-misses                                            (38.80%)
    86.541927804           6,85,016      L2-misses                                                     (38.11%)
    86.541927804       84,83,49,585      cycles:u                                                      (38.11%)
    86.541927804     1,38,56,18,269      instructions:u            #    1.67  insn per cycle           (48.42%)
    86.852093360          75,49,785      branch-misses:u                                               (51.58%)
    86.852093360          92,87,755      L1-dcache-load-misses                                         (51.58%)
    86.852093360           7,04,336      L1-icache-load-misses                                         (51.12%)
    86.852093360           1,05,645      dTLB-load-misses                                              (49.83%)
    86.852093360              1,151      dTLB-store-misses                                             (38.22%)
    86.852093360              1,317      iTLB-load-misses                                              (38.10%)
    86.852093360          75,75,217      branch-load-misses                                            (38.57%)
    86.852093360           3,92,991      L2-misses                                                     (39.85%)
    86.852093360       85,34,82,293      cycles:u                                                      (41.14%)
    86.852093360     1,62,57,48,895      instructions:u            #    1.96  insn per cycle           (51.45%)
    87.162269146          87,23,749      branch-misses:u                                               (50.53%)
    87.162269146          61,51,337      L1-dcache-load-misses                                         (49.24%)
    87.162269146           4,99,525      L1-icache-load-misses                                         (48.42%)
    87.162269146                580      dTLB-load-misses                                              (48.42%)
    87.162269146                 76      dTLB-store-misses                                             (39.15%)
    87.162269146                229      iTLB-load-misses                                              (40.44%)
    87.162269146          87,54,041      branch-load-misses                                            (41.27%)
    87.162269146                780      L2-misses                                                     (41.27%)
    87.162269146       85,57,38,750      cycles:u                                                      (41.27%)
    87.162269146     1,71,47,56,773      instructions:u            #    2.07  insn per cycle           (51.58%)
    87.472436694          72,54,896      branch-misses:u                                               (48.41%)
    87.472436694          69,06,304      L1-dcache-load-misses                                         (48.41%)
    87.472436694           7,67,233      L1-icache-load-misses                                         (48.77%)
    87.472436694             75,226      dTLB-load-misses                                              (50.06%)
    87.472436694                804      dTLB-store-misses                                             (41.27%)
    87.472436694              1,352      iTLB-load-misses                                              (41.27%)
    87.472436694          73,21,784      branch-load-misses                                            (41.27%)
    87.472436694           3,01,856      L2-misses                                                     (40.92%)
    87.472436694       85,00,96,764      cycles:u                                                      (39.63%)
    87.472436694     1,73,67,05,866      instructions:u            #    2.09  insn per cycle           (48.65%)
    87.782625705          84,66,963      branch-misses:u                                               (49.36%)
    87.782625705          63,92,828      L1-dcache-load-misses                                         (50.65%)
    87.782625705           5,93,499      L1-icache-load-misses                                         (51.58%)
    87.782625705             11,724      dTLB-load-misses                                              (51.57%)
    87.782625705                 99      dTLB-store-misses                                             (41.26%)
    87.782625705                843      iTLB-load-misses                                              (40.33%)
    87.782625705          86,27,564      branch-load-misses                                            (39.04%)
    87.782625705             13,175      L2-misses                                                     (38.11%)
    87.782625705       83,54,04,486      cycles:u                                                      (38.11%)
    87.782625705     1,68,48,70,731      instructions:u            #    2.03  insn per cycle           (48.42%)
    88.092801772          85,26,790      branch-misses:u                                               (51.58%)
    88.092801772          46,70,946      L1-dcache-load-misses                                         (51.58%)
    88.092801772           5,39,409      L1-icache-load-misses                                         (51.35%)
    88.092801772                337      dTLB-load-misses                                              (50.06%)
    88.092801772                 65      dTLB-store-misses                                             (38.46%)
    88.092801772                343      iTLB-load-misses                                              (38.10%)
    88.092801772          85,75,036      branch-load-misses                                            (38.33%)
    88.092801772              1,690      L2-misses                                                     (39.62%)
    88.092801772       85,19,70,771      cycles:u                                                      (40.91%)
    88.092801772     1,75,46,62,080      instructions:u            #    2.12  insn per cycle           (51.22%)
    88.402977090          71,89,303      branch-misses:u                                               (50.76%)
    88.402977090          84,92,359      L1-dcache-load-misses                                         (49.47%)
    88.402977090          11,04,532      L1-icache-load-misses                                         (48.42%)
    88.402977090           2,07,848      dTLB-load-misses                                              (48.42%)
    88.402977090              1,690      dTLB-store-misses                                             (38.92%)
    88.402977090              3,464      iTLB-load-misses                                              (40.21%)
    88.402977090          72,49,598      branch-load-misses                                            (41.27%)
    88.402977090           5,63,726      L2-misses                                                     (41.27%)
    88.402977090       84,90,72,202      cycles:u                                                      (41.27%)
    88.402977090     1,57,21,05,017      instructions:u            #    1.89  insn per cycle           (51.58%)
    88.713169900          78,23,884      branch-misses:u                                               (48.42%)
    88.713169900          29,14,106      L1-dcache-load-misses                                         (48.42%)
    88.713169900          15,75,437      L1-icache-load-misses                                         (48.54%)
    88.713169900             18,045      dTLB-load-misses                                              (49.83%)
    88.713169900                550      dTLB-store-misses                                             (41.27%)
    88.713169900              1,645      iTLB-load-misses                                              (41.26%)
    88.713169900          73,63,707      branch-load-misses                                            (41.26%)
    88.713169900           2,51,407      L2-misses                                                     (41.15%)
    88.713169900       85,28,22,670      cycles:u                                                      (39.86%)
    88.713169900     1,78,98,45,125      instructions:u            #    2.16  insn per cycle           (48.89%)
    89.023369554          78,09,448      branch-misses:u                                               (49.12%)
    89.023369554          78,42,007      L1-dcache-load-misses                                         (50.41%)
    89.023369554          11,48,055      L1-icache-load-misses                                         (51.58%)
    89.023369554           1,75,121      dTLB-load-misses                                              (51.58%)
    89.023369554                278      dTLB-store-misses                                             (41.26%)
    89.023369554              3,389      iTLB-load-misses                                              (40.57%)
    89.023369554          82,55,895      branch-load-misses                                            (39.28%)
    89.023369554           4,08,262      L2-misses                                                     (38.10%)
    89.023369554       85,33,72,266      cycles:u                                                      (38.10%)
    89.023369554     1,54,27,09,969      instructions:u            #    1.86  insn per cycle           (48.42%)
    89.333545154          76,72,714      branch-misses:u                                               (51.58%)
    89.333545154          31,48,178      L1-dcache-load-misses                                         (51.58%)
    89.333545154          16,28,739      L1-icache-load-misses                                         (51.58%)
    89.333545154             23,362      dTLB-load-misses                                              (50.29%)
    89.333545154              1,354      dTLB-store-misses                                             (38.69%)
    89.333545154              3,338      iTLB-load-misses                                              (38.10%)
    89.333545154          73,83,603      branch-load-misses                                            (38.10%)
    89.333545154           2,62,167      L2-misses                                                     (39.39%)
    89.333545154       85,37,42,723      cycles:u                                                      (40.68%)
    89.333545154     1,78,70,88,108      instructions:u            #    2.15  insn per cycle           (50.99%)
    89.643746661          82,83,267      branch-misses:u                                               (51.00%)
    89.643746661          33,51,546      L1-dcache-load-misses                                         (49.72%)
    89.643746661          15,84,210      L1-icache-load-misses                                         (48.43%)
    89.643746661             28,919      dTLB-load-misses                                              (48.43%)
    89.643746661                703      dTLB-store-misses                                             (38.67%)
    89.643746661              1,579      iTLB-load-misses                                              (39.96%)
    89.643746661          79,66,807      branch-load-misses                                            (41.25%)
    89.643746661           2,13,847      L2-misses                                                     (41.25%)
    89.643746661       85,34,29,786      cycles:u                                                      (41.25%)
    89.643746661     1,69,23,80,269      instructions:u            #    2.04  insn per cycle           (51.57%)
    89.953983547          75,88,446      branch-misses:u                                               (48.42%)
    89.953983547          44,34,433      L1-dcache-load-misses                                         (48.42%)
    89.953983547          17,18,990      L1-icache-load-misses                                         (48.42%)
    89.953983547             67,367      dTLB-load-misses                                              (49.56%)
    89.953983547                741      dTLB-store-misses                                             (41.27%)
    89.953983547              1,398      iTLB-load-misses                                              (41.27%)
    89.953983547          68,51,646      branch-load-misses                                            (41.26%)
    89.953983547           4,24,722      L2-misses                                                     (41.27%)
    89.953983547       85,44,37,586      cycles:u                                                      (40.13%)
    89.953983547     1,77,32,88,042      instructions:u            #    2.14  insn per cycle           (49.15%)
    90.264164797          76,22,746      branch-misses:u                                               (48.86%)
    90.264164797          94,37,295      L1-dcache-load-misses                                         (50.15%)
    90.264164797          12,71,232      L1-icache-load-misses                                         (51.44%)
    90.264164797           1,27,997      dTLB-load-misses                                              (51.59%)
    90.264164797              2,372      dTLB-store-misses                                             (41.27%)
    90.264164797              2,402      iTLB-load-misses                                              (40.83%)
    90.264164797          76,87,543      branch-load-misses                                            (39.54%)
    90.264164797           7,26,447      L2-misses                                                     (38.25%)
    90.264164797       85,44,11,683      cycles:u                                                      (38.10%)
    90.264164797     1,60,00,89,518      instructions:u            #    1.93  insn per cycle           (48.42%)
    90.574343230          85,93,937      branch-misses:u                                               (51.59%)
    90.574343230          94,52,485      L1-dcache-load-misses                                         (51.59%)
    90.574343230          10,46,918      L1-icache-load-misses                                         (51.59%)
    90.574343230             66,352      dTLB-load-misses                                              (50.55%)
    90.574343230                862      dTLB-store-misses                                             (38.95%)
    90.574343230              2,449      iTLB-load-misses                                              (38.09%)
    90.574343230          86,46,570      branch-load-misses                                            (38.09%)
    90.574343230           2,25,755      L2-misses                                                     (39.13%)
    90.574343230       85,18,71,663      cycles:u                                                      (40.41%)
    90.574343230     1,54,59,00,637      instructions:u            #    1.86  insn per cycle           (50.73%)
    90.884518985          86,76,272      branch-misses:u                                               (51.25%)
    90.884518985          89,50,054      L1-dcache-load-misses                                         (49.96%)
    90.884518985          11,20,169      L1-icache-load-misses                                         (48.67%)
    90.884518985             48,303      dTLB-load-misses                                              (48.41%)
    90.884518985              1,483      dTLB-store-misses                                             (38.43%)
    90.884518985              1,870      iTLB-load-misses                                              (39.72%)
    90.884518985          86,36,719      branch-load-misses                                            (41.01%)
    90.884518985           1,89,941      L2-misses                                                     (41.27%)
    90.884518985       84,93,59,509      cycles:u                                                      (41.27%)
    90.884518985     1,57,01,37,461      instructions:u            #    1.89  insn per cycle           (51.58%)
    91.194708747          75,13,777      branch-misses:u                                               (48.42%)
    91.194708747        1,08,56,055      L1-dcache-load-misses                                         (48.42%)
    91.194708747           9,98,525      L1-icache-load-misses                                         (48.42%)
    91.194708747           1,45,092      dTLB-load-misses                                              (49.33%)
    91.194708747              1,463      dTLB-store-misses                                             (41.26%)
    91.194708747              3,269      iTLB-load-misses                                              (41.26%)
    91.194708747          77,08,221      branch-load-misses                                            (41.27%)
    91.194708747           5,58,149      L2-misses                                                     (41.26%)
    91.194708747       84,93,96,591      cycles:u                                                      (40.36%)
    91.194708747     1,52,30,85,000      instructions:u            #    1.83  insn per cycle           (49.39%)
    91.504887156          87,39,982      branch-misses:u                                               (48.63%)
    91.504887156          97,98,953      L1-dcache-load-misses                                         (49.92%)
    91.504887156          11,23,769      L1-icache-load-misses                                         (51.21%)
    91.504887156           1,00,893      dTLB-load-misses                                              (51.59%)
    91.504887156              1,015      dTLB-store-misses                                             (41.27%)
    91.504887156              2,981      iTLB-load-misses                                              (41.06%)
    91.504887156          86,50,717      branch-load-misses                                            (39.77%)
    91.504887156           2,54,409      L2-misses                                                     (38.48%)
    91.504887156       85,04,43,557      cycles:u                                                      (38.10%)
    91.504887156     1,49,68,26,088      instructions:u            #    1.80  insn per cycle           (48.41%)
    91.815067184          85,72,813      branch-misses:u                                               (51.58%)
    91.815067184          84,74,432      L1-dcache-load-misses                                         (51.58%)
    91.815067184          10,81,121      L1-icache-load-misses                                         (51.58%)
    91.815067184             38,205      dTLB-load-misses                                              (50.79%)
    91.815067184              1,072      dTLB-store-misses                                             (39.18%)
    91.815067184              1,687      iTLB-load-misses                                              (38.11%)
    91.815067184          86,17,315      branch-load-misses                                            (38.10%)
    91.815067184           1,34,641      L2-misses                                                     (38.90%)
    91.815067184       85,12,83,221      cycles:u                                                      (40.18%)
    91.815067184     1,61,78,13,842      instructions:u            #    1.95  insn per cycle           (50.50%)
    92.125258731          74,26,992      branch-misses:u                                               (51.49%)
    92.125258731        1,00,55,147      L1-dcache-load-misses                                         (50.20%)
    92.125258731          10,92,454      L1-icache-load-misses                                         (48.91%)
    92.125258731           1,85,771      dTLB-load-misses                                              (48.42%)
    92.125258731              1,626      dTLB-store-misses                                             (38.19%)
    92.125258731              3,216      iTLB-load-misses                                              (39.48%)
    92.125258731          72,80,714      branch-load-misses                                            (40.77%)
    92.125258731          10,25,998      L2-misses                                                     (41.27%)
    92.125258731       85,24,60,434      cycles:u                                                      (41.27%)
    92.125258731     1,50,99,16,359      instructions:u            #    1.82  insn per cycle           (51.58%)
    92.435383043          76,23,124      branch-misses:u                                               (48.41%)
    92.435383043          85,21,576      L1-dcache-load-misses                                         (48.41%)
    92.435383043          11,40,347      L1-icache-load-misses                                         (48.41%)
    92.435383043           2,98,122      dTLB-load-misses                                              (49.10%)
    92.435383043              1,642      dTLB-store-misses                                             (41.27%)
    92.435383043              4,823      iTLB-load-misses                                              (41.27%)
    92.435383043          76,78,942      branch-load-misses                                            (41.27%)
    92.435383043           6,75,399      L2-misses                                                     (41.27%)
    92.435383043       85,17,51,885      cycles:u                                                      (40.58%)
    92.435383043     1,51,29,95,189      instructions:u            #    1.82  insn per cycle           (49.61%)
    92.745570046          78,91,394      branch-misses:u                                               (48.42%)
    92.745570046          93,38,917      L1-dcache-load-misses                                         (49.70%)
    92.745570046          12,27,491      L1-icache-load-misses                                         (50.99%)
    92.745570046           3,15,698      dTLB-load-misses                                              (51.58%)
    92.745570046              2,021      dTLB-store-misses                                             (41.27%)
    92.745570046              3,581      iTLB-load-misses                                              (41.27%)
    92.745570046          74,56,251      branch-load-misses                                            (39.99%)
    92.745570046           7,92,370      L2-misses                                                     (38.70%)
    92.745570046       83,65,81,179      cycles:u                                                      (38.10%)
    92.745570046     1,36,32,64,673      instructions:u            #    1.64  insn per cycle           (48.42%)
    93.055742934          72,21,070      branch-misses:u                                               (51.58%)
    93.055742934        1,16,51,991      L1-dcache-load-misses                                         (51.59%)
    93.055742934          10,24,745      L1-icache-load-misses                                         (51.58%)
    93.055742934           3,42,012      dTLB-load-misses                                              (51.00%)
    93.055742934              1,863      dTLB-store-misses                                             (39.39%)
    93.055742934              3,897      iTLB-load-misses                                              (38.10%)
    93.055742934          76,29,321      branch-load-misses                                            (38.09%)
    93.055742934           8,23,743      L2-misses                                                     (38.68%)
    93.055742934       85,61,87,294      cycles:u                                                      (39.97%)
    93.055742934     1,41,25,00,355      instructions:u            #    1.70  insn per cycle           (50.28%)
#           time             counts unit events
    93.365937786          78,29,463      branch-misses:u                                               (51.58%)
    93.365937786          85,87,156      L1-dcache-load-misses                                         (50.42%)
    93.365937786          12,85,672      L1-icache-load-misses                                         (49.13%)
    93.365937786           2,16,276      dTLB-load-misses                                              (48.42%)
    93.365937786              1,403      dTLB-store-misses                                             (38.11%)
    93.365937786              3,021      iTLB-load-misses                                              (39.26%)
    93.365937786          78,10,888      branch-load-misses                                            (40.55%)
    93.365937786           5,38,447      L2-misses                                                     (41.26%)
    93.365937786       85,67,25,015      cycles:u                                                      (41.26%)
    93.365937786     1,51,93,17,807      instructions:u            #    1.83  insn per cycle           (51.58%)
    93.676120297          64,68,174      branch-misses:u                                               (48.55%)
    93.676120297        1,56,84,507      L1-dcache-load-misses                                         (48.42%)
    93.676120297           7,63,992      L1-icache-load-misses                                         (48.42%)
    93.676120297           3,59,685      dTLB-load-misses                                              (48.87%)
    93.676120297              3,298      dTLB-store-misses                                             (41.14%)
    93.676120297              3,024      iTLB-load-misses                                              (41.27%)
    93.676120297          56,64,816      branch-load-misses                                            (41.27%)
    93.676120297          15,08,629      L2-misses                                                     (41.27%)
    93.676120297       85,27,56,429      cycles:u                                                      (40.81%)
    93.676120297     1,32,53,63,489      instructions:u            #    1.60  insn per cycle           (49.84%)
    93.986301095          71,02,006      branch-misses:u                                               (48.42%)
    93.986301095        1,02,78,819      L1-dcache-load-misses                                         (49.46%)
    93.986301095          13,56,253      L1-icache-load-misses                                         (50.75%)
    93.986301095           1,40,977      dTLB-load-misses                                              (51.58%)
    93.986301095              1,347      dTLB-store-misses                                             (41.26%)
    93.986301095              3,274      iTLB-load-misses                                              (41.26%)
    93.986301095          71,84,866      branch-load-misses                                            (40.22%)
    93.986301095           5,03,673      L2-misses                                                     (38.94%)
    93.986301095       85,30,60,324      cycles:u                                                      (38.10%)
    93.986301095     1,51,25,69,317      instructions:u            #    1.82  insn per cycle           (48.42%)
    94.296505456          83,78,775      branch-misses:u                                               (51.34%)
    94.296505456        1,05,86,894      L1-dcache-load-misses                                         (51.58%)
    94.296505456          13,41,482      L1-icache-load-misses                                         (51.58%)
    94.296505456           2,24,050      dTLB-load-misses                                              (51.25%)
    94.296505456                388      dTLB-store-misses                                             (39.64%)
    94.296505456              4,492      iTLB-load-misses                                              (38.35%)
    94.296505456          85,10,083      branch-load-misses                                            (38.11%)
    94.296505456           5,56,809      L2-misses                                                     (38.44%)
    94.296505456       85,30,25,522      cycles:u                                                      (39.72%)
    94.296505456     1,38,85,57,972      instructions:u            #    1.67  insn per cycle           (50.04%)
    94.606670443          76,72,149      branch-misses:u                                               (51.59%)
    94.606670443        1,25,46,015      L1-dcache-load-misses                                         (50.66%)
    94.606670443          12,20,468      L1-icache-load-misses                                         (49.37%)
    94.606670443           1,91,782      dTLB-load-misses                                              (48.42%)
    94.606670443              2,073      dTLB-store-misses                                             (38.10%)
    94.606670443              3,882      iTLB-load-misses                                              (39.02%)
    94.606670443          76,56,014      branch-load-misses                                            (40.31%)
    94.606670443           6,50,849      L2-misses                                                     (41.27%)
    94.606670443       85,45,67,056      cycles:u                                                      (41.26%)
    94.606670443     1,40,79,14,966      instructions:u            #    1.69  insn per cycle           (51.58%)
    94.916848889          79,67,522      branch-misses:u                                               (48.78%)
    94.916848889          76,45,026      L1-dcache-load-misses                                         (48.41%)
    94.916848889          13,74,217      L1-icache-load-misses                                         (48.42%)
    94.916848889           1,54,871      dTLB-load-misses                                              (48.64%)
    94.916848889                760      dTLB-store-misses                                             (40.90%)
    94.916848889              3,266      iTLB-load-misses                                              (41.27%)
    94.916848889          80,23,112      branch-load-misses                                            (41.27%)
    94.916848889           3,94,106      L2-misses                                                     (41.27%)
    94.916848889       85,51,36,983      cycles:u                                                      (41.05%)
    94.916848889     1,53,06,17,200      instructions:u            #    1.84  insn per cycle           (50.08%)
    95.227035190          85,79,913      branch-misses:u                                               (48.42%)
    95.227035190        1,17,22,344      L1-dcache-load-misses                                         (49.23%)
    95.227035190          14,09,518      L1-icache-load-misses                                         (50.52%)
    95.227035190           2,19,399      dTLB-load-misses                                              (51.58%)
    95.227035190              1,866      dTLB-store-misses                                             (41.26%)
    95.227035190              4,488      iTLB-load-misses                                              (41.26%)
    95.227035190          86,45,114      branch-load-misses                                            (40.46%)
    95.227035190           5,41,442      L2-misses                                                     (39.18%)
    95.227035190       85,60,13,652      cycles:u                                                      (38.11%)
    95.227035190     1,33,15,63,651      instructions:u            #    1.60  insn per cycle           (48.42%)
    95.537226691          72,08,295      branch-misses:u                                               (51.10%)
    95.537226691        1,05,16,673      L1-dcache-load-misses                                         (51.58%)
    95.537226691          13,24,502      L1-icache-load-misses                                         (51.58%)
    95.537226691           1,79,779      dTLB-load-misses                                              (51.48%)
    95.537226691                807      dTLB-store-misses                                             (39.88%)
    95.537226691              4,055      iTLB-load-misses                                              (38.59%)
    95.537226691          72,02,024      branch-load-misses                                            (38.10%)
    95.537226691           9,76,709      L2-misses                                                     (38.19%)
    95.537226691       85,58,05,785      cycles:u                                                      (39.48%)
    95.537226691     1,54,33,64,050      instructions:u            #    1.86  insn per cycle           (49.80%)
    95.847401117          81,28,592      branch-misses:u                                               (51.58%)
    95.847401117        1,01,73,001      L1-dcache-load-misses                                         (50.89%)
    95.847401117          13,19,876      L1-icache-load-misses                                         (49.60%)
    95.847401117           2,46,020      dTLB-load-misses                                              (48.42%)
    95.847401117                923      dTLB-store-misses                                             (38.10%)
    95.847401117              4,282      iTLB-load-misses                                              (38.78%)
    95.847401117          79,63,385      branch-load-misses                                            (40.07%)
    95.847401117           5,86,515      L2-misses                                                     (41.27%)
    95.847401117       83,69,60,209      cycles:u                                                      (41.27%)
    95.847401117     1,37,82,71,072      instructions:u            #    1.66  insn per cycle           (51.58%)
    96.157573520          84,02,809      branch-misses:u                                               (49.01%)
    96.157573520        1,43,62,277      L1-dcache-load-misses                                         (48.41%)
    96.157573520          13,17,521      L1-icache-load-misses                                         (48.41%)
    96.157573520           3,04,181      dTLB-load-misses                                              (48.41%)
    96.157573520              2,220      dTLB-store-misses                                             (40.67%)
    96.157573520              3,811      iTLB-load-misses                                              (41.27%)
    96.157573520          84,71,123      branch-load-misses                                            (41.27%)
    96.157573520           6,37,826      L2-misses                                                     (41.27%)
    96.157573520       85,20,85,350      cycles:u                                                      (41.27%)
    96.157573520     1,26,92,38,759      instructions:u            #    1.53  insn per cycle           (50.31%)
    96.467747123          69,61,572      branch-misses:u                                               (48.42%)
    96.467747123        1,02,27,686      L1-dcache-load-misses                                         (49.00%)
    96.467747123          14,05,147      L1-icache-load-misses                                         (50.28%)
    96.467747123           1,75,005      dTLB-load-misses                                              (51.58%)
    96.467747123              1,180      dTLB-store-misses                                             (41.27%)
    96.467747123              3,480      iTLB-load-misses                                              (41.26%)
    96.467747123          71,61,045      branch-load-misses                                            (40.69%)
    96.467747123           9,52,365      L2-misses                                                     (39.40%)
    96.467747123       84,92,20,551      cycles:u                                                      (38.11%)
    96.467747123     1,55,01,70,163      instructions:u            #    1.86  insn per cycle           (48.42%)
    96.777952013          82,06,737      branch-misses:u                                               (50.87%)
    96.777952013        1,03,18,328      L1-dcache-load-misses                                         (51.58%)
    96.777952013          13,39,336      L1-icache-load-misses                                         (51.58%)
    96.777952013           2,49,834      dTLB-load-misses                                              (51.58%)
    96.777952013                468      dTLB-store-misses                                             (40.11%)
    96.777952013              4,696      iTLB-load-misses                                              (38.82%)
    96.777952013          81,94,942      branch-load-misses                                            (38.11%)
    96.777952013           5,76,687      L2-misses                                                     (38.10%)
    96.777952013       85,38,98,601      cycles:u                                                      (39.26%)
    96.777952013     1,41,21,32,929      instructions:u            #    1.70  insn per cycle           (49.57%)
    97.088146552          84,57,550      branch-misses:u                                               (51.58%)
    97.088146552        1,40,27,879      L1-dcache-load-misses                                         (51.13%)
    97.088146552          12,89,930      L1-icache-load-misses                                         (49.84%)
    97.088146552           2,95,478      dTLB-load-misses                                              (48.55%)
    97.088146552                753      dTLB-store-misses                                             (38.10%)
    97.088146552              4,640      iTLB-load-misses                                              (38.55%)
    97.088146552          85,05,818      branch-load-misses                                            (39.84%)
    97.088146552           6,40,575      L2-misses                                                     (41.13%)
    97.088146552       85,34,99,822      cycles:u                                                      (41.26%)
    97.088146552     1,26,65,36,974      instructions:u            #    1.52  insn per cycle           (51.58%)
    97.398314405          66,06,114      branch-misses:u                                               (49.25%)
    97.398314405        1,57,12,479      L1-dcache-load-misses                                         (48.41%)
    97.398314405           9,06,295      L1-icache-load-misses                                         (48.42%)
    97.398314405           2,59,239      dTLB-load-misses                                              (48.42%)
    97.398314405              1,286      dTLB-store-misses                                             (40.43%)
    97.398314405              3,363      iTLB-load-misses                                              (41.27%)
    97.398314405          70,84,535      branch-load-misses                                            (41.27%)
    97.398314405          13,15,562      L2-misses                                                     (41.27%)
    97.398314405       85,16,73,195      cycles:u                                                      (41.27%)
    97.398314405     1,38,62,89,354      instructions:u            #    1.67  insn per cycle           (50.55%)
    97.708517577          77,66,123      branch-misses:u                                               (48.42%)
    97.708517577        1,47,00,423      L1-dcache-load-misses                                         (48.75%)
    97.708517577           9,74,828      L1-icache-load-misses                                         (50.04%)
    97.708517577           3,09,550      dTLB-load-misses                                              (51.33%)
    97.708517577                828      dTLB-store-misses                                             (41.26%)
    97.708517577              5,033      iTLB-load-misses                                              (41.26%)
    97.708517577          80,70,084      branch-load-misses                                            (40.94%)
    97.708517577          11,64,761      L2-misses                                                     (39.65%)
    97.708517577       85,09,08,554      cycles:u                                                      (38.36%)
    97.708517577     1,22,07,92,611      instructions:u            #    1.47  insn per cycle           (48.42%)
    98.018688771          84,14,662      branch-misses:u                                               (50.63%)
    98.018688771        1,38,20,170      L1-dcache-load-misses                                         (51.59%)
    98.018688771           9,65,918      L1-icache-load-misses                                         (51.59%)
    98.018688771           2,97,467      dTLB-load-misses                                              (51.58%)
    98.018688771              2,243      dTLB-store-misses                                             (40.35%)
    98.018688771              4,498      iTLB-load-misses                                              (39.06%)
    98.018688771          82,88,155      branch-load-misses                                            (38.10%)
    98.018688771           7,80,258      L2-misses                                                     (38.10%)
    98.018688771       83,40,53,162      cycles:u                                                      (39.02%)
    98.018688771     1,15,86,83,027      instructions:u            #    1.39  insn per cycle           (49.33%)
    98.328874840          81,12,002      branch-misses:u                                               (51.58%)
    98.328874840          75,96,175      L1-dcache-load-misses                                         (51.37%)
    98.328874840           8,52,251      L1-icache-load-misses                                         (50.08%)
    98.328874840             30,483      dTLB-load-misses                                              (48.79%)
    98.328874840                165      dTLB-store-misses                                             (38.10%)
    98.328874840              1,124      iTLB-load-misses                                              (38.31%)
    98.328874840          85,32,304      branch-load-misses                                            (39.60%)
    98.328874840           2,42,322      L2-misses                                                     (40.89%)
    98.328874840       85,10,50,581      cycles:u                                                      (41.27%)
    98.328874840     1,53,16,73,726      instructions:u            #    1.84  insn per cycle           (51.58%)
    98.639051082          85,45,310      branch-misses:u                                               (49.50%)
    98.639051082          55,84,874      L1-dcache-load-misses                                         (48.42%)
    98.639051082           5,73,941      L1-icache-load-misses                                         (48.42%)
    98.639051082                758      dTLB-load-misses                                              (48.42%)
    98.639051082                  9      dTLB-store-misses                                             (40.19%)
    98.639051082                615      iTLB-load-misses                                              (41.26%)
    98.639051082          86,08,293      branch-load-misses                                            (41.26%)
    98.639051082              2,413      L2-misses                                                     (41.27%)
    98.639051082       85,31,91,310      cycles:u                                                      (41.27%)
    98.639051082     1,72,46,79,111      instructions:u            #    2.07  insn per cycle           (50.79%)
    98.949236682          74,08,849      branch-misses:u                                               (48.42%)
    98.949236682          72,87,294      L1-dcache-load-misses                                         (48.51%)
    98.949236682           7,63,729      L1-icache-load-misses                                         (49.81%)
    98.949236682             39,241      dTLB-load-misses                                              (51.09%)
    98.949236682                445      dTLB-store-misses                                             (41.27%)
    98.949236682              1,383      iTLB-load-misses                                              (41.27%)
    98.949236682          74,95,580      branch-load-misses                                            (41.17%)
    98.949236682           6,33,047      L2-misses                                                     (39.88%)
    98.949236682       85,37,06,815      cycles:u                                                      (38.59%)
    98.949236682     1,66,77,71,731      instructions:u            #    2.00  insn per cycle           (48.42%)
    99.259381764          91,61,986      branch-misses:u                                               (50.40%)
    99.259381764          51,20,202      L1-dcache-load-misses                                         (51.59%)
    99.259381764           7,99,717      L1-icache-load-misses                                         (51.59%)
    99.259381764              3,504      dTLB-load-misses                                              (51.59%)
    99.259381764                 69      dTLB-store-misses                                             (40.58%)
    99.259381764              1,372      iTLB-load-misses                                              (39.29%)
    99.259381764          90,55,634      branch-load-misses                                            (38.09%)
    99.259381764             21,649      L2-misses                                                     (38.09%)
    99.259381764       85,36,00,039      cycles:u                                                      (38.79%)
    99.259381764     1,60,75,38,477      instructions:u            #    1.93  insn per cycle           (49.10%)
    99.569567241          77,20,355      branch-misses:u                                               (51.58%)
    99.569567241          70,27,257      L1-dcache-load-misses                                         (51.58%)
    99.569567241           5,62,443      L1-icache-load-misses                                         (50.30%)
    99.569567241             24,711      dTLB-load-misses                                              (49.01%)
    99.569567241                 91      dTLB-store-misses                                             (38.10%)
    99.569567241                656      iTLB-load-misses                                              (38.11%)
    99.569567241          82,41,819      branch-load-misses                                            (39.38%)
    99.569567241           2,81,032      L2-misses                                                     (40.67%)
    99.569567241       85,42,18,985      cycles:u                                                      (41.26%)
    99.569567241     1,75,86,01,675      instructions:u            #    2.11  insn per cycle           (51.58%)
    99.879752610          79,01,453      branch-misses:u                                               (49.72%)
    99.879752610          85,68,953      L1-dcache-load-misses                                         (48.43%)
    99.879752610          10,76,695      L1-icache-load-misses                                         (48.42%)
    99.879752610           2,66,560      dTLB-load-misses                                              (48.42%)
    99.879752610                760      dTLB-store-misses                                             (39.96%)
    99.879752610              2,550      iTLB-load-misses                                              (41.25%)
    99.879752610          74,66,579      branch-load-misses                                            (41.26%)
    99.879752610           7,44,479      L2-misses                                                     (41.26%)
    99.879752610       85,30,51,113      cycles:u                                                      (41.26%)
    99.879752610     1,41,84,76,964      instructions:u            #    1.70  insn per cycle           (51.01%)
   100.189946826          85,63,509      branch-misses:u                                               (48.42%)
   100.189946826          53,10,160      L1-dcache-load-misses                                         (48.42%)
   100.189946826          13,25,506      L1-icache-load-misses                                         (49.58%)
   100.189946826              8,334      dTLB-load-misses                                              (50.87%)
   100.189946826                104      dTLB-store-misses                                             (41.27%)
   100.189946826              1,841      iTLB-load-misses                                              (41.27%)
   100.189946826          85,40,969      branch-load-misses                                            (41.27%)
   100.189946826             40,794      L2-misses                                                     (40.11%)
   100.189946826       85,36,23,797      cycles:u                                                      (38.82%)
   100.189946826     1,49,20,00,126      instructions:u            #    1.79  insn per cycle           (48.41%)
   100.500104730          74,73,489      branch-misses:u                                               (50.17%)
   100.500104730        1,06,17,453      L1-dcache-load-misses                                         (51.46%)
   100.500104730          10,23,802      L1-icache-load-misses                                         (51.59%)
   100.500104730           2,71,204      dTLB-load-misses                                              (51.59%)
   100.500104730              1,291      dTLB-store-misses                                             (40.81%)
   100.500104730              3,851      iTLB-load-misses                                              (39.52%)
   100.500104730          74,88,698      branch-load-misses                                            (38.23%)
   100.500104730           8,24,773      L2-misses                                                     (38.10%)
   100.500104730       85,09,93,942      cycles:u                                                      (38.56%)
   100.500104730     1,42,50,24,767      instructions:u            #    1.71  insn per cycle           (48.87%)
   100.810268909          84,67,118      branch-misses:u                                               (51.59%)
   100.810268909          53,00,140      L1-dcache-load-misses                                         (51.59%)
   100.810268909          12,94,017      L1-icache-load-misses                                         (50.53%)
   100.810268909              8,531      dTLB-load-misses                                              (49.24%)
   100.810268909                199      dTLB-store-misses                                             (38.10%)
   100.810268909              1,102      iTLB-load-misses                                              (38.09%)
   100.810268909          85,66,852      branch-load-misses                                            (39.15%)
   100.810268909           1,20,083      L2-misses                                                     (40.44%)
   100.810268909       85,29,55,262      cycles:u                                                      (41.27%)
   100.810268909     1,48,85,71,442      instructions:u            #    1.79  insn per cycle           (51.59%)
#           time             counts unit events
   101.120456652          72,77,220      branch-misses:u                                               (49.94%)
   101.120456652          78,73,818      L1-dcache-load-misses                                         (48.65%)
   101.120456652          12,99,290      L1-icache-load-misses                                         (48.42%)
   101.120456652             68,882      dTLB-load-misses                                              (48.42%)
   101.120456652                493      dTLB-store-misses                                             (39.74%)
   101.120456652              2,008      iTLB-load-misses                                              (41.03%)
   101.120456652          74,72,621      branch-load-misses                                            (41.27%)
   101.120456652           6,85,170      L2-misses                                                     (41.26%)
   101.120456652       84,62,88,191      cycles:u                                                      (41.27%)
   101.120456652     1,59,59,30,514      instructions:u            #    1.92  insn per cycle           (51.24%)
   101.430638757          78,68,819      branch-misses:u                                               (48.41%)
   101.430638757          53,42,457      L1-dcache-load-misses                                         (48.42%)
   101.430638757          14,80,350      L1-icache-load-misses                                         (49.35%)
   101.430638757           1,03,442      dTLB-load-misses                                              (50.64%)
   101.430638757                913      dTLB-store-misses                                             (41.27%)
   101.430638757              3,159      iTLB-load-misses                                              (41.27%)
   101.430638757          79,65,102      branch-load-misses                                            (41.27%)
   101.430638757           2,84,960      L2-misses                                                     (40.33%)
   101.430638757       85,49,12,114      cycles:u                                                      (39.04%)
   101.430638757     1,70,66,96,307      instructions:u            #    2.05  insn per cycle           (48.42%)
   101.740822015          77,66,855      branch-misses:u                                               (49.94%)
   101.740822015          48,05,944      L1-dcache-load-misses                                         (51.23%)
   101.740822015          11,84,000      L1-icache-load-misses                                         (51.58%)
   101.740822015             88,140      dTLB-load-misses                                              (51.58%)
   101.740822015                806      dTLB-store-misses                                             (41.04%)
   101.740822015              2,649      iTLB-load-misses                                              (39.75%)
   101.740822015          78,24,690      branch-load-misses                                            (38.46%)
   101.740822015           2,89,196      L2-misses                                                     (38.10%)
   101.740822015       85,29,41,759      cycles:u                                                      (38.33%)
   101.740822015     1,73,24,23,472      instructions:u            #    2.08  insn per cycle           (48.64%)
   102.051006717          69,01,113      branch-misses:u                                               (51.58%)
   102.051006717          88,76,557      L1-dcache-load-misses                                         (51.58%)
   102.051006717          12,30,091      L1-icache-load-misses                                         (50.77%)
   102.051006717           1,22,168      dTLB-load-misses                                              (49.48%)
   102.051006717              1,201      dTLB-store-misses                                             (38.10%)
   102.051006717              2,863      iTLB-load-misses                                              (38.10%)
   102.051006717          68,71,428      branch-load-misses                                            (38.91%)
   102.051006717           4,64,785      L2-misses                                                     (40.20%)
   102.051006717       85,57,12,869      cycles:u                                                      (41.26%)
   102.051006717     1,72,08,41,413      instructions:u            #    2.07  insn per cycle           (51.58%)
   102.361203252          79,91,917      branch-misses:u                                               (50.18%)
   102.361203252          56,10,468      L1-dcache-load-misses                                         (48.89%)
   102.361203252          13,99,044      L1-icache-load-misses                                         (48.42%)
   102.361203252           1,19,359      dTLB-load-misses                                              (48.42%)
   102.361203252                787      dTLB-store-misses                                             (39.50%)
   102.361203252              2,723      iTLB-load-misses                                              (40.79%)
   102.361203252          80,21,938      branch-load-misses                                            (41.27%)
   102.361203252           3,15,066      L2-misses                                                     (41.27%)
   102.361203252       85,32,40,954      cycles:u                                                      (41.26%)
   102.361203252     1,66,55,13,937      instructions:u            #    2.00  insn per cycle           (51.48%)
   102.671383203          76,84,343      branch-misses:u                                               (48.42%)
   102.671383203          47,92,076      L1-dcache-load-misses                                         (48.42%)
   102.671383203          11,72,362      L1-icache-load-misses                                         (49.11%)
   102.671383203             72,689      dTLB-load-misses                                              (50.40%)
   102.671383203                908      dTLB-store-misses                                             (41.27%)
   102.671383203              1,943      iTLB-load-misses                                              (41.26%)
   102.671383203          75,86,009      branch-load-misses                                            (41.26%)
   102.671383203           2,03,018      L2-misses                                                     (40.57%)
   102.671383203       84,73,99,918      cycles:u                                                      (39.29%)
   102.671383203     1,78,06,80,965      instructions:u            #    2.14  insn per cycle           (48.41%)
   102.981565696          68,47,277      branch-misses:u                                               (49.70%)
   102.981565696          95,34,719      L1-dcache-load-misses                                         (50.99%)
   102.981565696          13,27,806      L1-icache-load-misses                                         (51.58%)
   102.981565696           1,41,774      dTLB-load-misses                                              (51.58%)
   102.981565696              1,349      dTLB-store-misses                                             (41.27%)
   102.981565696              2,140      iTLB-load-misses                                              (39.99%)
   102.981565696          68,63,025      branch-load-misses                                            (38.70%)
   102.981565696           5,68,264      L2-misses                                                     (38.10%)
   102.981565696       85,10,48,504      cycles:u                                                      (38.10%)
   102.981565696     1,65,58,86,915      instructions:u            #    1.99  insn per cycle           (48.42%)
   103.291761287          81,11,964      branch-misses:u                                               (51.58%)
   103.291761287        1,07,24,288      L1-dcache-load-misses                                         (51.58%)
   103.291761287          12,73,808      L1-icache-load-misses                                         (51.01%)
   103.291761287           2,68,872      dTLB-load-misses                                              (49.72%)
   103.291761287              1,739      dTLB-store-misses                                             (38.11%)
   103.291761287              5,508      iTLB-load-misses                                              (38.10%)
   103.291761287          80,60,094      branch-load-misses                                            (38.67%)
   103.291761287           6,27,350      L2-misses                                                     (39.96%)
   103.291761287       85,06,34,904      cycles:u                                                      (41.25%)
   103.291761287     1,40,73,67,690      instructions:u            #    1.69  insn per cycle           (51.57%)
   103.601940007          81,79,282      branch-misses:u                                               (50.42%)
   103.601940007        1,28,06,665      L1-dcache-load-misses                                         (49.13%)
   103.601940007          14,12,149      L1-icache-load-misses                                         (48.42%)
   103.601940007           3,01,294      dTLB-load-misses                                              (48.42%)
   103.601940007              1,948      dTLB-store-misses                                             (39.26%)
   103.601940007              4,152      iTLB-load-misses                                              (40.55%)
   103.601940007          84,08,587      branch-load-misses                                            (41.27%)
   103.601940007           7,02,977      L2-misses                                                     (41.26%)
   103.601940007       84,96,24,868      cycles:u                                                      (41.26%)
   103.601940007     1,33,64,78,648      instructions:u            #    1.60  insn per cycle           (51.58%)
   103.912134033          65,55,632      branch-misses:u                                               (48.41%)
   103.912134033          92,85,474      L1-dcache-load-misses                                         (48.42%)
   103.912134033          13,30,556      L1-icache-load-misses                                         (48.88%)
   103.912134033           1,32,662      dTLB-load-misses                                              (50.17%)
   103.912134033                613      dTLB-store-misses                                             (41.27%)
   103.912134033              3,726      iTLB-load-misses                                              (41.27%)
   103.912134033          66,04,902      branch-load-misses                                            (41.27%)
   103.912134033           8,60,847      L2-misses                                                     (40.81%)
   103.912134033       85,09,98,249      cycles:u                                                      (39.52%)
   103.912134033     1,69,82,17,647      instructions:u            #    2.04  insn per cycle           (48.55%)
   104.222301028          80,37,987      branch-misses:u                                               (49.46%)
   104.222301028          96,35,370      L1-dcache-load-misses                                         (50.75%)
   104.222301028          12,65,722      L1-icache-load-misses                                         (51.59%)
   104.222301028           2,59,190      dTLB-load-misses                                              (51.59%)
   104.222301028                431      dTLB-store-misses                                             (41.27%)
   104.222301028              4,591      iTLB-load-misses                                              (40.22%)
   104.222301028          79,02,162      branch-load-misses                                            (38.94%)
   104.222301028           6,03,579      L2-misses                                                     (38.10%)
   104.222301028       85,15,54,333      cycles:u                                                      (38.10%)
   104.222301028     1,43,48,80,932      instructions:u            #    1.72  insn per cycle           (48.42%)
   104.532472083          82,80,746      branch-misses:u                                               (51.59%)
   104.532472083        1,37,41,605      L1-dcache-load-misses                                         (51.59%)
   104.532472083          14,08,607      L1-icache-load-misses                                         (51.24%)
   104.532472083           3,07,802      dTLB-load-misses                                              (49.95%)
   104.532472083                711      dTLB-store-misses                                             (38.34%)
   104.532472083              5,129      iTLB-load-misses                                              (38.10%)
   104.532472083          83,81,637      branch-load-misses                                            (38.44%)
   104.532472083           6,60,181      L2-misses                                                     (39.73%)
   104.532472083       84,95,85,889      cycles:u                                                      (41.02%)
   104.532472083     1,29,40,38,904      instructions:u            #    1.55  insn per cycle           (51.34%)
   104.842637097          69,08,108      branch-misses:u                                               (50.65%)
   104.842637097          68,87,345      L1-dcache-load-misses                                         (49.36%)
   104.842637097          16,48,254      L1-icache-load-misses                                         (48.42%)
   104.842637097             60,136      dTLB-load-misses                                              (48.42%)
   104.842637097                432      dTLB-store-misses                                             (39.03%)
   104.842637097              1,822      iTLB-load-misses                                              (40.32%)
   104.842637097          76,18,777      branch-load-misses                                            (41.27%)
   104.842637097           6,36,329      L2-misses                                                     (41.27%)
   104.842637097       85,11,54,353      cycles:u                                                      (41.27%)
   104.842637097     1,72,52,11,150      instructions:u            #    2.07  insn per cycle           (51.58%)
   105.152811854          74,41,672      branch-misses:u                                               (48.42%)
   105.152811854          43,36,753      L1-dcache-load-misses                                         (48.42%)
   105.152811854          20,26,903      L1-icache-load-misses                                         (48.65%)
   105.152811854             30,004      dTLB-load-misses                                              (49.94%)
   105.152811854                368      dTLB-store-misses                                             (41.27%)
   105.152811854              1,749      iTLB-load-misses                                              (41.27%)
   105.152811854          68,37,784      branch-load-misses                                            (41.27%)
   105.152811854           2,30,379      L2-misses                                                     (41.04%)
   105.152811854       84,67,55,522      cycles:u                                                      (39.75%)
   105.152811854     1,76,56,32,844      instructions:u            #    2.12  insn per cycle           (48.78%)
   105.463004891          70,97,631      branch-misses:u                                               (49.24%)
   105.463004891          65,98,860      L1-dcache-load-misses                                         (50.52%)
   105.463004891          17,07,976      L1-icache-load-misses                                         (51.58%)
   105.463004891             26,785      dTLB-load-misses                                              (51.58%)
   105.463004891                 70      dTLB-store-misses                                             (41.27%)
   105.463004891              1,231      iTLB-load-misses                                              (40.45%)
   105.463004891          77,33,168      branch-load-misses                                            (39.17%)
   105.463004891           3,64,574      L2-misses                                                     (38.10%)
   105.463004891       85,36,31,703      cycles:u                                                      (38.10%)
   105.463004891     1,76,07,75,240      instructions:u            #    2.11  insn per cycle           (48.42%)
   105.773190800          86,27,045      branch-misses:u                                               (51.58%)
   105.773190800          70,92,195      L1-dcache-load-misses                                         (51.58%)
   105.773190800          12,29,419      L1-icache-load-misses                                         (51.47%)
   105.773190800             21,251      dTLB-load-misses                                              (50.18%)
   105.773190800                653      dTLB-store-misses                                             (38.57%)
   105.773190800                758      iTLB-load-misses                                              (38.10%)
   105.773190800          84,06,652      branch-load-misses                                            (38.21%)
   105.773190800           2,81,286      L2-misses                                                     (39.50%)
   105.773190800       85,40,36,298      cycles:u                                                      (40.79%)
   105.773190800     1,41,69,13,318      instructions:u            #    1.70  insn per cycle           (51.11%)
   106.083356553          80,45,836      branch-misses:u                                               (50.88%)
   106.083356553        1,01,71,989      L1-dcache-load-misses                                         (49.59%)
   106.083356553          10,20,012      L1-icache-load-misses                                         (48.42%)
   106.083356553             53,772      dTLB-load-misses                                              (48.42%)
   106.083356553                690      dTLB-store-misses                                             (38.80%)
   106.083356553                805      iTLB-load-misses                                              (40.09%)
   106.083356553          82,23,410      branch-load-misses                                            (41.27%)
   106.083356553           2,37,483      L2-misses                                                     (41.27%)
   106.083356553       81,99,62,483      cycles:u                                                      (41.27%)
   106.083356553     1,37,77,46,154      instructions:u            #    1.65  insn per cycle           (51.58%)
   106.393534534          89,77,707      branch-misses:u                                               (48.42%)
   106.393534534        1,11,93,699      L1-dcache-load-misses                                         (48.42%)
   106.393534534          10,85,172      L1-icache-load-misses                                         (48.42%)
   106.393534534             22,370      dTLB-load-misses                                              (49.70%)
   106.393534534                462      dTLB-store-misses                                             (41.27%)
   106.393534534              1,347      iTLB-load-misses                                              (41.27%)
   106.393534534          91,01,119      branch-load-misses                                            (41.26%)
   106.393534534           1,31,647      L2-misses                                                     (41.27%)
   106.393534534       84,62,49,531      cycles:u                                                      (39.98%)
   106.393534534     1,46,28,81,522      instructions:u            #    1.76  insn per cycle           (49.01%)
   106.703713734          87,12,949      branch-misses:u                                               (49.01%)
   106.703713734          82,82,523      L1-dcache-load-misses                                         (50.30%)
   106.703713734          10,38,707      L1-icache-load-misses                                         (51.58%)
   106.703713734             12,471      dTLB-load-misses                                              (51.59%)
   106.703713734                690      dTLB-store-misses                                             (41.27%)
   106.703713734              1,354      iTLB-load-misses                                              (40.67%)
   106.703713734          87,81,769      branch-load-misses                                            (39.39%)
   106.703713734             44,166      L2-misses                                                     (38.10%)
   106.703713734       85,36,97,684      cycles:u                                                      (38.09%)
   106.703713734     1,62,53,36,607      instructions:u            #    1.95  insn per cycle           (48.41%)
   107.013898489          87,22,687      branch-misses:u                                               (51.58%)
   107.013898489          64,90,584      L1-dcache-load-misses                                         (51.58%)
   107.013898489          12,92,947      L1-icache-load-misses                                         (51.58%)
   107.013898489             12,936      dTLB-load-misses                                              (50.41%)
   107.013898489                613      dTLB-store-misses                                             (38.80%)
   107.013898489              1,905      iTLB-load-misses                                              (38.10%)
   107.013898489          87,96,204      branch-load-misses                                            (38.10%)
   107.013898489             50,079      L2-misses                                                     (39.27%)
   107.013898489       85,24,42,199      cycles:u                                                      (40.56%)
   107.013898489     1,62,80,93,980      instructions:u            #    1.95  insn per cycle           (50.87%)
   107.324074565          75,90,859      branch-misses:u                                               (51.11%)
   107.324074565          97,88,110      L1-dcache-load-misses                                         (49.82%)
   107.324074565           9,21,994      L1-icache-load-misses                                         (48.53%)
   107.324074565             68,754      dTLB-load-misses                                              (48.42%)
   107.324074565                764      dTLB-store-misses                                             (38.57%)
   107.324074565              1,843      iTLB-load-misses                                              (39.86%)
   107.324074565          77,15,789      branch-load-misses                                            (41.15%)
   107.324074565           2,90,523      L2-misses                                                     (41.27%)
   107.324074565       84,69,72,075      cycles:u                                                      (41.27%)
   107.324074565     1,53,99,42,401      instructions:u            #    1.85  insn per cycle           (51.58%)
   107.634252641          89,98,480      branch-misses:u                                               (48.42%)
   107.634252641        1,10,10,419      L1-dcache-load-misses                                         (48.42%)
   107.634252641          10,49,617      L1-icache-load-misses                                         (48.42%)
   107.634252641             16,362      dTLB-load-misses                                              (49.47%)
   107.634252641                479      dTLB-store-misses                                             (41.27%)
   107.634252641              1,114      iTLB-load-misses                                              (41.26%)
   107.634252641          91,21,574      branch-load-misses                                            (41.26%)
   107.634252641             65,860      L2-misses                                                     (41.27%)
   107.634252641       85,26,87,349      cycles:u                                                      (40.21%)
   107.634252641     1,53,24,22,907      instructions:u            #    1.84  insn per cycle           (49.23%)
   107.944439495          88,61,010      branch-misses:u                                               (48.77%)
   107.944439495          85,52,079      L1-dcache-load-misses                                         (50.06%)
   107.944439495          10,57,711      L1-icache-load-misses                                         (51.35%)
   107.944439495             12,069      dTLB-load-misses                                              (51.59%)
   107.944439495                651      dTLB-store-misses                                             (41.27%)
   107.944439495              1,060      iTLB-load-misses                                              (40.91%)
   107.944439495          88,92,333      branch-load-misses                                            (39.62%)
   107.944439495             38,563      L2-misses                                                     (38.34%)
   107.944439495       85,53,89,615      cycles:u                                                      (38.10%)
   107.944439495     1,60,81,26,100      instructions:u            #    1.93  insn per cycle           (48.41%)
   108.254613924          84,95,957      branch-misses:u                                               (51.58%)
   108.254613924          62,51,495      L1-dcache-load-misses                                         (51.58%)
   108.254613924          12,67,600      L1-icache-load-misses                                         (51.58%)
   108.254613924             15,382      dTLB-load-misses                                              (50.64%)
   108.254613924                722      dTLB-store-misses                                             (39.03%)
   108.254613924              2,627      iTLB-load-misses                                              (38.10%)
   108.254613924          87,59,785      branch-load-misses                                            (38.10%)
   108.254613924             40,572      L2-misses                                                     (39.04%)
   108.254613924       82,40,97,496      cycles:u                                                      (40.33%)
   108.254613924     1,60,25,89,441      instructions:u            #    1.92  insn per cycle           (50.64%)
   108.564772153          76,97,354      branch-misses:u                                               (51.34%)
   108.564772153          88,21,726      L1-dcache-load-misses                                         (50.05%)
   108.564772153           9,63,970      L1-icache-load-misses                                         (48.76%)
   108.564772153           1,56,091      dTLB-load-misses                                              (48.42%)
   108.564772153                633      dTLB-store-misses                                             (38.34%)
   108.564772153              2,033      iTLB-load-misses                                              (39.63%)
   108.564772153          76,34,890      branch-load-misses                                            (40.92%)
   108.564772153           9,38,166      L2-misses                                                     (41.27%)
   108.564772153       85,21,87,989      cycles:u                                                      (41.27%)
   108.564772153     1,47,08,64,135      instructions:u            #    1.76  insn per cycle           (51.59%)
#           time             counts unit events
   108.874950701          83,92,220      branch-misses:u                                               (48.42%)
   108.874950701          90,46,462      L1-dcache-load-misses                                         (48.42%)
   108.874950701           9,89,009      L1-icache-load-misses                                         (48.42%)
   108.874950701           3,67,562      dTLB-load-misses                                              (49.25%)
   108.874950701                695      dTLB-store-misses                                             (41.27%)
   108.874950701              5,023      iTLB-load-misses                                              (41.27%)
   108.874950701          84,32,672      branch-load-misses                                            (41.27%)
   108.874950701           8,35,593      L2-misses                                                     (41.27%)
   108.874950701       85,12,36,490      cycles:u                                                      (40.44%)
   108.874950701     1,31,79,84,730      instructions:u            #    1.58  insn per cycle           (49.46%)
   109.185143740          83,25,769      branch-misses:u                                               (48.55%)
   109.185143740          86,75,453      L1-dcache-load-misses                                         (49.84%)
   109.185143740          11,84,164      L1-icache-load-misses                                         (51.13%)
   109.185143740           2,55,297      dTLB-load-misses                                              (51.58%)
   109.185143740                608      dTLB-store-misses                                             (41.27%)
   109.185143740              4,788      iTLB-load-misses                                              (41.14%)
   109.185143740          82,27,466      branch-load-misses                                            (39.85%)
   109.185143740           6,70,785      L2-misses                                                     (38.56%)
   109.185143740       85,19,54,293      cycles:u                                                      (38.10%)
   109.185143740     1,38,25,54,846      instructions:u            #    1.66  insn per cycle           (48.42%)
   109.495326523          75,72,547      branch-misses:u                                               (51.58%)
   109.495326523        1,15,87,655      L1-dcache-load-misses                                         (51.58%)
   109.495326523           8,60,525      L1-icache-load-misses                                         (51.58%)
   109.495326523           3,54,351      dTLB-load-misses                                              (50.87%)
   109.495326523              1,041      dTLB-store-misses                                             (39.27%)
   109.495326523              4,091      iTLB-load-misses                                              (38.10%)
   109.495326523          76,65,187      branch-load-misses                                            (38.10%)
   109.495326523          10,44,518      L2-misses                                                     (38.81%)
   109.495326523       85,28,38,018      cycles:u                                                      (40.10%)
   109.495326523     1,33,28,43,596      instructions:u            #    1.60  insn per cycle           (50.41%)
   109.805535329          84,13,625      branch-misses:u                                               (51.57%)
   109.805535329          90,63,136      L1-dcache-load-misses                                         (50.29%)
   109.805535329           9,60,801      L1-icache-load-misses                                         (49.00%)
   109.805535329           3,63,142      dTLB-load-misses                                              (48.42%)
   109.805535329                669      dTLB-store-misses                                             (38.10%)
   109.805535329              3,894      iTLB-load-misses                                              (39.39%)
   109.805535329          84,52,019      branch-load-misses                                            (40.68%)
   109.805535329           8,33,654      L2-misses                                                     (41.26%)
   109.805535329       85,26,43,357      cycles:u                                                      (41.26%)
   109.805535329     1,32,31,29,648      instructions:u            #    1.59  insn per cycle           (51.58%)
   110.115693566          83,99,628      branch-misses:u                                               (48.41%)
   110.115693566          86,92,513      L1-dcache-load-misses                                         (48.41%)
   110.115693566          11,27,381      L1-icache-load-misses                                         (48.42%)
   110.115693566           2,58,912      dTLB-load-misses                                              (49.00%)
   110.115693566                300      dTLB-store-misses                                             (41.27%)
   110.115693566              3,840      iTLB-load-misses                                              (41.28%)
   110.115693566          83,98,854      branch-load-misses                                            (41.28%)
   110.115693566           6,35,847      L2-misses                                                     (41.27%)
   110.115693566       85,42,12,435      cycles:u                                                      (40.68%)
   110.115693566     1,37,75,93,912      instructions:u            #    1.65  insn per cycle           (49.71%)
   110.425874184          84,04,635      branch-misses:u                                               (48.42%)
   110.425874184        1,15,24,994      L1-dcache-load-misses                                         (49.60%)
   110.425874184           8,38,722      L1-icache-load-misses                                         (50.89%)
   110.425874184           3,04,831      dTLB-load-misses                                              (51.58%)
   110.425874184              2,023      dTLB-store-misses                                             (41.26%)
   110.425874184              4,003      iTLB-load-misses                                              (41.27%)
   110.425874184          86,65,549      branch-load-misses                                            (40.09%)
   110.425874184           7,18,974      L2-misses                                                     (38.80%)
   110.425874184       85,24,33,855      cycles:u                                                      (38.11%)
   110.425874184     1,24,43,88,095      instructions:u            #    1.49  insn per cycle           (48.43%)
   110.736057540          84,62,925      branch-misses:u                                               (51.48%)
   110.736057540        1,23,92,564      L1-dcache-load-misses                                         (51.58%)
   110.736057540          11,67,682      L1-icache-load-misses                                         (51.58%)
   110.736057540           1,35,808      dTLB-load-misses                                              (51.11%)
   110.736057540              1,427      dTLB-store-misses                                             (39.51%)
   110.736057540              3,873      iTLB-load-misses                                              (38.21%)
   110.736057540          83,52,959      branch-load-misses                                            (38.10%)
   110.736057540           4,04,414      L2-misses                                                     (38.57%)
   110.736057540       85,34,85,190      cycles:u                                                      (39.86%)
   110.736057540     1,32,72,76,298      instructions:u            #    1.59  insn per cycle           (50.17%)
   111.046243698          87,19,367      branch-misses:u                                               (51.58%)
   111.046243698        1,29,78,304      L1-dcache-load-misses                                         (50.52%)
   111.046243698          10,57,188      L1-icache-load-misses                                         (49.23%)
   111.046243698           1,81,338      dTLB-load-misses                                              (48.42%)
   111.046243698              1,199      dTLB-store-misses                                             (38.10%)
   111.046243698              3,526      iTLB-load-misses                                              (39.16%)
   111.046243698          86,77,627      branch-load-misses                                            (40.45%)
   111.046243698           4,44,618      L2-misses                                                     (41.26%)
   111.046243698       85,46,76,082      cycles:u                                                      (41.27%)
   111.046243698     1,28,81,70,463      instructions:u            #    1.54  insn per cycle           (51.58%)
   111.356437508          84,07,553      branch-misses:u                                               (48.64%)
   111.356437508        1,31,28,426      L1-dcache-load-misses                                         (48.42%)
   111.356437508           9,37,428      L1-icache-load-misses                                         (48.42%)
   111.356437508           2,17,860      dTLB-load-misses                                              (48.77%)
   111.356437508              2,641      dTLB-store-misses                                             (41.04%)
   111.356437508              4,585      iTLB-load-misses                                              (41.26%)
   111.356437508          83,66,157      branch-load-misses                                            (41.26%)
   111.356437508           6,34,570      L2-misses                                                     (41.26%)
   111.356437508       85,02,86,818      cycles:u                                                      (40.91%)
   111.356437508     1,21,38,08,028      instructions:u            #    1.46  insn per cycle           (49.94%)
   111.666627973          83,01,419      branch-misses:u                                               (48.42%)
   111.666627973        1,39,51,331      L1-dcache-load-misses                                         (49.35%)
   111.666627973           8,56,963      L1-icache-load-misses                                         (50.65%)
   111.666627973           2,45,690      dTLB-load-misses                                              (51.58%)
   111.666627973              1,831      dTLB-store-misses                                             (41.27%)
   111.666627973              3,787      iTLB-load-misses                                              (41.27%)
   111.666627973          83,50,564      branch-load-misses                                            (40.33%)
   111.666627973           6,75,010      L2-misses                                                     (39.04%)
   111.666627973       85,38,34,700      cycles:u                                                      (38.10%)
   111.666627973     1,17,50,33,160      instructions:u            #    1.41  insn per cycle           (48.41%)
   111.976823621          83,67,798      branch-misses:u                                               (51.23%)
   111.976823621        1,33,98,366      L1-dcache-load-misses                                         (51.58%)
   111.976823621           8,72,792      L1-icache-load-misses                                         (51.59%)
   111.976823621           1,48,841      dTLB-load-misses                                              (51.36%)
   111.976823621              1,179      dTLB-store-misses                                             (39.75%)
   111.976823621              3,208      iTLB-load-misses                                              (38.46%)
   111.976823621          83,56,919      branch-load-misses                                            (38.10%)
   111.976823621           4,53,800      L2-misses                                                     (38.32%)
   111.976823621       85,69,22,621      cycles:u                                                      (39.61%)
   111.976823621     1,27,34,24,054      instructions:u            #    1.53  insn per cycle           (49.93%)
   112.286989536          85,91,385      branch-misses:u                                               (51.59%)
   112.286989536        1,39,86,468      L1-dcache-load-misses                                         (50.76%)
   112.286989536           8,18,339      L1-icache-load-misses                                         (49.47%)
   112.286989536           1,50,061      dTLB-load-misses                                              (48.42%)
   112.286989536                897      dTLB-store-misses                                             (38.10%)
   112.286989536              3,548      iTLB-load-misses                                              (38.92%)
   112.286989536          85,93,936      branch-load-misses                                            (40.21%)
   112.286989536           4,56,995      L2-misses                                                     (41.27%)
   112.286989536       85,44,30,848      cycles:u                                                      (41.27%)
   112.286989536     1,24,32,25,377      instructions:u            #    1.49  insn per cycle           (51.58%)
   112.597144236          82,40,664      branch-misses:u                                               (48.88%)
   112.597144236        1,32,31,865      L1-dcache-load-misses                                         (48.42%)
   112.597144236           8,10,132      L1-icache-load-misses                                         (48.42%)
   112.597144236           2,28,653      dTLB-load-misses                                              (48.54%)
   112.597144236              2,159      dTLB-store-misses                                             (40.80%)
   112.597144236              4,696      iTLB-load-misses                                              (41.26%)
   112.597144236          82,64,321      branch-load-misses                                            (41.26%)
   112.597144236           6,65,764      L2-misses                                                     (41.26%)
   112.597144236       85,21,57,692      cycles:u                                                      (41.14%)
   112.597144236     1,21,18,25,805      instructions:u            #    1.45  insn per cycle           (50.17%)
   112.907355281          82,89,697      branch-misses:u                                               (48.42%)
   112.907355281        1,39,39,872      L1-dcache-load-misses                                         (49.13%)
   112.907355281           8,59,556      L1-icache-load-misses                                         (50.41%)
   112.907355281           2,46,462      dTLB-load-misses                                              (51.58%)
   112.907355281              1,895      dTLB-store-misses                                             (41.26%)
   112.907355281              4,170      iTLB-load-misses                                              (41.26%)
   112.907355281          83,41,194      branch-load-misses                                            (40.56%)
   112.907355281           6,71,006      L2-misses                                                     (39.27%)
   112.907355281       85,33,18,038      cycles:u                                                      (38.10%)
   112.907355281     1,17,14,96,595      instructions:u            #    1.40  insn per cycle           (48.42%)
   113.217535660          82,29,537      branch-misses:u                                               (51.00%)
   113.217535660        1,31,90,590      L1-dcache-load-misses                                         (51.58%)
   113.217535660           8,80,105      L1-icache-load-misses                                         (51.59%)
   113.217535660           1,49,552      dTLB-load-misses                                              (51.58%)
   113.217535660              1,205      dTLB-store-misses                                             (39.98%)
   113.217535660              3,533      iTLB-load-misses                                              (38.69%)
   113.217535660          83,47,508      branch-load-misses                                            (38.10%)
   113.217535660           4,46,111      L2-misses                                                     (38.10%)
   113.217535660       83,78,17,417      cycles:u                                                      (39.39%)
   113.217535660     1,24,75,96,458      instructions:u            #    1.50  insn per cycle           (49.70%)
   113.527738794          86,14,598      branch-misses:u                                               (51.58%)
   113.527738794        1,42,74,275      L1-dcache-load-misses                                         (51.00%)
   113.527738794           8,61,491      L1-icache-load-misses                                         (49.71%)
   113.527738794           1,54,375      dTLB-load-misses                                              (48.43%)
   113.527738794              1,041      dTLB-store-misses                                             (38.10%)
   113.527738794              3,404      iTLB-load-misses                                              (38.68%)
   113.527738794          86,90,838      branch-load-misses                                            (39.97%)
   113.527738794           4,84,490      L2-misses                                                     (41.26%)
   113.527738794       85,35,97,249      cycles:u                                                      (41.26%)
   113.527738794     1,25,60,04,264      instructions:u            #    1.51  insn per cycle           (51.58%)
   113.837919012          57,93,263      branch-misses:u                                               (49.13%)
   113.837919012        1,85,02,921      L1-dcache-load-misses                                         (48.43%)
   113.837919012           5,71,847      L1-icache-load-misses                                         (48.42%)
   113.837919012           2,42,115      dTLB-load-misses                                              (48.42%)
   113.837919012              1,736      dTLB-store-misses                                             (40.55%)
   113.837919012              2,879      iTLB-load-misses                                              (41.25%)
   113.837919012          56,95,947      branch-load-misses                                            (41.26%)
   113.837919012          13,61,821      L2-misses                                                     (41.26%)
   113.837919012       85,27,59,660      cycles:u                                                      (41.27%)
   113.837919012     1,38,33,77,781      instructions:u            #    1.66  insn per cycle           (50.42%)
   114.148099737          86,74,413      branch-misses:u                                               (48.42%)
   114.148099737          74,56,113      L1-dcache-load-misses                                         (48.88%)
   114.148099737          12,95,767      L1-icache-load-misses                                         (50.17%)
   114.148099737             72,574      dTLB-load-misses                                              (51.46%)
   114.148099737                751      dTLB-store-misses                                             (41.27%)
   114.148099737              2,665      iTLB-load-misses                                              (41.27%)
   114.148099737          87,67,626      branch-load-misses                                            (40.81%)
   114.148099737           2,22,706      L2-misses                                                     (39.52%)
   114.148099737       85,27,51,546      cycles:u                                                      (38.23%)
   114.148099737     1,55,49,03,657      instructions:u            #    1.86  insn per cycle           (48.42%)
   114.458287159          80,36,142      branch-misses:u                                               (50.76%)
   114.458287159          80,14,187      L1-dcache-load-misses                                         (51.58%)
   114.458287159          14,15,750      L1-icache-load-misses                                         (51.58%)
   114.458287159           1,69,227      dTLB-load-misses                                              (51.58%)
   114.458287159              1,514      dTLB-store-misses                                             (40.21%)
   114.458287159              3,938      iTLB-load-misses                                              (38.93%)
   114.458287159          74,56,146      branch-load-misses                                            (38.10%)
   114.458287159           4,77,871      L2-misses                                                     (38.10%)
   114.458287159       85,14,23,044      cycles:u                                                      (39.15%)
   114.458287159     1,55,53,11,999      instructions:u            #    1.86  insn per cycle           (49.47%)
   114.768493758          80,06,732      branch-misses:u                                               (51.58%)
   114.768493758          94,93,128      L1-dcache-load-misses                                         (51.24%)
   114.768493758          11,92,131      L1-icache-load-misses                                         (49.95%)
   114.768493758             89,126      dTLB-load-misses                                              (48.66%)
   114.768493758                868      dTLB-store-misses                                             (38.11%)
   114.768493758              3,366      iTLB-load-misses                                              (38.44%)
   114.768493758          80,80,467      branch-load-misses                                            (39.73%)
   114.768493758           4,00,231      L2-misses                                                     (41.02%)
   114.768493758       85,28,98,892      cycles:u                                                      (41.26%)
   114.768493758     1,53,67,60,438      instructions:u            #    1.84  insn per cycle           (51.57%)
   115.078661555          81,04,172      branch-misses:u                                               (49.36%)
   115.078661555          73,80,777      L1-dcache-load-misses                                         (48.41%)
   115.078661555          14,21,186      L1-icache-load-misses                                         (48.42%)
   115.078661555           1,46,698      dTLB-load-misses                                              (48.42%)
   115.078661555              1,071      dTLB-store-misses                                             (40.32%)
   115.078661555              3,467      iTLB-load-misses                                              (41.27%)
   115.078661555          81,58,229      branch-load-misses                                            (41.27%)
   115.078661555           4,42,561      L2-misses                                                     (41.26%)
   115.078661555       85,33,88,853      cycles:u                                                      (41.26%)
   115.078661555     1,54,88,63,538      instructions:u            #    1.86  insn per cycle           (50.66%)
   115.388843179          75,13,333      branch-misses:u                                               (48.42%)
   115.388843179        1,07,53,689      L1-dcache-load-misses                                         (48.64%)
   115.388843179          11,92,391      L1-icache-load-misses                                         (49.93%)
   115.388843179             87,656      dTLB-load-misses                                              (51.22%)
   115.388843179              1,044      dTLB-store-misses                                             (41.27%)
   115.388843179              2,108      iTLB-load-misses                                              (41.26%)
   115.388843179          77,09,672      branch-load-misses                                            (41.04%)
   115.388843179           7,76,995      L2-misses                                                     (39.76%)
   115.388843179       85,31,39,910      cycles:u                                                      (38.47%)
   115.388843179     1,56,79,83,930      instructions:u            #    1.88  insn per cycle           (48.42%)
   115.699022982          78,89,552      branch-misses:u                                               (50.52%)
   115.699022982          80,89,279      L1-dcache-load-misses                                         (51.58%)
   115.699022982          14,52,841      L1-icache-load-misses                                         (51.59%)
   115.699022982           1,58,711      dTLB-load-misses                                              (51.59%)
   115.699022982              1,455      dTLB-store-misses                                             (40.46%)
   115.699022982              2,871      iTLB-load-misses                                              (39.17%)
   115.699022982          78,74,612      branch-load-misses                                            (38.10%)
   115.699022982           3,70,025      L2-misses                                                     (38.09%)
   115.699022982       85,14,89,381      cycles:u                                                      (38.90%)
   115.699022982     1,56,57,86,824      instructions:u            #    1.88  insn per cycle           (49.22%)
   116.009211232          70,80,258      branch-misses:u                                               (51.58%)
   116.009211232          93,80,483      L1-dcache-load-misses                                         (51.48%)
   116.009211232          14,46,052      L1-icache-load-misses                                         (50.19%)
   116.009211232           1,67,713      dTLB-load-misses                                              (48.90%)
   116.009211232              1,480      dTLB-store-misses                                             (38.10%)
   116.009211232              3,732      iTLB-load-misses                                              (38.20%)
   116.009211232          68,91,085      branch-load-misses                                            (39.49%)
   116.009211232           5,37,900      L2-misses                                                     (40.78%)
   116.009211232       85,35,54,015      cycles:u                                                      (41.26%)
   116.009211232     1,62,65,94,023      instructions:u            #    1.95  insn per cycle           (51.58%)
   116.319385864          81,11,617      branch-misses:u                                               (49.60%)
   116.319385864          82,72,973      L1-dcache-load-misses                                         (48.42%)
   116.319385864          13,76,394      L1-icache-load-misses                                         (48.42%)
   116.319385864             80,665      dTLB-load-misses                                              (48.42%)
   116.319385864                878      dTLB-store-misses                                             (40.08%)
   116.319385864              2,779      iTLB-load-misses                                              (41.27%)
   116.319385864          80,81,038      branch-load-misses                                            (41.27%)
   116.319385864           2,22,559      L2-misses                                                     (41.27%)
   116.319385864       82,06,47,781      cycles:u                                                      (41.27%)
   116.319385864     1,51,02,42,707      instructions:u            #    1.81  insn per cycle           (50.89%)
#           time             counts unit events
   116.629538616          75,48,428      branch-misses:u                                               (48.42%)
   116.629538616          70,41,730      L1-dcache-load-misses                                         (48.42%)
   116.629538616          16,70,069      L1-icache-load-misses                                         (49.70%)
   116.629538616           2,08,594      dTLB-load-misses                                              (50.99%)
   116.629538616              1,398      dTLB-store-misses                                             (41.27%)
   116.629538616              4,677      iTLB-load-misses                                              (41.26%)
   116.629538616          74,21,236      branch-load-misses                                            (41.27%)
   116.629538616           8,94,715      L2-misses                                                     (39.99%)
   116.629538616       85,33,09,724      cycles:u                                                      (38.70%)
   116.629538616     1,57,99,09,579      instructions:u            #    1.89  insn per cycle           (48.42%)
   116.939747769          89,23,936      branch-misses:u                                               (50.29%)
   116.939747769        1,46,85,097      L1-dcache-load-misses                                         (51.57%)
   116.939747769           7,86,941      L1-icache-load-misses                                         (51.58%)
   116.939747769           3,53,882      dTLB-load-misses                                              (51.58%)
   116.939747769                825      dTLB-store-misses                                             (40.69%)
   116.939747769              4,027      iTLB-load-misses                                              (39.40%)
   116.939747769          89,75,958      branch-load-misses                                            (38.11%)
   116.939747769           8,57,566      L2-misses                                                     (38.10%)
   116.939747769       85,58,96,376      cycles:u                                                      (38.67%)
   116.939747769     1,08,91,71,638      instructions:u            #    1.30  insn per cycle           (48.99%)
   117.249904136          88,39,992      branch-misses:u                                               (51.59%)
   117.249904136        1,61,03,913      L1-dcache-load-misses                                         (51.59%)
   117.249904136           8,34,186      L1-icache-load-misses                                         (50.41%)
   117.249904136           3,62,249      dTLB-load-misses                                              (49.12%)
   117.249904136              2,501      dTLB-store-misses                                             (38.09%)
   117.249904136              3,575      iTLB-load-misses                                              (38.09%)
   117.249904136          88,63,853      branch-load-misses                                            (39.27%)
   117.249904136           8,51,096      L2-misses                                                     (40.56%)
   117.249904136       85,51,85,926      cycles:u                                                      (41.27%)
   117.249904136     1,02,55,21,195      instructions:u            #    1.23  insn per cycle           (51.59%)
   117.560061869          84,66,477      branch-misses:u                                               (49.82%)
   117.560061869        1,49,75,852      L1-dcache-load-misses                                         (48.53%)
   117.560061869           7,77,300      L1-icache-load-misses                                         (48.42%)
   117.560061869           3,68,658      dTLB-load-misses                                              (48.42%)
   117.560061869              2,395      dTLB-store-misses                                             (39.86%)
   117.560061869              5,110      iTLB-load-misses                                              (41.15%)
   117.560061869          84,43,413      branch-load-misses                                            (41.27%)
   117.560061869           8,99,211      L2-misses                                                     (41.27%)
   117.560061869       85,45,76,177      cycles:u                                                      (41.27%)
   117.560061869     1,08,23,81,508      instructions:u            #    1.30  insn per cycle           (51.11%)
   117.870217514          84,41,940      branch-misses:u                                               (48.41%)
   117.870217514        1,50,84,803      L1-dcache-load-misses                                         (48.41%)
   117.870217514           6,32,993      L1-icache-load-misses                                         (49.49%)
   117.870217514           3,21,454      dTLB-load-misses                                              (50.77%)
   117.870217514              2,066      dTLB-store-misses                                             (41.27%)
   117.870217514              3,537      iTLB-load-misses                                              (41.27%)
   117.870217514          82,90,470      branch-load-misses                                            (41.27%)
   117.870217514           7,55,915      L2-misses                                                     (40.20%)
   117.870217514       85,40,86,374      cycles:u                                                      (38.91%)
   117.870217514     1,15,76,05,158      instructions:u            #    1.39  insn per cycle           (48.41%)
   118.180380813          84,68,600      branch-misses:u                                               (50.08%)
   118.180380813        1,48,84,194      L1-dcache-load-misses                                         (51.37%)
   118.180380813           6,22,666      L1-icache-load-misses                                         (51.58%)
   118.180380813           2,74,571      dTLB-load-misses                                              (51.59%)
   118.180380813              1,980      dTLB-store-misses                                             (40.89%)
   118.180380813              3,067      iTLB-load-misses                                              (39.61%)
   118.180380813          88,13,888      branch-load-misses                                            (38.32%)
   118.180380813           7,09,964      L2-misses                                                     (38.10%)
   118.180380813       85,45,75,776      cycles:u                                                      (38.47%)
   118.180380813     1,16,30,26,671      instructions:u            #    1.39  insn per cycle           (48.79%)
   118.490549351          82,99,162      branch-misses:u                                               (51.59%)
   118.490549351        1,39,03,624      L1-dcache-load-misses                                         (51.58%)
   118.490549351           7,30,673      L1-icache-load-misses                                         (50.62%)
   118.490549351           3,33,794      dTLB-load-misses                                              (49.33%)
   118.490549351              2,328      dTLB-store-misses                                             (38.09%)
   118.490549351              4,939      iTLB-load-misses                                              (38.10%)
   118.490549351          86,26,098      branch-load-misses                                            (39.06%)
   118.490549351           8,20,282      L2-misses                                                     (40.35%)
   118.490549351       80,98,38,023      cycles:u                                                      (41.27%)
   118.490549351     1,01,86,92,376      instructions:u            #    1.22  insn per cycle           (51.59%)
   118.800703572          90,00,896      branch-misses:u                                               (50.03%)
   118.800703572        1,58,77,642      L1-dcache-load-misses                                         (48.74%)
   118.800703572           7,86,900      L1-icache-load-misses                                         (48.42%)
   118.800703572           3,54,605      dTLB-load-misses                                              (48.42%)
   118.800703572              2,531      dTLB-store-misses                                             (39.66%)
   118.800703572              3,986      iTLB-load-misses                                              (40.94%)
   118.800703572          89,89,379      branch-load-misses                                            (41.27%)
   118.800703572           8,38,300      L2-misses                                                     (41.26%)
   118.800703572       85,44,47,618      cycles:u                                                      (41.26%)
   118.800703572     1,02,86,81,059      instructions:u            #    1.23  insn per cycle           (51.31%)
   119.110863563          84,74,975      branch-misses:u                                               (48.41%)
   119.110863563        1,52,58,069      L1-dcache-load-misses                                         (48.42%)
   119.110863563           7,56,724      L1-icache-load-misses                                         (49.28%)
   119.110863563           3,94,748      dTLB-load-misses                                              (50.56%)
   119.110863563              2,774      dTLB-store-misses                                             (41.27%)
   119.110863563              4,092      iTLB-load-misses                                              (41.27%)
   119.110863563          85,32,816      branch-load-misses                                            (41.27%)
   119.110863563           8,95,197      L2-misses                                                     (40.41%)
   119.110863563       85,47,84,919      cycles:u                                                      (39.12%)
   119.110863563     1,06,60,05,196      instructions:u            #    1.28  insn per cycle           (48.41%)
   119.421034398          84,63,367      branch-misses:u                                               (49.87%)
   119.421034398        1,47,82,155      L1-dcache-load-misses                                         (51.16%)
   119.421034398           6,86,260      L1-icache-load-misses                                         (51.59%)
   119.421034398           3,27,349      dTLB-load-misses                                              (51.59%)
   119.421034398              2,264      dTLB-store-misses                                             (41.11%)
   119.421034398              4,628      iTLB-load-misses                                              (39.82%)
   119.421034398          83,60,627      branch-load-misses                                            (38.53%)
   119.421034398           8,54,377      L2-misses                                                     (38.10%)
   119.421034398       85,07,20,483      cycles:u                                                      (38.26%)
   119.421034398     1,10,49,77,899      instructions:u            #    1.32  insn per cycle           (48.57%)
   119.731184013          82,34,434      branch-misses:u                                               (51.59%)
   119.731184013        1,53,56,573      L1-dcache-load-misses                                         (51.59%)
   119.731184013           6,34,976      L1-icache-load-misses                                         (50.84%)
   119.731184013           2,85,485      dTLB-load-misses                                              (49.55%)
   119.731184013              1,966      dTLB-store-misses                                             (38.10%)
   119.731184013              3,748      iTLB-load-misses                                              (38.09%)
   119.731184013          83,48,237      branch-load-misses                                            (38.85%)
   119.731184013           6,56,537      L2-misses                                                     (40.13%)
   119.731184013       85,31,08,479      cycles:u                                                      (41.26%)
   119.731184013     1,22,89,21,606      instructions:u            #    1.47  insn per cycle           (51.58%)
   120.041333552          69,42,060      branch-misses:u                                               (50.23%)
   120.041333552        1,07,73,275      L1-dcache-load-misses                                         (48.94%)
   120.041333552          10,96,654      L1-icache-load-misses                                         (48.41%)
   120.041333552           2,23,974      dTLB-load-misses                                              (48.41%)
   120.041333552              1,315      dTLB-store-misses                                             (39.45%)
   120.041333552              3,105      iTLB-load-misses                                              (40.74%)
   120.041333552          73,20,353      branch-load-misses                                            (41.27%)
   120.041333552           6,92,755      L2-misses                                                     (41.27%)
   120.041333552       85,40,93,052      cycles:u                                                      (41.27%)
   120.041333552     1,52,30,10,577      instructions:u            #    1.82  insn per cycle           (51.52%)
   120.351495061          69,96,402      branch-misses:u                                               (48.41%)
   120.351495061          32,80,036      L1-dcache-load-misses                                         (48.41%)
   120.351495061          12,97,568      L1-icache-load-misses                                         (49.07%)
   120.351495061              9,912      dTLB-load-misses                                              (50.36%)
   120.351495061                 48      dTLB-store-misses                                             (41.27%)
   120.351495061                860      iTLB-load-misses                                              (41.27%)
   120.351495061          69,83,750      branch-load-misses                                            (41.27%)
   120.351495061             40,123      L2-misses                                                     (40.61%)
   120.351495061       85,11,85,316      cycles:u                                                      (39.32%)
   120.351495061     1,97,49,72,136      instructions:u            #    2.36  insn per cycle           (48.41%)
   120.661642288          66,71,037      branch-misses:u                                               (49.68%)
   120.661642288          27,89,076      L1-dcache-load-misses                                         (50.96%)
   120.661642288          12,25,322      L1-icache-load-misses                                         (51.59%)
   120.661642288              6,185      dTLB-load-misses                                              (51.59%)
   120.661642288                 67      dTLB-store-misses                                             (41.27%)
   120.661642288                502      iTLB-load-misses                                              (40.02%)
   120.661642288          69,22,114      branch-load-misses                                            (38.73%)
   120.661642288             33,849      L2-misses                                                     (38.10%)
   120.661642288       85,34,41,784      cycles:u                                                      (38.10%)
   120.661642288     1,94,10,18,738      instructions:u            #    2.32  insn per cycle           (48.41%)
   120.971787057          67,06,942      branch-misses:u                                               (51.59%)
   120.971787057          80,85,866      L1-dcache-load-misses                                         (51.59%)
   120.971787057          12,25,622      L1-icache-load-misses                                         (51.02%)
   120.971787057             92,687      dTLB-load-misses                                              (49.73%)
   120.971787057              1,463      dTLB-store-misses                                             (38.13%)
   120.971787057              2,485      iTLB-load-misses                                              (38.09%)
   120.971787057          68,54,912      branch-load-misses                                            (38.66%)
   120.971787057           5,86,974      L2-misses                                                     (39.95%)
   120.971787057       85,19,60,756      cycles:u                                                      (41.24%)
   120.971787057     1,78,30,42,417      instructions:u            #    2.13  insn per cycle           (51.55%)
   121.281935085          69,48,686      branch-misses:u                                               (50.42%)
   121.281935085          32,66,114      L1-dcache-load-misses                                         (49.14%)
   121.281935085          13,07,689      L1-icache-load-misses                                         (48.41%)
   121.281935085              7,958      dTLB-load-misses                                              (48.41%)
   121.281935085                114      dTLB-store-misses                                             (39.26%)
   121.281935085              1,277      iTLB-load-misses                                              (40.54%)
   121.281935085          69,82,221      branch-load-misses                                            (41.27%)
   121.281935085             34,263      L2-misses                                                     (41.27%)
   121.281935085       85,20,72,656      cycles:u                                                      (41.27%)
   121.281935085     1,97,39,13,239      instructions:u            #    2.36  insn per cycle           (51.59%)
   121.592090095          68,66,002      branch-misses:u                                               (48.41%)
   121.592090095          29,64,660      L1-dcache-load-misses                                         (48.42%)
   121.592090095          13,35,451      L1-icache-load-misses                                         (48.88%)
   121.592090095              5,628      dTLB-load-misses                                              (50.17%)
   121.592090095                 82      dTLB-store-misses                                             (41.27%)
   121.592090095                821      iTLB-load-misses                                              (41.27%)
   121.592090095          67,59,059      branch-load-misses                                            (41.27%)
   121.592090095             32,399      L2-misses                                                     (40.80%)
   121.592090095       82,26,31,132      cycles:u                                                      (39.51%)
   121.592090095     1,90,65,05,992      instructions:u            #    2.28  insn per cycle           (48.54%)
   121.902241355          73,22,929      branch-misses:u                                               (49.49%)
   121.902241355        1,01,52,027      L1-dcache-load-misses                                         (50.77%)
   121.902241355          11,37,198      L1-icache-load-misses                                         (51.59%)
   121.902241355           1,35,926      dTLB-load-misses                                              (51.59%)
   121.902241355              1,890      dTLB-store-misses                                             (41.26%)
   121.902241355              2,559      iTLB-load-misses                                              (40.21%)
   121.902241355          72,46,607      branch-load-misses                                            (38.92%)
   121.902241355           4,86,615      L2-misses                                                     (38.10%)
   121.902241355       85,26,44,764      cycles:u                                                      (38.10%)
   121.902241355     1,59,66,04,256      instructions:u            #    1.91  insn per cycle           (48.41%)
   122.212391489          81,47,302      branch-misses:u                                               (51.59%)
   122.212391489          86,83,351      L1-dcache-load-misses                                         (51.59%)
   122.212391489          10,38,324      L1-icache-load-misses                                         (51.22%)
   122.212391489           3,24,563      dTLB-load-misses                                              (49.93%)
   122.212391489              2,137      dTLB-store-misses                                             (38.32%)
   122.212391489              4,753      iTLB-load-misses                                              (38.10%)
   122.212391489          80,53,374      branch-load-misses                                            (38.46%)
   122.212391489           7,90,510      L2-misses                                                     (39.75%)
   122.212391489       85,18,11,940      cycles:u                                                      (41.04%)
   122.212391489     1,38,13,42,944      instructions:u            #    1.65  insn per cycle           (51.36%)
   122.522543681          81,63,503      branch-misses:u                                               (50.62%)
   122.522543681          74,79,764      L1-dcache-load-misses                                         (49.33%)
   122.522543681           8,98,716      L1-icache-load-misses                                         (48.41%)
   122.522543681           1,96,052      dTLB-load-misses                                              (48.41%)
   122.522543681              1,700      dTLB-store-misses                                             (39.06%)
   122.522543681              3,636      iTLB-load-misses                                              (40.34%)
   122.522543681          79,71,194      branch-load-misses                                            (41.27%)
   122.522543681           4,91,506      L2-misses                                                     (41.27%)
   122.522543681       85,12,63,338      cycles:u                                                      (41.27%)
   122.522543681     1,50,00,80,381      instructions:u            #    1.80  insn per cycle           (51.59%)
   122.832701792          72,58,401      branch-misses:u                                               (48.41%)
   122.832701792        1,05,42,891      L1-dcache-load-misses                                         (48.42%)
   122.832701792          12,28,635      L1-icache-load-misses                                         (48.68%)
   122.832701792           1,96,677      dTLB-load-misses                                              (49.97%)
   122.832701792              1,453      dTLB-store-misses                                             (41.27%)
   122.832701792              2,740      iTLB-load-misses                                              (41.27%)
   122.832701792          71,87,765      branch-load-misses                                            (41.27%)
   122.832701792           6,27,971      L2-misses                                                     (41.00%)
   122.832701792       85,23,68,136      cycles:u                                                      (39.71%)
   122.832701792     1,50,54,58,507      instructions:u            #    1.80  insn per cycle           (48.74%)
   123.142859824          81,37,448      branch-misses:u                                               (49.28%)
   123.142859824          86,64,478      L1-dcache-load-misses                                         (50.57%)
   123.142859824          10,12,156      L1-icache-load-misses                                         (51.59%)
   123.142859824           3,25,858      dTLB-load-misses                                              (51.59%)
   123.142859824              2,023      dTLB-store-misses                                             (41.27%)
   123.142859824              3,944      iTLB-load-misses                                              (40.41%)
   123.142859824          81,32,764      branch-load-misses                                            (39.12%)
   123.142859824           8,23,611      L2-misses                                                     (38.10%)
   123.142859824       85,29,06,939      cycles:u                                                      (38.09%)
   123.142859824     1,36,67,22,553      instructions:u            #    1.64  insn per cycle           (48.41%)
   123.453013841          81,73,730      branch-misses:u                                               (51.59%)
   123.453013841          75,90,019      L1-dcache-load-misses                                         (51.59%)
   123.453013841           9,62,550      L1-icache-load-misses                                         (51.42%)
   123.453013841           1,86,882      dTLB-load-misses                                              (50.13%)
   123.453013841                737      dTLB-store-misses                                             (38.52%)
   123.453013841              4,011      iTLB-load-misses                                              (38.09%)
   123.453013841          80,48,306      branch-load-misses                                            (38.26%)
   123.453013841           4,84,319      L2-misses                                                     (39.55%)
   123.453013841       85,02,49,098      cycles:u                                                      (40.84%)
   123.453013841     1,49,43,84,658      instructions:u            #    1.79  insn per cycle           (51.15%)
   123.763173518          66,92,578      branch-misses:u                                               (50.82%)
   123.763173518          90,05,640      L1-dcache-load-misses                                         (49.53%)
   123.763173518          14,12,249      L1-icache-load-misses                                         (48.42%)
   123.763173518           1,42,278      dTLB-load-misses                                              (48.42%)
   123.763173518              1,273      dTLB-store-misses                                             (38.86%)
   123.763173518              2,786      iTLB-load-misses                                              (40.15%)
   123.763173518          65,90,526      branch-load-misses                                            (41.28%)
   123.763173518           4,82,217      L2-misses                                                     (41.26%)
   123.763173518       85,32,98,858      cycles:u                                                      (41.26%)
   123.763173518     1,70,16,78,861      instructions:u            #    2.04  insn per cycle           (51.58%)
   124.073323248          76,39,706      branch-misses:u                                               (48.41%)
   124.073323248          66,06,855      L1-dcache-load-misses                                         (48.41%)
   124.073323248          17,09,761      L1-icache-load-misses                                         (48.48%)
   124.073323248           1,54,475      dTLB-load-misses                                              (49.77%)
   124.073323248              1,230      dTLB-store-misses                                             (41.27%)
   124.073323248              4,133      iTLB-load-misses                                              (41.27%)
   124.073323248          76,27,603      branch-load-misses                                            (41.27%)
   124.073323248           3,82,367      L2-misses                                                     (41.20%)
   124.073323248       85,47,17,130      cycles:u                                                      (39.91%)
   124.073323248     1,64,70,64,623      instructions:u            #    1.97  insn per cycle           (48.94%)
#           time             counts unit events
   124.383472962          65,27,035      branch-misses:u                                               (49.08%)
   124.383472962          87,30,240      L1-dcache-load-misses                                         (50.37%)
   124.383472962          15,51,566      L1-icache-load-misses                                         (51.59%)
   124.383472962           1,23,070      dTLB-load-misses                                              (51.59%)
   124.383472962                697      dTLB-store-misses                                             (41.27%)
   124.383472962              2,445      iTLB-load-misses                                              (40.60%)
   124.383472962          62,99,297      branch-load-misses                                            (39.31%)
   124.383472962           4,73,060      L2-misses                                                     (38.09%)
   124.383472962       85,37,57,518      cycles:u                                                      (38.10%)
   124.383472962     1,76,96,34,713      instructions:u            #    2.12  insn per cycle           (48.41%)
   124.693623352          75,77,665      branch-misses:u                                               (51.59%)
   124.693623352          66,20,735      L1-dcache-load-misses                                         (51.59%)
   124.693623352          17,86,752      L1-icache-load-misses                                         (51.59%)
   124.693623352           1,65,484      dTLB-load-misses                                              (50.33%)
   124.693623352              1,143      dTLB-store-misses                                             (38.72%)
   124.693623352              3,518      iTLB-load-misses                                              (38.09%)
   124.693623352          70,53,020      branch-load-misses                                            (38.09%)
   124.693623352           3,77,075      L2-misses                                                     (39.35%)
   124.693623352       83,38,63,350      cycles:u                                                      (40.64%)
   124.693623352     1,61,12,22,373      instructions:u            #    1.93  insn per cycle           (50.95%)
   125.003785996          78,21,551      branch-misses:u                                               (51.02%)
   125.003785996        1,09,52,901      L1-dcache-load-misses                                         (49.73%)
   125.003785996          12,97,113      L1-icache-load-misses                                         (48.44%)
   125.003785996             94,785      dTLB-load-misses                                              (48.41%)
   125.003785996              2,144      dTLB-store-misses                                             (38.66%)
   125.003785996              2,971      iTLB-load-misses                                              (39.95%)
   125.003785996          80,03,592      branch-load-misses                                            (41.24%)
   125.003785996           7,31,246      L2-misses                                                     (41.27%)
   125.003785996       85,52,93,092      cycles:u                                                      (41.27%)
   125.003785996     1,52,83,63,921      instructions:u            #    1.83  insn per cycle           (51.59%)
   125.313936306          82,49,942      branch-misses:u                                               (48.41%)
   125.313936306          85,70,255      L1-dcache-load-misses                                         (48.41%)
   125.313936306          14,00,021      L1-icache-load-misses                                         (48.41%)
   125.313936306           1,60,098      dTLB-load-misses                                              (49.57%)
   125.313936306              1,334      dTLB-store-misses                                             (41.28%)
   125.313936306              2,975      iTLB-load-misses                                              (41.27%)
   125.313936306          83,00,418      branch-load-misses                                            (41.27%)
   125.313936306           3,96,107      L2-misses                                                     (41.27%)
   125.313936306       85,44,39,415      cycles:u                                                      (40.11%)
   125.313936306     1,49,13,25,483      instructions:u            #    1.78  insn per cycle           (49.13%)
   125.624092490          69,16,702      branch-misses:u                                               (48.89%)
   125.624092490          97,81,813      L1-dcache-load-misses                                         (50.18%)
   125.624092490          13,19,671      L1-icache-load-misses                                         (51.46%)
   125.624092490           2,13,026      dTLB-load-misses                                              (51.59%)
   125.624092490              1,398      dTLB-store-misses                                             (41.27%)
   125.624092490              2,715      iTLB-load-misses                                              (40.80%)
   125.624092490          68,11,952      branch-load-misses                                            (39.51%)
   125.624092490           5,99,599      L2-misses                                                     (38.22%)
   125.624092490       85,50,78,268      cycles:u                                                      (38.09%)
   125.624092490     1,56,84,57,162      instructions:u            #    1.88  insn per cycle           (48.41%)
   125.934240052          89,05,951      branch-misses:u                                               (51.59%)
   125.934240052          88,82,645      L1-dcache-load-misses                                         (51.59%)
   125.934240052          13,95,374      L1-icache-load-misses                                         (51.59%)
   125.934240052             76,817      dTLB-load-misses                                              (50.53%)
   125.934240052                218      dTLB-store-misses                                             (38.92%)
   125.934240052              2,575      iTLB-load-misses                                              (38.09%)
   125.934240052          89,95,764      branch-load-misses                                            (38.09%)
   125.934240052           1,91,644      L2-misses                                                     (39.15%)
   125.934240052       85,31,95,319      cycles:u                                                      (40.44%)
   125.934240052     1,48,68,06,162      instructions:u            #    1.78  insn per cycle           (50.76%)
   126.244399474          76,49,389      branch-misses:u                                               (51.21%)
   126.244399474          76,91,393      L1-dcache-load-misses                                         (49.93%)
   126.244399474          15,03,921      L1-icache-load-misses                                         (48.64%)
   126.244399474           2,15,090      dTLB-load-misses                                              (48.42%)
   126.244399474              1,502      dTLB-store-misses                                             (38.46%)
   126.244399474              4,417      iTLB-load-misses                                              (39.75%)
   126.244399474          77,25,546      branch-load-misses                                            (41.04%)
   126.244399474           4,98,077      L2-misses                                                     (41.26%)
   126.244399474       85,14,29,521      cycles:u                                                      (41.27%)
   126.244399474     1,55,05,64,583      instructions:u            #    1.85  insn per cycle           (51.58%)
   126.554552706          67,12,554      branch-misses:u                                               (48.42%)
   126.554552706          90,59,522      L1-dcache-load-misses                                         (48.41%)
   126.554552706          10,83,943      L1-icache-load-misses                                         (48.41%)
   126.554552706             87,487      dTLB-load-misses                                              (49.37%)
   126.554552706              1,565      dTLB-store-misses                                             (41.26%)
   126.554552706              2,442      iTLB-load-misses                                              (41.27%)
   126.554552706          66,21,295      branch-load-misses                                            (41.27%)
   126.554552706           5,98,212      L2-misses                                                     (41.27%)
   126.554552706       81,70,13,282      cycles:u                                                      (40.32%)
   126.554552706     1,41,20,88,724      instructions:u            #    1.69  insn per cycle           (49.35%)
   126.864700387          84,86,065      branch-misses:u                                               (48.67%)
   126.864700387          71,44,667      L1-dcache-load-misses                                         (49.96%)
   126.864700387          10,07,606      L1-icache-load-misses                                         (51.25%)
   126.864700387             12,016      dTLB-load-misses                                              (51.58%)
   126.864700387                251      dTLB-store-misses                                             (41.28%)
   126.864700387              1,024      iTLB-load-misses                                              (41.01%)
   126.864700387          86,42,082      branch-load-misses                                            (39.72%)
   126.864700387             67,215      L2-misses                                                     (38.43%)
   126.864700387       85,02,89,890      cycles:u                                                      (38.10%)
   126.864700387     1,31,80,00,259      instructions:u            #    1.58  insn per cycle           (48.40%)
   127.174859775          87,39,476      branch-misses:u                                               (51.59%)
   127.174859775          77,81,751      L1-dcache-load-misses                                         (51.58%)
   127.174859775           7,90,141      L1-icache-load-misses                                         (51.59%)
   127.174859775             12,651      dTLB-load-misses                                              (50.72%)
   127.174859775                265      dTLB-store-misses                                             (39.12%)
   127.174859775              1,212      iTLB-load-misses                                              (38.10%)
   127.174859775          88,30,919      branch-load-misses                                            (38.10%)
   127.174859775             71,022      L2-misses                                                     (38.96%)
   127.174859775       85,31,36,391      cycles:u                                                      (40.25%)
   127.174859775     1,36,93,56,952      instructions:u            #    1.64  insn per cycle           (50.56%)
   127.485009229          71,05,778      branch-misses:u                                               (51.42%)
   127.485009229          89,38,787      L1-dcache-load-misses                                         (50.13%)
   127.485009229           9,96,210      L1-icache-load-misses                                         (48.84%)
   127.485009229             49,823      dTLB-load-misses                                              (48.41%)
   127.485009229                292      dTLB-store-misses                                             (38.26%)
   127.485009229              1,036      iTLB-load-misses                                              (39.55%)
   127.485009229          69,43,678      branch-load-misses                                            (40.84%)
   127.485009229           6,59,769      L2-misses                                                     (41.27%)
   127.485009229       84,95,36,520      cycles:u                                                      (41.27%)
   127.485009229     1,42,39,80,776      instructions:u            #    1.70  insn per cycle           (51.59%)
   127.795156603          83,14,010      branch-misses:u                                               (48.42%)
   127.795156603          64,03,691      L1-dcache-load-misses                                         (48.42%)
   127.795156603          10,65,603      L1-icache-load-misses                                         (48.42%)
   127.795156603             11,806      dTLB-load-misses                                              (49.18%)
   127.795156603                218      dTLB-store-misses                                             (41.27%)
   127.795156603              1,277      iTLB-load-misses                                              (41.26%)
   127.795156603          83,31,673      branch-load-misses                                            (41.26%)
   127.795156603             59,085      L2-misses                                                     (41.27%)
   127.795156603       85,05,25,296      cycles:u                                                      (40.51%)
   127.795156603     1,40,19,74,227      instructions:u            #    1.68  insn per cycle           (49.54%)
   128.105307690          90,57,069      branch-misses:u                                               (48.49%)
   128.105307690          83,22,494      L1-dcache-load-misses                                         (49.78%)
   128.105307690           8,09,096      L1-icache-load-misses                                         (51.07%)
   128.105307690             12,290      dTLB-load-misses                                              (51.59%)
   128.105307690                191      dTLB-store-misses                                             (41.27%)
   128.105307690              1,041      iTLB-load-misses                                              (41.19%)
   128.105307690          90,05,660      branch-load-misses                                            (39.90%)
   128.105307690             64,692      L2-misses                                                     (38.61%)
   128.105307690       85,22,54,509      cycles:u                                                      (38.09%)
   128.105307690     1,32,12,36,774      instructions:u            #    1.58  insn per cycle           (48.41%)
   128.415464909          73,70,604      branch-misses:u                                               (51.59%)
   128.415464909          92,50,989      L1-dcache-load-misses                                         (51.59%)
   128.415464909           9,11,635      L1-icache-load-misses                                         (51.58%)
   128.415464909             87,130      dTLB-load-misses                                              (50.92%)
   128.415464909                442      dTLB-store-misses                                             (39.31%)
   128.415464909              1,540      iTLB-load-misses                                              (38.10%)
   128.415464909          73,14,801      branch-load-misses                                            (38.10%)
   128.415464909           3,76,462      L2-misses                                                     (38.77%)
   128.415464909       84,83,16,164      cycles:u                                                      (40.05%)
   128.415464909     1,47,00,28,508      instructions:u            #    1.76  insn per cycle           (50.37%)
   128.725614302          75,02,837      branch-misses:u                                               (51.59%)
   128.725614302          59,14,619      L1-dcache-load-misses                                         (50.32%)
   128.725614302          12,91,356      L1-icache-load-misses                                         (49.04%)
   128.725614302             70,331      dTLB-load-misses                                              (48.42%)
   128.725614302                102      dTLB-store-misses                                             (38.10%)
   128.725614302              2,490      iTLB-load-misses                                              (39.36%)
   128.725614302          79,47,083      branch-load-misses                                            (40.64%)
   128.725614302           1,90,379      L2-misses                                                     (41.27%)
   128.725614302       81,13,27,478      cycles:u                                                      (41.27%)
   128.725614302     1,44,15,09,560      instructions:u            #    1.72  insn per cycle           (51.58%)
   129.035763251          76,86,588      branch-misses:u                                               (48.44%)
   129.035763251          91,23,803      L1-dcache-load-misses                                         (48.41%)
   129.035763251          12,33,736      L1-icache-load-misses                                         (48.41%)
   129.035763251             94,357      dTLB-load-misses                                              (48.99%)
   129.035763251                676      dTLB-store-misses                                             (41.25%)
   129.035763251              2,035      iTLB-load-misses                                              (41.27%)
   129.035763251          77,60,605      branch-load-misses                                            (41.26%)
   129.035763251           3,82,870      L2-misses                                                     (41.27%)
   129.035763251       85,46,82,248      cycles:u                                                      (40.70%)
   129.035763251     1,46,44,20,000      instructions:u            #    1.75  insn per cycle           (49.73%)
   129.345915771          78,91,734      branch-misses:u                                               (48.41%)
   129.345915771          62,09,494      L1-dcache-load-misses                                         (49.58%)
   129.345915771          13,32,056      L1-icache-load-misses                                         (50.88%)
   129.345915771             63,439      dTLB-load-misses                                              (51.59%)
   129.345915771                142      dTLB-store-misses                                             (41.27%)
   129.345915771              2,350      iTLB-load-misses                                              (41.27%)
   129.345915771          78,85,929      branch-load-misses                                            (40.10%)
   129.345915771           1,73,535      L2-misses                                                     (38.81%)
   129.345915771       85,50,03,138      cycles:u                                                      (38.09%)
   129.345915771     1,51,00,69,915      instructions:u            #    1.81  insn per cycle           (48.41%)
   129.656072294          77,76,671      branch-misses:u                                               (51.47%)
   129.656072294          74,38,494      L1-dcache-load-misses                                         (51.59%)
   129.656072294          13,19,464      L1-icache-load-misses                                         (51.59%)
   129.656072294             29,667      dTLB-load-misses                                              (51.11%)
   129.656072294              1,706      dTLB-store-misses                                             (39.51%)
   129.656072294              1,036      iTLB-load-misses                                              (38.22%)
   129.656072294          78,42,204      branch-load-misses                                            (38.09%)
   129.656072294           4,82,558      L2-misses                                                     (38.57%)
   129.656072294       85,71,00,015      cycles:u                                                      (39.85%)
   129.656072294     1,48,13,49,208      instructions:u            #    1.77  insn per cycle           (50.17%)
   129.966219276          79,99,375      branch-misses:u                                               (51.59%)
   129.966219276          44,25,156      L1-dcache-load-misses                                         (50.52%)
   129.966219276          17,78,763      L1-icache-load-misses                                         (49.23%)
   129.966219276              5,707      dTLB-load-misses                                              (48.41%)
   129.966219276                186      dTLB-store-misses                                             (38.10%)
   129.966219276              1,442      iTLB-load-misses                                              (39.16%)
   129.966219276          81,07,573      branch-load-misses                                            (40.45%)
   129.966219276             21,043      L2-misses                                                     (41.27%)
   129.966219276       85,70,21,776      cycles:u                                                      (41.27%)
   129.966219276     1,69,22,75,271      instructions:u            #    2.02  insn per cycle           (51.59%)
   130.276364767          77,70,373      branch-misses:u                                               (48.63%)
   130.276364767          65,33,785      L1-dcache-load-misses                                         (48.41%)
   130.276364767          15,26,115      L1-icache-load-misses                                         (48.41%)
   130.276364767             50,250      dTLB-load-misses                                              (48.79%)
   130.276364767                255      dTLB-store-misses                                             (41.05%)
   130.276364767              1,710      iTLB-load-misses                                              (41.27%)
   130.276364767          74,71,194      branch-load-misses                                            (41.27%)
   130.276364767           1,55,998      L2-misses                                                     (41.27%)
   130.276364767       85,38,10,610      cycles:u                                                      (40.90%)
   130.276364767     1,58,98,24,907      instructions:u            #    1.90  insn per cycle           (49.92%)
   130.586550021          79,33,695      branch-misses:u                                               (48.42%)
   130.586550021          39,00,161      L1-dcache-load-misses                                         (49.38%)
   130.586550021          19,10,325      L1-icache-load-misses                                         (50.67%)
   130.586550021              3,140      dTLB-load-misses                                              (51.58%)
   130.586550021                 79      dTLB-store-misses                                             (41.26%)
   130.586550021              1,429      iTLB-load-misses                                              (41.27%)
   130.586550021          78,42,072      branch-load-misses                                            (40.30%)
   130.586550021             25,714      L2-misses                                                     (39.01%)
   130.586550021       84,98,85,899      cycles:u                                                      (38.10%)
   130.586550021     1,75,10,01,808      instructions:u            #    2.09  insn per cycle           (48.42%)
   130.896696266          81,40,409      branch-misses:u                                               (51.27%)
   130.896696266          86,55,329      L1-dcache-load-misses                                         (51.59%)
   130.896696266          10,48,082      L1-icache-load-misses                                         (51.59%)
   130.896696266             35,998      dTLB-load-misses                                              (51.32%)
   130.896696266                 57      dTLB-store-misses                                             (39.71%)
   130.896696266              1,085      iTLB-load-misses                                              (38.42%)
   130.896696266          89,33,323      branch-load-misses                                            (38.09%)
   130.896696266           3,18,896      L2-misses                                                     (38.36%)
   130.896696266       85,25,46,964      cycles:u                                                      (39.65%)
   130.896696266     1,38,17,29,088      instructions:u            #    1.65  insn per cycle           (49.98%)
   131.206842473          82,36,441      branch-misses:u                                               (51.59%)
   131.206842473          85,29,276      L1-dcache-load-misses                                         (50.72%)
   131.206842473          11,11,365      L1-icache-load-misses                                         (49.43%)
   131.206842473             22,784      dTLB-load-misses                                              (48.41%)
   131.206842473                467      dTLB-store-misses                                             (38.09%)
   131.206842473                939      iTLB-load-misses                                              (38.96%)
   131.206842473          86,89,600      branch-load-misses                                            (40.25%)
   131.206842473           4,32,334      L2-misses                                                     (41.27%)
   131.206842473       85,41,08,800      cycles:u                                                      (41.27%)
   131.206842473     1,32,77,21,357      instructions:u            #    1.59  insn per cycle           (51.59%)
   131.516990539          83,24,828      branch-misses:u                                               (48.83%)
   131.516990539        1,12,95,119      L1-dcache-load-misses                                         (48.41%)
   131.516990539           9,46,013      L1-icache-load-misses                                         (48.41%)
   131.516990539             58,933      dTLB-load-misses                                              (48.59%)
   131.516990539              2,276      dTLB-store-misses                                             (40.85%)
   131.516990539              1,584      iTLB-load-misses                                              (41.27%)
   131.516990539          81,17,610      branch-load-misses                                            (41.27%)
   131.516990539           2,93,411      L2-misses                                                     (41.27%)
   131.516990539       85,01,16,295      cycles:u                                                      (41.10%)
   131.516990539     1,51,77,03,055      instructions:u            #    1.81  insn per cycle           (50.13%)
   131.827151172          87,72,593      branch-misses:u                                               (48.41%)
   131.827151172          78,61,175      L1-dcache-load-misses                                         (49.19%)
   131.827151172          11,26,177      L1-icache-load-misses                                         (50.47%)
   131.827151172             13,084      dTLB-load-misses                                              (51.59%)
   131.827151172                465      dTLB-store-misses                                             (41.27%)
   131.827151172              1,279      iTLB-load-misses                                              (41.27%)
   131.827151172          88,63,904      branch-load-misses                                            (40.50%)
   131.827151172             57,776      L2-misses                                                     (39.21%)
   131.827151172       84,83,75,645      cycles:u                                                      (38.10%)
   131.827151172     1,60,19,43,832      instructions:u            #    1.92  insn per cycle           (48.41%)
#           time             counts unit events
   132.137299553          85,77,121      branch-misses:u                                               (51.08%)
   132.137299553          67,56,508      L1-dcache-load-misses                                         (51.59%)
   132.137299553          12,87,623      L1-icache-load-misses                                         (51.59%)
   132.137299553             26,641      dTLB-load-misses                                              (51.51%)
   132.137299553                521      dTLB-store-misses                                             (39.90%)
   132.137299553              1,276      iTLB-load-misses                                              (38.61%)
   132.137299553          85,95,822      branch-load-misses                                            (38.09%)
   132.137299553           1,33,681      L2-misses                                                     (38.17%)
   132.137299553       85,44,82,718      cycles:u                                                      (39.46%)
   132.137299553     1,51,67,53,614      instructions:u            #    1.81  insn per cycle           (49.78%)
   132.447448773          70,71,459      branch-misses:u                                               (51.59%)
   132.447448773        1,05,37,646      L1-dcache-load-misses                                         (50.92%)
   132.447448773          11,25,950      L1-icache-load-misses                                         (49.62%)
   132.447448773             48,098      dTLB-load-misses                                              (48.41%)
   132.447448773                771      dTLB-store-misses                                             (38.10%)
   132.447448773              1,501      iTLB-load-misses                                              (38.76%)
   132.447448773          72,48,702      branch-load-misses                                            (40.05%)
   132.447448773           7,28,165      L2-misses                                                     (41.27%)
   132.447448773       85,37,80,905      cycles:u                                                      (41.27%)
   132.447448773     1,29,89,76,626      instructions:u            #    1.55  insn per cycle           (51.59%)
   132.757595288          88,91,665      branch-misses:u                                               (49.03%)
   132.757595288          96,65,608      L1-dcache-load-misses                                         (48.41%)
   132.757595288           9,75,873      L1-icache-load-misses                                         (48.41%)
   132.757595288             14,658      dTLB-load-misses                                              (48.41%)
   132.757595288                514      dTLB-store-misses                                             (40.65%)
   132.757595288                930      iTLB-load-misses                                              (41.27%)
   132.757595288          88,52,271      branch-load-misses                                            (41.27%)
   132.757595288             68,103      L2-misses                                                     (41.27%)
   132.757595288       85,68,82,250      cycles:u                                                      (41.27%)
   132.757595288     1,58,64,21,929      instructions:u            #    1.90  insn per cycle           (50.32%)
   133.067756496          91,01,661      branch-misses:u                                               (48.41%)
   133.067756496          72,74,297      L1-dcache-load-misses                                         (48.99%)
   133.067756496          12,41,755      L1-icache-load-misses                                         (50.28%)
   133.067756496             11,325      dTLB-load-misses                                              (51.57%)
   133.067756496                346      dTLB-store-misses                                             (41.27%)
   133.067756496                683      iTLB-load-misses                                              (41.27%)
   133.067756496          91,12,288      branch-load-misses                                            (40.70%)
   133.067756496             46,287      L2-misses                                                     (39.41%)
   133.067756496       85,77,05,970      cycles:u                                                      (38.12%)
   133.067756496     1,59,75,48,475      instructions:u            #    1.91  insn per cycle           (48.41%)
   133.377903816          82,95,141      branch-misses:u                                               (50.88%)
   133.377903816          69,52,445      L1-dcache-load-misses                                         (51.59%)
   133.377903816          12,82,851      L1-icache-load-misses                                         (51.59%)
   133.377903816             34,513      dTLB-load-misses                                              (51.59%)
   133.377903816                581      dTLB-store-misses                                             (40.10%)
   133.377903816              1,319      iTLB-load-misses                                              (38.81%)
   133.377903816          81,82,943      branch-load-misses                                            (38.09%)
   133.377903816           1,64,600      L2-misses                                                     (38.09%)
   133.377903816       85,62,50,630      cycles:u                                                      (39.26%)
   133.377903816     1,43,26,31,389      instructions:u            #    1.71  insn per cycle           (49.58%)
   133.688057487          69,32,443      branch-misses:u                                               (51.59%)
   133.688057487          97,69,408      L1-dcache-load-misses                                         (51.11%)
   133.688057487          12,22,669      L1-icache-load-misses                                         (49.82%)
   133.688057487           1,56,561      dTLB-load-misses                                              (48.53%)
   133.688057487              1,866      dTLB-store-misses                                             (38.10%)
   133.688057487              1,859      iTLB-load-misses                                              (38.57%)
   133.688057487          70,60,983      branch-load-misses                                            (39.86%)
   133.688057487           4,71,073      L2-misses                                                     (41.15%)
   133.688057487       84,11,03,714      cycles:u                                                      (41.27%)
   133.688057487     1,38,37,10,218      instructions:u            #    1.65  insn per cycle           (51.58%)
   133.998239917          79,42,244      branch-misses:u                                               (49.23%)
   133.998239917          65,10,920      L1-dcache-load-misses                                         (48.41%)
   133.998239917          17,18,891      L1-icache-load-misses                                         (48.41%)
   133.998239917           2,06,063      dTLB-load-misses                                              (48.41%)
   133.998239917                338      dTLB-store-misses                                             (40.45%)
   133.998239917              3,634      iTLB-load-misses                                              (41.27%)
   133.998239917          79,63,856      branch-load-misses                                            (41.27%)
   133.998239917           5,11,295      L2-misses                                                     (41.27%)
   133.998239917       85,74,92,074      cycles:u                                                      (41.27%)
   133.998239917     1,57,30,68,467      instructions:u            #    1.88  insn per cycle           (50.53%)
   134.308400065          75,96,145      branch-misses:u                                               (48.41%)
   134.308400065        1,00,15,945      L1-dcache-load-misses                                         (48.78%)
   134.308400065          11,85,291      L1-icache-load-misses                                         (50.07%)
   134.308400065           2,80,816      dTLB-load-misses                                              (51.36%)
   134.308400065                840      dTLB-store-misses                                             (41.27%)
   134.308400065              2,859      iTLB-load-misses                                              (41.27%)
   134.308400065          76,05,795      branch-load-misses                                            (40.90%)
   134.308400065          11,89,329      L2-misses                                                     (39.61%)
   134.308400065       85,61,33,959      cycles:u                                                      (38.33%)
   134.308400065     1,43,00,71,029      instructions:u            #    1.71  insn per cycle           (48.41%)
   134.618557349          75,99,078      branch-misses:u                                               (50.67%)
   134.618557349          70,37,673      L1-dcache-load-misses                                         (51.59%)
   134.618557349          15,59,689      L1-icache-load-misses                                         (51.59%)
   134.618557349           2,79,632      dTLB-load-misses                                              (51.59%)
   134.618557349              1,009      dTLB-store-misses                                             (40.31%)
   134.618557349              4,725      iTLB-load-misses                                              (39.02%)
   134.618557349          76,78,789      branch-load-misses                                            (38.10%)
   134.618557349           7,13,124      L2-misses                                                     (38.09%)
   134.618557349       85,33,89,494      cycles:u                                                      (39.05%)
   134.618557349     1,52,95,38,485      instructions:u            #    1.83  insn per cycle           (49.37%)
   134.928708926          81,70,348      branch-misses:u                                               (51.58%)
   134.928708926          71,68,601      L1-dcache-load-misses                                         (51.32%)
   134.928708926          14,91,671      L1-icache-load-misses                                         (50.03%)
   134.928708926           1,99,860      dTLB-load-misses                                              (48.74%)
   134.928708926              1,543      dTLB-store-misses                                             (38.10%)
   134.928708926              3,722      iTLB-load-misses                                              (38.36%)
   134.928708926          76,53,153      branch-load-misses                                            (39.65%)
   134.928708926           5,27,346      L2-misses                                                     (40.94%)
   134.928708926       85,70,56,461      cycles:u                                                      (41.27%)
   134.928708926     1,51,92,01,035      instructions:u            #    1.82  insn per cycle           (51.58%)
   135.238874064          88,59,847      branch-misses:u                                               (49.43%)
   135.238874064        1,09,76,813      L1-dcache-load-misses                                         (48.42%)
   135.238874064          13,47,155      L1-icache-load-misses                                         (48.42%)
   135.238874064           2,61,093      dTLB-load-misses                                              (48.42%)
   135.238874064              3,568      dTLB-store-misses                                             (40.24%)
   135.238874064              4,061      iTLB-load-misses                                              (41.27%)
   135.238874064          87,47,044      branch-load-misses                                            (41.27%)
   135.238874064           7,38,281      L2-misses                                                     (41.27%)
   135.238874064       85,59,54,374      cycles:u                                                      (41.27%)
   135.238874064     1,19,82,62,189      instructions:u            #    1.43  insn per cycle           (50.73%)
   135.549030595          85,31,944      branch-misses:u                                               (48.41%)
   135.549030595        1,29,92,740      L1-dcache-load-misses                                         (48.58%)
   135.549030595          10,25,297      L1-icache-load-misses                                         (49.87%)
   135.549030595           4,68,444      dTLB-load-misses                                              (51.15%)
   135.549030595              3,828      dTLB-store-misses                                             (41.27%)
   135.549030595              4,211      iTLB-load-misses                                              (41.27%)
   135.549030595          86,14,564      branch-load-misses                                            (41.11%)
   135.549030595          11,64,320      L2-misses                                                     (39.82%)
   135.549030595       85,49,27,201      cycles:u                                                      (38.53%)
   135.549030595     1,02,07,56,005      instructions:u            #    1.22  insn per cycle           (48.41%)
   135.859183708          86,37,352      branch-misses:u                                               (50.46%)
   135.859183708        1,27,72,374      L1-dcache-load-misses                                         (51.59%)
   135.859183708           8,75,572      L1-icache-load-misses                                         (51.59%)
   135.859183708           5,08,752      dTLB-load-misses                                              (51.59%)
   135.859183708              3,221      dTLB-store-misses                                             (40.51%)
   135.859183708              4,959      iTLB-load-misses                                              (39.22%)
   135.859183708          87,96,251      branch-load-misses                                            (38.09%)
   135.859183708          11,83,764      L2-misses                                                     (38.09%)
   135.859183708       85,56,61,432      cycles:u                                                      (38.85%)
   135.859183708       97,82,36,335      instructions:u            #    1.17  insn per cycle           (49.17%)
   136.169336333          89,22,699      branch-misses:u                                               (51.59%)
   136.169336333        1,26,45,092      L1-dcache-load-misses                                         (51.52%)
   136.169336333          11,75,655      L1-icache-load-misses                                         (50.23%)
   136.169336333           3,59,302      dTLB-load-misses                                              (48.94%)
   136.169336333              1,643      dTLB-store-misses                                             (38.09%)
   136.169336333              3,480      iTLB-load-misses                                              (38.16%)
   136.169336333          89,85,774      branch-load-misses                                            (39.45%)
   136.169336333           9,51,958      L2-misses                                                     (40.74%)
   136.169336333       85,46,76,138      cycles:u                                                      (41.27%)
   136.169336333     1,06,18,08,702      instructions:u            #    1.27  insn per cycle           (51.59%)
   136.479501098          85,95,100      branch-misses:u                                               (49.64%)
   136.479501098        1,29,15,112      L1-dcache-load-misses                                         (48.42%)
   136.479501098          10,20,581      L1-icache-load-misses                                         (48.41%)
   136.479501098           4,35,581      dTLB-load-misses                                              (48.41%)
   136.479501098              2,602      dTLB-store-misses                                             (40.04%)
   136.479501098              4,754      iTLB-load-misses                                              (41.27%)
   136.479501098          86,82,286      branch-load-misses                                            (41.27%)
   136.479501098          11,48,063      L2-misses                                                     (41.27%)
   136.479501098       85,37,25,393      cycles:u                                                      (41.27%)
   136.479501098     1,02,31,47,432      instructions:u            #    1.22  insn per cycle           (50.93%)
   136.789657289          83,21,993      branch-misses:u                                               (48.41%)
   136.789657289        1,28,06,971      L1-dcache-load-misses                                         (48.41%)
   136.789657289           8,78,882      L1-icache-load-misses                                         (49.67%)
   136.789657289           5,05,584      dTLB-load-misses                                              (50.96%)
   136.789657289              2,776      dTLB-store-misses                                             (41.27%)
   136.789657289              4,625      iTLB-load-misses                                              (41.27%)
   136.789657289          82,74,687      branch-load-misses                                            (41.27%)
   136.789657289          10,89,485      L2-misses                                                     (40.02%)
   136.789657289       79,58,83,333      cycles:u                                                      (38.73%)
   136.789657289       95,04,96,253      instructions:u            #    1.14  insn per cycle           (48.41%)
   137.099827805          87,28,218      branch-misses:u                                               (50.26%)
   137.099827805        1,24,44,707      L1-dcache-load-misses                                         (51.55%)
   137.099827805           9,33,397      L1-icache-load-misses                                         (51.58%)
   137.099827805           3,65,115      dTLB-load-misses                                              (51.58%)
   137.099827805                992      dTLB-store-misses                                             (40.72%)
   137.099827805              4,410      iTLB-load-misses                                              (39.43%)
   137.099827805          87,66,707      branch-load-misses                                            (38.14%)
   137.099827805          10,00,331      L2-misses                                                     (38.10%)
   137.099827805       85,40,04,752      cycles:u                                                      (38.65%)
   137.099827805     1,09,38,12,830      instructions:u            #    1.31  insn per cycle           (48.96%)
   137.409991627          84,52,292      branch-misses:u                                               (51.59%)
   137.409991627        1,07,57,956      L1-dcache-load-misses                                         (51.59%)
   137.409991627          12,55,220      L1-icache-load-misses                                         (50.44%)
   137.409991627             98,645      dTLB-load-misses                                              (49.15%)
   137.409991627                724      dTLB-store-misses                                             (38.10%)
   137.409991627              3,464      iTLB-load-misses                                              (38.10%)
   137.409991627          85,24,831      branch-load-misses                                            (39.24%)
   137.409991627           3,07,767      L2-misses                                                     (40.53%)
   137.409991627       85,45,50,352      cycles:u                                                      (41.27%)
   137.409991627     1,39,44,74,122      instructions:u            #    1.67  insn per cycle           (51.58%)
   137.720138617          84,26,727      branch-misses:u                                               (49.85%)
   137.720138617        1,15,48,456      L1-dcache-load-misses                                         (48.56%)
   137.720138617          10,60,779      L1-icache-load-misses                                         (48.42%)
   137.720138617           1,07,653      dTLB-load-misses                                              (48.41%)
   137.720138617                836      dTLB-store-misses                                             (39.83%)
   137.720138617              3,774      iTLB-load-misses                                              (41.12%)
   137.720138617          85,40,516      branch-load-misses                                            (41.27%)
   137.720138617           3,19,921      L2-misses                                                     (41.28%)
   137.720138617       85,20,88,225      cycles:u                                                      (41.28%)
   137.720138617     1,35,96,95,571      instructions:u            #    1.62  insn per cycle           (51.15%)
   138.030291024          79,16,763      branch-misses:u                                               (48.41%)
   138.030291024        1,04,57,020      L1-dcache-load-misses                                         (48.41%)
   138.030291024          11,63,080      L1-icache-load-misses                                         (49.46%)
   138.030291024           1,18,301      dTLB-load-misses                                              (50.75%)
   138.030291024              2,287      dTLB-store-misses                                             (41.27%)
   138.030291024              4,763      iTLB-load-misses                                              (41.27%)
   138.030291024          78,11,976      branch-load-misses                                            (41.27%)
   138.030291024           3,64,879      L2-misses                                                     (40.22%)
   138.030291024       84,93,14,598      cycles:u                                                      (38.94%)
   138.030291024     1,27,71,22,752      instructions:u            #    1.53  insn per cycle           (48.41%)
   138.340444442          83,41,282      branch-misses:u                                               (50.06%)
   138.340444442        1,09,48,192      L1-dcache-load-misses                                         (51.35%)
   138.340444442          10,91,643      L1-icache-load-misses                                         (51.59%)
   138.340444442           1,26,266      dTLB-load-misses                                              (51.59%)
   138.340444442                848      dTLB-store-misses                                             (40.92%)
   138.340444442              3,429      iTLB-load-misses                                              (39.63%)
   138.340444442          84,41,578      branch-load-misses                                            (38.34%)
   138.340444442           3,91,883      L2-misses                                                     (38.10%)
   138.340444442       85,15,37,143      cycles:u                                                      (38.44%)
   138.340444442     1,31,76,95,168      instructions:u            #    1.57  insn per cycle           (48.76%)
   138.650610346          85,19,756      branch-misses:u                                               (51.59%)
   138.650610346        1,02,43,848      L1-dcache-load-misses                                         (51.59%)
   138.650610346          11,38,364      L1-icache-load-misses                                         (50.64%)
   138.650610346           1,35,238      dTLB-load-misses                                              (49.35%)
   138.650610346                745      dTLB-store-misses                                             (38.09%)
   138.650610346              4,460      iTLB-load-misses                                              (38.09%)
   138.650610346          85,79,347      branch-load-misses                                            (39.04%)
   138.650610346           4,13,962      L2-misses                                                     (40.33%)
   138.650610346       85,21,29,264      cycles:u                                                      (41.27%)
   138.650610346     1,30,66,36,764      instructions:u            #    1.56  insn per cycle           (51.59%)
   138.960759914          78,97,270      branch-misses:u                                               (50.05%)
   138.960759914        1,05,50,320      L1-dcache-load-misses                                         (48.76%)
   138.960759914           9,11,129      L1-icache-load-misses                                         (48.41%)
   138.960759914           1,20,140      dTLB-load-misses                                              (48.41%)
   138.960759914                756      dTLB-store-misses                                             (39.63%)
   138.960759914              3,052      iTLB-load-misses                                              (40.92%)
   138.960759914          84,17,312      branch-load-misses                                            (41.27%)
   138.960759914           3,12,061      L2-misses                                                     (41.27%)
   138.960759914       81,44,89,637      cycles:u                                                      (41.27%)
   138.960759914     1,25,04,24,452      instructions:u            #    1.49  insn per cycle           (51.34%)
   139.270915566          82,94,013      branch-misses:u                                               (48.41%)
   139.270915566        1,13,13,969      L1-dcache-load-misses                                         (48.41%)
   139.270915566          10,90,143      L1-icache-load-misses                                         (49.26%)
   139.270915566           1,24,433      dTLB-load-misses                                              (50.55%)
   139.270915566                697      dTLB-store-misses                                             (41.27%)
   139.270915566              3,486      iTLB-load-misses                                              (41.27%)
   139.270915566          83,26,293      branch-load-misses                                            (41.27%)
   139.270915566           4,13,353      L2-misses                                                     (40.43%)
   139.270915566       85,47,43,014      cycles:u                                                      (39.14%)
   139.270915566     1,31,99,77,034      instructions:u            #    1.58  insn per cycle           (48.41%)
   139.581087370          85,62,664      branch-misses:u                                               (49.86%)
   139.581087370        1,01,85,806      L1-dcache-load-misses                                         (51.14%)
   139.581087370          11,54,175      L1-icache-load-misses                                         (51.59%)
   139.581087370           1,33,910      dTLB-load-misses                                              (51.58%)
   139.581087370              1,038      dTLB-store-misses                                             (41.12%)
   139.581087370              3,693      iTLB-load-misses                                              (39.83%)
   139.581087370          86,25,996      branch-load-misses                                            (38.54%)
   139.581087370           4,25,250      L2-misses                                                     (38.10%)
   139.581087370       85,34,96,271      cycles:u                                                      (38.24%)
   139.581087370     1,30,13,99,693      instructions:u            #    1.55  insn per cycle           (48.56%)
#           time             counts unit events
   139.891293237          76,09,712      branch-misses:u                                               (51.58%)
   139.891293237        1,15,40,932      L1-dcache-load-misses                                         (51.58%)
   139.891293237           9,73,172      L1-icache-load-misses                                         (50.85%)
   139.891293237           1,15,258      dTLB-load-misses                                              (49.57%)
   139.891293237              1,049      dTLB-store-misses                                             (38.11%)
   139.891293237              3,007      iTLB-load-misses                                              (38.11%)
   139.891293237          80,64,088      branch-load-misses                                            (38.83%)
   139.891293237           5,15,125      L2-misses                                                     (40.12%)
   139.891293237       85,39,27,574      cycles:u                                                      (41.26%)
   139.891293237     1,32,97,13,065      instructions:u            #    1.59  insn per cycle           (51.58%)
   140.201509060          67,63,129      branch-misses:u                                               (50.28%)
   140.201509060        1,48,45,673      L1-dcache-load-misses                                         (48.99%)
   140.201509060           8,78,722      L1-icache-load-misses                                         (48.42%)
   140.201509060           1,95,628      dTLB-load-misses                                              (48.42%)
   140.201509060              1,157      dTLB-store-misses                                             (39.40%)
   140.201509060              2,654      iTLB-load-misses                                              (40.69%)
   140.201509060          60,50,058      branch-load-misses                                            (41.26%)
   140.201509060          10,55,867      L2-misses                                                     (41.26%)
   140.201509060       85,45,39,673      cycles:u                                                      (41.26%)
   140.201509060     1,29,24,29,899      instructions:u            #    1.54  insn per cycle           (51.58%)
   140.511680134          68,06,322      branch-misses:u                                               (48.42%)
   140.511680134        1,18,67,109      L1-dcache-load-misses                                         (48.42%)
   140.511680134          10,76,680      L1-icache-load-misses                                         (49.01%)
   140.511680134           1,78,953      dTLB-load-misses                                              (50.30%)
   140.511680134              1,170      dTLB-store-misses                                             (41.27%)
   140.511680134              2,934      iTLB-load-misses                                              (41.27%)
   140.511680134          66,19,255      branch-load-misses                                            (41.27%)
   140.511680134           5,69,688      L2-misses                                                     (40.67%)
   140.511680134       84,85,11,552      cycles:u                                                      (39.38%)
   140.511680134     1,48,77,57,235      instructions:u            #    1.78  insn per cycle           (48.41%)
   140.821880803          69,31,583      branch-misses:u                                               (49.60%)
   140.821880803          56,64,119      L1-dcache-load-misses                                         (50.89%)
   140.821880803          16,18,296      L1-icache-load-misses                                         (51.58%)
   140.821880803           1,08,496      dTLB-load-misses                                              (51.59%)
   140.821880803                765      dTLB-store-misses                                             (41.27%)
   140.821880803              3,377      iTLB-load-misses                                              (40.09%)
   140.821880803          69,73,404      branch-load-misses                                            (38.80%)
   140.821880803           2,87,725      L2-misses                                                     (38.10%)
   140.821880803       85,44,41,052      cycles:u                                                      (38.10%)
   140.821880803     1,82,17,15,098      instructions:u            #    2.18  insn per cycle           (48.42%)
   141.132047255          60,40,193      branch-misses:u                                               (51.58%)
   141.132047255          82,61,351      L1-dcache-load-misses                                         (51.58%)
   141.132047255          14,30,991      L1-icache-load-misses                                         (51.11%)
   141.132047255           1,60,492      dTLB-load-misses                                              (49.82%)
   141.132047255                853      dTLB-store-misses                                             (38.21%)
   141.132047255              4,582      iTLB-load-misses                                              (38.10%)
   141.132047255          65,43,428      branch-load-misses                                            (38.58%)
   141.132047255           9,33,910      L2-misses                                                     (39.86%)
   141.132047255       85,43,57,139      cycles:u                                                      (41.15%)
   141.132047255     1,70,40,66,249      instructions:u            #    2.03  insn per cycle           (51.47%)
   141.442223880          69,38,465      branch-misses:u                                               (50.52%)
   141.442223880          56,07,222      L1-dcache-load-misses                                         (49.23%)
   141.442223880          15,85,531      L1-icache-load-misses                                         (48.42%)
   141.442223880           1,07,639      dTLB-load-misses                                              (48.42%)
   141.442223880                783      dTLB-store-misses                                             (39.16%)
   141.442223880              3,357      iTLB-load-misses                                              (40.45%)
   141.442223880          69,28,415      branch-load-misses                                            (41.26%)
   141.442223880           2,80,888      L2-misses                                                     (41.27%)
   141.442223880       85,30,85,830      cycles:u                                                      (41.27%)
   141.442223880     1,81,41,90,348      instructions:u            #    2.17  insn per cycle           (51.59%)
   141.752404522          72,30,149      branch-misses:u                                               (48.42%)
   141.752404522          90,55,173      L1-dcache-load-misses                                         (48.42%)
   141.752404522          14,34,872      L1-icache-load-misses                                         (48.78%)
   141.752404522           1,73,511      dTLB-load-misses                                              (50.07%)
   141.752404522              1,715      dTLB-store-misses                                             (41.27%)
   141.752404522              3,114      iTLB-load-misses                                              (41.26%)
   141.752404522          72,10,684      branch-load-misses                                            (41.27%)
   141.752404522           5,28,265      L2-misses                                                     (40.91%)
   141.752404522       85,09,90,601      cycles:u                                                      (39.62%)
   141.752404522     1,62,71,34,312      instructions:u            #    1.94  insn per cycle           (48.64%)
   142.062604768          83,84,079      branch-misses:u                                               (49.37%)
   142.062604768          76,21,635      L1-dcache-load-misses                                         (50.66%)
   142.062604768          10,67,010      L1-icache-load-misses                                         (51.58%)
   142.062604768             88,505      dTLB-load-misses                                              (51.58%)
   142.062604768                622      dTLB-store-misses                                             (41.27%)
   142.062604768              3,048      iTLB-load-misses                                              (40.32%)
   142.062604768          83,48,216      branch-load-misses                                            (39.03%)
   142.062604768           2,76,628      L2-misses                                                     (38.10%)
   142.062604768       84,86,09,896      cycles:u                                                      (38.10%)
   142.062604768     1,56,66,52,074      instructions:u            #    1.87  insn per cycle           (48.42%)
   142.372772114          77,59,108      branch-misses:u                                               (51.59%)
   142.372772114          72,42,369      L1-dcache-load-misses                                         (51.59%)
   142.372772114          11,09,421      L1-icache-load-misses                                         (51.34%)
   142.372772114           1,62,064      dTLB-load-misses                                              (50.05%)
   142.372772114                822      dTLB-store-misses                                             (38.44%)
   142.372772114              3,262      iTLB-load-misses                                              (38.10%)
   142.372772114          77,88,281      branch-load-misses                                            (38.34%)
   142.372772114           4,79,266      L2-misses                                                     (39.63%)
   142.372772114       85,27,97,512      cycles:u                                                      (40.92%)
   142.372772114     1,59,50,00,347      instructions:u            #    1.90  insn per cycle           (51.24%)
   142.682974319          78,19,246      branch-misses:u                                               (50.75%)
   142.682974319          96,97,561      L1-dcache-load-misses                                         (49.46%)
   142.682974319          10,29,900      L1-icache-load-misses                                         (48.42%)
   142.682974319           1,28,790      dTLB-load-misses                                              (48.42%)
   142.682974319                821      dTLB-store-misses                                             (38.93%)
   142.682974319              2,894      iTLB-load-misses                                              (40.22%)
   142.682974319          77,43,288      branch-load-misses                                            (41.26%)
   142.682974319           4,79,217      L2-misses                                                     (41.26%)
   142.682974319       85,22,95,774      cycles:u                                                      (41.26%)
   142.682974319     1,55,73,12,119      instructions:u            #    1.86  insn per cycle           (51.58%)
   142.993148920          79,34,790      branch-misses:u                                               (48.42%)
   142.993148920          75,29,229      L1-dcache-load-misses                                         (48.42%)
   142.993148920          10,63,877      L1-icache-load-misses                                         (48.54%)
   142.993148920           1,06,204      dTLB-load-misses                                              (49.83%)
   142.993148920                840      dTLB-store-misses                                             (41.26%)
   142.993148920              3,293      iTLB-load-misses                                              (41.27%)
   142.993148920          78,45,686      branch-load-misses                                            (41.27%)
   142.993148920           3,36,517      L2-misses                                                     (41.14%)
   142.993148920       85,24,58,805      cycles:u                                                      (39.86%)
   142.993148920     1,59,79,83,840      instructions:u            #    1.91  insn per cycle           (48.88%)
   143.303351206          78,93,595      branch-misses:u                                               (49.13%)
   143.303351206          71,79,340      L1-dcache-load-misses                                         (50.42%)
   143.303351206          12,10,454      L1-icache-load-misses                                         (51.58%)
   143.303351206           1,82,439      dTLB-load-misses                                              (51.58%)
   143.303351206              2,437      dTLB-store-misses                                             (41.26%)
   143.303351206              3,412      iTLB-load-misses                                              (40.56%)
   143.303351206          73,92,345      branch-load-misses                                            (39.27%)
   143.303351206           5,68,598      L2-misses                                                     (38.10%)
   143.303351206       85,27,00,189      cycles:u                                                      (38.11%)
   143.303351206     1,55,68,37,640      instructions:u            #    1.86  insn per cycle           (48.42%)
   143.613534698          62,38,037      branch-misses:u                                               (51.58%)
   143.613534698          65,01,368      L1-dcache-load-misses                                         (51.58%)
   143.613534698          13,33,228      L1-icache-load-misses                                         (51.57%)
   143.613534698             61,785      dTLB-load-misses                                              (50.28%)
   143.613534698                553      dTLB-store-misses                                             (38.68%)
   143.613534698              2,684      iTLB-load-misses                                              (38.11%)
   143.613534698          66,94,892      branch-load-misses                                            (38.11%)
   143.613534698           2,71,701      L2-misses                                                     (39.40%)
   143.613534698       85,09,12,930      cycles:u                                                      (40.68%)
   143.613534698     1,88,00,60,232      instructions:u            #    2.24  insn per cycle           (50.99%)
   143.923686159          67,95,628      branch-misses:u                                               (50.99%)
   143.923686159          31,00,914      L1-dcache-load-misses                                         (49.70%)
   143.923686159          14,29,130      L1-icache-load-misses                                         (48.42%)
   143.923686159              7,754      dTLB-load-misses                                              (48.41%)
   143.923686159                113      dTLB-store-misses                                             (38.68%)
   143.923686159              1,190      iTLB-load-misses                                              (39.97%)
   143.923686159          70,33,803      branch-load-misses                                            (41.26%)
   143.923686159             33,623      L2-misses                                                     (41.27%)
   143.923686159       83,81,87,998      cycles:u                                                      (41.27%)
   143.923686159     1,95,25,44,119      instructions:u            #    2.33  insn per cycle           (51.59%)
   144.233884201          69,35,688      branch-misses:u                                               (48.42%)
   144.233884201          77,31,682      L1-dcache-load-misses                                         (48.42%)
   144.233884201          11,53,179      L1-icache-load-misses                                         (48.42%)
   144.233884201             58,868      dTLB-load-misses                                              (49.59%)
   144.233884201                971      dTLB-store-misses                                             (41.27%)
   144.233884201              2,108      iTLB-load-misses                                              (41.26%)
   144.233884201          70,27,535      branch-load-misses                                            (41.26%)
   144.233884201           3,08,172      L2-misses                                                     (41.27%)
   144.233884201       85,22,94,841      cycles:u                                                      (40.10%)
   144.233884201     1,78,61,97,951      instructions:u            #    2.13  insn per cycle           (49.12%)
   144.544059838          68,92,730      branch-misses:u                                               (48.90%)
   144.544059838          33,83,050      L1-dcache-load-misses                                         (50.18%)
   144.544059838          14,78,443      L1-icache-load-misses                                         (51.48%)
   144.544059838             37,053      dTLB-load-misses                                              (51.58%)
   144.544059838                450      dTLB-store-misses                                             (41.27%)
   144.544059838              1,549      iTLB-load-misses                                              (40.79%)
   144.544059838          70,24,216      branch-load-misses                                            (39.50%)
   144.544059838             98,746      L2-misses                                                     (38.22%)
   144.544059838       85,33,60,173      cycles:u                                                      (38.10%)
   144.544059838     1,93,34,56,023      instructions:u            #    2.31  insn per cycle           (48.42%)
   144.854235271          68,99,775      branch-misses:u                                               (51.58%)
   144.854235271          30,82,809      L1-dcache-load-misses                                         (51.58%)
   144.854235271          14,45,196      L1-icache-load-misses                                         (51.58%)
   144.854235271              7,734      dTLB-load-misses                                              (50.52%)
   144.854235271                177      dTLB-store-misses                                             (38.91%)
   144.854235271              1,448      iTLB-load-misses                                              (38.10%)
   144.854235271          69,84,896      branch-load-misses                                            (38.10%)
   144.854235271             35,095      L2-misses                                                     (39.16%)
   144.854235271       85,44,53,307      cycles:u                                                      (40.45%)
   144.854235271     1,98,16,23,351      instructions:u            #    2.37  insn per cycle           (50.77%)
   145.164415163          70,08,226      branch-misses:u                                               (51.22%)
   145.164415163          81,87,629      L1-dcache-load-misses                                         (49.93%)
   145.164415163          12,09,080      L1-icache-load-misses                                         (48.65%)
   145.164415163             77,708      dTLB-load-misses                                              (48.42%)
   145.164415163                649      dTLB-store-misses                                             (38.46%)
   145.164415163              1,610      iTLB-load-misses                                              (39.75%)
   145.164415163          65,08,079      branch-load-misses                                            (41.03%)
   145.164415163           6,94,208      L2-misses                                                     (41.27%)
   145.164415163       83,96,79,221      cycles:u                                                      (41.26%)
   145.164415163     1,71,54,29,017      instructions:u            #    2.05  insn per cycle           (51.58%)
   145.474603306          77,03,960      branch-misses:u                                               (48.42%)
   145.474603306          70,59,997      L1-dcache-load-misses                                         (48.42%)
   145.474603306          13,86,958      L1-icache-load-misses                                         (48.42%)
   145.474603306           2,35,483      dTLB-load-misses                                              (49.36%)
   145.474603306              1,534      dTLB-store-misses                                             (41.26%)
   145.474603306              5,045      iTLB-load-misses                                              (41.26%)
   145.474603306          77,94,186      branch-load-misses                                            (41.26%)
   145.474603306           6,51,569      L2-misses                                                     (41.27%)
   145.474603306       85,36,36,522      cycles:u                                                      (40.33%)
   145.474603306     1,52,84,68,311      instructions:u            #    1.82  insn per cycle           (49.35%)
   145.784783001          71,46,718      branch-misses:u                                               (48.66%)
   145.784783001          55,40,701      L1-dcache-load-misses                                         (49.95%)
   145.784783001          12,86,874      L1-icache-load-misses                                         (51.24%)
   145.784783001           1,71,209      dTLB-load-misses                                              (51.58%)
   145.784783001              1,306      dTLB-store-misses                                             (41.27%)
   145.784783001              2,613      iTLB-load-misses                                              (41.02%)
   145.784783001          72,76,563      branch-load-misses                                            (39.73%)
   145.784783001           3,54,692      L2-misses                                                     (38.45%)
   145.784783001       85,46,99,943      cycles:u                                                      (38.10%)
   145.784783001     1,75,98,54,696      instructions:u            #    2.10  insn per cycle           (48.42%)
   146.094975247          67,44,666      branch-misses:u                                               (51.58%)
   146.094975247          86,78,477      L1-dcache-load-misses                                         (51.58%)
   146.094975247          15,29,260      L1-icache-load-misses                                         (51.58%)
   146.094975247           1,88,805      dTLB-load-misses                                              (50.76%)
   146.094975247              1,578      dTLB-store-misses                                             (39.15%)
   146.094975247              3,532      iTLB-load-misses                                              (38.11%)
   146.094975247          67,05,438      branch-load-misses                                            (38.11%)
   146.094975247           6,59,345      L2-misses                                                     (38.92%)
   146.094975247       85,33,74,378      cycles:u                                                      (40.21%)
   146.094975247     1,60,44,00,345      instructions:u            #    1.91  insn per cycle           (50.53%)
   146.405152515          77,26,337      branch-misses:u                                               (51.46%)
   146.405152515          71,04,953      L1-dcache-load-misses                                         (50.17%)
   146.405152515          11,39,686      L1-icache-load-misses                                         (48.88%)
   146.405152515           2,90,471      dTLB-load-misses                                              (48.42%)
   146.405152515              2,119      dTLB-store-misses                                             (38.22%)
   146.405152515              4,894      iTLB-load-misses                                              (39.51%)
   146.405152515          77,20,954      branch-load-misses                                            (40.80%)
   146.405152515           7,08,815      L2-misses                                                     (41.27%)
   146.405152515       85,27,71,644      cycles:u                                                      (41.27%)
   146.405152515     1,47,33,37,969      instructions:u            #    1.76  insn per cycle           (51.58%)
   146.715348929          60,01,356      branch-misses:u                                               (48.43%)
   146.715348929          79,26,304      L1-dcache-load-misses                                         (48.42%)
   146.715348929          13,86,454      L1-icache-load-misses                                         (48.42%)
   146.715348929           1,36,026      dTLB-load-misses                                              (49.12%)
   146.715348929              2,057      dTLB-store-misses                                             (41.26%)
   146.715348929              2,627      iTLB-load-misses                                              (41.26%)
   146.715348929          62,15,872      branch-load-misses                                            (41.27%)
   146.715348929           4,78,119      L2-misses                                                     (41.27%)
   146.715348929       84,67,42,940      cycles:u                                                      (40.56%)
   146.715348929     1,78,46,92,278      instructions:u            #    2.13  insn per cycle           (49.59%)
   147.025513993          79,57,817      branch-misses:u                                               (48.43%)
   147.025513993          81,39,254      L1-dcache-load-misses                                         (49.72%)
   147.025513993          15,65,545      L1-icache-load-misses                                         (51.01%)
   147.025513993           2,78,567      dTLB-load-misses                                              (51.58%)
   147.025513993                450      dTLB-store-misses                                             (41.26%)
   147.025513993              4,927      iTLB-load-misses                                              (41.26%)
   147.025513993          79,64,478      branch-load-misses                                            (39.97%)
   147.025513993           6,20,559      L2-misses                                                     (38.69%)
   147.025513993       85,14,30,112      cycles:u                                                      (38.10%)
   147.025513993     1,48,16,88,056      instructions:u            #    1.77  insn per cycle           (48.42%)
   147.335699328          83,35,031      branch-misses:u                                               (51.58%)
   147.335699328        1,19,10,580      L1-dcache-load-misses                                         (51.59%)
   147.335699328          15,81,157      L1-icache-load-misses                                         (51.58%)
   147.335699328           2,40,553      dTLB-load-misses                                              (50.99%)
   147.335699328              1,508      dTLB-store-misses                                             (39.39%)
   147.335699328              5,451      iTLB-load-misses                                              (38.10%)
   147.335699328          83,17,884      branch-load-misses                                            (38.10%)
   147.335699328           5,86,045      L2-misses                                                     (38.69%)
   147.335699328       85,31,60,247      cycles:u                                                      (39.98%)
   147.335699328     1,38,64,86,305      instructions:u            #    1.65  insn per cycle           (50.29%)
#           time             counts unit events
   147.645889082          74,23,015      branch-misses:u                                               (51.58%)
   147.645889082        1,24,94,636      L1-dcache-load-misses                                         (50.40%)
   147.645889082          13,79,572      L1-icache-load-misses                                         (49.11%)
   147.645889082           2,64,762      dTLB-load-misses                                              (48.42%)
   147.645889082              1,228      dTLB-store-misses                                             (38.10%)
   147.645889082              3,691      iTLB-load-misses                                              (39.28%)
   147.645889082          76,04,218      branch-load-misses                                            (40.57%)
   147.645889082          10,33,498      L2-misses                                                     (41.27%)
   147.645889082       85,28,96,489      cycles:u                                                      (41.27%)
   147.645889082     1,44,19,27,354      instructions:u            #    1.72  insn per cycle           (51.58%)
   147.956036663          80,89,338      branch-misses:u                                               (48.52%)
   147.956036663          87,17,446      L1-dcache-load-misses                                         (48.42%)
   147.956036663          16,01,989      L1-icache-load-misses                                         (48.41%)
   147.956036663           2,82,818      dTLB-load-misses                                              (48.89%)
   147.956036663                826      dTLB-store-misses                                             (41.15%)
   147.956036663              4,192      iTLB-load-misses                                              (41.26%)
   147.956036663          81,37,813      branch-load-misses                                            (41.27%)
   147.956036663           6,20,296      L2-misses                                                     (41.27%)
   147.956036663       85,67,59,557      cycles:u                                                      (40.79%)
   147.956036663     1,46,19,82,437      instructions:u            #    1.74  insn per cycle           (49.82%)
   148.266226711          84,70,288      branch-misses:u                                               (48.42%)
   148.266226711        1,23,79,866      L1-dcache-load-misses                                         (49.48%)
   148.266226711          15,69,543      L1-icache-load-misses                                         (50.78%)
   148.266226711           2,11,865      dTLB-load-misses                                              (51.58%)
   148.266226711              1,393      dTLB-store-misses                                             (41.26%)
   148.266226711              4,250      iTLB-load-misses                                              (41.26%)
   148.266226711          84,91,414      branch-load-misses                                            (40.20%)
   148.266226711           4,77,530      L2-misses                                                     (38.91%)
   148.266226711       85,41,16,812      cycles:u                                                      (38.10%)
   148.266226711     1,37,25,52,986      instructions:u            #    1.64  insn per cycle           (48.42%)
   148.576421430          73,57,731      branch-misses:u                                               (51.36%)
   148.576421430        1,13,06,492      L1-dcache-load-misses                                         (51.58%)
   148.576421430          14,39,358      L1-icache-load-misses                                         (51.58%)
   148.576421430           3,21,815      dTLB-load-misses                                              (51.22%)
   148.576421430              1,034      dTLB-store-misses                                             (39.62%)
   148.576421430              4,639      iTLB-load-misses                                              (38.32%)
   148.576421430          70,83,366      branch-load-misses                                            (38.10%)
   148.576421430           8,19,672      L2-misses                                                     (38.46%)
   148.576421430       85,19,74,082      cycles:u                                                      (39.75%)
   148.576421430     1,45,87,73,896      instructions:u            #    1.74  insn per cycle           (50.06%)
   148.886614356          82,55,882      branch-misses:u                                               (51.58%)
   148.886614356        1,00,19,399      L1-dcache-load-misses                                         (50.64%)
   148.886614356          14,35,665      L1-icache-load-misses                                         (49.35%)
   148.886614356           3,18,706      dTLB-load-misses                                              (48.42%)
   148.886614356                637      dTLB-store-misses                                             (38.10%)
   148.886614356              4,018      iTLB-load-misses                                              (39.04%)
   148.886614356          82,32,305      branch-load-misses                                            (40.33%)
   148.886614356           7,09,215      L2-misses                                                     (41.26%)
   148.886614356       85,30,23,214      cycles:u                                                      (41.26%)
   148.886614356     1,38,32,85,403      instructions:u            #    1.65  insn per cycle           (51.58%)
   149.196802372          76,26,898      branch-misses:u                                               (48.76%)
   149.196802372        1,23,32,373      L1-dcache-load-misses                                         (48.42%)
   149.196802372          12,54,035      L1-icache-load-misses                                         (48.42%)
   149.196802372           2,38,337      dTLB-load-misses                                              (48.65%)
   149.196802372              1,916      dTLB-store-misses                                             (40.92%)
   149.196802372              3,659      iTLB-load-misses                                              (41.27%)
   149.196802372          77,68,912      branch-load-misses                                            (41.27%)
   149.196802372           6,72,388      L2-misses                                                     (41.27%)
   149.196802372       80,89,22,181      cycles:u                                                      (41.03%)
   149.196802372     1,30,73,98,819      instructions:u            #    1.56  insn per cycle           (50.06%)
   149.506978056          76,26,112      branch-misses:u                                               (48.42%)
   149.506978056          92,21,870      L1-dcache-load-misses                                         (49.25%)
   149.506978056          14,32,686      L1-icache-load-misses                                         (50.53%)
   149.506978056           3,31,288      dTLB-load-misses                                              (51.58%)
   149.506978056                581      dTLB-store-misses                                             (41.26%)
   149.506978056              5,797      iTLB-load-misses                                              (41.26%)
   149.506978056          78,66,749      branch-load-misses                                            (40.44%)
   149.506978056           7,28,052      L2-misses                                                     (39.16%)
   149.506978056       85,28,98,720      cycles:u                                                      (38.11%)
   149.506978056     1,46,31,13,329      instructions:u            #    1.75  insn per cycle           (48.42%)
   149.817169782          83,06,045      branch-misses:u                                               (51.12%)
   149.817169782        1,18,37,567      L1-dcache-load-misses                                         (51.58%)
   149.817169782          14,57,943      L1-icache-load-misses                                         (51.58%)
   149.817169782           3,00,392      dTLB-load-misses                                              (51.46%)
   149.817169782                730      dTLB-store-misses                                             (39.86%)
   149.817169782              3,295      iTLB-load-misses                                              (38.57%)
   149.817169782          83,69,155      branch-load-misses                                            (38.10%)
   149.817169782           6,56,948      L2-misses                                                     (38.22%)
   149.817169782       85,40,95,643      cycles:u                                                      (39.51%)
   149.817169782     1,35,99,14,120      instructions:u            #    1.62  insn per cycle           (49.82%)
   150.127358756          85,09,696      branch-misses:u                                               (51.58%)
   150.127358756        1,23,83,523      L1-dcache-load-misses                                         (50.88%)
   150.127358756          10,32,415      L1-icache-load-misses                                         (49.59%)
   150.127358756           2,27,277      dTLB-load-misses                                              (48.42%)
   150.127358756              4,390      dTLB-store-misses                                             (38.11%)
   150.127358756              3,018      iTLB-load-misses                                              (38.80%)
   150.127358756          84,65,502      branch-load-misses                                            (40.09%)
   150.127358756           5,58,183      L2-misses                                                     (41.26%)
   150.127358756       85,47,27,075      cycles:u                                                      (41.26%)
   150.127358756     1,35,36,47,241      instructions:u            #    1.62  insn per cycle           (51.58%)
   150.437539175          87,09,380      branch-misses:u                                               (49.01%)
   150.437539175        1,29,42,061      L1-dcache-load-misses                                         (48.41%)
   150.437539175           7,12,544      L1-icache-load-misses                                         (48.42%)
   150.437539175           1,84,565      dTLB-load-misses                                              (48.42%)
   150.437539175              1,293      dTLB-store-misses                                             (40.67%)
   150.437539175              3,421      iTLB-load-misses                                              (41.27%)
   150.437539175          86,37,550      branch-load-misses                                            (41.27%)
   150.437539175           4,66,231      L2-misses                                                     (41.27%)
   150.437539175       85,19,89,477      cycles:u                                                      (41.27%)
   150.437539175     1,16,95,39,964      instructions:u            #    1.40  insn per cycle           (50.30%)
   150.747734487          89,75,278      branch-misses:u                                               (48.42%)
   150.747734487        1,35,05,221      L1-dcache-load-misses                                         (49.00%)
   150.747734487           7,52,612      L1-icache-load-misses                                         (50.29%)
   150.747734487           2,64,104      dTLB-load-misses                                              (51.58%)
   150.747734487              1,919      dTLB-store-misses                                             (41.27%)
   150.747734487              4,078      iTLB-load-misses                                              (41.26%)
   150.747734487          89,00,062      branch-load-misses                                            (40.69%)
   150.747734487           6,82,095      L2-misses                                                     (39.40%)
   150.747734487       85,25,37,643      cycles:u                                                      (38.11%)
   150.747734487     1,11,04,56,508      instructions:u            #    1.32  insn per cycle           (48.41%)
   151.057923846          87,06,977      branch-misses:u                                               (50.87%)
   151.057923846        1,17,43,565      L1-dcache-load-misses                                         (51.58%)
   151.057923846           7,74,274      L1-icache-load-misses                                         (51.58%)
   151.057923846           2,43,081      dTLB-load-misses                                              (51.58%)
   151.057923846              1,937      dTLB-store-misses                                             (40.10%)
   151.057923846              3,856      iTLB-load-misses                                              (38.81%)
   151.057923846          87,34,761      branch-load-misses                                            (38.10%)
   151.057923846           6,56,929      L2-misses                                                     (38.10%)
   151.057923846       85,42,19,449      cycles:u                                                      (39.26%)
   151.057923846     1,16,62,25,357      instructions:u            #    1.39  insn per cycle           (49.58%)
   151.368121102          84,61,428      branch-misses:u                                               (51.58%)
   151.368121102        1,10,33,524      L1-dcache-load-misses                                         (51.12%)
   151.368121102           6,85,211      L1-icache-load-misses                                         (49.83%)
   151.368121102           2,02,948      dTLB-load-misses                                              (48.54%)
   151.368121102              1,700      dTLB-store-misses                                             (38.10%)
   151.368121102              4,193      iTLB-load-misses                                              (38.56%)
   151.368121102          85,53,524      branch-load-misses                                            (39.85%)
   151.368121102           4,81,927      L2-misses                                                     (41.14%)
   151.368121102       85,44,04,290      cycles:u                                                      (41.27%)
   151.368121102     1,27,50,40,452      instructions:u            #    1.52  insn per cycle           (51.58%)
   151.678292763          82,33,464      branch-misses:u                                               (49.25%)
   151.678292763        1,14,71,678      L1-dcache-load-misses                                         (48.41%)
   151.678292763           7,33,984      L1-icache-load-misses                                         (48.41%)
   151.678292763           1,97,896      dTLB-load-misses                                              (48.41%)
   151.678292763              1,709      dTLB-store-misses                                             (40.43%)
   151.678292763              3,617      iTLB-load-misses                                              (41.27%)
   151.678292763          82,85,106      branch-load-misses                                            (41.27%)
   151.678292763           5,36,844      L2-misses                                                     (41.27%)
   151.678292763       85,40,81,933      cycles:u                                                      (41.27%)
   151.678292763     1,26,60,39,403      instructions:u            #    1.51  insn per cycle           (50.54%)
   151.988455104          85,34,505      branch-misses:u                                               (48.41%)
   151.988455104        1,29,58,371      L1-dcache-load-misses                                         (48.76%)
   151.988455104           5,99,415      L1-icache-load-misses                                         (50.05%)
   151.988455104           2,87,731      dTLB-load-misses                                              (51.34%)
   151.988455104              1,747      dTLB-store-misses                                             (41.27%)
   151.988455104              4,320      iTLB-load-misses                                              (41.27%)
   151.988455104          83,60,570      branch-load-misses                                            (40.92%)
   151.988455104           8,12,474      L2-misses                                                     (39.63%)
   151.988455104       85,27,99,452      cycles:u                                                      (38.34%)
   151.988455104     1,15,86,20,590      instructions:u            #    1.38  insn per cycle           (48.41%)
   152.298660387          89,02,481      branch-misses:u                                               (50.64%)
   152.298660387        1,31,68,288      L1-dcache-load-misses                                         (51.58%)
   152.298660387           7,10,187      L1-icache-load-misses                                         (51.58%)
   152.298660387           1,97,603      dTLB-load-misses                                              (51.58%)
   152.298660387              1,527      dTLB-store-misses                                             (40.33%)
   152.298660387              3,979      iTLB-load-misses                                              (39.05%)
   152.298660387          90,45,821      branch-load-misses                                            (38.11%)
   152.298660387           4,47,383      L2-misses                                                     (38.11%)
   152.298660387       84,99,43,804      cycles:u                                                      (39.03%)
   152.298660387     1,16,06,60,600      instructions:u            #    1.38  insn per cycle           (49.35%)
   152.608830515          88,58,897      branch-misses:u                                               (51.59%)
   152.608830515        1,30,46,254      L1-dcache-load-misses                                         (51.36%)
   152.608830515           8,14,535      L1-icache-load-misses                                         (50.07%)
   152.608830515           2,88,472      dTLB-load-misses                                              (48.78%)
   152.608830515              1,766      dTLB-store-misses                                             (38.10%)
   152.608830515              4,908      iTLB-load-misses                                              (38.32%)
   152.608830515          88,55,226      branch-load-misses                                            (39.61%)
   152.608830515           7,20,632      L2-misses                                                     (40.90%)
   152.608830515       85,31,26,176      cycles:u                                                      (41.26%)
   152.608830515     1,09,96,01,645      instructions:u            #    1.31  insn per cycle           (51.58%)
   152.919015609          86,96,374      branch-misses:u                                               (49.48%)
   152.919015609        1,17,78,163      L1-dcache-load-misses                                         (48.42%)
   152.919015609           7,57,668      L1-icache-load-misses                                         (48.42%)
   152.919015609           2,51,149      dTLB-load-misses                                              (48.42%)
   152.919015609              1,572      dTLB-store-misses                                             (40.20%)
   152.919015609              3,925      iTLB-load-misses                                              (41.27%)
   152.919015609          87,35,359      branch-load-misses                                            (41.26%)
   152.919015609           6,20,811      L2-misses                                                     (41.27%)
   152.919015609       85,37,21,665      cycles:u                                                      (41.27%)
   152.919015609     1,18,16,84,564      instructions:u            #    1.41  insn per cycle           (50.78%)
   153.229209781          83,05,436      branch-misses:u                                               (48.42%)
   153.229209781        1,11,16,777      L1-dcache-load-misses                                         (48.53%)
   153.229209781           6,74,744      L1-icache-load-misses                                         (49.81%)
   153.229209781           1,88,959      dTLB-load-misses                                              (51.10%)
   153.229209781              1,344      dTLB-store-misses                                             (41.27%)
   153.229209781              3,681      iTLB-load-misses                                              (41.27%)
   153.229209781          83,25,604      branch-load-misses                                            (41.16%)
   153.229209781           4,48,976      L2-misses                                                     (39.87%)
   153.229209781       85,42,71,690      cycles:u                                                      (38.58%)
   153.229209781     1,31,61,22,303      instructions:u            #    1.57  insn per cycle           (48.42%)
   153.539390631          82,90,936      branch-misses:u                                               (50.41%)
   153.539390631        1,21,70,265      L1-dcache-load-misses                                         (51.58%)
   153.539390631           7,04,512      L1-icache-load-misses                                         (51.58%)
   153.539390631           2,48,544      dTLB-load-misses                                              (51.58%)
   153.539390631              1,545      dTLB-store-misses                                             (40.57%)
   153.539390631              4,011      iTLB-load-misses                                              (39.29%)
   153.539390631          84,57,261      branch-load-misses                                            (38.10%)
   153.539390631           6,32,778      L2-misses                                                     (38.10%)
   153.539390631       85,31,24,667      cycles:u                                                      (38.79%)
   153.539390631     1,24,61,35,977      instructions:u            #    1.49  insn per cycle           (49.11%)
   153.849573251          69,98,004      branch-misses:u                                               (51.58%)
   153.849573251        1,10,95,106      L1-dcache-load-misses                                         (51.58%)
   153.849573251          12,15,807      L1-icache-load-misses                                         (50.30%)
   153.849573251           3,02,885      dTLB-load-misses                                              (49.01%)
   153.849573251              2,075      dTLB-store-misses                                             (38.10%)
   153.849573251              5,254      iTLB-load-misses                                              (38.10%)
   153.849573251          74,48,567      branch-load-misses                                            (39.38%)
   153.849573251           9,07,745      L2-misses                                                     (40.67%)
   153.849573251       85,28,59,615      cycles:u                                                      (41.26%)
   153.849573251     1,43,49,20,720      instructions:u            #    1.71  insn per cycle           (51.58%)
   154.159729129          76,04,111      branch-misses:u                                               (49.72%)
   154.159729129          82,90,755      L1-dcache-load-misses                                         (48.43%)
   154.159729129          17,34,758      L1-icache-load-misses                                         (48.42%)
   154.159729129           3,15,441      dTLB-load-misses                                              (48.42%)
   154.159729129                823      dTLB-store-misses                                             (39.97%)
   154.159729129              4,438      iTLB-load-misses                                              (41.25%)
   154.159729129          78,42,249      branch-load-misses                                            (41.26%)
   154.159729129           6,80,136      L2-misses                                                     (41.26%)
   154.159729129       85,11,44,131      cycles:u                                                      (41.27%)
   154.159729129     1,38,17,01,869      instructions:u            #    1.65  insn per cycle           (51.00%)
   154.469911300          30,70,397      branch-misses:u                                               (48.17%)
   154.469911300          68,43,688      L1-dcache-load-misses                                         (48.53%)
   154.469911300           8,48,162      L1-icache-load-misses                                         (49.83%)
   154.469911300           1,70,480      dTLB-load-misses                                              (51.12%)
   154.469911300              1,343      dTLB-store-misses                                             (41.46%)
   154.469911300              3,885      iTLB-load-misses                                              (41.46%)
   154.469911300          28,46,854      branch-load-misses                                            (41.10%)
   154.469911300          11,21,917      L2-misses                                                     (39.81%)
   154.469911300       57,10,97,262      cycles:u                                                      (38.52%)
   154.469911300       79,68,66,844      instructions:u            #    0.95  insn per cycle           (48.17%)
   154.780078680          67,15,605      branch-misses:u                                               (51.47%)
   154.780078680          68,01,293      L1-dcache-load-misses                                         (51.59%)
   154.780078680          16,10,187      L1-icache-load-misses                                         (51.58%)
   154.780078680           2,89,032      dTLB-load-misses                                              (51.11%)
   154.780078680              1,290      dTLB-store-misses                                             (39.51%)
   154.780078680              8,179      iTLB-load-misses                                              (38.22%)
   154.780078680          64,84,310      branch-load-misses                                            (38.10%)
   154.780078680          10,62,556      L2-misses                                                     (38.57%)
   154.780078680       82,39,01,020      cycles:u                                                      (39.86%)
   154.780078680     1,21,80,49,132      instructions:u            #    1.45  insn per cycle           (50.17%)
   155.090241361          75,42,845      branch-misses:u                                               (51.59%)
   155.090241361          79,02,953      L1-dcache-load-misses                                         (50.52%)
   155.090241361          17,75,588      L1-icache-load-misses                                         (49.23%)
   155.090241361           3,05,083      dTLB-load-misses                                              (48.41%)
   155.090241361              2,071      dTLB-store-misses                                             (38.09%)
   155.090241361             10,944      iTLB-load-misses                                              (39.16%)
   155.090241361          73,26,053      branch-load-misses                                            (40.45%)
   155.090241361           9,61,262      L2-misses                                                     (41.27%)
   155.090241361       83,65,01,350      cycles:u                                                      (41.27%)
   155.090241361     1,35,82,90,166      instructions:u            #    1.62  insn per cycle           (51.59%)
#           time             counts unit events
   155.400398883          61,85,077      branch-misses:u                                               (48.64%)
   155.400398883          95,88,586      L1-dcache-load-misses                                         (48.42%)
   155.400398883          14,66,821      L1-icache-load-misses                                         (48.41%)
   155.400398883           2,91,749      dTLB-load-misses                                              (48.79%)
   155.400398883              3,167      dTLB-store-misses                                             (41.04%)
   155.400398883              6,711      iTLB-load-misses                                              (41.27%)
   155.400398883          60,34,270      branch-load-misses                                            (41.27%)
   155.400398883          10,97,016      L2-misses                                                     (41.27%)
   155.400398883       83,06,67,033      cycles:u                                                      (40.90%)
   155.400398883     1,36,88,64,435      instructions:u            #    1.63  insn per cycle           (49.93%)
   155.710567615          76,61,137      branch-misses:u                                               (48.42%)
   155.710567615          83,65,642      L1-dcache-load-misses                                         (49.37%)
   155.710567615          15,08,461      L1-icache-load-misses                                         (50.66%)
   155.710567615           3,58,213      dTLB-load-misses                                              (51.58%)
   155.710567615              1,999      dTLB-store-misses                                             (41.27%)
   155.710567615              7,017      iTLB-load-misses                                              (41.27%)
   155.710567615          78,07,358      branch-load-misses                                            (40.31%)
   155.710567615           8,76,090      L2-misses                                                     (39.03%)
   155.710567615       84,26,66,654      cycles:u                                                      (38.10%)
   155.710567615     1,30,49,95,981      instructions:u            #    1.56  insn per cycle           (48.42%)
   156.020726639          82,04,733      branch-misses:u                                               (51.25%)
   156.020726639        1,28,37,799      L1-dcache-load-misses                                         (51.58%)
   156.020726639          14,64,351      L1-icache-load-misses                                         (51.58%)
   156.020726639           3,58,705      dTLB-load-misses                                              (51.32%)
   156.020726639              1,145      dTLB-store-misses                                             (39.72%)
   156.020726639              6,676      iTLB-load-misses                                              (38.43%)
   156.020726639          81,39,318      branch-load-misses                                            (38.10%)
   156.020726639           7,86,752      L2-misses                                                     (38.36%)
   156.020726639       84,26,31,409      cycles:u                                                      (39.65%)
   156.020726639     1,18,46,53,785      instructions:u            #    1.41  insn per cycle           (49.96%)
   156.330924640          58,16,496      branch-misses:u                                               (51.63%)
   156.330924640        1,02,09,013      L1-dcache-load-misses                                         (50.69%)
   156.330924640           9,50,931      L1-icache-load-misses                                         (49.40%)
   156.330924640           2,02,537      dTLB-load-misses                                              (48.37%)
   156.330924640                509      dTLB-store-misses                                             (38.04%)
   156.330924640              3,704      iTLB-load-misses                                              (38.98%)
   156.330924640          65,96,684      branch-load-misses                                            (40.27%)
   156.330924640          11,16,924      L2-misses                                                     (41.30%)
   156.330924640       72,70,45,902      cycles:u                                                      (41.31%)
   156.330924640     1,14,07,83,236      instructions:u            #    1.36  insn per cycle           (51.64%)
   156.641124425          80,70,927      branch-misses:u                                               (48.86%)
   156.641124425          84,06,901      L1-dcache-load-misses                                         (48.42%)
   156.641124425          14,60,076      L1-icache-load-misses                                         (48.42%)
   156.641124425           3,48,418      dTLB-load-misses                                              (48.55%)
   156.641124425                467      dTLB-store-misses                                             (40.82%)
   156.641124425              4,056      iTLB-load-misses                                              (41.27%)
   156.641124425          80,57,375      branch-load-misses                                            (41.26%)
   156.641124425           7,91,661      L2-misses                                                     (41.27%)
   156.641124425       85,18,22,933      cycles:u                                                      (41.13%)
   156.641124425     1,39,80,89,385      instructions:u            #    1.67  insn per cycle           (50.16%)
   156.951279223          85,82,027      branch-misses:u                                               (48.41%)
   156.951279223        1,31,62,555      L1-dcache-load-misses                                         (49.15%)
   156.951279223          13,74,007      L1-icache-load-misses                                         (50.44%)
   156.951279223           3,34,669      dTLB-load-misses                                              (51.59%)
   156.951279223                770      dTLB-store-misses                                             (41.27%)
   156.951279223              4,123      iTLB-load-misses                                              (41.27%)
   156.951279223          86,18,309      branch-load-misses                                            (40.54%)
   156.951279223           7,14,374      L2-misses                                                     (39.25%)
   156.951279223       85,08,96,961      cycles:u                                                      (38.09%)
   156.951279223     1,26,40,06,217      instructions:u            #    1.51  insn per cycle           (48.41%)
   157.261479338          78,98,403      branch-misses:u                                               (51.02%)
   157.261479338        1,14,08,782      L1-dcache-load-misses                                         (51.59%)
   157.261479338          12,26,287      L1-icache-load-misses                                         (51.58%)
   157.261479338           1,39,925      dTLB-load-misses                                              (51.56%)
   157.261479338                633      dTLB-store-misses                                             (39.95%)
   157.261479338              2,511      iTLB-load-misses                                              (38.66%)
   157.261479338          76,32,744      branch-load-misses                                            (38.10%)
   157.261479338           4,94,873      L2-misses                                                     (38.12%)
   157.261479338       84,87,39,358      cycles:u                                                      (39.41%)
   157.261479338     1,38,57,64,763      instructions:u            #    1.65  insn per cycle           (49.73%)
   157.571627986          79,15,176      branch-misses:u                                               (51.58%)
   157.571627986          64,57,431      L1-dcache-load-misses                                         (50.97%)
   157.571627986          11,70,947      L1-icache-load-misses                                         (49.68%)
   157.571627986             37,506      dTLB-load-misses                                              (48.42%)
   157.571627986                207      dTLB-store-misses                                             (38.10%)
   157.571627986              2,689      iTLB-load-misses                                              (38.71%)
   157.571627986          79,83,145      branch-load-misses                                            (40.00%)
   157.571627986           1,52,294      L2-misses                                                     (41.27%)
   157.571627986       85,28,89,087      cycles:u                                                      (41.27%)
   157.571627986     1,31,49,22,121      instructions:u            #    1.57  insn per cycle           (51.58%)
   157.881785675          85,47,237      branch-misses:u                                               (49.08%)
   157.881785675          56,31,625      L1-dcache-load-misses                                         (48.41%)
   157.881785675          11,97,134      L1-icache-load-misses                                         (48.41%)
   157.881785675             30,095      dTLB-load-misses                                              (48.42%)
   157.881785675                253      dTLB-store-misses                                             (40.60%)
   157.881785675              2,721      iTLB-load-misses                                              (41.27%)
   157.881785675          83,35,415      branch-load-misses                                            (41.27%)
   157.881785675           1,45,419      L2-misses                                                     (41.27%)
   157.881785675       85,28,18,992      cycles:u                                                      (41.27%)
   157.881785675     1,35,67,71,586      instructions:u            #    1.62  insn per cycle           (50.38%)
   158.191932154          73,71,604      branch-misses:u                                               (48.41%)
   158.191932154          83,59,755      L1-dcache-load-misses                                         (48.94%)
   158.191932154          11,53,484      L1-icache-load-misses                                         (50.23%)
   158.191932154             68,310      dTLB-load-misses                                              (51.52%)
   158.191932154                758      dTLB-store-misses                                             (41.27%)
   158.191932154              1,383      iTLB-load-misses                                              (41.27%)
   158.191932154          75,58,052      branch-load-misses                                            (40.75%)
   158.191932154           3,39,292      L2-misses                                                     (39.46%)
   158.191932154       85,01,01,475      cycles:u                                                      (38.17%)
   158.191932154     1,43,28,57,973      instructions:u            #    1.71  insn per cycle           (48.41%)
   158.502081872          82,32,460      branch-misses:u                                               (50.82%)
   158.502081872          60,74,291      L1-dcache-load-misses                                         (51.59%)
   158.502081872          11,61,216      L1-icache-load-misses                                         (51.59%)
   158.502081872             33,481      dTLB-load-misses                                              (51.59%)
   158.502081872                191      dTLB-store-misses                                             (40.16%)
   158.502081872              1,813      iTLB-load-misses                                              (38.87%)
   158.502081872          82,81,644      branch-load-misses                                            (38.10%)
   158.502081872           1,68,475      L2-misses                                                     (38.10%)
   158.502081872       85,21,98,241      cycles:u                                                      (39.20%)
   158.502081872     1,31,07,18,539      instructions:u            #    1.56  insn per cycle           (49.52%)
   158.812231405          76,13,662      branch-misses:u                                               (51.59%)
   158.812231405          88,98,642      L1-dcache-load-misses                                         (51.17%)
   158.812231405          11,43,274      L1-icache-load-misses                                         (49.88%)
   158.812231405             63,816      dTLB-load-misses                                              (48.59%)
   158.812231405                341      dTLB-store-misses                                             (38.09%)
   158.812231405              1,908      iTLB-load-misses                                              (38.51%)
   158.812231405          77,82,085      branch-load-misses                                            (39.80%)
   158.812231405           6,62,407      L2-misses                                                     (41.09%)
   158.812231405       85,03,37,245      cycles:u                                                      (41.27%)
   158.812231405     1,43,66,17,677      instructions:u            #    1.71  insn per cycle           (51.59%)
   159.122389154          76,97,172      branch-misses:u                                               (49.27%)
   159.122389154          80,80,508      L1-dcache-load-misses                                         (48.41%)
   159.122389154          12,93,863      L1-icache-load-misses                                         (48.41%)
   159.122389154             15,375      dTLB-load-misses                                              (48.41%)
   159.122389154                121      dTLB-store-misses                                             (40.40%)
   159.122389154              2,495      iTLB-load-misses                                              (41.27%)
   159.122389154          76,85,141      branch-load-misses                                            (41.27%)
   159.122389154             82,617      L2-misses                                                     (41.27%)
   159.122389154       85,26,09,014      cycles:u                                                      (41.27%)
   159.122389154     1,35,13,08,759      instructions:u            #    1.61  insn per cycle           (50.58%)
   159.432542906          75,10,015      branch-misses:u                                               (48.40%)
   159.432542906          79,08,786      L1-dcache-load-misses                                         (48.74%)
   159.432542906          13,38,633      L1-icache-load-misses                                         (50.03%)
   159.432542906             15,409      dTLB-load-misses                                              (51.33%)
   159.432542906                 79      dTLB-store-misses                                             (41.28%)
   159.432542906              1,443      iTLB-load-misses                                              (41.28%)
   159.432542906          75,46,167      branch-load-misses                                            (40.94%)
   159.432542906           5,44,378      L2-misses                                                     (39.66%)
   159.432542906       85,40,71,647      cycles:u                                                      (38.36%)
   159.432542906     1,24,03,65,073      instructions:u            #    1.48  insn per cycle           (48.40%)
   159.742698786          72,89,823      branch-misses:u                                               (50.62%)
   159.742698786        1,02,79,685      L1-dcache-load-misses                                         (51.58%)
   159.742698786          11,50,761      L1-icache-load-misses                                         (51.59%)
   159.742698786             53,290      dTLB-load-misses                                              (51.59%)
   159.742698786                270      dTLB-store-misses                                             (40.36%)
   159.742698786              1,571      iTLB-load-misses                                              (39.07%)
   159.742698786          76,13,711      branch-load-misses                                            (38.10%)
   159.742698786           1,93,725      L2-misses                                                     (38.10%)
   159.742698786       85,42,59,387      cycles:u                                                      (39.01%)
   159.742698786     1,45,99,25,389      instructions:u            #    1.74  insn per cycle           (49.33%)
   160.052856997          75,88,399      branch-misses:u                                               (51.58%)
   160.052856997          79,64,514      L1-dcache-load-misses                                         (51.36%)
   160.052856997          13,28,054      L1-icache-load-misses                                         (50.07%)
   160.052856997             13,580      dTLB-load-misses                                              (48.78%)
   160.052856997                 73      dTLB-store-misses                                             (38.10%)
   160.052856997              1,002      iTLB-load-misses                                              (38.32%)
   160.052856997          76,31,408      branch-load-misses                                            (39.61%)
   160.052856997             59,553      L2-misses                                                     (40.90%)
   160.052856997       85,56,43,427      cycles:u                                                      (41.27%)
   160.052856997     1,25,49,68,499      instructions:u            #    1.50  insn per cycle           (51.59%)
   160.363008714          83,82,423      branch-misses:u                                               (49.48%)
   160.363008714        1,18,61,009      L1-dcache-load-misses                                         (48.41%)
   160.363008714          10,35,521      L1-icache-load-misses                                         (48.41%)
   160.363008714           1,82,315      dTLB-load-misses                                              (48.41%)
   160.363008714              3,221      dTLB-store-misses                                             (40.20%)
   160.363008714              2,803      iTLB-load-misses                                              (41.27%)
   160.363008714          81,72,075      branch-load-misses                                            (41.27%)
   160.363008714           5,83,811      L2-misses                                                     (41.27%)
   160.363008714       85,26,45,686      cycles:u                                                      (41.27%)
   160.363008714     1,21,36,30,511      instructions:u            #    1.45  insn per cycle           (50.78%)
   160.673161031          84,11,517      branch-misses:u                                               (48.41%)
   160.673161031        1,36,11,847      L1-dcache-load-misses                                         (48.54%)
   160.673161031           8,74,719      L1-icache-load-misses                                         (49.83%)
   160.673161031           2,26,249      dTLB-load-misses                                              (51.12%)
   160.673161031              1,199      dTLB-store-misses                                             (41.27%)
   160.673161031              3,229      iTLB-load-misses                                              (41.27%)
   160.673161031          83,88,422      branch-load-misses                                            (41.14%)
   160.673161031           6,69,909      L2-misses                                                     (39.86%)
   160.673161031       84,93,93,171      cycles:u                                                      (38.57%)
   160.673161031     1,17,28,78,677      instructions:u            #    1.40  insn per cycle           (48.41%)
   160.983320105          79,82,110      branch-misses:u                                               (50.41%)
   160.983320105        1,24,61,959      L1-dcache-load-misses                                         (51.59%)
   160.983320105           8,37,075      L1-icache-load-misses                                         (51.59%)
   160.983320105           2,65,432      dTLB-load-misses                                              (51.59%)
   160.983320105              1,553      dTLB-store-misses                                             (40.56%)
   160.983320105              3,539      iTLB-load-misses                                              (39.27%)
   160.983320105          80,05,365      branch-load-misses                                            (38.10%)
   160.983320105           7,36,265      L2-misses                                                     (38.10%)
   160.983320105       85,16,01,935      cycles:u                                                      (38.80%)
   160.983320105     1,23,59,39,798      instructions:u            #    1.47  insn per cycle           (49.11%)
   161.293543079          84,39,274      branch-misses:u                                               (51.58%)
   161.293543079        1,29,00,420      L1-dcache-load-misses                                         (51.58%)
   161.293543079           7,97,291      L1-icache-load-misses                                         (50.29%)
   161.293543079           2,80,245      dTLB-load-misses                                              (49.00%)
   161.293543079              1,750      dTLB-store-misses                                             (38.11%)
   161.293543079              3,855      iTLB-load-misses                                              (38.11%)
   161.293543079          84,02,910      branch-load-misses                                            (39.39%)
   161.293543079           7,82,340      L2-misses                                                     (40.68%)
   161.293543079       85,02,65,163      cycles:u                                                      (41.26%)
   161.293543079     1,18,18,29,547      instructions:u            #    1.41  insn per cycle           (51.58%)
   161.603699604          82,63,006      branch-misses:u                                               (49.70%)
   161.603699604        1,16,40,795      L1-dcache-load-misses                                         (48.41%)
   161.603699604           8,27,383      L1-icache-load-misses                                         (48.41%)
   161.603699604           3,01,149      dTLB-load-misses                                              (48.41%)
   161.603699604              2,068      dTLB-store-misses                                             (39.97%)
   161.603699604              4,018      iTLB-load-misses                                              (41.26%)
   161.603699604          83,25,338      branch-load-misses                                            (41.28%)
   161.603699604           9,12,175      L2-misses                                                     (41.27%)
   161.603699604       84,98,39,549      cycles:u                                                      (41.27%)
   161.603699604     1,14,20,64,591      instructions:u            #    1.36  insn per cycle           (51.00%)
   161.913849084          85,41,919      branch-misses:u                                               (48.41%)
   161.913849084        1,28,89,785      L1-dcache-load-misses                                         (48.41%)
   161.913849084           7,45,446      L1-icache-load-misses                                         (49.60%)
   161.913849084           2,37,423      dTLB-load-misses                                              (50.89%)
   161.913849084              1,041      dTLB-store-misses                                             (41.27%)
   161.913849084              3,101      iTLB-load-misses                                              (41.27%)
   161.913849084          84,79,923      branch-load-misses                                            (41.27%)
   161.913849084           6,66,264      L2-misses                                                     (40.08%)
   161.913849084       84,85,71,317      cycles:u                                                      (38.79%)
   161.913849084     1,16,74,63,396      instructions:u            #    1.39  insn per cycle           (48.41%)
   162.223998165          83,44,600      branch-misses:u                                               (50.21%)
   162.223998165        1,35,90,547      L1-dcache-load-misses                                         (51.49%)
   162.223998165           8,64,324      L1-icache-load-misses                                         (51.59%)
   162.223998165           2,23,910      dTLB-load-misses                                              (51.59%)
   162.223998165              1,454      dTLB-store-misses                                             (40.77%)
   162.223998165              3,034      iTLB-load-misses                                              (39.48%)
   162.223998165          83,54,464      branch-load-misses                                            (38.19%)
   162.223998165           6,60,221      L2-misses                                                     (38.09%)
   162.223998165       84,94,45,611      cycles:u                                                      (38.59%)
   162.223998165     1,16,21,88,162      instructions:u            #    1.39  insn per cycle           (48.91%)
   162.534157596          77,14,222      branch-misses:u                                               (51.59%)
   162.534157596        1,20,83,618      L1-dcache-load-misses                                         (51.59%)
   162.534157596           8,50,648      L1-icache-load-misses                                         (50.49%)
   162.534157596           2,72,850      dTLB-load-misses                                              (49.20%)
   162.534157596              1,540      dTLB-store-misses                                             (38.10%)
   162.534157596              4,241      iTLB-load-misses                                              (38.10%)
   162.534157596          78,24,048      branch-load-misses                                            (39.19%)
   162.534157596           7,73,173      L2-misses                                                     (40.48%)
   162.534157596       84,75,30,683      cycles:u                                                      (41.27%)
   162.534157596     1,16,80,43,370      instructions:u            #    1.39  insn per cycle           (51.59%)
   162.844310896          83,80,042      branch-misses:u                                               (49.90%)
   162.844310896        1,27,92,749      L1-dcache-load-misses                                         (48.61%)
   162.844310896           8,36,218      L1-icache-load-misses                                         (48.41%)
   162.844310896           2,87,279      dTLB-load-misses                                              (48.41%)
   162.844310896              1,709      dTLB-store-misses                                             (39.78%)
   162.844310896              3,506      iTLB-load-misses                                              (41.07%)
   162.844310896          84,04,571      branch-load-misses                                            (41.27%)
   162.844310896           7,70,163      L2-misses                                                     (41.27%)
   162.844310896       85,29,46,370      cycles:u                                                      (41.27%)
   162.844310896     1,16,74,68,783      instructions:u            #    1.39  insn per cycle           (51.20%)
#           time             counts unit events
   163.154465759          83,70,172      branch-misses:u                                               (48.41%)
   163.154465759        1,19,13,765      L1-dcache-load-misses                                         (48.41%)
   163.154465759           8,22,056      L1-icache-load-misses                                         (49.40%)
   163.154465759           3,19,236      dTLB-load-misses                                              (50.69%)
   163.154465759              1,860      dTLB-store-misses                                             (41.27%)
   163.154465759              4,450      iTLB-load-misses                                              (41.28%)
   163.154465759          81,97,937      branch-load-misses                                            (41.27%)
   163.154465759           9,14,312      L2-misses                                                     (40.29%)
   163.154465759       84,76,53,086      cycles:u                                                      (39.00%)
   163.154465759     1,12,94,97,036      instructions:u            #    1.35  insn per cycle           (48.42%)
   163.464628746          75,55,038      branch-misses:u                                               (50.00%)
   163.464628746          87,70,450      L1-dcache-load-misses                                         (51.29%)
   163.464628746          11,38,947      L1-icache-load-misses                                         (51.58%)
   163.464628746             96,263      dTLB-load-misses                                              (51.59%)
   163.464628746                497      dTLB-store-misses                                             (40.97%)
   163.464628746              2,257      iTLB-load-misses                                              (39.69%)
   163.464628746          83,34,714      branch-load-misses                                            (38.40%)
   163.464628746           4,02,904      L2-misses                                                     (38.10%)
   163.464628746       85,24,04,032      cycles:u                                                      (38.38%)
   163.464628746     1,43,25,07,868      instructions:u            #    1.71  insn per cycle           (48.70%)
   163.774776444          78,77,447      branch-misses:u                                               (51.58%)
   163.774776444          51,29,975      L1-dcache-load-misses                                         (51.59%)
   163.774776444          15,45,625      L1-icache-load-misses                                         (50.70%)
   163.774776444             31,765      dTLB-load-misses                                              (49.41%)
   163.774776444                729      dTLB-store-misses                                             (38.10%)
   163.774776444              1,320      iTLB-load-misses                                              (38.10%)
   163.774776444          73,58,095      branch-load-misses                                            (38.98%)
   163.774776444           2,83,985      L2-misses                                                     (40.27%)
   163.774776444       85,29,15,657      cycles:u                                                      (41.27%)
   163.774776444     1,62,83,65,606      instructions:u            #    1.94  insn per cycle           (51.58%)
   164.084934065          80,21,465      branch-misses:u                                               (50.10%)
   164.084934065          55,40,224      L1-dcache-load-misses                                         (48.81%)
   164.084934065          16,64,539      L1-icache-load-misses                                         (48.41%)
   164.084934065              9,426      dTLB-load-misses                                              (48.41%)
   164.084934065                 55      dTLB-store-misses                                             (39.58%)
   164.084934065              3,149      iTLB-load-misses                                              (40.87%)
   164.084934065          83,29,939      branch-load-misses                                            (41.27%)
   164.084934065           2,84,260      L2-misses                                                     (41.27%)
   164.084934065       85,31,94,369      cycles:u                                                      (41.27%)
   164.084934065     1,68,43,88,649      instructions:u            #    2.01  insn per cycle           (51.39%)
   164.395089451          80,86,169      branch-misses:u                                               (48.41%)
   164.395089451          83,72,494      L1-dcache-load-misses                                         (48.41%)
   164.395089451          12,00,906      L1-icache-load-misses                                         (49.20%)
   164.395089451             47,686      dTLB-load-misses                                              (50.50%)
   164.395089451                133      dTLB-store-misses                                             (41.27%)
   164.395089451              1,967      iTLB-load-misses                                              (41.27%)
   164.395089451          82,32,896      branch-load-misses                                            (41.27%)
   164.395089451           1,14,238      L2-misses                                                     (40.48%)
   164.395089451       84,88,92,840      cycles:u                                                      (39.19%)
   164.395089451     1,25,60,30,519      instructions:u            #    1.50  insn per cycle           (48.41%)
   164.705249073          85,92,790      branch-misses:u                                               (49.80%)
   164.705249073          82,29,331      L1-dcache-load-misses                                         (51.10%)
   164.705249073          12,14,696      L1-icache-load-misses                                         (51.59%)
   164.705249073             18,724      dTLB-load-misses                                              (51.60%)
   164.705249073                126      dTLB-store-misses                                             (41.18%)
   164.705249073              1,336      iTLB-load-misses                                              (39.88%)
   164.705249073          86,34,594      branch-load-misses                                            (38.59%)
   164.705249073             93,659      L2-misses                                                     (38.09%)
   164.705249073       85,26,95,128      cycles:u                                                      (38.18%)
   164.705249073     1,25,88,63,520      instructions:u            #    1.50  insn per cycle           (48.50%)
   165.015411221          76,78,147      branch-misses:u                                               (51.59%)
   165.015411221          84,20,016      L1-dcache-load-misses                                         (51.59%)
   165.015411221          12,55,673      L1-icache-load-misses                                         (50.91%)
   165.015411221             41,919      dTLB-load-misses                                              (49.62%)
   165.015411221                695      dTLB-store-misses                                             (38.10%)
   165.015411221              1,267      iTLB-load-misses                                              (38.09%)
   165.015411221          72,02,361      branch-load-misses                                            (38.77%)
   165.015411221           3,56,706      L2-misses                                                     (40.06%)
   165.015411221       85,29,67,233      cycles:u                                                      (41.27%)
   165.015411221     1,24,83,18,038      instructions:u            #    1.49  insn per cycle           (51.58%)
   165.325578704          87,38,575      branch-misses:u                                               (50.31%)
   165.325578704          78,96,881      L1-dcache-load-misses                                         (49.02%)
   165.325578704          12,55,171      L1-icache-load-misses                                         (48.41%)
   165.325578704             16,474      dTLB-load-misses                                              (48.42%)
   165.325578704                109      dTLB-store-misses                                             (39.37%)
   165.325578704              1,866      iTLB-load-misses                                              (40.66%)
   165.325578704          87,87,530      branch-load-misses                                            (41.27%)
   165.325578704             92,922      L2-misses                                                     (41.27%)
   165.325578704       85,18,27,538      cycles:u                                                      (41.27%)
   165.325578704     1,29,10,94,627      instructions:u            #    1.54  insn per cycle           (51.59%)
   165.635736527          85,73,922      branch-misses:u                                               (48.41%)
   165.635736527        1,20,05,982      L1-dcache-load-misses                                         (48.41%)
   165.635736527           8,53,934      L1-icache-load-misses                                         (48.99%)
   165.635736527           3,46,159      dTLB-load-misses                                              (50.28%)
   165.635736527              2,202      dTLB-store-misses                                             (41.27%)
   165.635736527              3,697      iTLB-load-misses                                              (41.27%)
   165.635736527          83,68,087      branch-load-misses                                            (41.27%)
   165.635736527          10,92,566      L2-misses                                                     (40.69%)
   165.635736527       85,11,27,827      cycles:u                                                      (39.40%)
   165.635736527     1,07,27,31,507      instructions:u            #    1.28  insn per cycle           (48.43%)
   165.945892094          90,30,866      branch-misses:u                                               (49.59%)
   165.945892094        1,21,00,306      L1-dcache-load-misses                                         (50.88%)
   165.945892094           7,62,039      L1-icache-load-misses                                         (51.59%)
   165.945892094           4,19,099      dTLB-load-misses                                              (51.59%)
   165.945892094              2,718      dTLB-store-misses                                             (41.27%)
   165.945892094              3,830      iTLB-load-misses                                              (40.09%)
   165.945892094          90,12,106      branch-load-misses                                            (38.81%)
   165.945892094          10,56,251      L2-misses                                                     (38.10%)
   165.945892094       85,06,90,183      cycles:u                                                      (38.10%)
   165.945892094     1,06,69,64,737      instructions:u            #    1.27  insn per cycle           (48.42%)
   166.256046949          83,57,221      branch-misses:u                                               (51.59%)
   166.256046949        1,30,86,021      L1-dcache-load-misses                                         (51.59%)
   166.256046949           5,87,979      L1-icache-load-misses                                         (51.11%)
   166.256046949           3,68,021      dTLB-load-misses                                              (49.82%)
   166.256046949              2,415      dTLB-store-misses                                             (38.21%)
   166.256046949              4,045      iTLB-load-misses                                              (38.10%)
   166.256046949          84,77,045      branch-load-misses                                            (38.57%)
   166.256046949           8,46,836      L2-misses                                                     (39.86%)
   166.256046949       85,11,33,772      cycles:u                                                      (41.15%)
   166.256046949     1,12,40,96,150      instructions:u            #    1.34  insn per cycle           (51.47%)
   166.566204468          82,16,580      branch-misses:u                                               (50.51%)
   166.566204468        1,53,65,439      L1-dcache-load-misses                                         (49.22%)
   166.566204468           5,87,853      L1-icache-load-misses                                         (48.42%)
   166.566204468           4,83,377      dTLB-load-misses                                              (48.42%)
   166.566204468              2,532      dTLB-store-misses                                             (39.17%)
   166.566204468              4,068      iTLB-load-misses                                              (40.46%)
   166.566204468          81,10,083      branch-load-misses                                            (41.27%)
   166.566204468          10,91,494      L2-misses                                                     (41.27%)
   166.566204468       85,06,24,971      cycles:u                                                      (41.27%)
   166.566204468     1,07,24,10,576      instructions:u            #    1.28  insn per cycle           (51.59%)
   166.876376195          85,14,034      branch-misses:u                                               (48.41%)
   166.876376195        1,51,08,719      L1-dcache-load-misses                                         (48.41%)
   166.876376195           5,14,820      L1-icache-load-misses                                         (48.79%)
   166.876376195           4,52,903      dTLB-load-misses                                              (50.08%)
   166.876376195              2,326      dTLB-store-misses                                             (41.27%)
   166.876376195              3,120      iTLB-load-misses                                              (41.27%)
   166.876376195          85,96,461      branch-load-misses                                            (41.27%)
   166.876376195          10,83,087      L2-misses                                                     (40.90%)
   166.876376195       85,34,90,910      cycles:u                                                      (39.61%)
   166.876376195     1,05,80,52,335      instructions:u            #    1.26  insn per cycle           (48.64%)
   167.186531565          89,79,912      branch-misses:u                                               (49.39%)
   167.186531565        1,25,31,057      L1-dcache-load-misses                                         (50.67%)
   167.186531565           7,92,398      L1-icache-load-misses                                         (51.59%)
   167.186531565           4,45,875      dTLB-load-misses                                              (51.59%)
   167.186531565              1,887      dTLB-store-misses                                             (41.27%)
   167.186531565              3,312      iTLB-load-misses                                              (40.30%)
   167.186531565          89,67,103      branch-load-misses                                            (39.01%)
   167.186531565          10,71,392      L2-misses                                                     (38.10%)
   167.186531565       85,15,95,992      cycles:u                                                      (38.09%)
   167.186531565     1,04,15,00,633      instructions:u            #    1.24  insn per cycle           (48.41%)
   167.496683258          89,14,936      branch-misses:u                                               (51.58%)
   167.496683258        1,20,58,065      L1-dcache-load-misses                                         (51.59%)
   167.496683258           7,14,180      L1-icache-load-misses                                         (51.31%)
   167.496683258           4,02,719      dTLB-load-misses                                              (50.03%)
   167.496683258              2,412      dTLB-store-misses                                             (38.42%)
   167.496683258              4,391      iTLB-load-misses                                              (38.10%)
   167.496683258          87,16,364      branch-load-misses                                            (38.36%)
   167.496683258           9,69,620      L2-misses                                                     (39.65%)
   167.496683258       85,03,62,001      cycles:u                                                      (40.94%)
   167.496683258     1,06,26,89,773      instructions:u            #    1.27  insn per cycle           (51.26%)
   167.806838471          81,45,652      branch-misses:u                                               (50.72%)
   167.806838471        1,41,18,794      L1-dcache-load-misses                                         (49.43%)
   167.806838471           5,68,064      L1-icache-load-misses                                         (48.42%)
   167.806838471           3,87,205      dTLB-load-misses                                              (48.41%)
   167.806838471              2,281      dTLB-store-misses                                             (38.97%)
   167.806838471              3,458      iTLB-load-misses                                              (40.25%)
   167.806838471          82,19,871      branch-load-misses                                            (41.27%)
   167.806838471           9,11,792      L2-misses                                                     (41.27%)
   167.806838471       85,17,76,223      cycles:u                                                      (41.27%)
   167.806838471     1,15,62,24,129      instructions:u            #    1.38  insn per cycle           (51.58%)
   168.117009022          84,96,618      branch-misses:u                                               (48.41%)
   168.117009022        1,53,33,332      L1-dcache-load-misses                                         (48.41%)
   168.117009022           5,43,755      L1-icache-load-misses                                         (48.58%)
   168.117009022           5,00,122      dTLB-load-misses                                              (49.88%)
   168.117009022              2,633      dTLB-store-misses                                             (41.27%)
   168.117009022              3,026      iTLB-load-misses                                              (41.27%)
   168.117009022          84,49,992      branch-load-misses                                            (41.27%)
   168.117009022          10,94,586      L2-misses                                                     (41.10%)
   168.117009022       85,28,21,214      cycles:u                                                      (39.81%)
   168.117009022     1,04,52,51,470      instructions:u            #    1.25  insn per cycle           (48.84%)
   168.427162500          77,48,338      branch-misses:u                                               (49.18%)
   168.427162500        1,45,56,240      L1-dcache-load-misses                                         (50.47%)
   168.427162500           6,65,525      L1-icache-load-misses                                         (51.59%)
   168.427162500           3,04,913      dTLB-load-misses                                              (51.59%)
   168.427162500              3,121      dTLB-store-misses                                             (41.27%)
   168.427162500              2,547      iTLB-load-misses                                              (40.50%)
   168.427162500          78,26,779      branch-load-misses                                            (39.21%)
   168.427162500           8,79,443      L2-misses                                                     (38.09%)
   168.427162500       85,07,66,373      cycles:u                                                      (38.10%)
   168.427162500     1,26,39,11,334      instructions:u            #    1.51  insn per cycle           (48.41%)
   168.737310768          82,98,837      branch-misses:u                                               (51.58%)
   168.737310768          67,82,084      L1-dcache-load-misses                                         (51.59%)
   168.737310768          11,32,322      L1-icache-load-misses                                         (51.52%)
   168.737310768             10,896      dTLB-load-misses                                              (50.23%)
   168.737310768                359      dTLB-store-misses                                             (38.62%)
   168.737310768                719      iTLB-load-misses                                              (38.10%)
   168.737310768          82,88,201      branch-load-misses                                            (38.16%)
   168.737310768             55,071      L2-misses                                                     (39.45%)
   168.737310768       85,56,55,708      cycles:u                                                      (40.74%)
   168.737310768     1,69,62,55,656      instructions:u            #    2.02  insn per cycle           (51.06%)
   169.047470315          85,62,938      branch-misses:u                                               (50.92%)
   169.047470315          58,49,258      L1-dcache-load-misses                                         (49.63%)
   169.047470315          13,86,016      L1-icache-load-misses                                         (48.41%)
   169.047470315             19,430      dTLB-load-misses                                              (48.41%)
   169.047470315                503      dTLB-store-misses                                             (38.76%)
   169.047470315                883      iTLB-load-misses                                              (40.05%)
   169.047470315          86,02,351      branch-load-misses                                            (41.27%)
   169.047470315             82,394      L2-misses                                                     (41.27%)
   169.047470315       85,68,11,036      cycles:u                                                      (41.27%)
   169.047470315     1,69,23,06,676      instructions:u            #    2.02  insn per cycle           (51.59%)
   169.357617885          82,67,547      branch-misses:u                                               (48.42%)
   169.357617885          91,75,487      L1-dcache-load-misses                                         (48.42%)
   169.357617885           9,37,934      L1-icache-load-misses                                         (48.41%)
   169.357617885             24,114      dTLB-load-misses                                              (49.67%)
   169.357617885                853      dTLB-store-misses                                             (41.26%)
   169.357617885              1,151      iTLB-load-misses                                              (41.27%)
   169.357617885          83,08,163      branch-load-misses                                            (41.27%)
   169.357617885           1,29,423      L2-misses                                                     (41.27%)
   169.357617885       85,56,21,543      cycles:u                                                      (40.01%)
   169.357617885     1,51,55,28,850      instructions:u            #    1.81  insn per cycle           (49.04%)
   169.667790283          80,65,833      branch-misses:u                                               (48.99%)
   169.667790283          78,56,731      L1-dcache-load-misses                                         (50.28%)
   169.667790283          10,61,193      L1-icache-load-misses                                         (51.56%)
   169.667790283             20,984      dTLB-load-misses                                              (51.58%)
   169.667790283                525      dTLB-store-misses                                             (41.26%)
   169.667790283              1,110      iTLB-load-misses                                              (40.70%)
   169.667790283          82,34,178      branch-load-misses                                            (39.42%)
   169.667790283           1,09,640      L2-misses                                                     (38.13%)
   169.667790283       85,55,76,202      cycles:u                                                      (38.11%)
   169.667790283     1,43,42,51,567      instructions:u            #    1.71  insn per cycle           (48.43%)
   169.977984991          73,19,457      branch-misses:u                                               (51.58%)
   169.977984991          97,14,295      L1-dcache-load-misses                                         (51.58%)
   169.977984991           9,55,607      L1-icache-load-misses                                         (51.58%)
   169.977984991             62,532      dTLB-load-misses                                              (50.43%)
   169.977984991                898      dTLB-store-misses                                             (38.83%)
   169.977984991              1,834      iTLB-load-misses                                              (38.11%)
   169.977984991          75,78,478      branch-load-misses                                            (38.11%)
   169.977984991           2,67,134      L2-misses                                                     (39.25%)
   169.977984991       85,47,36,032      cycles:u                                                      (40.53%)
   169.977984991     1,64,40,34,385      instructions:u            #    1.96  insn per cycle           (50.85%)
   170.288168681          86,37,987      branch-misses:u                                               (51.14%)
   170.288168681          61,74,931      L1-dcache-load-misses                                         (49.85%)
   170.288168681          12,32,783      L1-icache-load-misses                                         (48.56%)
   170.288168681             14,705      dTLB-load-misses                                              (48.42%)
   170.288168681                516      dTLB-store-misses                                             (38.54%)
   170.288168681              1,561      iTLB-load-misses                                              (39.83%)
   170.288168681          86,88,826      branch-load-misses                                            (41.12%)
   170.288168681             61,022      L2-misses                                                     (41.27%)
   170.288168681       85,53,84,323      cycles:u                                                      (41.26%)
   170.288168681     1,66,12,16,671      instructions:u            #    1.98  insn per cycle           (51.59%)
   170.598347269          66,05,554      branch-misses:u                                               (48.42%)
   170.598347269          70,03,212      L1-dcache-load-misses                                         (48.42%)
   170.598347269          12,04,782      L1-icache-load-misses                                         (48.42%)
   170.598347269             48,905      dTLB-load-misses                                              (49.45%)
   170.598347269                901      dTLB-store-misses                                             (41.26%)
   170.598347269              3,618      iTLB-load-misses                                              (41.26%)
   170.598347269          65,43,777      branch-load-misses                                            (41.26%)
   170.598347269           2,30,230      L2-misses                                                     (41.26%)
   170.598347269       83,38,01,050      cycles:u                                                      (40.25%)
   170.598347269     1,32,58,24,867      instructions:u            #    1.58  insn per cycle           (49.28%)
#           time             counts unit events
   170.908525055          83,11,907      branch-misses:u                                               (48.75%)
   170.908525055          92,62,032      L1-dcache-load-misses                                         (50.03%)
   170.908525055           8,78,787      L1-icache-load-misses                                         (51.32%)
   170.908525055             20,789      dTLB-load-misses                                              (51.58%)
   170.908525055                889      dTLB-store-misses                                             (41.27%)
   170.908525055              1,306      iTLB-load-misses                                              (40.94%)
   170.908525055          83,09,053      branch-load-misses                                            (39.65%)
   170.908525055           1,36,825      L2-misses                                                     (38.37%)
   170.908525055       85,40,02,791      cycles:u                                                      (38.10%)
   170.908525055     1,49,09,44,306      instructions:u            #    1.78  insn per cycle           (48.42%)
   171.218679827          63,93,685      branch-misses:u                                               (51.58%)
   171.218679827          85,77,856      L1-dcache-load-misses                                         (51.58%)
   171.218679827           8,74,306      L1-icache-load-misses                                         (51.58%)
   171.218679827             71,913      dTLB-load-misses                                              (50.67%)
   171.218679827              1,884      dTLB-store-misses                                             (39.06%)
   171.218679827              2,010      iTLB-load-misses                                              (38.10%)
   171.218679827          65,20,417      branch-load-misses                                            (38.10%)
   171.218679827           8,06,859      L2-misses                                                     (39.02%)
   171.218679827       84,75,45,466      cycles:u                                                      (40.30%)
   171.218679827     1,28,50,52,180      instructions:u            #    1.53  insn per cycle           (50.62%)
   171.528883157          61,92,279      branch-misses:u                                               (51.36%)
   171.528883157          42,87,591      L1-dcache-load-misses                                         (50.08%)
   171.528883157          18,70,323      L1-icache-load-misses                                         (48.79%)
   171.528883157             26,507      dTLB-load-misses                                              (48.42%)
   171.528883157                263      dTLB-store-misses                                             (38.32%)
   171.528883157              2,620      iTLB-load-misses                                              (39.61%)
   171.528883157          59,74,857      branch-load-misses                                            (40.89%)
   171.528883157           1,67,892      L2-misses                                                     (41.27%)
   171.528883157       83,75,16,044      cycles:u                                                      (41.26%)
   171.528883157     1,57,30,18,077      instructions:u            #    1.87  insn per cycle           (51.58%)
   171.839059712          85,90,315      branch-misses:u                                               (48.42%)
   171.839059712          65,69,170      L1-dcache-load-misses                                         (48.42%)
   171.839059712          15,54,385      L1-icache-load-misses                                         (48.42%)
   171.839059712              9,178      dTLB-load-misses                                              (49.21%)
   171.839059712                  9      dTLB-store-misses                                             (41.26%)
   171.839059712              2,469      iTLB-load-misses                                              (41.26%)
   171.839059712          86,08,506      branch-load-misses                                            (41.26%)
   171.839059712             48,373      L2-misses                                                     (41.26%)
   171.839059712       83,75,31,434      cycles:u                                                      (40.47%)
   171.839059712     1,57,33,31,657      instructions:u            #    1.88  insn per cycle           (49.50%)
   172.149252445          65,46,661      branch-misses:u                                               (48.51%)
   172.149252445          73,99,779      L1-dcache-load-misses                                         (49.80%)
   172.149252445          17,30,342      L1-icache-load-misses                                         (51.09%)
   172.149252445             39,059      dTLB-load-misses                                              (51.58%)
   172.149252445                567      dTLB-store-misses                                             (41.27%)
   172.149252445              1,836      iTLB-load-misses                                              (41.18%)
   172.149252445          67,07,247      branch-load-misses                                            (39.89%)
   172.149252445           6,56,311      L2-misses                                                     (38.60%)
   172.149252445       85,39,37,191      cycles:u                                                      (38.10%)
   172.149252445     1,80,61,70,029      instructions:u            #    2.15  insn per cycle           (48.42%)
   172.459426394          85,63,100      branch-misses:u                                               (51.59%)
   172.459426394          64,28,764      L1-dcache-load-misses                                         (51.58%)
   172.459426394          16,36,124      L1-icache-load-misses                                         (51.58%)
   172.459426394              9,355      dTLB-load-misses                                              (50.90%)
   172.459426394                391      dTLB-store-misses                                             (39.29%)
   172.459426394              1,771      iTLB-load-misses                                              (38.10%)
   172.459426394          84,72,210      branch-load-misses                                            (38.10%)
   172.459426394             49,493      L2-misses                                                     (38.78%)
   172.459426394       85,19,69,643      cycles:u                                                      (40.07%)
   172.459426394     1,62,15,53,133      instructions:u            #    1.93  insn per cycle           (50.38%)
   172.769606258          64,90,576      branch-misses:u                                               (51.58%)
   172.769606258          84,82,736      L1-dcache-load-misses                                         (50.31%)
   172.769606258          12,42,177      L1-icache-load-misses                                         (49.02%)
   172.769606258           1,57,805      dTLB-load-misses                                              (48.42%)
   172.769606258              1,112      dTLB-store-misses                                             (38.11%)
   172.769606258              2,250      iTLB-load-misses                                              (39.37%)
   172.769606258          63,30,214      branch-load-misses                                            (40.66%)
   172.769606258           4,21,757      L2-misses                                                     (41.27%)
   172.769606258       83,73,69,118      cycles:u                                                      (41.26%)
   172.769606258     1,73,25,04,431      instructions:u            #    2.06  insn per cycle           (51.58%)
   173.079782875          68,75,627      branch-misses:u                                               (48.44%)
   173.079782875          54,06,227      L1-dcache-load-misses                                         (48.42%)
   173.079782875          16,00,135      L1-icache-load-misses                                         (48.42%)
   173.079782875           1,45,586      dTLB-load-misses                                              (48.98%)
   173.079782875                647      dTLB-store-misses                                             (41.24%)
   173.079782875              2,779      iTLB-load-misses                                              (41.27%)
   173.079782875          68,73,604      branch-load-misses                                            (41.27%)
   173.079782875           3,34,739      L2-misses                                                     (41.27%)
   173.079782875       85,30,00,239      cycles:u                                                      (40.71%)
   173.079782875     1,82,93,11,464      instructions:u            #    2.18  insn per cycle           (49.74%)
   173.389958764          61,70,066      branch-misses:u                                               (48.42%)
   173.389958764          76,89,915      L1-dcache-load-misses                                         (49.57%)
   173.389958764          14,85,457      L1-icache-load-misses                                         (50.86%)
   173.389958764           1,72,907      dTLB-load-misses                                              (51.59%)
   173.389958764              1,180      dTLB-store-misses                                             (41.27%)
   173.389958764              2,297      iTLB-load-misses                                              (41.27%)
   173.389958764          60,28,916      branch-load-misses                                            (40.12%)
   173.389958764           5,53,385      L2-misses                                                     (38.83%)
   173.389958764       85,33,33,865      cycles:u                                                      (38.10%)
   173.389958764     1,80,30,03,278      instructions:u            #    2.15  insn per cycle           (48.41%)
   173.700160015          67,07,884      branch-misses:u                                               (51.45%)
   173.700160015          53,40,737      L1-dcache-load-misses                                         (51.58%)
   173.700160015          16,23,087      L1-icache-load-misses                                         (51.58%)
   173.700160015           1,42,958      dTLB-load-misses                                              (51.14%)
   173.700160015                887      dTLB-store-misses                                             (39.53%)
   173.700160015              2,450      iTLB-load-misses                                              (38.24%)
   173.700160015          67,09,267      branch-load-misses                                            (38.11%)
   173.700160015           3,46,871      L2-misses                                                     (38.55%)
   173.700160015       85,14,62,151      cycles:u                                                      (39.83%)
   173.700160015     1,84,92,89,926      instructions:u            #    2.20  insn per cycle           (50.15%)
   174.010341743          70,39,342      branch-misses:u                                               (51.58%)
   174.010341743        1,01,67,241      L1-dcache-load-misses                                         (50.56%)
   174.010341743          13,11,663      L1-icache-load-misses                                         (49.27%)
   174.010341743           2,00,720      dTLB-load-misses                                              (48.42%)
   174.010341743              2,312      dTLB-store-misses                                             (38.10%)
   174.010341743              2,975      iTLB-load-misses                                              (39.12%)
   174.010341743          73,16,048      branch-load-misses                                            (40.41%)
   174.010341743          10,28,934      L2-misses                                                     (41.26%)
   174.010341743       85,29,64,902      cycles:u                                                      (41.27%)
   174.010341743     1,56,73,98,375      instructions:u            #    1.87  insn per cycle           (51.58%)
   174.320520155          84,92,924      branch-misses:u                                               (48.68%)
   174.320520155          95,73,759      L1-dcache-load-misses                                         (48.42%)
   174.320520155          12,54,837      L1-icache-load-misses                                         (48.41%)
   174.320520155           2,49,981      dTLB-load-misses                                              (48.74%)
   174.320520155              1,831      dTLB-store-misses                                             (41.00%)
   174.320520155              3,315      iTLB-load-misses                                              (41.27%)
   174.320520155          85,25,600      branch-load-misses                                            (41.27%)
   174.320520155           5,56,834      L2-misses                                                     (41.27%)
   174.320520155       85,03,40,579      cycles:u                                                      (40.94%)
   174.320520155     1,35,29,59,491      instructions:u            #    1.61  insn per cycle           (49.97%)
   174.630703055          77,26,892      branch-misses:u                                               (48.42%)
   174.630703055          73,68,636      L1-dcache-load-misses                                         (49.34%)
   174.630703055          12,05,265      L1-icache-load-misses                                         (50.62%)
   174.630703055           2,17,817      dTLB-load-misses                                              (51.58%)
   174.630703055              1,539      dTLB-store-misses                                             (41.26%)
   174.630703055              4,411      iTLB-load-misses                                              (41.26%)
   174.630703055          77,19,260      branch-load-misses                                            (40.35%)
   174.630703055           5,20,229      L2-misses                                                     (39.06%)
   174.630703055       85,21,20,785      cycles:u                                                      (38.11%)
   174.630703055     1,56,73,52,091      instructions:u            #    1.87  insn per cycle           (48.43%)
   174.940896003          71,14,618      branch-misses:u                                               (51.21%)
   174.940896003        1,04,34,861      L1-dcache-load-misses                                         (51.58%)
   174.940896003          12,71,066      L1-icache-load-misses                                         (51.58%)
   174.940896003           2,47,323      dTLB-load-misses                                              (51.38%)
   174.940896003              1,878      dTLB-store-misses                                             (39.77%)
   174.940896003              2,868      iTLB-load-misses                                              (38.48%)
   174.940896003          71,63,796      branch-load-misses                                            (38.10%)
   174.940896003           7,05,759      L2-misses                                                     (38.31%)
   174.940896003       84,92,00,662      cycles:u                                                      (39.59%)
   174.940896003     1,49,22,28,090      instructions:u            #    1.78  insn per cycle           (49.91%)
   175.251021780          84,33,294      branch-misses:u                                               (51.59%)
   175.251021780          91,41,708      L1-dcache-load-misses                                         (50.78%)
   175.251021780          11,97,654      L1-icache-load-misses                                         (49.49%)
   175.251021780           2,51,637      dTLB-load-misses                                              (48.41%)
   175.251021780              1,766      dTLB-store-misses                                             (38.09%)
   175.251021780              2,529      iTLB-load-misses                                              (38.90%)
   175.251021780          84,89,445      branch-load-misses                                            (40.19%)
   175.251021780           5,48,986      L2-misses                                                     (41.27%)
   175.251021780       85,25,86,488      cycles:u                                                      (41.27%)
   175.251021780     1,39,95,63,852      instructions:u            #    1.67  insn per cycle           (51.59%)
   175.561222652          76,68,684      branch-misses:u                                               (48.89%)
   175.561222652          70,84,212      L1-dcache-load-misses                                         (48.42%)
   175.561222652          13,18,169      L1-icache-load-misses                                         (48.42%)
   175.561222652           2,17,857      dTLB-load-misses                                              (48.53%)
   175.561222652              1,203      dTLB-store-misses                                             (40.79%)
   175.561222652              2,973      iTLB-load-misses                                              (41.27%)
   175.561222652          76,81,407      branch-load-misses                                            (41.26%)
   175.561222652           4,89,254      L2-misses                                                     (41.26%)
   175.561222652       85,26,60,537      cycles:u                                                      (41.16%)
   175.561222652     1,59,75,07,150      instructions:u            #    1.90  insn per cycle           (50.19%)
   175.871385461          71,29,600      branch-misses:u                                               (48.42%)
   175.871385461          96,70,837      L1-dcache-load-misses                                         (49.12%)
   175.871385461          14,05,417      L1-icache-load-misses                                         (50.40%)
   175.871385461           2,68,255      dTLB-load-misses                                              (51.59%)
   175.871385461                775      dTLB-store-misses                                             (41.27%)
   175.871385461              3,344      iTLB-load-misses                                              (41.27%)
   175.871385461          65,91,865      branch-load-misses                                            (40.57%)
   175.871385461           7,59,755      L2-misses                                                     (39.28%)
   175.871385461       85,32,27,654      cycles:u                                                      (38.10%)
   175.871385461     1,54,91,37,892      instructions:u            #    1.85  insn per cycle           (48.42%)
   176.181581029          74,14,455      branch-misses:u                                               (50.99%)
   176.181581029          75,26,062      L1-dcache-load-misses                                         (51.58%)
   176.181581029          16,95,155      L1-icache-load-misses                                         (51.58%)
   176.181581029           2,46,268      dTLB-load-misses                                              (51.58%)
   176.181581029                275      dTLB-store-misses                                             (39.99%)
   176.181581029              2,870      iTLB-load-misses                                              (38.70%)
   176.181581029          74,37,486      branch-load-misses                                            (38.11%)
   176.181581029           5,64,817      L2-misses                                                     (38.10%)
   176.181581029       85,52,19,436      cycles:u                                                      (39.38%)
   176.181581029     1,59,89,49,742      instructions:u            #    1.91  insn per cycle           (49.69%)
   176.491743648          70,44,439      branch-misses:u                                               (51.58%)
   176.491743648          96,71,065      L1-dcache-load-misses                                         (51.01%)
   176.491743648          14,28,390      L1-icache-load-misses                                         (49.72%)
   176.491743648           2,75,283      dTLB-load-misses                                              (48.43%)
   176.491743648              1,800      dTLB-store-misses                                             (38.10%)
   176.491743648              4,000      iTLB-load-misses                                              (38.67%)
   176.491743648          67,94,229      branch-load-misses                                            (39.96%)
   176.491743648           7,32,805      L2-misses                                                     (41.25%)
   176.491743648       85,34,78,609      cycles:u                                                      (41.27%)
   176.491743648     1,59,06,36,659      instructions:u            #    1.90  insn per cycle           (51.58%)
   176.801936661          74,18,069      branch-misses:u                                               (49.13%)
   176.801936661          76,08,078      L1-dcache-load-misses                                         (48.42%)
   176.801936661          17,29,926      L1-icache-load-misses                                         (48.42%)
   176.801936661           2,63,154      dTLB-load-misses                                              (48.42%)
   176.801936661              1,718      dTLB-store-misses                                             (40.55%)
   176.801936661              3,533      iTLB-load-misses                                              (41.27%)
   176.801936661          75,00,054      branch-load-misses                                            (41.26%)
   176.801936661           5,63,705      L2-misses                                                     (41.27%)
   176.801936661       85,15,11,885      cycles:u                                                      (41.27%)
   176.801936661     1,59,45,35,283      instructions:u            #    1.90  insn per cycle           (50.42%)
   177.112698239          69,17,117      branch-misses:u                                               (48.52%)
   177.112698239        1,05,95,259      L1-dcache-load-misses                                         (48.79%)
   177.112698239          13,90,521      L1-icache-load-misses                                         (50.07%)
   177.112698239           3,52,067      dTLB-load-misses                                              (51.36%)
   177.112698239              1,051      dTLB-store-misses                                             (41.19%)
   177.112698239              3,097      iTLB-load-misses                                              (41.19%)
   177.112698239          67,82,580      branch-load-misses                                            (40.92%)
   177.112698239           9,12,759      L2-misses                                                     (39.63%)
   177.112698239       85,61,92,167      cycles:u                                                      (38.35%)
   177.112698239     1,48,26,84,080      instructions:u            #    1.77  insn per cycle           (48.51%)
   177.422882289          80,68,729      branch-misses:u                                               (50.56%)
   177.422882289          93,26,836      L1-dcache-load-misses                                         (51.58%)
   177.422882289          12,61,279      L1-icache-load-misses                                         (51.58%)
   177.422882289           4,05,890      dTLB-load-misses                                              (51.58%)
   177.422882289                841      dTLB-store-misses                                             (40.41%)
   177.422882289              3,946      iTLB-load-misses                                              (39.12%)
   177.422882289          80,63,053      branch-load-misses                                            (38.10%)
   177.422882289           8,91,894      L2-misses                                                     (38.10%)
   177.422882289       85,45,54,138      cycles:u                                                      (38.95%)
   177.422882289     1,34,79,02,160      instructions:u            #    1.61  insn per cycle           (49.27%)
   177.733028813          74,19,729      branch-misses:u                                               (51.59%)
   177.733028813        1,20,43,027      L1-dcache-load-misses                                         (51.42%)
   177.733028813          13,52,397      L1-icache-load-misses                                         (50.13%)
   177.733028813           3,07,538      dTLB-load-misses                                              (48.85%)
   177.733028813              1,753      dTLB-store-misses                                             (38.09%)
   177.733028813              3,118      iTLB-load-misses                                              (38.26%)
   177.733028813          67,51,656      branch-load-misses                                            (39.54%)
   177.733028813           7,58,385      L2-misses                                                     (40.83%)
   177.733028813       81,44,29,335      cycles:u                                                      (41.27%)
   177.733028813     1,36,48,93,172      instructions:u            #    1.63  insn per cycle           (51.59%)
   178.043212442          78,38,213      branch-misses:u                                               (49.53%)
   178.043212442          88,06,370      L1-dcache-load-misses                                         (48.42%)
   178.043212442          14,17,262      L1-icache-load-misses                                         (48.42%)
   178.043212442           3,97,196      dTLB-load-misses                                              (48.42%)
   178.043212442              2,745      dTLB-store-misses                                             (40.14%)
   178.043212442              3,324      iTLB-load-misses                                              (41.27%)
   178.043212442          77,89,197      branch-load-misses                                            (41.27%)
   178.043212442           8,71,921      L2-misses                                                     (41.27%)
   178.043212442       85,54,46,371      cycles:u                                                      (41.26%)
   178.043212442     1,39,33,53,300      instructions:u            #    1.66  insn per cycle           (50.84%)
   178.353404332          83,67,481      branch-misses:u                                               (48.42%)
   178.353404332        1,04,44,545      L1-dcache-load-misses                                         (48.46%)
   178.353404332          12,81,780      L1-icache-load-misses                                         (49.75%)
   178.353404332           3,37,890      dTLB-load-misses                                              (51.04%)
   178.353404332              2,847      dTLB-store-misses                                             (41.26%)
   178.353404332              3,925      iTLB-load-misses                                              (41.26%)
   178.353404332          83,28,906      branch-load-misses                                            (41.23%)
   178.353404332           7,11,968      L2-misses                                                     (39.94%)
   178.353404332       85,25,30,647      cycles:u                                                      (38.65%)
   178.353404332     1,33,18,22,152      instructions:u            #    1.59  insn per cycle           (48.42%)
#           time             counts unit events
   178.663588780          64,93,839      branch-misses:u                                               (50.34%)
   178.663588780        1,46,70,116      L1-dcache-load-misses                                         (51.59%)
   178.663588780           8,94,374      L1-icache-load-misses                                         (51.58%)
   178.663588780           2,11,841      dTLB-load-misses                                              (51.58%)
   178.663588780              3,290      dTLB-store-misses                                             (40.63%)
   178.663588780              3,227      iTLB-load-misses                                              (39.35%)
   178.663588780          61,94,255      branch-load-misses                                            (38.10%)
   178.663588780          10,48,632      L2-misses                                                     (38.10%)
   178.663588780       85,22,74,425      cycles:u                                                      (38.73%)
   178.663588780     1,26,22,31,949      instructions:u            #    1.50  insn per cycle           (49.04%)
   178.973784899          85,54,733      branch-misses:u                                               (51.58%)
   178.973784899        1,44,53,833      L1-dcache-load-misses                                         (51.58%)
   178.973784899           8,48,694      L1-icache-load-misses                                         (50.37%)
   178.973784899           3,55,295      dTLB-load-misses                                              (49.08%)
   178.973784899              1,498      dTLB-store-misses                                             (38.11%)
   178.973784899              3,251      iTLB-load-misses                                              (38.11%)
   178.973784899          86,79,522      branch-load-misses                                            (39.31%)
   178.973784899           9,60,101      L2-misses                                                     (40.60%)
   178.973784899       85,33,48,269      cycles:u                                                      (41.26%)
   178.973784899     1,04,48,70,513      instructions:u            #    1.24  insn per cycle           (51.58%)
   179.283959511          86,60,826      branch-misses:u                                               (49.79%)
   179.283959511        1,44,93,622      L1-dcache-load-misses                                         (48.49%)
   179.283959511           7,28,153      L1-icache-load-misses                                         (48.42%)
   179.283959511           2,78,413      dTLB-load-misses                                              (48.42%)
   179.283959511              1,416      dTLB-store-misses                                             (39.89%)
   179.283959511              3,683      iTLB-load-misses                                              (41.18%)
   179.283959511          86,32,744      branch-load-misses                                            (41.27%)
   179.283959511           8,56,764      L2-misses                                                     (41.27%)
   179.283959511       85,37,92,809      cycles:u                                                      (41.27%)
   179.283959511     1,15,55,44,579      instructions:u            #    1.38  insn per cycle           (51.08%)
   179.594141181          74,64,816      branch-misses:u                                               (48.42%)
   179.594141181        1,35,04,068      L1-dcache-load-misses                                         (48.42%)
   179.594141181           9,63,040      L1-icache-load-misses                                         (49.51%)
   179.594141181           1,88,637      dTLB-load-misses                                              (50.80%)
   179.594141181                806      dTLB-store-misses                                             (41.27%)
   179.594141181              2,966      iTLB-load-misses                                              (41.27%)
   179.594141181          73,82,616      branch-load-misses                                            (41.27%)
   179.594141181           6,39,698      L2-misses                                                     (40.18%)
   179.594141181       85,01,66,950      cycles:u                                                      (38.89%)
   179.594141181     1,17,12,27,362      instructions:u            #    1.40  insn per cycle           (48.42%)
   179.904321568          85,15,572      branch-misses:u                                               (50.10%)
   179.904321568        1,42,79,543      L1-dcache-load-misses                                         (51.39%)
   179.904321568           8,29,395      L1-icache-load-misses                                         (51.58%)
   179.904321568           3,83,019      dTLB-load-misses                                              (51.59%)
   179.904321568              1,721      dTLB-store-misses                                             (40.88%)
   179.904321568              3,728      iTLB-load-misses                                              (39.59%)
   179.904321568          86,10,548      branch-load-misses                                            (38.30%)
   179.904321568           9,95,790      L2-misses                                                     (38.10%)
   179.904321568       82,00,59,334      cycles:u                                                      (38.48%)
   179.904321568     1,00,88,45,372      instructions:u            #    1.20  insn per cycle           (48.79%)
   180.214506030          84,81,010      branch-misses:u                                               (51.58%)
   180.214506030        1,43,95,840      L1-dcache-load-misses                                         (51.59%)
   180.214506030           7,06,197      L1-icache-load-misses                                         (50.61%)
   180.214506030           2,57,042      dTLB-load-misses                                              (49.32%)
   180.214506030              1,414      dTLB-store-misses                                             (38.10%)
   180.214506030              3,915      iTLB-load-misses                                              (38.10%)
   180.214506030          85,13,877      branch-load-misses                                            (39.07%)
   180.214506030           7,86,158      L2-misses                                                     (40.36%)
   180.214506030       85,17,49,331      cycles:u                                                      (41.26%)
   180.214506030     1,14,27,57,657      instructions:u            #    1.36  insn per cycle           (51.58%)
   180.524707353          85,34,467      branch-misses:u                                               (50.02%)
   180.524707353        1,12,62,512      L1-dcache-load-misses                                         (48.73%)
   180.524707353          13,65,979      L1-icache-load-misses                                         (48.42%)
   180.524707353           2,68,429      dTLB-load-misses                                              (48.42%)
   180.524707353              3,706      dTLB-store-misses                                             (39.66%)
   180.524707353              4,117      iTLB-load-misses                                              (40.95%)
   180.524707353          86,81,311      branch-load-misses                                            (41.27%)
   180.524707353           6,67,745      L2-misses                                                     (41.26%)
   180.524707353       85,30,20,160      cycles:u                                                      (41.27%)
   180.524707353     1,25,90,46,876      instructions:u            #    1.50  insn per cycle           (51.32%)
   180.834879258          86,46,202      branch-misses:u                                               (48.41%)
   180.834879258        1,03,45,534      L1-dcache-load-misses                                         (48.42%)
   180.834879258          13,80,793      L1-icache-load-misses                                         (49.28%)
   180.834879258           2,19,231      dTLB-load-misses                                              (50.57%)
   180.834879258              1,315      dTLB-store-misses                                             (41.27%)
   180.834879258              3,498      iTLB-load-misses                                              (41.27%)
   180.834879258          87,94,661      branch-load-misses                                            (41.26%)
   180.834879258           7,21,445      L2-misses                                                     (40.41%)
   180.834879258       85,31,71,597      cycles:u                                                      (39.12%)
   180.834879258     1,29,05,00,892      instructions:u            #    1.54  insn per cycle           (48.42%)
   181.145067644          64,27,769      branch-misses:u                                               (49.86%)
   181.145067644          61,01,219      L1-dcache-load-misses                                         (51.15%)
   181.145067644          12,40,275      L1-icache-load-misses                                         (51.58%)
   181.145067644             66,975      dTLB-load-misses                                              (51.58%)
   181.145067644                542      dTLB-store-misses                                             (41.12%)
   181.145067644              1,303      iTLB-load-misses                                              (39.82%)
   181.145067644          64,76,189      branch-load-misses                                            (38.53%)
   181.145067644           1,84,427      L2-misses                                                     (38.10%)
   181.145067644       85,48,47,883      cycles:u                                                      (38.24%)
   181.145067644     1,90,98,33,536      instructions:u            #    2.27  insn per cycle           (48.56%)
   181.455243178          69,99,667      branch-misses:u                                               (51.58%)
   181.455243178          33,29,659      L1-dcache-load-misses                                         (51.58%)
   181.455243178          13,68,104      L1-icache-load-misses                                         (50.84%)
   181.455243178              8,045      dTLB-load-misses                                              (49.56%)
   181.455243178                 73      dTLB-store-misses                                             (38.10%)
   181.455243178              1,821      iTLB-load-misses                                              (38.10%)
   181.455243178          70,21,732      branch-load-misses                                            (38.84%)
   181.455243178             36,218      L2-misses                                                     (40.13%)
   181.455243178       85,59,47,512      cycles:u                                                      (41.27%)
   181.455243178     1,96,81,80,570      instructions:u            #    2.34  insn per cycle           (51.58%)
   181.765394468          85,75,570      branch-misses:u                                               (50.25%)
   181.765394468          57,33,894      L1-dcache-load-misses                                         (48.96%)
   181.765394468          12,86,342      L1-icache-load-misses                                         (48.41%)
   181.765394468             10,198      dTLB-load-misses                                              (48.41%)
   181.765394468                408      dTLB-store-misses                                             (39.43%)
   181.765394468              1,520      iTLB-load-misses                                              (40.72%)
   181.765394468          84,80,916      branch-load-misses                                            (41.27%)
   181.765394468             56,546      L2-misses                                                     (41.27%)
   181.765394468       85,57,74,383      cycles:u                                                      (41.27%)
   181.765394468     1,68,40,17,487      instructions:u            #    2.01  insn per cycle           (51.55%)
   182.075586241          59,40,128      branch-misses:u                                               (48.42%)
   182.075586241          64,21,517      L1-dcache-load-misses                                         (48.42%)
   182.075586241          11,91,306      L1-icache-load-misses                                         (49.05%)
   182.075586241             77,304      dTLB-load-misses                                              (50.33%)
   182.075586241                586      dTLB-store-misses                                             (41.26%)
   182.075586241                988      iTLB-load-misses                                              (41.27%)
   182.075586241          62,36,401      branch-load-misses                                            (41.27%)
   182.075586241           3,12,089      L2-misses                                                     (40.64%)
   182.075586241       84,00,44,931      cycles:u                                                      (39.35%)
   182.075586241     1,83,52,24,791      instructions:u            #    2.19  insn per cycle           (48.42%)
   182.385753933          70,09,123      branch-misses:u                                               (49.64%)
   182.385753933          33,15,108      L1-dcache-load-misses                                         (50.93%)
   182.385753933          13,47,172      L1-icache-load-misses                                         (51.58%)
   182.385753933              8,029      dTLB-load-misses                                              (51.58%)
   182.385753933                 99      dTLB-store-misses                                             (41.26%)
   182.385753933                716      iTLB-load-misses                                              (40.04%)
   182.385753933          69,61,101      branch-load-misses                                            (38.76%)
   182.385753933             38,001      L2-misses                                                     (38.10%)
   182.385753933       85,52,30,081      cycles:u                                                      (38.10%)
   182.385753933     1,96,83,17,492      instructions:u            #    2.34  insn per cycle           (48.42%)
   182.695935524          83,73,719      branch-misses:u                                               (51.58%)
   182.695935524          54,34,560      L1-dcache-load-misses                                         (51.58%)
   182.695935524          12,33,496      L1-icache-load-misses                                         (51.06%)
   182.695935524              9,294      dTLB-load-misses                                              (49.77%)
   182.695935524                277      dTLB-store-misses                                             (38.17%)
   182.695935524                695      iTLB-load-misses                                              (38.11%)
   182.695935524          83,81,209      branch-load-misses                                            (38.62%)
   182.695935524             56,809      L2-misses                                                     (39.91%)
   182.695935524       85,20,29,625      cycles:u                                                      (41.20%)
   182.695935524     1,71,44,45,138      instructions:u            #    2.04  insn per cycle           (51.52%)
   183.006115116          65,02,682      branch-misses:u                                               (50.48%)
   183.006115116          81,24,748      L1-dcache-load-misses                                         (49.19%)
   183.006115116          16,25,866      L1-icache-load-misses                                         (48.42%)
   183.006115116           1,48,133      dTLB-load-misses                                              (48.42%)
   183.006115116                923      dTLB-store-misses                                             (39.21%)
   183.006115116              2,123      iTLB-load-misses                                              (40.49%)
   183.006115116          65,94,496      branch-load-misses                                            (41.26%)
   183.006115116           8,03,112      L2-misses                                                     (41.26%)
   183.006115116       84,08,29,049      cycles:u                                                      (41.26%)
   183.006115116     1,70,59,58,055      instructions:u            #    2.03  insn per cycle           (51.58%)
   183.316290866          64,43,939      branch-misses:u                                               (48.42%)
   183.316290866          27,02,972      L1-dcache-load-misses                                         (48.42%)
   183.316290866          16,56,661      L1-icache-load-misses                                         (48.82%)
   183.316290866              9,786      dTLB-load-misses                                              (50.11%)
   183.316290866                 87      dTLB-store-misses                                             (41.27%)
   183.316290866                441      iTLB-load-misses                                              (41.27%)
   183.316290866          64,36,171      branch-load-misses                                            (41.27%)
   183.316290866             28,033      L2-misses                                                     (40.87%)
   183.316290866       85,44,70,142      cycles:u                                                      (39.58%)
   183.316290866     2,03,95,05,682      instructions:u            #    2.43  insn per cycle           (48.61%)
   183.626467237          64,65,603      branch-misses:u                                               (49.41%)
   183.626467237          76,20,982      L1-dcache-load-misses                                         (50.70%)
   183.626467237          17,86,881      L1-icache-load-misses                                         (51.59%)
   183.626467237           1,56,490      dTLB-load-misses                                              (51.59%)
   183.626467237              1,257      dTLB-store-misses                                             (41.27%)
   183.626467237              2,447      iTLB-load-misses                                              (40.28%)
   183.626467237          63,57,494      branch-load-misses                                            (38.99%)
   183.626467237           4,97,461      L2-misses                                                     (38.09%)
   183.626467237       85,37,61,755      cycles:u                                                      (38.10%)
   183.626467237     1,74,38,51,056      instructions:u            #    2.08  insn per cycle           (48.41%)
   183.936658614          63,20,686      branch-misses:u                                               (51.58%)
   183.936658614          26,48,264      L1-dcache-load-misses                                         (51.58%)
   183.936658614          16,07,189      L1-icache-load-misses                                         (51.29%)
   183.936658614             21,063      dTLB-load-misses                                              (50.01%)
   183.936658614                429      dTLB-store-misses                                             (38.40%)
   183.936658614              1,178      iTLB-load-misses                                              (38.10%)
   183.936658614          63,79,375      branch-load-misses                                            (38.39%)
   183.936658614             28,113      L2-misses                                                     (39.67%)
   183.936658614       85,38,45,908      cycles:u                                                      (40.96%)
   183.936658614     2,03,49,12,280      instructions:u            #    2.42  insn per cycle           (51.28%)
   184.246846730          86,30,072      branch-misses:u                                               (50.71%)
   184.246846730        1,44,35,851      L1-dcache-load-misses                                         (49.43%)
   184.246846730           5,89,329      L1-icache-load-misses                                         (48.42%)
   184.246846730           3,85,490      dTLB-load-misses                                              (48.42%)
   184.246846730              4,688      dTLB-store-misses                                             (38.97%)
   184.246846730              3,676      iTLB-load-misses                                              (40.26%)
   184.246846730          84,80,128      branch-load-misses                                            (41.26%)
   184.246846730           9,20,023      L2-misses                                                     (41.26%)
   184.246846730       84,99,95,080      cycles:u                                                      (41.26%)
   184.246846730     1,09,47,64,627      instructions:u            #    1.30  insn per cycle           (51.58%)
   184.557042806          83,86,909      branch-misses:u                                               (48.42%)
   184.557042806        1,28,67,643      L1-dcache-load-misses                                         (48.42%)
   184.557042806           7,64,824      L1-icache-load-misses                                         (48.58%)
   184.557042806           3,31,799      dTLB-load-misses                                              (49.88%)
   184.557042806              1,938      dTLB-store-misses                                             (41.26%)
   184.557042806              5,866      iTLB-load-misses                                              (41.27%)
   184.557042806          83,02,338      branch-load-misses                                            (41.26%)
   184.557042806           9,54,959      L2-misses                                                     (41.10%)
   184.557042806       84,44,83,248      cycles:u                                                      (39.82%)
   184.557042806     1,13,59,19,985      instructions:u            #    1.35  insn per cycle           (48.85%)
   184.867228377          87,69,801      branch-misses:u                                               (49.17%)
   184.867228377        1,18,32,300      L1-dcache-load-misses                                         (50.45%)
   184.867228377          11,12,491      L1-icache-load-misses                                         (51.58%)
   184.867228377           2,02,753      dTLB-load-misses                                              (51.58%)
   184.867228377              1,444      dTLB-store-misses                                             (41.27%)
   184.867228377              2,961      iTLB-load-misses                                              (40.52%)
   184.867228377          87,75,520      branch-load-misses                                            (39.23%)
   184.867228377           6,77,301      L2-misses                                                     (38.10%)
   184.867228377       85,48,87,139      cycles:u                                                      (38.10%)
   184.867228377     1,32,45,30,507      instructions:u            #    1.58  insn per cycle           (48.42%)
   185.177405159          82,85,068      branch-misses:u                                               (51.58%)
   185.177405159          98,67,214      L1-dcache-load-misses                                         (51.58%)
   185.177405159           8,74,049      L1-icache-load-misses                                         (51.54%)
   185.177405159           1,84,579      dTLB-load-misses                                              (50.25%)
   185.177405159                975      dTLB-store-misses                                             (38.64%)
   185.177405159              2,847      iTLB-load-misses                                              (38.10%)
   185.177405159          82,01,393      branch-load-misses                                            (38.14%)
   185.177405159           5,63,804      L2-misses                                                     (39.43%)
   185.177405159       83,73,06,327      cycles:u                                                      (40.72%)
   185.177405159     1,42,12,41,086      instructions:u            #    1.69  insn per cycle           (51.04%)
   185.487570134          85,17,109      branch-misses:u                                               (50.95%)
   185.487570134        1,36,95,452      L1-dcache-load-misses                                         (49.66%)
   185.487570134           6,26,882      L1-icache-load-misses                                         (48.41%)
   185.487570134           3,63,008      dTLB-load-misses                                              (48.41%)
   185.487570134              1,822      dTLB-store-misses                                             (38.73%)
   185.487570134              3,960      iTLB-load-misses                                              (40.02%)
   185.487570134          85,30,951      branch-load-misses                                            (41.27%)
   185.487570134           9,33,920      L2-misses                                                     (41.27%)
   185.487570134       85,18,82,197      cycles:u                                                      (41.27%)
   185.487570134     1,11,68,27,460      instructions:u            #    1.33  insn per cycle           (51.59%)
   185.797704828          84,19,764      branch-misses:u                                               (48.41%)
   185.797704828        1,25,19,643      L1-dcache-load-misses                                         (48.41%)
   185.797704828           9,57,420      L1-icache-load-misses                                         (48.41%)
   185.797704828           3,21,906      dTLB-load-misses                                              (49.64%)
   185.797704828              1,904      dTLB-store-misses                                             (41.27%)
   185.797704828              3,569      iTLB-load-misses                                              (41.27%)
   185.797704828          84,44,230      branch-load-misses                                            (41.27%)
   185.797704828           8,95,845      L2-misses                                                     (41.27%)
   185.797704828       85,10,80,720      cycles:u                                                      (40.04%)
   185.797704828     1,18,47,92,378      instructions:u            #    1.41  insn per cycle           (49.07%)
   186.107933421          86,45,322      branch-misses:u                                               (48.94%)
   186.107933421          93,85,233      L1-dcache-load-misses                                         (50.23%)
   186.107933421          12,73,234      L1-icache-load-misses                                         (51.52%)
   186.107933421           1,00,361      dTLB-load-misses                                              (51.58%)
   186.107933421                739      dTLB-store-misses                                             (41.26%)
   186.107933421              2,436      iTLB-load-misses                                              (40.75%)
   186.107933421          84,70,576      branch-load-misses                                            (39.46%)
   186.107933421           3,52,566      L2-misses                                                     (38.17%)
   186.107933421       85,52,02,160      cycles:u                                                      (38.11%)
   186.107933421     1,52,02,90,557      instructions:u            #    1.81  insn per cycle           (48.42%)
#           time             counts unit events
   186.418096798          70,59,487      branch-misses:u                                               (51.58%)
   186.418096798          89,81,806      L1-dcache-load-misses                                         (51.58%)
   186.418096798          17,08,503      L1-icache-load-misses                                         (51.58%)
   186.418096798           2,36,914      dTLB-load-misses                                              (50.48%)
   186.418096798              1,520      dTLB-store-misses                                             (38.87%)
   186.418096798              4,107      iTLB-load-misses                                              (38.10%)
   186.418096798          74,97,841      branch-load-misses                                            (38.10%)
   186.418096798           4,90,528      L2-misses                                                     (39.20%)
   186.418096798       85,28,52,359      cycles:u                                                      (40.49%)
   186.418096798     1,63,70,41,230      instructions:u            #    1.95  insn per cycle           (50.81%)
   186.728275699          69,13,186      branch-misses:u                                               (51.18%)
   186.728275699          97,22,665      L1-dcache-load-misses                                         (49.89%)
   186.728275699          15,74,190      L1-icache-load-misses                                         (48.60%)
   186.728275699           2,58,373      dTLB-load-misses                                              (48.41%)
   186.728275699              1,430      dTLB-store-misses                                             (38.51%)
   186.728275699              3,759      iTLB-load-misses                                              (39.79%)
   186.728275699          74,75,855      branch-load-misses                                            (41.08%)
   186.728275699           8,12,173      L2-misses                                                     (41.27%)
   186.728275699       85,06,58,172      cycles:u                                                      (41.27%)
   186.728275699     1,56,04,41,711      instructions:u            #    1.86  insn per cycle           (51.58%)
   187.038456483          74,62,861      branch-misses:u                                               (48.41%)
   187.038456483          70,12,704      L1-dcache-load-misses                                         (48.41%)
   187.038456483          17,26,671      L1-icache-load-misses                                         (48.41%)
   187.038456483           2,37,156      dTLB-load-misses                                              (49.41%)
   187.038456483              1,618      dTLB-store-misses                                             (41.27%)
   187.038456483              4,112      iTLB-load-misses                                              (41.27%)
   187.038456483          75,21,389      branch-load-misses                                            (41.27%)
   187.038456483           5,49,324      L2-misses                                                     (41.27%)
   187.038456483       85,14,63,723      cycles:u                                                      (40.27%)
   187.038456483     1,59,86,28,079      instructions:u            #    1.90  insn per cycle           (49.30%)
   187.348634544          70,46,492      branch-misses:u                                               (48.71%)
   187.348634544          84,71,958      L1-dcache-load-misses                                         (50.01%)
   187.348634544          16,18,978      L1-icache-load-misses                                         (51.30%)
   187.348634544           2,45,853      dTLB-load-misses                                              (51.59%)
   187.348634544              1,512      dTLB-store-misses                                             (41.27%)
   187.348634544              4,537      iTLB-load-misses                                              (40.97%)
   187.348634544          72,72,948      branch-load-misses                                            (39.68%)
   187.348634544           8,21,767      L2-misses                                                     (38.39%)
   187.348634544       84,99,87,296      cycles:u                                                      (38.10%)
   187.348634544     1,58,12,09,099      instructions:u            #    1.88  insn per cycle           (48.42%)
   187.658814058          74,45,749      branch-misses:u                                               (51.58%)
   187.658814058          74,47,226      L1-dcache-load-misses                                         (51.58%)
   187.658814058          17,11,936      L1-icache-load-misses                                         (51.58%)
   187.658814058           2,80,313      dTLB-load-misses                                              (50.70%)
   187.658814058              1,685      dTLB-store-misses                                             (39.10%)
   187.658814058              4,789      iTLB-load-misses                                              (38.10%)
   187.658814058          75,28,298      branch-load-misses                                            (38.10%)
   187.658814058           6,23,265      L2-misses                                                     (38.98%)
   187.658814058       84,57,35,625      cycles:u                                                      (40.27%)
   187.658814058     1,49,40,25,834      instructions:u            #    1.78  insn per cycle           (50.58%)
   187.968994223          70,06,778      branch-misses:u                                               (51.41%)
   187.968994223          90,77,651      L1-dcache-load-misses                                         (50.12%)
   187.968994223          16,45,896      L1-icache-load-misses                                         (48.83%)
   187.968994223           2,32,219      dTLB-load-misses                                              (48.42%)
   187.968994223              1,549      dTLB-store-misses                                             (38.27%)
   187.968994223              3,379      iTLB-load-misses                                              (39.56%)
   187.968994223          75,14,261      branch-load-misses                                            (40.85%)
   187.968994223           7,55,715      L2-misses                                                     (41.27%)
   187.968994223       84,85,80,900      cycles:u                                                      (41.26%)
   187.968994223     1,58,56,00,474      instructions:u            #    1.89  insn per cycle           (51.58%)
   188.279187938          78,99,359      branch-misses:u                                               (48.42%)
   188.279187938          89,18,248      L1-dcache-load-misses                                         (48.42%)
   188.279187938          14,35,370      L1-icache-load-misses                                         (48.42%)
   188.279187938           2,76,479      dTLB-load-misses                                              (49.18%)
   188.279187938              1,613      dTLB-store-misses                                             (41.27%)
   188.279187938              2,704      iTLB-load-misses                                              (41.27%)
   188.279187938          77,53,557      branch-load-misses                                            (41.26%)
   188.279187938           8,20,970      L2-misses                                                     (41.26%)
   188.279187938       85,32,81,889      cycles:u                                                      (40.51%)
   188.279187938     1,43,57,23,431      instructions:u            #    1.71  insn per cycle           (49.54%)
   188.589367466          84,89,101      branch-misses:u                                               (48.48%)
   188.589367466        1,16,95,477      L1-dcache-load-misses                                         (49.77%)
   188.589367466           8,15,667      L1-icache-load-misses                                         (51.05%)
   188.589367466           2,43,919      dTLB-load-misses                                              (51.58%)
   188.589367466              1,802      dTLB-store-misses                                             (41.27%)
   188.589367466              4,105      iTLB-load-misses                                              (41.21%)
   188.589367466          84,78,392      branch-load-misses                                            (39.92%)
   188.589367466           6,53,106      L2-misses                                                     (38.63%)
   188.589367466       85,07,82,897      cycles:u                                                      (38.10%)
   188.589367466     1,19,46,54,372      instructions:u            #    1.42  insn per cycle           (48.42%)
   188.899514971          86,05,529      branch-misses:u                                               (51.59%)
   188.899514971        1,45,07,450      L1-dcache-load-misses                                         (51.59%)
   188.899514971           7,29,627      L1-icache-load-misses                                         (51.59%)
   188.899514971           3,19,297      dTLB-load-misses                                              (50.94%)
   188.899514971              1,594      dTLB-store-misses                                             (39.33%)
   188.899514971              2,955      iTLB-load-misses                                              (38.09%)
   188.899514971          86,49,545      branch-load-misses                                            (38.10%)
   188.899514971           7,66,406      L2-misses                                                     (38.74%)
   188.899514971       85,21,73,312      cycles:u                                                      (40.03%)
   188.899514971     1,15,68,90,978      instructions:u            #    1.38  insn per cycle           (50.35%)
   189.209701943          89,06,556      branch-misses:u                                               (51.59%)
   189.209701943        1,66,92,608      L1-dcache-load-misses                                         (50.35%)
   189.209701943           5,94,062      L1-icache-load-misses                                         (49.06%)
   189.209701943           4,82,257      dTLB-load-misses                                              (48.42%)
   189.209701943              2,343      dTLB-store-misses                                             (38.10%)
   189.209701943              2,667      iTLB-load-misses                                              (39.33%)
   189.209701943          89,10,881      branch-load-misses                                            (40.62%)
   189.209701943           9,67,231      L2-misses                                                     (41.27%)
   189.209701943       85,24,97,415      cycles:u                                                      (41.27%)
   189.209701943     1,00,62,91,183      instructions:u            #    1.20  insn per cycle           (51.59%)
   189.519894757          84,02,663      branch-misses:u                                               (48.47%)
   189.519894757        1,16,78,400      L1-dcache-load-misses                                         (48.42%)
   189.519894757           7,92,407      L1-icache-load-misses                                         (48.42%)
   189.519894757           2,65,800      dTLB-load-misses                                              (48.95%)
   189.519894757              2,162      dTLB-store-misses                                             (41.21%)
   189.519894757              3,712      iTLB-load-misses                                              (41.26%)
   189.519894757          85,33,566      branch-load-misses                                            (41.26%)
   189.519894757           7,74,002      L2-misses                                                     (41.26%)
   189.519894757       84,93,57,685      cycles:u                                                      (40.74%)
   189.519894757     1,22,49,10,317      instructions:u            #    1.46  insn per cycle           (49.77%)
   189.830030449          85,75,101      branch-misses:u                                               (48.40%)
   189.830030449        1,24,78,757      L1-dcache-load-misses                                         (49.53%)
   189.830030449           8,45,527      L1-icache-load-misses                                         (50.82%)
   189.830030449           2,40,595      dTLB-load-misses                                              (51.58%)
   189.830030449              1,475      dTLB-store-misses                                             (41.28%)
   189.830030449              3,350      iTLB-load-misses                                              (41.28%)
   189.830030449          85,68,431      branch-load-misses                                            (40.15%)
   189.830030449           6,18,089      L2-misses                                                     (38.86%)
   189.830030449       84,92,73,734      cycles:u                                                      (38.10%)
   189.830030449     1,19,29,17,605      instructions:u            #    1.42  insn per cycle           (48.42%)
   190.140237591          86,15,694      branch-misses:u                                               (51.42%)
   190.140237591        1,67,72,237      L1-dcache-load-misses                                         (51.57%)
   190.140237591           5,73,731      L1-icache-load-misses                                         (51.57%)
   190.140237591           4,55,938      dTLB-load-misses                                              (51.16%)
   190.140237591              2,037      dTLB-store-misses                                             (39.56%)
   190.140237591              2,952      iTLB-load-misses                                              (38.27%)
   190.140237591          85,52,912      branch-load-misses                                            (38.11%)
   190.140237591           9,39,980      L2-misses                                                     (38.52%)
   190.140237591       85,06,77,869      cycles:u                                                      (39.81%)
   190.140237591     1,05,55,96,831      instructions:u            #    1.26  insn per cycle           (50.13%)
   190.450432159          76,57,782      branch-misses:u                                               (51.58%)
   190.450432159        1,09,65,757      L1-dcache-load-misses                                         (50.58%)
   190.450432159          13,84,915      L1-icache-load-misses                                         (49.29%)
   190.450432159           3,16,252      dTLB-load-misses                                              (48.42%)
   190.450432159              2,590      dTLB-store-misses                                             (38.10%)
   190.450432159              5,035      iTLB-load-misses                                              (39.10%)
   190.450432159          75,70,197      branch-load-misses                                            (40.39%)
   190.450432159           8,49,955      L2-misses                                                     (41.27%)
   190.450432159       84,71,65,818      cycles:u                                                      (41.26%)
   190.450432159     1,37,00,73,323      instructions:u            #    1.63  insn per cycle           (51.58%)
   190.760605111          73,02,288      branch-misses:u                                               (48.70%)
   190.760605111          68,59,786      L1-dcache-load-misses                                         (48.42%)
   190.760605111          18,58,420      L1-icache-load-misses                                         (48.42%)
   190.760605111           2,47,277      dTLB-load-misses                                              (48.72%)
   190.760605111              1,151      dTLB-store-misses                                             (40.98%)
   190.760605111              5,193      iTLB-load-misses                                              (41.26%)
   190.760605111          68,22,236      branch-load-misses                                            (41.26%)
   190.760605111           6,05,382      L2-misses                                                     (41.26%)
   190.760605111       84,98,13,035      cycles:u                                                      (40.98%)
   190.760605111     1,62,25,48,474      instructions:u            #    1.93  insn per cycle           (50.01%)
   191.070800683          73,31,366      branch-misses:u                                               (48.41%)
   191.070800683          67,09,370      L1-dcache-load-misses                                         (49.31%)
   191.070800683          19,72,081      L1-icache-load-misses                                         (50.59%)
   191.070800683           2,19,589      dTLB-load-misses                                              (51.59%)
   191.070800683                276      dTLB-store-misses                                             (41.27%)
   191.070800683              5,611      iTLB-load-misses                                              (41.27%)
   191.070800683          73,02,223      branch-load-misses                                            (40.38%)
   191.070800683           5,07,667      L2-misses                                                     (39.09%)
   191.070800683       85,16,66,903      cycles:u                                                      (38.10%)
   191.070800683     1,64,90,01,934      instructions:u            #    1.96  insn per cycle           (48.41%)
   191.380982736          70,52,537      branch-misses:u                                               (51.18%)
   191.380982736          88,77,389      L1-dcache-load-misses                                         (51.58%)
   191.380982736          16,59,826      L1-icache-load-misses                                         (51.58%)
   191.380982736           2,57,795      dTLB-load-misses                                              (51.40%)
   191.380982736                487      dTLB-store-misses                                             (39.80%)
   191.380982736              3,604      iTLB-load-misses                                              (38.51%)
   191.380982736          72,96,600      branch-load-misses                                            (38.10%)
   191.380982736           5,62,149      L2-misses                                                     (38.28%)
   191.380982736       85,08,69,855      cycles:u                                                      (39.57%)
   191.380982736     1,60,50,05,034      instructions:u            #    1.91  insn per cycle           (49.88%)
   191.691123462          77,59,408      branch-misses:u                                               (51.59%)
   191.691123462          73,17,657      L1-dcache-load-misses                                         (50.81%)
   191.691123462          16,56,677      L1-icache-load-misses                                         (49.52%)
   191.691123462           2,68,591      dTLB-load-misses                                              (48.41%)
   191.691123462              1,577      dTLB-store-misses                                             (38.09%)
   191.691123462              2,415      iTLB-load-misses                                              (38.87%)
   191.691123462          77,22,934      branch-load-misses                                            (40.16%)
   191.691123462           6,14,111      L2-misses                                                     (41.27%)
   191.691123462       85,39,93,642      cycles:u                                                      (41.27%)
   191.691123462     1,52,64,12,465      instructions:u            #    1.82  insn per cycle           (51.59%)
   192.001329573          70,12,160      branch-misses:u                                               (48.93%)
   192.001329573          85,26,824      L1-dcache-load-misses                                         (48.42%)
   192.001329573          17,02,449      L1-icache-load-misses                                         (48.42%)
   192.001329573           2,48,402      dTLB-load-misses                                              (48.49%)
   192.001329573              1,332      dTLB-store-misses                                             (40.75%)
   192.001329573              3,172      iTLB-load-misses                                              (41.27%)
   192.001329573          72,65,897      branch-load-misses                                            (41.26%)
   192.001329573           8,14,931      L2-misses                                                     (41.26%)
   192.001329573       85,39,84,117      cycles:u                                                      (41.20%)
   192.001329573     1,58,79,20,767      instructions:u            #    1.89  insn per cycle           (50.22%)
   192.311461659          76,25,437      branch-misses:u                                               (48.40%)
   192.311461659          84,41,750      L1-dcache-load-misses                                         (49.08%)
   192.311461659          13,83,228      L1-icache-load-misses                                         (50.37%)
   192.311461659           2,55,459      dTLB-load-misses                                              (51.59%)
   192.311461659              4,351      dTLB-store-misses                                             (41.27%)
   192.311461659              3,304      iTLB-load-misses                                              (41.28%)
   192.311461659          79,15,320      branch-load-misses                                            (40.60%)
   192.311461659           5,66,555      L2-misses                                                     (39.31%)
   192.311461659       83,69,21,516      cycles:u                                                      (38.09%)
   192.311461659     1,39,51,14,409      instructions:u            #    1.66  insn per cycle           (48.41%)
   192.621642536          81,02,496      branch-misses:u                                               (50.97%)
   192.621642536        1,25,75,676      L1-dcache-load-misses                                         (51.59%)
   192.621642536           8,32,582      L1-icache-load-misses                                         (51.59%)
   192.621642536           2,44,695      dTLB-load-misses                                              (51.59%)
   192.621642536              1,662      dTLB-store-misses                                             (40.01%)
   192.621642536              4,205      iTLB-load-misses                                              (38.72%)
   192.621642536          81,18,683      branch-load-misses                                            (38.10%)
   192.621642536           7,32,353      L2-misses                                                     (38.10%)
   192.621642536       85,22,95,725      cycles:u                                                      (39.36%)
   192.621642536     1,16,92,37,058      instructions:u            #    1.39  insn per cycle           (49.67%)
   192.931822047          85,20,222      branch-misses:u                                               (51.58%)
   192.931822047        1,37,74,146      L1-dcache-load-misses                                         (51.03%)
   192.931822047           6,59,387      L1-icache-load-misses                                         (49.74%)
   192.931822047           2,89,643      dTLB-load-misses                                              (48.45%)
   192.931822047              1,272      dTLB-store-misses                                             (38.10%)
   192.931822047              3,513      iTLB-load-misses                                              (38.65%)
   192.931822047          86,82,190      branch-load-misses                                            (39.94%)
   192.931822047           4,39,565      L2-misses                                                     (41.23%)
   192.931822047       85,35,96,202      cycles:u                                                      (41.27%)
   192.931822047     1,17,92,91,518      instructions:u            #    1.40  insn per cycle           (51.58%)
   193.242014232          84,29,235      branch-misses:u                                               (49.15%)
   193.242014232        1,28,55,316      L1-dcache-load-misses                                         (48.41%)
   193.242014232           7,67,437      L1-icache-load-misses                                         (48.41%)
   193.242014232           1,90,460      dTLB-load-misses                                              (48.41%)
   193.242014232              1,127      dTLB-store-misses                                             (40.53%)
   193.242014232              2,926      iTLB-load-misses                                              (41.27%)
   193.242014232          83,73,769      branch-load-misses                                            (41.27%)
   193.242014232           5,68,050      L2-misses                                                     (41.27%)
   193.242014232       85,32,77,883      cycles:u                                                      (41.27%)
   193.242014232     1,20,36,76,860      instructions:u            #    1.43  insn per cycle           (50.45%)
   193.552179632          81,46,640      branch-misses:u                                               (48.42%)
   193.552179632        1,18,42,534      L1-dcache-load-misses                                         (48.86%)
   193.552179632           7,98,588      L1-icache-load-misses                                         (50.15%)
   193.552179632           1,94,463      dTLB-load-misses                                              (51.43%)
   193.552179632              1,342      dTLB-store-misses                                             (41.27%)
   193.552179632              3,710      iTLB-load-misses                                              (41.26%)
   193.552179632          81,44,203      branch-load-misses                                            (40.83%)
   193.552179632           6,32,017      L2-misses                                                     (39.54%)
   193.552179632       85,29,24,826      cycles:u                                                      (38.26%)
   193.552179632     1,27,24,04,775      instructions:u            #    1.51  insn per cycle           (48.42%)
   193.862376881          83,88,521      branch-misses:u                                               (50.73%)
   193.862376881        1,22,10,793      L1-dcache-load-misses                                         (51.58%)
   193.862376881           8,69,592      L1-icache-load-misses                                         (51.58%)
   193.862376881           3,05,593      dTLB-load-misses                                              (51.58%)
   193.862376881              1,582      dTLB-store-misses                                             (40.24%)
   193.862376881              3,039      iTLB-load-misses                                              (38.96%)
   193.862376881          84,12,185      branch-load-misses                                            (38.10%)
   193.862376881           8,04,884      L2-misses                                                     (38.10%)
   193.862376881       85,56,01,270      cycles:u                                                      (39.12%)
   193.862376881     1,22,49,42,457      instructions:u            #    1.46  insn per cycle           (49.43%)
#           time             counts unit events
   194.172552143          79,87,724      branch-misses:u                                               (51.59%)
   194.172552143        1,17,86,402      L1-dcache-load-misses                                         (51.26%)
   194.172552143           8,12,603      L1-icache-load-misses                                         (49.97%)
   194.172552143           2,31,444      dTLB-load-misses                                              (48.68%)
   194.172552143              1,162      dTLB-store-misses                                             (38.10%)
   194.172552143              3,061      iTLB-load-misses                                              (38.42%)
   194.172552143          82,42,313      branch-load-misses                                            (39.71%)
   194.172552143           7,10,051      L2-misses                                                     (41.00%)
   194.172552143       85,32,99,003      cycles:u                                                      (41.27%)
   194.172552143     1,19,89,60,942      instructions:u            #    1.43  insn per cycle           (51.58%)
   194.482735490          83,93,759      branch-misses:u                                               (49.38%)
   194.482735490        1,34,74,330      L1-dcache-load-misses                                         (48.41%)
   194.482735490           7,75,934      L1-icache-load-misses                                         (48.41%)
   194.482735490           2,23,176      dTLB-load-misses                                              (48.41%)
   194.482735490              1,422      dTLB-store-misses                                             (40.29%)
   194.482735490              3,908      iTLB-load-misses                                              (41.27%)
   194.482735490          83,24,552      branch-load-misses                                            (41.27%)
   194.482735490           6,61,122      L2-misses                                                     (41.27%)
   194.482735490       85,22,16,419      cycles:u                                                      (41.27%)
   194.482735490     1,16,12,46,837      instructions:u            #    1.38  insn per cycle           (50.69%)
   194.792914171          86,39,973      branch-misses:u                                               (48.42%)
   194.792914171        1,39,13,850      L1-dcache-load-misses                                         (48.62%)
   194.792914171           7,13,870      L1-icache-load-misses                                         (49.91%)
   194.792914171           2,15,996      dTLB-load-misses                                              (51.20%)
   194.792914171              1,410      dTLB-store-misses                                             (41.27%)
   194.792914171              4,337      iTLB-load-misses                                              (41.27%)
   194.792914171          85,26,956      branch-load-misses                                            (41.07%)
   194.792914171           6,69,180      L2-misses                                                     (39.78%)
   194.792914171       84,95,98,594      cycles:u                                                      (38.49%)
   194.792914171     1,13,68,89,610      instructions:u            #    1.35  insn per cycle           (48.42%)
   195.103121611          81,82,907      branch-misses:u                                               (50.49%)
   195.103121611        1,20,48,587      L1-dcache-load-misses                                         (51.58%)
   195.103121611           8,39,079      L1-icache-load-misses                                         (51.58%)
   195.103121611           2,20,255      dTLB-load-misses                                              (51.58%)
   195.103121611                891      dTLB-store-misses                                             (40.48%)
   195.103121611              4,046      iTLB-load-misses                                              (39.19%)
   195.103121611          82,36,630      branch-load-misses                                            (38.10%)
   195.103121611           4,80,802      L2-misses                                                     (38.10%)
   195.103121611       85,17,53,697      cycles:u                                                      (38.88%)
   195.103121611     1,23,77,51,164      instructions:u            #    1.47  insn per cycle           (49.20%)
   195.413288448          80,92,385      branch-misses:u                                               (51.58%)
   195.413288448        1,17,10,842      L1-dcache-load-misses                                         (51.50%)
   195.413288448           8,19,864      L1-icache-load-misses                                         (50.21%)
   195.413288448           2,63,542      dTLB-load-misses                                              (48.92%)
   195.413288448              1,028      dTLB-store-misses                                             (38.10%)
   195.413288448              3,200      iTLB-load-misses                                              (38.18%)
   195.413288448          80,56,463      branch-load-misses                                            (39.47%)
   195.413288448           7,29,458      L2-misses                                                     (40.76%)
   195.413288448       85,12,70,728      cycles:u                                                      (41.27%)
   195.413288448     1,25,53,83,857      instructions:u            #    1.49  insn per cycle           (51.58%)
   195.723441968          72,19,872      branch-misses:u                                               (49.62%)
   195.723441968        1,34,97,668      L1-dcache-load-misses                                         (48.41%)
   195.723441968           9,86,858      L1-icache-load-misses                                         (48.41%)
   195.723441968           2,91,141      dTLB-load-misses                                              (48.41%)
   195.723441968              2,454      dTLB-store-misses                                             (40.06%)
   195.723441968              4,512      iTLB-load-misses                                              (41.27%)
   195.723441968          73,30,245      branch-load-misses                                            (41.27%)
   195.723441968           9,23,808      L2-misses                                                     (41.27%)
   195.723441968       84,63,43,623      cycles:u                                                      (41.28%)
   195.723441968     1,31,29,69,565      instructions:u            #    1.56  insn per cycle           (50.92%)
   196.033631713          76,30,786      branch-misses:u                                               (48.42%)
   196.033631713          72,63,530      L1-dcache-load-misses                                         (48.42%)
   196.033631713          17,85,233      L1-icache-load-misses                                         (49.68%)
   196.033631713           2,49,238      dTLB-load-misses                                              (50.97%)
   196.033631713                196      dTLB-store-misses                                             (41.27%)
   196.033631713              3,923      iTLB-load-misses                                              (41.27%)
   196.033631713          76,89,065      branch-load-misses                                            (41.26%)
   196.033631713           5,64,864      L2-misses                                                     (40.01%)
   196.033631713       85,20,78,889      cycles:u                                                      (38.71%)
   196.033631713     1,55,99,01,789      instructions:u            #    1.86  insn per cycle           (48.41%)
   196.343834851          64,81,004      branch-misses:u                                               (50.26%)
   196.343834851          87,62,727      L1-dcache-load-misses                                         (51.55%)
   196.343834851          14,40,016      L1-icache-load-misses                                         (51.58%)
   196.343834851           2,26,478      dTLB-load-misses                                              (51.58%)
   196.343834851                560      dTLB-store-misses                                             (40.71%)
   196.343834851              3,974      iTLB-load-misses                                              (39.42%)
   196.343834851          60,04,366      branch-load-misses                                            (38.13%)
   196.343834851           6,90,087      L2-misses                                                     (38.10%)
   196.343834851       85,39,56,365      cycles:u                                                      (38.65%)
   196.343834851     1,70,56,17,614      instructions:u            #    2.03  insn per cycle           (48.97%)
   196.654004731          76,10,145      branch-misses:u                                               (51.59%)
   196.654004731          74,09,485      L1-dcache-load-misses                                         (51.59%)
   196.654004731          18,59,326      L1-icache-load-misses                                         (50.45%)
   196.654004731           2,52,567      dTLB-load-misses                                              (49.16%)
   196.654004731                188      dTLB-store-misses                                             (38.10%)
   196.654004731              4,215      iTLB-load-misses                                              (38.10%)
   196.654004731          76,75,074      branch-load-misses                                            (39.23%)
   196.654004731           5,63,766      L2-misses                                                     (40.52%)
   196.654004731       85,34,17,053      cycles:u                                                      (41.26%)
   196.654004731     1,57,13,19,215      instructions:u            #    1.87  insn per cycle           (51.58%)
   196.964183732          63,14,798      branch-misses:u                                               (49.85%)
   196.964183732        1,02,10,640      L1-dcache-load-misses                                         (48.57%)
   196.964183732          13,57,534      L1-icache-load-misses                                         (48.42%)
   196.964183732           2,68,991      dTLB-load-misses                                              (48.42%)
   196.964183732                529      dTLB-store-misses                                             (39.82%)
   196.964183732              2,994      iTLB-load-misses                                              (41.11%)
   196.964183732          64,52,693      branch-load-misses                                            (41.27%)
   196.964183732          10,86,106      L2-misses                                                     (41.27%)
   196.964183732       85,38,23,631      cycles:u                                                      (41.27%)
   196.964183732     1,63,89,88,563      instructions:u            #    1.95  insn per cycle           (51.15%)
   197.274365372          75,11,966      branch-misses:u                                               (48.42%)
   197.274365372          86,53,014      L1-dcache-load-misses                                         (48.42%)
   197.274365372          13,94,239      L1-icache-load-misses                                         (49.44%)
   197.274365372           4,15,207      dTLB-load-misses                                              (50.73%)
   197.274365372                569      dTLB-store-misses                                             (41.27%)
   197.274365372              5,023      iTLB-load-misses                                              (41.27%)
   197.274365372          76,15,817      branch-load-misses                                            (41.27%)
   197.274365372           9,22,194      L2-misses                                                     (40.25%)
   197.274365372       83,63,67,063      cycles:u                                                      (38.96%)
   197.274365372     1,38,00,22,831      instructions:u            #    1.64  insn per cycle           (48.42%)
   197.584558252          71,59,417      branch-misses:u                                               (50.03%)
   197.584558252        1,12,14,853      L1-dcache-load-misses                                         (51.32%)
   197.584558252          12,04,769      L1-icache-load-misses                                         (51.59%)
   197.584558252           3,87,367      dTLB-load-misses                                              (51.59%)
   197.584558252              1,252      dTLB-store-misses                                             (40.95%)
   197.584558252              5,547      iTLB-load-misses                                              (39.66%)
   197.584558252          70,29,573      branch-load-misses                                            (38.37%)
   197.584558252           9,98,477      L2-misses                                                     (38.10%)
   197.584558252       85,20,76,856      cycles:u                                                      (38.42%)
   197.584558252     1,37,54,32,993      instructions:u            #    1.64  insn per cycle           (48.73%)
   197.894711302          69,27,106      branch-misses:u                                               (51.59%)
   197.894711302          82,64,110      L1-dcache-load-misses                                         (51.60%)
   197.894711302          16,41,645      L1-icache-load-misses                                         (50.67%)
   197.894711302           3,83,014      dTLB-load-misses                                              (49.38%)
   197.894711302                559      dTLB-store-misses                                             (38.09%)
   197.894711302              4,741      iTLB-load-misses                                              (38.09%)
   197.894711302          69,37,924      branch-load-misses                                            (39.00%)
   197.894711302           9,06,169      L2-misses                                                     (40.29%)
   197.894711302       84,35,07,357      cycles:u                                                      (41.27%)
   197.894711302     1,34,75,37,935      instructions:u            #    1.60  insn per cycle           (51.59%)
   198.204881828          67,92,831      branch-misses:u                                               (50.08%)
   198.204881828          94,55,076      L1-dcache-load-misses                                         (48.79%)
   198.204881828          17,80,935      L1-icache-load-misses                                         (48.42%)
   198.204881828           4,05,862      dTLB-load-misses                                              (48.42%)
   198.204881828              1,204      dTLB-store-misses                                             (39.60%)
   198.204881828              7,364      iTLB-load-misses                                              (40.89%)
   198.204881828          67,74,455      branch-load-misses                                            (41.27%)
   198.204881828           8,54,018      L2-misses                                                     (41.27%)
   198.204881828       82,04,35,255      cycles:u                                                      (41.27%)
   198.204881828     1,09,66,68,210      instructions:u            #    1.30  insn per cycle           (51.38%)
   198.515048124          63,09,797      branch-misses:u                                               (48.41%)
   198.515048124          92,30,330      L1-dcache-load-misses                                         (48.42%)
   198.515048124          12,33,580      L1-icache-load-misses                                         (49.22%)
   198.515048124           2,20,800      dTLB-load-misses                                              (50.51%)
   198.515048124              1,247      dTLB-store-misses                                             (41.27%)
   198.515048124              4,003      iTLB-load-misses                                              (41.27%)
   198.515048124          64,40,813      branch-load-misses                                            (41.27%)
   198.515048124           9,79,307      L2-misses                                                     (40.46%)
   198.515048124       84,96,29,932      cycles:u                                                      (39.18%)
   198.515048124     1,72,12,46,368      instructions:u            #    2.05  insn per cycle           (48.42%)
   198.825200263          66,57,722      branch-misses:u                                               (49.81%)
   198.825200263          47,57,604      L1-dcache-load-misses                                         (51.10%)
   198.825200263          16,17,092      L1-icache-load-misses                                         (51.59%)
   198.825200263           1,39,143      dTLB-load-misses                                              (51.59%)
   198.825200263                767      dTLB-store-misses                                             (41.16%)
   198.825200263              3,147      iTLB-load-misses                                              (39.87%)
   198.825200263          66,98,410      branch-load-misses                                            (38.58%)
   198.825200263           3,36,349      L2-misses                                                     (38.10%)
   198.825200263       85,33,16,531      cycles:u                                                      (38.20%)
   198.825200263     1,87,90,27,857      instructions:u            #    2.24  insn per cycle           (48.52%)
   199.135352543          61,00,506      branch-misses:u                                               (51.59%)
   199.135352543          79,08,595      L1-dcache-load-misses                                         (51.59%)
   199.135352543          14,58,800      L1-icache-load-misses                                         (50.88%)
   199.135352543           1,51,978      dTLB-load-misses                                              (49.59%)
   199.135352543              1,005      dTLB-store-misses                                             (38.09%)
   199.135352543              3,478      iTLB-load-misses                                              (38.09%)
   199.135352543          63,47,547      branch-load-misses                                            (38.80%)
   199.135352543           8,45,210      L2-misses                                                     (40.09%)
   199.135352543       85,26,11,405      cycles:u                                                      (41.27%)
   199.135352543     1,80,53,10,168      instructions:u            #    2.15  insn per cycle           (51.59%)
   199.445499405          64,82,212      branch-misses:u                                               (50.28%)
   199.445499405          46,36,040      L1-dcache-load-misses                                         (49.00%)
   199.445499405          14,88,040      L1-icache-load-misses                                         (48.41%)
   199.445499405           1,38,391      dTLB-load-misses                                              (48.41%)
   199.445499405              1,035      dTLB-store-misses                                             (39.40%)
   199.445499405              3,185      iTLB-load-misses                                              (40.68%)
   199.445499405          65,84,767      branch-load-misses                                            (41.27%)
   199.445499405           3,36,825      L2-misses                                                     (41.27%)
   199.445499405       85,29,44,966      cycles:u                                                      (41.27%)
   199.445499405     1,89,15,51,409      instructions:u            #    2.25  insn per cycle           (51.58%)
   199.755661011          67,36,469      branch-misses:u                                               (48.42%)
   199.755661011          93,31,287      L1-dcache-load-misses                                         (48.42%)
   199.755661011          14,55,384      L1-icache-load-misses                                         (49.03%)
   199.755661011           2,13,594      dTLB-load-misses                                              (50.32%)
   199.755661011              1,170      dTLB-store-misses                                             (41.27%)
   199.755661011              3,676      iTLB-load-misses                                              (41.26%)
   199.755661011          70,22,897      branch-load-misses                                            (41.26%)
   199.755661011          10,85,986      L2-misses                                                     (40.65%)
   199.755661011       84,96,74,513      cycles:u                                                      (39.37%)
   199.755661011     1,59,49,69,246      instructions:u            #    1.90  insn per cycle           (48.41%)
   200.065815478          83,39,918      branch-misses:u                                               (49.62%)
   200.065815478          94,07,684      L1-dcache-load-misses                                         (50.90%)
   200.065815478          11,42,481      L1-icache-load-misses                                         (51.59%)
   200.065815478           3,52,643      dTLB-load-misses                                              (51.59%)
   200.065815478              1,747      dTLB-store-misses                                             (41.27%)
   200.065815478              3,750      iTLB-load-misses                                              (40.07%)
   200.065815478          83,56,622      branch-load-misses                                            (38.78%)
   200.065815478           7,53,279      L2-misses                                                     (38.09%)
   200.065815478       85,31,39,256      cycles:u                                                      (38.10%)
   200.065815478     1,32,36,37,255      instructions:u            #    1.57  insn per cycle           (48.41%)
   200.375968727          79,32,881      branch-misses:u                                               (51.59%)
   200.375968727          81,10,197      L1-dcache-load-misses                                         (51.59%)
   200.375968727          11,36,296      L1-icache-load-misses                                         (51.08%)
   200.375968727           2,77,244      dTLB-load-misses                                              (49.79%)
   200.375968727              1,676      dTLB-store-misses                                             (38.18%)
   200.375968727              3,783      iTLB-load-misses                                              (38.09%)
   200.375968727          79,88,306      branch-load-misses                                            (38.60%)
   200.375968727           6,21,758      L2-misses                                                     (39.89%)
   200.375968727       79,70,35,186      cycles:u                                                      (41.18%)
   200.375968727     1,31,96,55,328      instructions:u            #    1.57  insn per cycle           (51.50%)
   200.686123450          70,25,713      branch-misses:u                                               (50.49%)
   200.686123450        1,00,62,491      L1-dcache-load-misses                                         (49.20%)
   200.686123450          13,19,249      L1-icache-load-misses                                         (48.42%)
   200.686123450           3,00,847      dTLB-load-misses                                              (48.42%)
   200.686123450              1,620      dTLB-store-misses                                             (39.18%)
   200.686123450              3,352      iTLB-load-misses                                              (40.48%)
   200.686123450          70,54,850      branch-load-misses                                            (41.26%)
   200.686123450           7,98,807      L2-misses                                                     (41.26%)
   200.686123450       85,16,29,643      cycles:u                                                      (41.27%)
   200.686123450     1,50,13,55,036      instructions:u            #    1.79  insn per cycle           (51.59%)
   200.996284282          84,17,660      branch-misses:u                                               (48.41%)
   200.996284282          94,18,142      L1-dcache-load-misses                                         (48.41%)
   200.996284282          11,51,551      L1-icache-load-misses                                         (48.81%)
   200.996284282           3,54,892      dTLB-load-misses                                              (50.11%)
   200.996284282              2,028      dTLB-store-misses                                             (41.27%)
   200.996284282              3,588      iTLB-load-misses                                              (41.27%)
   200.996284282          84,52,392      branch-load-misses                                            (41.27%)
   200.996284282           7,53,278      L2-misses                                                     (40.87%)
   200.996284282       85,46,44,220      cycles:u                                                      (39.58%)
   200.996284282     1,30,25,06,483      instructions:u            #    1.55  insn per cycle           (48.61%)
   201.306438065          83,02,182      branch-misses:u                                               (49.42%)
   201.306438065          82,84,485      L1-dcache-load-misses                                         (50.70%)
   201.306438065          11,74,809      L1-icache-load-misses                                         (51.59%)
   201.306438065           2,75,613      dTLB-load-misses                                              (51.59%)
   201.306438065              1,548      dTLB-store-misses                                             (41.27%)
   201.306438065              4,717      iTLB-load-misses                                              (40.27%)
   201.306438065          82,80,307      branch-load-misses                                            (38.98%)
   201.306438065           5,98,500      L2-misses                                                     (38.10%)
   201.306438065       85,15,98,524      cycles:u                                                      (38.10%)
   201.306438065     1,43,33,85,512      instructions:u            #    1.71  insn per cycle           (48.41%)
   201.616594166          79,04,006      branch-misses:u                                               (51.59%)
   201.616594166        1,18,75,899      L1-dcache-load-misses                                         (51.59%)
   201.616594166           9,26,970      L1-icache-load-misses                                         (51.28%)
   201.616594166           3,43,896      dTLB-load-misses                                              (49.99%)
   201.616594166              2,417      dTLB-store-misses                                             (38.38%)
   201.616594166              5,405      iTLB-load-misses                                              (38.09%)
   201.616594166          79,44,656      branch-load-misses                                            (38.40%)
   201.616594166          11,95,901      L2-misses                                                     (39.69%)
   201.616594166       85,15,39,144      cycles:u                                                      (40.98%)
   201.616594166     1,35,66,50,284      instructions:u            #    1.61  insn per cycle           (51.29%)
#           time             counts unit events
   201.926764159          88,06,159      branch-misses:u                                               (50.69%)
   201.926764159        1,49,32,991      L1-dcache-load-misses                                         (49.40%)
   201.926764159           6,30,822      L1-icache-load-misses                                         (48.41%)
   201.926764159           3,92,044      dTLB-load-misses                                              (48.42%)
   201.926764159              2,226      dTLB-store-misses                                             (38.99%)
   201.926764159              3,204      iTLB-load-misses                                              (40.28%)
   201.926764159          88,31,016      branch-load-misses                                            (41.27%)
   201.926764159           9,23,677      L2-misses                                                     (41.27%)
   201.926764159       85,49,64,252      cycles:u                                                      (41.27%)
   201.926764159     1,02,95,39,535      instructions:u            #    1.22  insn per cycle           (51.59%)
   202.236921629          88,96,301      branch-misses:u                                               (48.41%)
   202.236921629        1,40,89,694      L1-dcache-load-misses                                         (48.41%)
   202.236921629           7,51,399      L1-icache-load-misses                                         (48.61%)
   202.236921629           3,54,677      dTLB-load-misses                                              (49.90%)
   202.236921629              2,362      dTLB-store-misses                                             (41.27%)
   202.236921629              2,953      iTLB-load-misses                                              (41.27%)
   202.236921629          89,31,961      branch-load-misses                                            (41.27%)
   202.236921629           9,17,043      L2-misses                                                     (41.08%)
   202.236921629       85,61,39,731      cycles:u                                                      (39.78%)
   202.236921629     1,06,73,06,490      instructions:u            #    1.27  insn per cycle           (48.81%)
   202.547074837          86,02,479      branch-misses:u                                               (49.21%)
   202.547074837        1,02,26,825      L1-dcache-load-misses                                         (50.50%)
   202.547074837          11,34,470      L1-icache-load-misses                                         (51.59%)
   202.547074837           3,12,549      dTLB-load-misses                                              (51.58%)
   202.547074837              2,617      dTLB-store-misses                                             (41.27%)
   202.547074837              4,889      iTLB-load-misses                                              (40.48%)
   202.547074837          90,60,225      branch-load-misses                                            (39.18%)
   202.547074837           8,73,451      L2-misses                                                     (38.09%)
   202.547074837       83,60,96,928      cycles:u                                                      (38.10%)
   202.547074837     1,07,16,46,021      instructions:u            #    1.27  insn per cycle           (48.42%)
   202.857225253          87,54,764      branch-misses:u                                               (51.59%)
   202.857225253        1,04,44,359      L1-dcache-load-misses                                         (51.59%)
   202.857225253           9,21,573      L1-icache-load-misses                                         (51.48%)
   202.857225253           2,67,663      dTLB-load-misses                                              (50.20%)
   202.857225253              2,140      dTLB-store-misses                                             (38.59%)
   202.857225253              3,462      iTLB-load-misses                                              (38.10%)
   202.857225253          88,95,660      branch-load-misses                                            (38.19%)
   202.857225253           7,14,135      L2-misses                                                     (39.48%)
   202.857225253       85,04,72,397      cycles:u                                                      (40.77%)
   202.857225253     1,28,32,35,789      instructions:u            #    1.53  insn per cycle           (51.09%)
   203.167358169          86,74,103      branch-misses:u                                               (50.89%)
   203.167358169        1,48,90,880      L1-dcache-load-misses                                         (49.60%)
   203.167358169           6,30,511      L1-icache-load-misses                                         (48.41%)
   203.167358169           3,97,087      dTLB-load-misses                                              (48.41%)
   203.167358169              2,392      dTLB-store-misses                                             (38.79%)
   203.167358169              3,268      iTLB-load-misses                                              (40.08%)
   203.167358169          87,26,309      branch-load-misses                                            (41.27%)
   203.167358169           9,07,635      L2-misses                                                     (41.27%)
   203.167358169       85,30,72,532      cycles:u                                                      (41.28%)
   203.167358169     1,05,40,57,770      instructions:u            #    1.25  insn per cycle           (51.59%)
   203.477507025          88,78,523      branch-misses:u                                               (48.42%)
   203.477507025        1,40,34,546      L1-dcache-load-misses                                         (48.42%)
   203.477507025           7,21,679      L1-icache-load-misses                                         (48.43%)
   203.477507025           3,72,186      dTLB-load-misses                                              (49.72%)
   203.477507025              2,384      dTLB-store-misses                                             (41.27%)
   203.477507025              4,117      iTLB-load-misses                                              (41.27%)
   203.477507025          86,06,888      branch-load-misses                                            (41.26%)
   203.477507025           8,79,994      L2-misses                                                     (41.26%)
   203.477507025       83,70,25,116      cycles:u                                                      (39.97%)
   203.477507025     1,04,87,66,146      instructions:u            #    1.25  insn per cycle           (49.00%)
   203.787662308          90,78,281      branch-misses:u                                               (49.02%)
   203.787662308        1,17,68,090      L1-dcache-load-misses                                         (50.31%)
   203.787662308          11,34,000      L1-icache-load-misses                                         (51.58%)
   203.787662308           3,48,398      dTLB-load-misses                                              (51.59%)
   203.787662308              2,437      dTLB-store-misses                                             (41.27%)
   203.787662308              3,654      iTLB-load-misses                                              (40.67%)
   203.787662308          90,98,955      branch-load-misses                                            (39.38%)
   203.787662308           8,85,391      L2-misses                                                     (38.10%)
   203.787662308       85,38,09,815      cycles:u                                                      (38.09%)
   203.787662308     1,06,58,83,261      instructions:u            #    1.27  insn per cycle           (48.41%)
   204.097815145          81,55,294      branch-misses:u                                               (51.59%)
   204.097815145          97,73,115      L1-dcache-load-misses                                         (51.59%)
   204.097815145          11,50,489      L1-icache-load-misses                                         (51.59%)
   204.097815145           1,19,386      dTLB-load-misses                                              (50.39%)
   204.097815145              1,064      dTLB-store-misses                                             (38.78%)
   204.097815145              2,294      iTLB-load-misses                                              (38.09%)
   204.097815145          81,34,521      branch-load-misses                                            (38.09%)
   204.097815145           5,53,668      L2-misses                                                     (39.29%)
   204.097815145       85,41,07,644      cycles:u                                                      (40.58%)
   204.097815145     1,41,38,73,608      instructions:u            #    1.68  insn per cycle           (50.90%)
   204.407981074          78,39,733      branch-misses:u                                               (51.08%)
   204.407981074          96,34,725      L1-dcache-load-misses                                         (49.79%)
   204.407981074          12,74,039      L1-icache-load-misses                                         (48.50%)
   204.407981074             40,290      dTLB-load-misses                                              (48.42%)
   204.407981074                474      dTLB-store-misses                                             (38.60%)
   204.407981074              2,311      iTLB-load-misses                                              (39.88%)
   204.407981074          79,83,361      branch-load-misses                                            (41.19%)
   204.407981074           1,24,175      L2-misses                                                     (41.27%)
   204.407981074       85,37,55,449      cycles:u                                                      (41.27%)
   204.407981074     1,10,80,05,606      instructions:u            #    1.32  insn per cycle           (51.59%)
   204.718128300          74,91,242      branch-misses:u                                               (48.41%)
   204.718128300        1,00,06,948      L1-dcache-load-misses                                         (48.41%)
   204.718128300          12,01,962      L1-icache-load-misses                                         (48.41%)
   204.718128300             32,437      dTLB-load-misses                                              (49.51%)
   204.718128300                445      dTLB-store-misses                                             (41.27%)
   204.718128300              2,045      iTLB-load-misses                                              (41.27%)
   204.718128300          74,80,137      branch-load-misses                                            (41.27%)
   204.718128300           1,00,844      L2-misses                                                     (41.27%)
   204.718128300       85,17,12,998      cycles:u                                                      (40.18%)
   204.718128300     1,09,40,54,119      instructions:u            #    1.30  insn per cycle           (49.21%)
   205.028279312          74,62,213      branch-misses:u                                               (48.82%)
   205.028279312          99,15,621      L1-dcache-load-misses                                         (50.10%)
   205.028279312           8,82,443      L1-icache-load-misses                                         (51.40%)
   205.028279312             59,790      dTLB-load-misses                                              (51.59%)
   205.028279312                613      dTLB-store-misses                                             (41.27%)
   205.028279312              1,323      iTLB-load-misses                                              (40.86%)
   205.028279312          68,68,516      branch-load-misses                                            (39.58%)
   205.028279312           2,05,731      L2-misses                                                     (38.29%)
   205.028279312       85,16,33,058      cycles:u                                                      (38.09%)
   205.028279312     1,26,27,72,703      instructions:u            #    1.50  insn per cycle           (48.41%)
   205.338448318          70,89,536      branch-misses:u                                               (51.59%)
   205.338448318        1,11,94,534      L1-dcache-load-misses                                         (51.59%)
   205.338448318          11,26,045      L1-icache-load-misses                                         (51.58%)
   205.338448318             51,847      dTLB-load-misses                                              (50.59%)
   205.338448318                505      dTLB-store-misses                                             (38.98%)
   205.338448318              1,630      iTLB-load-misses                                              (38.10%)
   205.338448318          75,77,720      branch-load-misses                                            (38.10%)
   205.338448318           2,44,436      L2-misses                                                     (39.09%)
   205.338448318       85,23,30,827      cycles:u                                                      (40.38%)
   205.338448318     1,18,74,14,042      instructions:u            #    1.41  insn per cycle           (50.70%)
   205.648598283          76,04,217      branch-misses:u                                               (51.28%)
   205.648598283        1,02,75,368      L1-dcache-load-misses                                         (49.99%)
   205.648598283          12,84,068      L1-icache-load-misses                                         (48.70%)
   205.648598283             30,974      dTLB-load-misses                                              (48.42%)
   205.648598283                268      dTLB-store-misses                                             (38.40%)
   205.648598283              1,438      iTLB-load-misses                                              (39.69%)
   205.648598283          76,27,068      branch-load-misses                                            (40.98%)
   205.648598283             95,270      L2-misses                                                     (41.27%)
   205.648598283       85,07,95,541      cycles:u                                                      (41.27%)
   205.648598283     1,07,75,30,184      instructions:u            #    1.28  insn per cycle           (51.59%)
   205.958748835          77,76,573      branch-misses:u                                               (48.41%)
   205.958748835          88,63,946      L1-dcache-load-misses                                         (48.41%)
   205.958748835           9,58,090      L1-icache-load-misses                                         (48.41%)
   205.958748835             28,364      dTLB-load-misses                                              (49.31%)
   205.958748835                438      dTLB-store-misses                                             (41.27%)
   205.958748835              1,829      iTLB-load-misses                                              (41.27%)
   205.958748835          78,82,432      branch-load-misses                                            (41.27%)
   205.958748835           1,12,174      L2-misses                                                     (41.27%)
   205.958748835       85,36,08,862      cycles:u                                                      (40.38%)
   205.958748835     1,29,36,59,360      instructions:u            #    1.54  insn per cycle           (49.40%)
   206.268898324          68,38,333      branch-misses:u                                               (48.62%)
   206.268898324        1,08,52,127      L1-dcache-load-misses                                         (49.90%)
   206.268898324          10,79,118      L1-icache-load-misses                                         (51.19%)
   206.268898324             65,561      dTLB-load-misses                                              (51.59%)
   206.268898324              1,700      dTLB-store-misses                                             (41.27%)
   206.268898324              3,092      iTLB-load-misses                                              (41.07%)
   206.268898324          69,93,590      branch-load-misses                                            (39.78%)
   206.268898324           3,37,753      L2-misses                                                     (38.49%)
   206.268898324       85,23,24,875      cycles:u                                                      (38.09%)
   206.268898324     1,43,77,92,294      instructions:u            #    1.71  insn per cycle           (48.41%)
   206.579061714          82,01,840      branch-misses:u                                               (51.58%)
   206.579061714          91,60,955      L1-dcache-load-misses                                         (51.58%)
   206.579061714          11,55,810      L1-icache-load-misses                                         (51.58%)
   206.579061714             19,579      dTLB-load-misses                                              (50.78%)
   206.579061714                173      dTLB-store-misses                                             (39.18%)
   206.579061714              1,587      iTLB-load-misses                                              (38.10%)
   206.579061714          80,85,195      branch-load-misses                                            (38.10%)
   206.579061714           1,09,249      L2-misses                                                     (38.90%)
   206.579061714       85,22,96,845      cycles:u                                                      (40.19%)
   206.579061714     1,07,12,14,250      instructions:u            #    1.27  insn per cycle           (50.51%)
   206.889210057          74,31,592      branch-misses:u                                               (51.48%)
   206.889210057        1,08,07,633      L1-dcache-load-misses                                         (50.19%)
   206.889210057          10,54,147      L1-icache-load-misses                                         (48.90%)
   206.889210057             63,552      dTLB-load-misses                                              (48.41%)
   206.889210057                918      dTLB-store-misses                                             (38.20%)
   206.889210057              1,684      iTLB-load-misses                                              (39.49%)
   206.889210057          74,63,718      branch-load-misses                                            (40.78%)
   206.889210057           3,13,617      L2-misses                                                     (41.27%)
   206.889210057       85,01,92,451      cycles:u                                                      (41.27%)
   206.889210057     1,31,51,16,643      instructions:u            #    1.56  insn per cycle           (51.59%)
   207.199381131          79,40,008      branch-misses:u                                               (48.42%)
   207.199381131          89,36,319      L1-dcache-load-misses                                         (48.42%)
   207.199381131          11,51,843      L1-icache-load-misses                                         (48.42%)
   207.199381131             21,022      dTLB-load-misses                                              (49.11%)
   207.199381131                133      dTLB-store-misses                                             (41.26%)
   207.199381131              2,360      iTLB-load-misses                                              (41.26%)
   207.199381131          79,97,593      branch-load-misses                                            (41.26%)
   207.199381131           1,04,689      L2-misses                                                     (41.26%)
   207.199381131       85,22,09,446      cycles:u                                                      (40.58%)
   207.199381131     1,17,26,13,678      instructions:u            #    1.39  insn per cycle           (49.61%)
   207.509599792          83,44,435      branch-misses:u                                               (48.42%)
   207.509599792          88,30,922      L1-dcache-load-misses                                         (49.69%)
   207.509599792          12,00,144      L1-icache-load-misses                                         (50.98%)
   207.509599792             20,251      dTLB-load-misses                                              (51.58%)
   207.509599792                329      dTLB-store-misses                                             (41.26%)
   207.509599792              1,560      iTLB-load-misses                                              (41.26%)
   207.509599792          85,70,779      branch-load-misses                                            (40.00%)
   207.509599792           1,10,256      L2-misses                                                     (38.71%)
   207.509599792       83,50,58,014      cycles:u                                                      (38.11%)
   207.509599792     1,09,64,70,536      instructions:u            #    1.30  insn per cycle           (48.43%)
   207.819826713          78,67,763      branch-misses:u                                               (51.56%)
   207.819826713          91,98,038      L1-dcache-load-misses                                         (51.58%)
   207.819826713           9,80,276      L1-icache-load-misses                                         (51.58%)
   207.819826713             73,353      dTLB-load-misses                                              (51.03%)
   207.819826713              2,204      dTLB-store-misses                                             (39.42%)
   207.819826713              1,940      iTLB-load-misses                                              (38.13%)
   207.819826713          73,35,479      branch-load-misses                                            (38.11%)
   207.819826713           2,79,036      L2-misses                                                     (38.66%)
   207.819826713       85,11,46,533      cycles:u                                                      (39.95%)
   207.819826713     1,47,01,51,564      instructions:u            #    1.75  insn per cycle           (50.26%)
   208.129989108          84,56,338      branch-misses:u                                               (51.59%)
   208.129989108          99,49,622      L1-dcache-load-misses                                         (50.44%)
   208.129989108           9,92,383      L1-icache-load-misses                                         (49.15%)
   208.129989108             32,620      dTLB-load-misses                                              (48.42%)
   208.129989108                669      dTLB-store-misses                                             (38.10%)
   208.129989108              2,015      iTLB-load-misses                                              (39.24%)
   208.129989108          85,03,925      branch-load-misses                                            (40.53%)
   208.129989108           1,11,898      L2-misses                                                     (41.27%)
   208.129989108       85,27,84,942      cycles:u                                                      (41.27%)
   208.129989108     1,19,30,98,509      instructions:u            #    1.42  insn per cycle           (51.59%)
   208.440167236          84,27,744      branch-misses:u                                               (48.56%)
   208.440167236          86,58,772      L1-dcache-load-misses                                         (48.42%)
   208.440167236          10,57,351      L1-icache-load-misses                                         (48.41%)
   208.440167236             40,265      dTLB-load-misses                                              (48.85%)
   208.440167236                352      dTLB-store-misses                                             (41.11%)
   208.440167236              2,307      iTLB-load-misses                                              (41.26%)
   208.440167236          82,89,591      branch-load-misses                                            (41.27%)
   208.440167236           1,50,611      L2-misses                                                     (41.27%)
   208.440167236       85,07,66,494      cycles:u                                                      (40.83%)
   208.440167236     1,16,48,19,175      instructions:u            #    1.39  insn per cycle           (49.86%)
   208.750353531          71,84,869      branch-misses:u                                               (48.42%)
   208.750353531          93,22,220      L1-dcache-load-misses                                         (49.45%)
   208.750353531          10,80,061      L1-icache-load-misses                                         (50.74%)
   208.750353531             45,580      dTLB-load-misses                                              (51.59%)
   208.750353531              1,008      dTLB-store-misses                                             (41.26%)
   208.750353531              1,989      iTLB-load-misses                                              (41.26%)
   208.750353531          75,61,396      branch-load-misses                                            (40.24%)
   208.750353531           4,11,407      L2-misses                                                     (38.95%)
   208.750353531       85,21,93,685      cycles:u                                                      (38.11%)
   208.750353531     1,44,79,85,157      instructions:u            #    1.72  insn per cycle           (48.43%)
   209.060531081          84,96,194      branch-misses:u                                               (51.32%)
   209.060531081          97,26,615      L1-dcache-load-misses                                         (51.58%)
   209.060531081           9,96,259      L1-icache-load-misses                                         (51.58%)
   209.060531081             32,217      dTLB-load-misses                                              (51.26%)
   209.060531081                776      dTLB-store-misses                                             (39.65%)
   209.060531081              1,962      iTLB-load-misses                                              (38.36%)
   209.060531081          84,39,628      branch-load-misses                                            (38.10%)
   209.060531081           1,06,229      L2-misses                                                     (38.42%)
   209.060531081       85,24,00,793      cycles:u                                                      (39.71%)
   209.060531081     1,18,04,37,031      instructions:u            #    1.40  insn per cycle           (50.03%)
   209.370706858          84,84,613      branch-misses:u                                               (51.59%)
   209.370706858          84,99,120      L1-dcache-load-misses                                         (50.67%)
   209.370706858          10,88,657      L1-icache-load-misses                                         (49.38%)
   209.370706858             40,550      dTLB-load-misses                                              (48.42%)
   209.370706858                551      dTLB-store-misses                                             (38.10%)
   209.370706858              1,612      iTLB-load-misses                                              (39.01%)
   209.370706858          84,18,459      branch-load-misses                                            (40.30%)
   209.370706858           1,66,397      L2-misses                                                     (41.27%)
   209.370706858       85,09,54,123      cycles:u                                                      (41.27%)
   209.370706858     1,16,48,56,577      instructions:u            #    1.39  insn per cycle           (51.58%)
#           time             counts unit events
   209.680896235          81,60,599      branch-misses:u                                               (48.79%)
   209.680896235          94,70,076      L1-dcache-load-misses                                         (48.42%)
   209.680896235          10,68,060      L1-icache-load-misses                                         (48.42%)
   209.680896235             57,539      dTLB-load-misses                                              (48.62%)
   209.680896235                560      dTLB-store-misses                                             (40.89%)
   209.680896235              2,321      iTLB-load-misses                                              (41.26%)
   209.680896235          77,47,711      branch-load-misses                                            (41.27%)
   209.680896235           2,68,984      L2-misses                                                     (41.27%)
   209.680896235       85,03,50,305      cycles:u                                                      (41.06%)
   209.680896235     1,23,14,40,225      instructions:u            #    1.46  insn per cycle           (50.09%)
   209.991024940          84,45,316      branch-misses:u                                               (48.41%)
   209.991024940          86,09,508      L1-dcache-load-misses                                         (49.22%)
   209.991024940          11,72,455      L1-icache-load-misses                                         (50.51%)
   209.991024940             24,015      dTLB-load-misses                                              (51.59%)
   209.991024940                501      dTLB-store-misses                                             (41.27%)
   209.991024940              1,725      iTLB-load-misses                                              (41.27%)
   209.991024940          85,65,958      branch-load-misses                                            (40.46%)
   209.991024940           1,17,953      L2-misses                                                     (39.18%)
   209.991024940       85,26,92,796      cycles:u                                                      (38.10%)
   209.991024940     1,28,65,99,431      instructions:u            #    1.53  insn per cycle           (48.41%)
   210.301230325          90,50,060      branch-misses:u                                               (51.10%)
   210.301230325          80,64,269      L1-dcache-load-misses                                         (51.58%)
   210.301230325          10,95,693      L1-icache-load-misses                                         (51.58%)
   210.301230325             27,275      dTLB-load-misses                                              (51.48%)
   210.301230325                476      dTLB-store-misses                                             (39.88%)
   210.301230325              1,873      iTLB-load-misses                                              (38.59%)
   210.301230325          90,05,117      branch-load-misses                                            (38.11%)
   210.301230325           1,14,005      L2-misses                                                     (38.20%)
   210.301230325       85,24,86,532      cycles:u                                                      (39.49%)
   210.301230325     1,21,47,63,810      instructions:u            #    1.44  insn per cycle           (49.81%)
   210.611386145          74,39,751      branch-misses:u                                               (51.59%)
   210.611386145          97,39,213      L1-dcache-load-misses                                         (50.89%)
   210.611386145          10,95,268      L1-icache-load-misses                                         (49.60%)
   210.611386145             51,609      dTLB-load-misses                                              (48.41%)
   210.611386145                853      dTLB-store-misses                                             (38.09%)
   210.611386145              2,361      iTLB-load-misses                                              (38.78%)
   210.611386145          75,30,516      branch-load-misses                                            (40.08%)
   210.611386145           3,47,094      L2-misses                                                     (41.27%)
   210.611386145       83,84,54,635      cycles:u                                                      (41.27%)
   210.611386145     1,23,34,62,387      instructions:u            #    1.47  insn per cycle           (51.60%)
   210.921574527          87,13,491      branch-misses:u                                               (49.01%)
   210.921574527          83,45,933      L1-dcache-load-misses                                         (48.42%)
   210.921574527          11,93,435      L1-icache-load-misses                                         (48.42%)
   210.921574527             28,442      dTLB-load-misses                                              (48.42%)
   210.921574527                351      dTLB-store-misses                                             (40.67%)
   210.921574527              1,611      iTLB-load-misses                                              (41.26%)
   210.921574527          86,27,457      branch-load-misses                                            (41.27%)
   210.921574527           1,24,505      L2-misses                                                     (41.27%)
   210.921574527       85,39,28,181      cycles:u                                                      (41.27%)
   210.921574527     1,22,69,92,280      instructions:u            #    1.46  insn per cycle           (50.31%)
   211.231723823          89,84,535      branch-misses:u                                               (48.41%)
   211.231723823          82,33,540      L1-dcache-load-misses                                         (49.00%)
   211.231723823          11,63,081      L1-icache-load-misses                                         (50.29%)
   211.231723823             26,236      dTLB-load-misses                                              (51.58%)
   211.231723823                445      dTLB-store-misses                                             (41.27%)
   211.231723823              1,528      iTLB-load-misses                                              (41.27%)
   211.231723823          89,79,810      branch-load-misses                                            (40.69%)
   211.231723823           1,11,516      L2-misses                                                     (39.40%)
   211.231723823       85,57,87,288      cycles:u                                                      (38.11%)
   211.231723823     1,26,74,60,314      instructions:u            #    1.51  insn per cycle           (48.41%)
   211.541918928          76,29,109      branch-misses:u                                               (50.89%)
   211.541918928          95,80,707      L1-dcache-load-misses                                         (51.59%)
   211.541918928          10,46,596      L1-icache-load-misses                                         (51.59%)
   211.541918928             48,532      dTLB-load-misses                                              (51.58%)
   211.541918928                833      dTLB-store-misses                                             (40.09%)
   211.541918928              1,275      iTLB-load-misses                                              (38.80%)
   211.541918928          74,61,869      branch-load-misses                                            (38.10%)
   211.541918928           3,77,358      L2-misses                                                     (38.10%)
   211.541918928       85,46,14,839      cycles:u                                                      (39.27%)
   211.541918928     1,49,00,18,789      instructions:u            #    1.77  insn per cycle           (49.59%)
   211.852099013          86,69,373      branch-misses:u                                               (51.58%)
   211.852099013          61,24,177      L1-dcache-load-misses                                         (51.12%)
   211.852099013          14,43,010      L1-icache-load-misses                                         (49.83%)
   211.852099013             22,429      dTLB-load-misses                                              (48.54%)
   211.852099013                320      dTLB-store-misses                                             (38.10%)
   211.852099013              2,274      iTLB-load-misses                                              (38.56%)
   211.852099013          87,45,431      branch-load-misses                                            (39.85%)
   211.852099013           1,04,284      L2-misses                                                     (41.14%)
   211.852099013       85,47,25,990      cycles:u                                                      (41.26%)
   211.852099013     1,62,56,50,493      instructions:u            #    1.93  insn per cycle           (51.58%)
   212.162286489          83,46,826      branch-misses:u                                               (49.24%)
   212.162286489          58,44,475      L1-dcache-load-misses                                         (48.42%)
   212.162286489          14,65,037      L1-icache-load-misses                                         (48.41%)
   212.162286489             27,625      dTLB-load-misses                                              (48.41%)
   212.162286489                279      dTLB-store-misses                                             (40.44%)
   212.162286489              2,365      iTLB-load-misses                                              (41.27%)
   212.162286489          83,10,440      branch-load-misses                                            (41.27%)
   212.162286489           1,28,733      L2-misses                                                     (41.27%)
   212.162286489       85,38,41,404      cycles:u                                                      (41.27%)
   212.162286489     1,66,88,31,294      instructions:u            #    1.98  insn per cycle           (50.54%)
   212.472481227          85,43,752      branch-misses:u                                               (48.42%)
   212.472481227          79,36,056      L1-dcache-load-misses                                         (48.77%)
   212.472481227          11,65,570      L1-icache-load-misses                                         (50.05%)
   212.472481227             29,805      dTLB-load-misses                                              (51.34%)
   212.472481227                552      dTLB-store-misses                                             (41.26%)
   212.472481227              2,731      iTLB-load-misses                                              (41.26%)
   212.472481227          84,68,562      branch-load-misses                                            (40.92%)
   212.472481227           1,46,556      L2-misses                                                     (39.63%)
   212.472481227       85,38,42,094      cycles:u                                                      (38.35%)
   212.472481227     1,57,42,18,942      instructions:u            #    1.87  insn per cycle           (48.42%)
   212.782647350          76,94,740      branch-misses:u                                               (50.64%)
   212.782647350          92,29,640      L1-dcache-load-misses                                         (51.59%)
   212.782647350           9,80,993      L1-icache-load-misses                                         (51.59%)
   212.782647350             52,202      dTLB-load-misses                                              (51.59%)
   212.782647350              1,311      dTLB-store-misses                                             (40.33%)
   212.782647350              1,536      iTLB-load-misses                                              (39.04%)
   212.782647350          75,67,983      branch-load-misses                                            (38.10%)
   212.782647350           7,38,445      L2-misses                                                     (38.10%)
   212.782647350       83,90,19,663      cycles:u                                                      (39.03%)
   212.782647350     1,56,66,95,525      instructions:u            #    1.86  insn per cycle           (49.35%)
   213.092826783          86,88,496      branch-misses:u                                               (51.58%)
   213.092826783          59,72,511      L1-dcache-load-misses                                         (51.35%)
   213.092826783          14,59,453      L1-icache-load-misses                                         (50.06%)
   213.092826783             26,389      dTLB-load-misses                                              (48.78%)
   213.092826783                291      dTLB-store-misses                                             (38.10%)
   213.092826783                967      iTLB-load-misses                                              (38.33%)
   213.092826783          86,55,232      branch-load-misses                                            (39.62%)
   213.092826783             98,945      L2-misses                                                     (40.91%)
   213.092826783       85,58,96,513      cycles:u                                                      (41.26%)
   213.092826783     1,63,32,09,272      instructions:u            #    1.94  insn per cycle           (51.58%)
   213.403035793          83,60,003      branch-misses:u                                               (49.48%)
   213.403035793          60,48,477      L1-dcache-load-misses                                         (48.42%)
   213.403035793          14,82,429      L1-icache-load-misses                                         (48.42%)
   213.403035793             29,141      dTLB-load-misses                                              (48.42%)
   213.403035793                328      dTLB-store-misses                                             (40.20%)
   213.403035793              1,439      iTLB-load-misses                                              (41.26%)
   213.403035793          83,51,885      branch-load-misses                                            (41.26%)
   213.403035793           1,34,980      L2-misses                                                     (41.26%)
   213.403035793       85,49,52,701      cycles:u                                                      (41.26%)
   213.403035793     1,67,06,38,844      instructions:u            #    1.99  insn per cycle           (50.78%)
   213.713200684          85,44,251      branch-misses:u                                               (48.42%)
   213.713200684          80,43,862      L1-dcache-load-misses                                         (48.53%)
   213.713200684          10,73,371      L1-icache-load-misses                                         (49.81%)
   213.713200684             30,219      dTLB-load-misses                                              (51.10%)
   213.713200684                390      dTLB-store-misses                                             (41.27%)
   213.713200684              1,507      iTLB-load-misses                                              (41.26%)
   213.713200684          82,92,331      branch-load-misses                                            (41.16%)
   213.713200684           1,21,992      L2-misses                                                     (39.87%)
   213.713200684       83,88,69,275      cycles:u                                                      (38.59%)
   213.713200684     1,54,64,76,462      instructions:u            #    1.84  insn per cycle           (48.42%)
   214.023393960          65,13,483      branch-misses:u                                               (50.40%)
   214.023393960          79,25,914      L1-dcache-load-misses                                         (51.58%)
   214.023393960          15,72,411      L1-icache-load-misses                                         (51.58%)
   214.023393960             66,632      dTLB-load-misses                                              (51.58%)
   214.023393960              1,823      dTLB-store-misses                                             (40.57%)
   214.023393960              2,260      iTLB-load-misses                                              (39.28%)
   214.023393960          65,58,930      branch-load-misses                                            (38.10%)
   214.023393960           2,76,814      L2-misses                                                     (38.10%)
   214.023393960       85,17,22,836      cycles:u                                                      (38.79%)
   214.023393960     1,70,25,88,204      instructions:u            #    2.02  insn per cycle           (49.11%)
   214.333565025          90,43,275      branch-misses:u                                               (51.58%)
   214.333565025          67,55,792      L1-dcache-load-misses                                         (51.58%)
   214.333565025          14,92,160      L1-icache-load-misses                                         (50.30%)
   214.333565025             12,283      dTLB-load-misses                                              (49.02%)
   214.333565025                 44      dTLB-store-misses                                             (38.10%)
   214.333565025              1,411      iTLB-load-misses                                              (38.10%)
   214.333565025          88,91,360      branch-load-misses                                            (39.38%)
   214.333565025             57,949      L2-misses                                                     (40.67%)
   214.333565025       85,08,46,059      cycles:u                                                      (41.26%)
   214.333565025     1,54,32,64,080      instructions:u            #    1.83  insn per cycle           (51.58%)
   214.643735526          72,86,802      branch-misses:u                                               (49.71%)
   214.643735526          84,72,252      L1-dcache-load-misses                                         (48.42%)
   214.643735526          13,31,810      L1-icache-load-misses                                         (48.42%)
   214.643735526             69,739      dTLB-load-misses                                              (48.42%)
   214.643735526                850      dTLB-store-misses                                             (39.97%)
   214.643735526              2,161      iTLB-load-misses                                              (41.26%)
   214.643735526          72,72,757      branch-load-misses                                            (41.26%)
   214.643735526           3,09,365      L2-misses                                                     (41.26%)
   214.643735526       85,09,54,257      cycles:u                                                      (41.27%)
   214.643735526     1,66,27,19,286      instructions:u            #    1.98  insn per cycle           (51.01%)
   214.953911099          81,92,952      branch-misses:u                                               (48.42%)
   214.953911099          52,10,729      L1-dcache-load-misses                                         (48.42%)
   214.953911099          17,20,697      L1-icache-load-misses                                         (49.59%)
   214.953911099              9,414      dTLB-load-misses                                              (50.88%)
   214.953911099                283      dTLB-store-misses                                             (41.26%)
   214.953911099              1,960      iTLB-load-misses                                              (41.26%)
   214.953911099          82,05,199      branch-load-misses                                            (41.26%)
   214.953911099             51,955      L2-misses                                                     (40.09%)
   214.953911099       85,32,12,768      cycles:u                                                      (38.81%)
   214.953911099     1,69,40,95,660      instructions:u            #    2.01  insn per cycle           (48.42%)
   215.264090170          85,28,332      branch-misses:u                                               (50.18%)
   215.264090170          94,02,104      L1-dcache-load-misses                                         (51.46%)
   215.264090170          12,65,763      L1-icache-load-misses                                         (51.58%)
   215.264090170             41,886      dTLB-load-misses                                              (51.58%)
   215.264090170                517      dTLB-store-misses                                             (40.80%)
   215.264090170              2,007      iTLB-load-misses                                              (39.51%)
   215.264090170          88,09,381      branch-load-misses                                            (38.22%)
   215.264090170           6,03,836      L2-misses                                                     (38.10%)
   215.264090170       85,13,94,347      cycles:u                                                      (38.57%)
   215.264090170     1,48,15,61,506      instructions:u            #    1.76  insn per cycle           (48.88%)
   215.574280795          72,25,655      branch-misses:u                                               (51.58%)
   215.574280795          63,68,371      L1-dcache-load-misses                                         (51.58%)
   215.574280795          20,26,111      L1-icache-load-misses                                         (50.52%)
   215.574280795           1,97,324      dTLB-load-misses                                              (49.24%)
   215.574280795              1,112      dTLB-store-misses                                             (38.11%)
   215.574280795              4,340      iTLB-load-misses                                              (38.11%)
   215.574280795          72,62,777      branch-load-misses                                            (39.16%)
   215.574280795           4,44,590      L2-misses                                                     (40.44%)
   215.574280795       85,45,79,187      cycles:u                                                      (41.26%)
   215.574280795     1,70,29,46,831      instructions:u            #    2.02  insn per cycle           (51.58%)
   215.884470790          71,94,682      branch-misses:u                                               (49.94%)
   215.884470790          70,20,049      L1-dcache-load-misses                                         (48.65%)
   215.884470790          18,44,987      L1-icache-load-misses                                         (48.42%)
   215.884470790           2,15,193      dTLB-load-misses                                              (48.42%)
   215.884470790              1,910      dTLB-store-misses                                             (39.74%)
   215.884470790              4,058      iTLB-load-misses                                              (41.03%)
   215.884470790          69,33,503      branch-load-misses                                            (41.27%)
   215.884470790           5,10,211      L2-misses                                                     (41.27%)
   215.884470790       84,85,75,841      cycles:u                                                      (41.26%)
   215.884470790     1,64,56,76,787      instructions:u            #    1.96  insn per cycle           (51.24%)
   216.194667404          67,36,179      branch-misses:u                                               (48.42%)
   216.194667404          79,74,188      L1-dcache-load-misses                                         (48.42%)
   216.194667404          17,77,627      L1-icache-load-misses                                         (49.35%)
   216.194667404           2,10,497      dTLB-load-misses                                              (50.63%)
   216.194667404              1,090      dTLB-store-misses                                             (41.26%)
   216.194667404              4,992      iTLB-load-misses                                              (41.27%)
   216.194667404          69,24,394      branch-load-misses                                            (41.26%)
   216.194667404           7,65,199      L2-misses                                                     (40.34%)
   216.194667404       85,22,61,357      cycles:u                                                      (39.06%)
   216.194667404     1,65,86,13,217      instructions:u            #    1.97  insn per cycle           (48.42%)
   216.504840159          72,40,278      branch-misses:u                                               (49.94%)
   216.504840159          73,29,179      L1-dcache-load-misses                                         (51.23%)
   216.504840159          18,15,641      L1-icache-load-misses                                         (51.58%)
   216.504840159           2,60,782      dTLB-load-misses                                              (51.58%)
   216.504840159              1,362      dTLB-store-misses                                             (41.04%)
   216.504840159              5,901      iTLB-load-misses                                              (39.75%)
   216.504840159          72,03,167      branch-load-misses                                            (38.47%)
   216.504840159           6,07,096      L2-misses                                                     (38.10%)
   216.504840159       84,98,30,242      cycles:u                                                      (38.32%)
   216.504840159     1,57,80,90,344      instructions:u            #    1.88  insn per cycle           (48.64%)
   216.815033081          67,79,704      branch-misses:u                                               (51.58%)
   216.815033081          98,02,294      L1-dcache-load-misses                                         (50.77%)
   216.815033081          16,23,258      L1-icache-load-misses                                         (50.78%)
   216.815033081           2,57,602      dTLB-load-misses                                              (49.49%)
   216.815033081                553      dTLB-store-misses                                             (38.10%)
   216.815033081              5,017      iTLB-load-misses                                              (38.90%)
   216.815033081          72,86,878      branch-load-misses                                            (38.90%)
   216.815033081           7,72,829      L2-misses                                                     (40.19%)
   216.815033081       85,16,70,681      cycles:u                                                      (41.26%)
   216.815033081     1,57,28,07,385      instructions:u            #    1.87  insn per cycle           (51.58%)
   217.125226342          73,35,851      branch-misses:u                                               (48.90%)
   217.125226342          82,03,979      L1-dcache-load-misses                                         (48.42%)
   217.125226342          15,78,300      L1-icache-load-misses                                         (48.42%)
   217.125226342           2,38,493      dTLB-load-misses                                              (48.52%)
   217.125226342                156      dTLB-store-misses                                             (40.78%)
   217.125226342              3,841      iTLB-load-misses                                              (41.26%)
   217.125226342          74,10,281      branch-load-misses                                            (41.27%)
   217.125226342           5,42,151      L2-misses                                                     (41.27%)
   217.125226342       85,33,55,638      cycles:u                                                      (41.17%)
   217.125226342     1,58,51,38,718      instructions:u            #    1.88  insn per cycle           (50.20%)
#           time             counts unit events
   217.435392480          74,13,852      branch-misses:u                                               (48.41%)
   217.435392480          63,51,901      L1-dcache-load-misses                                         (49.10%)
   217.435392480          11,05,422      L1-icache-load-misses                                         (50.39%)
   217.435392480             66,727      dTLB-load-misses                                              (51.58%)
   217.435392480                 63      dTLB-store-misses                                             (41.27%)
   217.435392480              2,503      iTLB-load-misses                                              (41.27%)
   217.435392480          74,58,378      branch-load-misses                                            (40.58%)
   217.435392480           2,05,796      L2-misses                                                     (39.29%)
   217.435392480       85,23,60,989      cycles:u                                                      (38.10%)
   217.435392480     1,74,16,59,770      instructions:u            #    2.07  insn per cycle           (48.42%)
   217.745589575          76,69,232      branch-misses:u                                               (50.99%)
   217.745589575          75,97,315      L1-dcache-load-misses                                         (51.58%)
   217.745589575          12,10,456      L1-icache-load-misses                                         (51.58%)
   217.745589575             74,511      dTLB-load-misses                                              (51.58%)
   217.745589575                215      dTLB-store-misses                                             (39.99%)
   217.745589575              2,020      iTLB-load-misses                                              (38.71%)
   217.745589575          72,91,980      branch-load-misses                                            (38.11%)
   217.745589575           3,33,056      L2-misses                                                     (38.11%)
   217.745589575       83,96,90,802      cycles:u                                                      (39.37%)
   217.745589575     1,56,14,45,599      instructions:u            #    1.86  insn per cycle           (49.69%)
   218.055766940          73,97,754      branch-misses:u                                               (51.58%)
   218.055766940        1,00,15,951      L1-dcache-load-misses                                         (51.01%)
   218.055766940          12,86,561      L1-icache-load-misses                                         (49.73%)
   218.055766940             54,707      dTLB-load-misses                                              (48.44%)
   218.055766940                430      dTLB-store-misses                                             (38.10%)
   218.055766940              1,802      iTLB-load-misses                                              (38.67%)
   218.055766940          80,05,892      branch-load-misses                                            (39.96%)
   218.055766940           4,13,088      L2-misses                                                     (41.24%)
   218.055766940       85,55,79,152      cycles:u                                                      (41.27%)
   218.055766940     1,29,66,81,661      instructions:u            #    1.54  insn per cycle           (51.58%)
   218.365950863          81,02,291      branch-misses:u                                               (49.13%)
   218.365950863          80,45,350      L1-dcache-load-misses                                         (48.42%)
   218.365950863          13,71,241      L1-icache-load-misses                                         (48.42%)
   218.365950863             77,061      dTLB-load-misses                                              (48.42%)
   218.365950863              1,785      dTLB-store-misses                                             (40.55%)
   218.365950863              2,132      iTLB-load-misses                                              (41.27%)
   218.365950863          80,11,165      branch-load-misses                                            (41.27%)
   218.365950863           4,37,757      L2-misses                                                     (41.26%)
   218.365950863       85,46,87,514      cycles:u                                                      (41.26%)
   218.365950863     1,35,02,21,003      instructions:u            #    1.60  insn per cycle           (50.43%)
   218.676148211          85,55,677      branch-misses:u                                               (48.42%)
   218.676148211        1,47,08,577      L1-dcache-load-misses                                         (48.87%)
   218.676148211           8,90,140      L1-icache-load-misses                                         (50.16%)
   218.676148211           2,50,890      dTLB-load-misses                                              (51.44%)
   218.676148211              1,126      dTLB-store-misses                                             (41.27%)
   218.676148211              5,155      iTLB-load-misses                                              (41.26%)
   218.676148211          84,03,099      branch-load-misses                                            (40.81%)
   218.676148211           6,36,273      L2-misses                                                     (39.53%)
   218.676148211       85,06,77,364      cycles:u                                                      (38.24%)
   218.676148211     1,09,03,96,795      instructions:u            #    1.30  insn per cycle           (48.42%)
   218.986329651          89,06,992      branch-misses:u                                               (50.74%)
   218.986329651        1,55,91,125      L1-dcache-load-misses                                         (51.58%)
   218.986329651           7,79,024      L1-icache-load-misses                                         (51.58%)
   218.986329651           2,88,450      dTLB-load-misses                                              (51.58%)
   218.986329651              1,466      dTLB-store-misses                                             (40.23%)
   218.986329651              3,759      iTLB-load-misses                                              (38.94%)
   218.986329651          89,25,317      branch-load-misses                                            (38.10%)
   218.986329651           7,16,428      L2-misses                                                     (38.10%)
   218.986329651       85,34,09,272      cycles:u                                                      (39.13%)
   218.986329651     1,08,14,22,805      instructions:u            #    1.29  insn per cycle           (49.44%)
   219.296509312          79,94,782      branch-misses:u                                               (51.58%)
   219.296509312        1,31,28,033      L1-dcache-load-misses                                         (51.25%)
   219.296509312           8,68,111      L1-icache-load-misses                                         (49.96%)
   219.296509312           1,83,152      dTLB-load-misses                                              (48.67%)
   219.296509312              1,774      dTLB-store-misses                                             (38.10%)
   219.296509312              3,359      iTLB-load-misses                                              (38.43%)
   219.296509312          78,00,390      branch-load-misses                                            (39.72%)
   219.296509312           6,36,821      L2-misses                                                     (41.01%)
   219.296509312       85,32,14,619      cycles:u                                                      (41.27%)
   219.296509312     1,26,46,97,646      instructions:u            #    1.50  insn per cycle           (51.58%)
   219.606694580          85,58,182      branch-misses:u                                               (49.38%)
   219.606694580        1,21,92,756      L1-dcache-load-misses                                         (48.42%)
   219.606694580          10,61,109      L1-icache-load-misses                                         (48.42%)
   219.606694580           1,74,463      dTLB-load-misses                                              (48.41%)
   219.606694580                875      dTLB-store-misses                                             (40.30%)
   219.606694580              4,517      iTLB-load-misses                                              (41.26%)
   219.606694580          86,50,194      branch-load-misses                                            (41.26%)
   219.606694580           4,91,195      L2-misses                                                     (41.27%)
   219.606694580       85,24,86,220      cycles:u                                                      (41.27%)
   219.606694580     1,18,11,97,571      instructions:u            #    1.40  insn per cycle           (50.68%)
   219.916894905          88,96,844      branch-misses:u                                               (48.42%)
   219.916894905        1,55,59,046      L1-dcache-load-misses                                         (48.63%)
   219.916894905           8,13,901      L1-icache-load-misses                                         (49.92%)
   219.916894905           3,04,294      dTLB-load-misses                                              (51.21%)
   219.916894905              1,318      dTLB-store-misses                                             (41.26%)
   219.916894905              3,952      iTLB-load-misses                                              (41.27%)
   219.916894905          88,93,347      branch-load-misses                                            (41.06%)
   219.916894905           7,26,995      L2-misses                                                     (39.77%)
   219.916894905       84,91,02,597      cycles:u                                                      (38.48%)
   219.916894905     1,06,03,24,966      instructions:u            #    1.26  insn per cycle           (48.42%)
   220.227109774          86,00,953      branch-misses:u                                               (50.50%)
   220.227109774        1,51,46,934      L1-dcache-load-misses                                         (51.58%)
   220.227109774           6,89,520      L1-icache-load-misses                                         (51.58%)
   220.227109774           2,63,254      dTLB-load-misses                                              (51.58%)
   220.227109774              3,147      dTLB-store-misses                                             (40.48%)
   220.227109774              3,799      iTLB-load-misses                                              (39.19%)
   220.227109774          82,83,344      branch-load-misses                                            (38.11%)
   220.227109774           6,92,737      L2-misses                                                     (38.11%)
   220.227109774       85,17,07,982      cycles:u                                                      (38.89%)
   220.227109774     1,17,16,67,393      instructions:u            #    1.39  insn per cycle           (49.20%)
   220.537292945          61,22,266      branch-misses:u                                               (51.58%)
   220.537292945          60,16,157      L1-dcache-load-misses                                         (51.50%)
   220.537292945          11,81,304      L1-icache-load-misses                                         (50.21%)
   220.537292945             40,330      dTLB-load-misses                                              (48.92%)
   220.537292945                259      dTLB-store-misses                                             (38.10%)
   220.537292945              1,312      iTLB-load-misses                                              (38.18%)
   220.537292945          63,43,878      branch-load-misses                                            (39.47%)
   220.537292945           2,93,986      L2-misses                                                     (40.76%)
   220.537292945       85,12,14,518      cycles:u                                                      (41.27%)
   220.537292945     1,89,20,19,210      instructions:u            #    2.25  insn per cycle           (51.58%)
   220.847384159          69,46,634      branch-misses:u                                               (49.61%)
   220.847384159          35,41,305      L1-dcache-load-misses                                         (48.40%)
   220.847384159          12,31,293      L1-icache-load-misses                                         (48.40%)
   220.847384159              7,274      dTLB-load-misses                                              (48.40%)
   220.847384159                149      dTLB-store-misses                                             (40.06%)
   220.847384159              1,022      iTLB-load-misses                                              (41.28%)
   220.847384159          69,73,958      branch-load-misses                                            (41.28%)
   220.847384159             32,866      L2-misses                                                     (41.28%)
   220.847384159       84,91,36,478      cycles:u                                                      (41.28%)
   220.847384159     1,94,44,09,381      instructions:u            #    2.31  insn per cycle           (50.91%)
   221.157567517          83,44,381      branch-misses:u                                               (48.42%)
   221.157567517          60,80,183      L1-dcache-load-misses                                         (48.42%)
   221.157567517          12,43,523      L1-icache-load-misses                                         (49.70%)
   221.157567517              9,331      dTLB-load-misses                                              (50.99%)
   221.157567517                331      dTLB-store-misses                                             (41.27%)
   221.157567517              1,107      iTLB-load-misses                                              (41.27%)
   221.157567517          84,64,522      branch-load-misses                                            (41.27%)
   221.157567517             44,954      L2-misses                                                     (39.99%)
   221.157567517       85,22,03,639      cycles:u                                                      (38.70%)
   221.157567517     1,68,90,18,129      instructions:u            #    2.01  insn per cycle           (48.42%)
   221.467750267          67,62,465      branch-misses:u                                               (50.28%)
   221.467750267          75,76,277      L1-dcache-load-misses                                         (51.57%)
   221.467750267          11,92,249      L1-icache-load-misses                                         (51.58%)
   221.467750267             57,424      dTLB-load-misses                                              (51.58%)
   221.467750267                683      dTLB-store-misses                                             (40.69%)
   221.467750267              1,535      iTLB-load-misses                                              (39.40%)
   221.467750267          66,48,313      branch-load-misses                                            (38.11%)
   221.467750267           6,86,956      L2-misses                                                     (38.11%)
   221.467750267       85,30,66,469      cycles:u                                                      (38.68%)
   221.467750267     1,79,57,37,002      instructions:u            #    2.13  insn per cycle           (48.98%)
   221.777945123          69,87,116      branch-misses:u                                               (51.59%)
   221.777945123          33,20,914      L1-dcache-load-misses                                         (51.58%)
   221.777945123          12,23,217      L1-icache-load-misses                                         (50.42%)
   221.777945123              8,383      dTLB-load-misses                                              (49.13%)
   221.777945123                165      dTLB-store-misses                                             (38.10%)
   221.777945123                868      iTLB-load-misses                                              (38.10%)
   221.777945123          69,19,432      branch-load-misses                                            (39.26%)
   221.777945123             37,495      L2-misses                                                     (40.55%)
   221.777945123       85,14,48,135      cycles:u                                                      (41.26%)
   221.777945123     1,95,27,87,152      instructions:u            #    2.32  insn per cycle           (51.59%)
   222.088124858          75,64,971      branch-misses:u                                               (49.83%)
   222.088124858          48,95,657      L1-dcache-load-misses                                         (48.55%)
   222.088124858          11,51,165      L1-icache-load-misses                                         (48.42%)
   222.088124858              8,837      dTLB-load-misses                                              (48.42%)
   222.088124858                316      dTLB-store-misses                                             (39.84%)
   222.088124858              1,203      iTLB-load-misses                                              (41.14%)
   222.088124858          75,43,546      branch-load-misses                                            (41.27%)
   222.088124858             40,182      L2-misses                                                     (41.26%)
   222.088124858       85,01,43,060      cycles:u                                                      (41.27%)
   222.088124858     1,80,99,18,602      instructions:u            #    2.15  insn per cycle           (51.13%)
   222.398314624          77,74,830      branch-misses:u                                               (48.42%)
   222.398314624          94,38,557      L1-dcache-load-misses                                         (48.42%)
   222.398314624          13,55,372      L1-icache-load-misses                                         (49.46%)
   222.398314624           1,11,868      dTLB-load-misses                                              (50.75%)
   222.398314624              2,457      dTLB-store-misses                                             (41.26%)
   222.398314624              3,671      iTLB-load-misses                                              (41.26%)
   222.398314624          76,63,755      branch-load-misses                                            (41.26%)
   222.398314624           4,20,079      L2-misses                                                     (40.22%)
   222.398314624       85,27,13,391      cycles:u                                                      (38.93%)
   222.398314624     1,57,14,12,741      instructions:u            #    1.87  insn per cycle           (48.42%)
   222.708492352          68,12,019      branch-misses:u                                               (50.04%)
   222.708492352          37,54,353      L1-dcache-load-misses                                         (51.33%)
   222.708492352          18,31,769      L1-icache-load-misses                                         (51.58%)
   222.708492352             57,577      dTLB-load-misses                                              (51.58%)
   222.708492352                 21      dTLB-store-misses                                             (40.93%)
   222.708492352              3,216      iTLB-load-misses                                              (39.64%)
   222.708492352          67,79,895      branch-load-misses                                            (38.35%)
   222.708492352           1,61,566      L2-misses                                                     (38.10%)
   222.708492352       85,15,04,894      cycles:u                                                      (38.43%)
   222.708492352     1,88,97,56,721      instructions:u            #    2.25  insn per cycle           (48.75%)
   223.018667753          57,89,429      branch-misses:u                                               (51.58%)
   223.018667753          64,43,272      L1-dcache-load-misses                                         (51.58%)
   223.018667753          15,49,240      L1-icache-load-misses                                         (50.66%)
   223.018667753           1,07,940      dTLB-load-misses                                              (49.37%)
   223.018667753                572      dTLB-store-misses                                             (38.11%)
   223.018667753              2,482      iTLB-load-misses                                              (38.10%)
   223.018667753          58,72,350      branch-load-misses                                            (39.02%)
   223.018667753           3,51,209      L2-misses                                                     (40.31%)
   223.018667753       81,06,87,418      cycles:u                                                      (41.26%)
   223.018667753     1,77,82,85,708      instructions:u            #    2.11  insn per cycle           (51.58%)
   223.328848382          68,19,067      branch-misses:u                                               (50.07%)
   223.328848382          36,46,400      L1-dcache-load-misses                                         (48.78%)
   223.328848382          18,72,864      L1-icache-load-misses                                         (48.42%)
   223.328848382             62,274      dTLB-load-misses                                              (48.41%)
   223.328848382                 60      dTLB-store-misses                                             (39.61%)
   223.328848382              2,589      iTLB-load-misses                                              (40.89%)
   223.328848382          68,24,212      branch-load-misses                                            (41.26%)
   223.328848382           1,61,389      L2-misses                                                     (41.27%)
   223.328848382       85,26,05,267      cycles:u                                                      (41.27%)
   223.328848382     1,90,02,81,935      instructions:u            #    2.26  insn per cycle           (51.37%)
   223.639036549          71,35,572      branch-misses:u                                               (48.42%)
   223.639036549          67,41,680      L1-dcache-load-misses                                         (48.42%)
   223.639036549          13,85,297      L1-icache-load-misses                                         (49.22%)
   223.639036549             93,083      dTLB-load-misses                                              (50.51%)
   223.639036549              4,153      dTLB-store-misses                                             (41.27%)
   223.639036549              2,947      iTLB-load-misses                                              (41.26%)
   223.639036549          70,38,140      branch-load-misses                                            (41.27%)
   223.639036549           3,04,128      L2-misses                                                     (40.47%)
   223.639036549       85,14,32,206      cycles:u                                                      (39.18%)
   223.639036549     1,72,09,36,982      instructions:u            #    2.05  insn per cycle           (48.42%)
   223.949217929          87,22,502      branch-misses:u                                               (49.81%)
   223.949217929        1,24,80,356      L1-dcache-load-misses                                         (51.10%)
   223.949217929           7,25,398      L1-icache-load-misses                                         (51.58%)
   223.949217929           1,36,947      dTLB-load-misses                                              (51.58%)
   223.949217929                743      dTLB-store-misses                                             (41.17%)
   223.949217929              3,417      iTLB-load-misses                                              (39.88%)
   223.949217929          83,65,936      branch-load-misses                                            (38.59%)
   223.949217929           3,62,454      L2-misses                                                     (38.10%)
   223.949217929       85,25,21,840      cycles:u                                                      (38.20%)
   223.949217929     1,28,53,76,696      instructions:u            #    1.53  insn per cycle           (48.51%)
   224.259399958          81,95,788      branch-misses:u                                               (51.58%)
   224.259399958        1,15,84,608      L1-dcache-load-misses                                         (51.58%)
   224.259399958           9,65,958      L1-icache-load-misses                                         (50.89%)
   224.259399958           1,92,627      dTLB-load-misses                                              (49.60%)
   224.259399958              1,107      dTLB-store-misses                                             (38.10%)
   224.259399958              4,160      iTLB-load-misses                                              (38.10%)
   224.259399958          82,56,119      branch-load-misses                                            (38.79%)
   224.259399958           4,52,412      L2-misses                                                     (40.08%)
   224.259399958       85,29,50,653      cycles:u                                                      (41.27%)
   224.259399958     1,26,79,51,636      instructions:u            #    1.51  insn per cycle           (51.59%)
   224.569574565          81,14,761      branch-misses:u                                               (50.31%)
   224.569574565        1,02,37,999      L1-dcache-load-misses                                         (49.01%)
   224.569574565          11,54,827      L1-icache-load-misses                                         (48.41%)
   224.569574565           3,42,662      dTLB-load-misses                                              (48.41%)
   224.569574565              1,018      dTLB-store-misses                                             (39.37%)
   224.569574565              5,505      iTLB-load-misses                                              (40.67%)
   224.569574565          80,31,721      branch-load-misses                                            (41.27%)
   224.569574565           9,50,115      L2-misses                                                     (41.27%)
   224.569574565       85,09,01,057      cycles:u                                                      (41.27%)
   224.569574565     1,23,47,30,195      instructions:u            #    1.47  insn per cycle           (51.59%)
   224.879749541          80,53,036      branch-misses:u                                               (48.41%)
   224.879749541        1,20,29,585      L1-dcache-load-misses                                         (48.41%)
   224.879749541           7,52,054      L1-icache-load-misses                                         (48.99%)
   224.879749541           1,87,805      dTLB-load-misses                                              (50.28%)
   224.879749541              1,320      dTLB-store-misses                                             (41.27%)
   224.879749541              3,845      iTLB-load-misses                                              (41.27%)
   224.879749541          84,95,106      branch-load-misses                                            (41.27%)
   224.879749541           5,74,991      L2-misses                                                     (40.69%)
   224.879749541       85,07,78,344      cycles:u                                                      (39.40%)
   224.879749541     1,27,90,98,180      instructions:u            #    1.52  insn per cycle           (48.43%)
#           time             counts unit events
   225.189929420          87,91,368      branch-misses:u                                               (49.58%)
   225.189929420        1,22,70,609      L1-dcache-load-misses                                         (50.87%)
   225.189929420           8,42,793      L1-icache-load-misses                                         (51.58%)
   225.189929420           1,33,691      dTLB-load-misses                                              (51.58%)
   225.189929420                785      dTLB-store-misses                                             (41.27%)
   225.189929420              3,742      iTLB-load-misses                                              (40.10%)
   225.189929420          87,82,294      branch-load-misses                                            (38.82%)
   225.189929420           3,71,678      L2-misses                                                     (38.10%)
   225.189929420       85,07,77,729      cycles:u                                                      (38.10%)
   225.189929420     1,23,19,13,244      instructions:u            #    1.46  insn per cycle           (48.42%)
   225.500128914          77,37,215      branch-misses:u                                               (51.59%)
   225.500128914        1,02,18,130      L1-dcache-load-misses                                         (51.58%)
   225.500128914          10,17,784      L1-icache-load-misses                                         (51.12%)
   225.500128914           2,48,269      dTLB-load-misses                                              (49.83%)
   225.500128914              1,577      dTLB-store-misses                                             (38.22%)
   225.500128914              4,928      iTLB-load-misses                                              (38.10%)
   225.500128914          76,98,614      branch-load-misses                                            (38.55%)
   225.500128914           6,73,078      L2-misses                                                     (39.85%)
   225.500128914       85,24,91,883      cycles:u                                                      (41.14%)
   225.500128914     1,33,92,81,849      instructions:u            #    1.59  insn per cycle           (51.46%)
   225.810308529          86,74,798      branch-misses:u                                               (50.54%)
   225.810308529        1,35,46,501      L1-dcache-load-misses                                         (49.25%)
   225.810308529           9,19,146      L1-icache-load-misses                                         (48.42%)
   225.810308529           4,30,659      dTLB-load-misses                                              (48.41%)
   225.810308529              2,432      dTLB-store-misses                                             (39.14%)
   225.810308529              4,850      iTLB-load-misses                                              (40.43%)
   225.810308529          87,26,747      branch-load-misses                                            (41.27%)
   225.810308529          11,33,572      L2-misses                                                     (41.27%)
   225.810308529       84,85,07,270      cycles:u                                                      (41.27%)
   225.810308529     1,09,81,92,500      instructions:u            #    1.30  insn per cycle           (51.58%)
   226.120493355          90,39,922      branch-misses:u                                               (48.42%)
   226.120493355        1,54,51,006      L1-dcache-load-misses                                         (48.42%)
   226.120493355           6,56,397      L1-icache-load-misses                                         (48.75%)
   226.120493355           4,48,247      dTLB-load-misses                                              (50.04%)
   226.120493355              2,573      dTLB-store-misses                                             (41.26%)
   226.120493355              4,674      iTLB-load-misses                                              (41.26%)
   226.120493355          90,31,876      branch-load-misses                                            (41.26%)
   226.120493355          10,92,852      L2-misses                                                     (40.94%)
   226.120493355       85,11,19,440      cycles:u                                                      (39.65%)
   226.120493355       99,40,17,862      instructions:u            #    1.18  insn per cycle           (48.68%)
   226.430702014          88,41,083      branch-misses:u                                               (49.34%)
   226.430702014        1,35,52,223      L1-dcache-load-misses                                         (50.62%)
   226.430702014           7,86,354      L1-icache-load-misses                                         (51.59%)
   226.430702014           3,53,117      dTLB-load-misses                                              (51.59%)
   226.430702014              1,785      dTLB-store-misses                                             (41.27%)
   226.430702014              4,547      iTLB-load-misses                                              (40.35%)
   226.430702014          87,65,664      branch-load-misses                                            (39.06%)
   226.430702014           9,49,267      L2-misses                                                     (38.10%)
   226.430702014       84,94,37,989      cycles:u                                                      (38.10%)
   226.430702014     1,13,31,98,808      instructions:u            #    1.35  insn per cycle           (48.41%)
   226.740897866          85,49,427      branch-misses:u                                               (51.58%)
   226.740897866        1,06,25,174      L1-dcache-load-misses                                         (51.58%)
   226.740897866          13,67,109      L1-icache-load-misses                                         (51.38%)
   226.740897866           2,88,836      dTLB-load-misses                                              (50.09%)
   226.740897866              2,258      dTLB-store-misses                                             (38.48%)
   226.740897866              5,078      iTLB-load-misses                                              (38.10%)
   226.740897866          84,20,400      branch-load-misses                                            (38.31%)
   226.740897866           8,28,711      L2-misses                                                     (39.60%)
   226.740897866       84,95,64,072      cycles:u                                                      (40.88%)
   226.740897866     1,21,01,36,193      instructions:u            #    1.44  insn per cycle           (51.20%)
   227.051064076          91,23,292      branch-misses:u                                               (50.79%)
   227.051064076        1,52,40,675      L1-dcache-load-misses                                         (49.50%)
   227.051064076           7,39,711      L1-icache-load-misses                                         (48.42%)
   227.051064076           4,32,774      dTLB-load-misses                                              (48.41%)
   227.051064076              2,262      dTLB-store-misses                                             (38.89%)
   227.051064076              3,770      iTLB-load-misses                                              (40.18%)
   227.051064076          91,18,140      branch-load-misses                                            (41.27%)
   227.051064076          10,13,041      L2-misses                                                     (41.27%)
   227.051064076       85,12,21,141      cycles:u                                                      (41.27%)
   227.051064076     1,02,87,78,759      instructions:u            #    1.22  insn per cycle           (51.59%)
   227.361248987          89,44,618      branch-misses:u                                               (48.42%)
   227.361248987        1,44,64,363      L1-dcache-load-misses                                         (48.42%)
   227.361248987           6,82,596      L1-icache-load-misses                                         (48.51%)
   227.361248987           4,16,133      dTLB-load-misses                                              (49.80%)
   227.361248987              2,110      dTLB-store-misses                                             (41.27%)
   227.361248987              4,520      iTLB-load-misses                                              (41.26%)
   227.361248987          89,72,633      branch-load-misses                                            (41.26%)
   227.361248987          10,19,242      L2-misses                                                     (41.18%)
   227.361248987       84,92,51,440      cycles:u                                                      (39.89%)
   227.361248987     1,04,99,88,432      instructions:u            #    1.25  insn per cycle           (48.92%)
   227.671375557          88,16,256      branch-misses:u                                               (49.11%)
   227.671375557        1,25,31,136      L1-dcache-load-misses                                         (50.39%)
   227.671375557           9,97,392      L1-icache-load-misses                                         (51.60%)
   227.671375557           3,24,469      dTLB-load-misses                                              (51.60%)
   227.671375557              2,054      dTLB-store-misses                                             (41.28%)
   227.671375557              5,779      iTLB-load-misses                                              (40.58%)
   227.671375557          87,00,777      branch-load-misses                                            (39.29%)
   227.671375557           9,42,202      L2-misses                                                     (38.08%)
   227.671375557       85,08,60,866      cycles:u                                                      (38.08%)
   227.671375557     1,15,30,15,972      instructions:u            #    1.37  insn per cycle           (48.40%)
   227.981569224          85,15,414      branch-misses:u                                               (51.58%)
   227.981569224          97,13,276      L1-dcache-load-misses                                         (51.58%)
   227.981569224          13,79,516      L1-icache-load-misses                                         (51.58%)
   227.981569224           2,19,411      dTLB-load-misses                                              (50.30%)
   227.981569224              1,863      dTLB-store-misses                                             (38.69%)
   227.981569224              3,852      iTLB-load-misses                                              (38.10%)
   227.981569224          85,02,120      branch-load-misses                                            (38.10%)
   227.981569224           7,05,097      L2-misses                                                     (39.38%)
   227.981569224       84,96,39,828      cycles:u                                                      (40.67%)
   227.981569224     1,29,10,59,574      instructions:u            #    1.53  insn per cycle           (50.99%)
   228.291745407          89,38,158      branch-misses:u                                               (51.00%)
   228.291745407          99,74,107      L1-dcache-load-misses                                         (49.71%)
   228.291745407          10,95,972      L1-icache-load-misses                                         (48.42%)
   228.291745407           1,09,204      dTLB-load-misses                                              (48.42%)
   228.291745407                 98      dTLB-store-misses                                             (38.68%)
   228.291745407              2,962      iTLB-load-misses                                              (39.96%)
   228.291745407          89,33,763      branch-load-misses                                            (41.25%)
   228.291745407           3,14,431      L2-misses                                                     (41.27%)
   228.291745407       85,22,19,675      cycles:u                                                      (41.27%)
   228.291745407     1,34,59,96,138      instructions:u            #    1.60  insn per cycle           (51.58%)
   228.601926299          73,40,844      branch-misses:u                                               (48.42%)
   228.601926299        1,16,35,336      L1-dcache-load-misses                                         (48.42%)
   228.601926299          10,74,323      L1-icache-load-misses                                         (48.42%)
   228.601926299           1,55,616      dTLB-load-misses                                              (49.57%)
   228.601926299                872      dTLB-store-misses                                             (41.26%)
   228.601926299              4,127      iTLB-load-misses                                              (41.26%)
   228.601926299          76,25,438      branch-load-misses                                            (41.26%)
   228.601926299           5,94,102      L2-misses                                                     (41.27%)
   228.601926299       84,90,14,381      cycles:u                                                      (40.11%)
   228.601926299     1,46,03,76,219      instructions:u            #    1.74  insn per cycle           (49.14%)
   228.912115800          71,61,270      branch-misses:u                                               (48.88%)
   228.912115800          64,85,845      L1-dcache-load-misses                                         (50.16%)
   228.912115800          18,93,614      L1-icache-load-misses                                         (51.46%)
   228.912115800           2,08,937      dTLB-load-misses                                              (51.59%)
   228.912115800                109      dTLB-store-misses                                             (41.27%)
   228.912115800              3,513      iTLB-load-misses                                              (40.81%)
   228.912115800          70,34,808      branch-load-misses                                            (39.52%)
   228.912115800           4,62,983      L2-misses                                                     (38.22%)
   228.912115800       84,89,35,553      cycles:u                                                      (38.10%)
   228.912115800     1,67,99,03,094      instructions:u            #    2.00  insn per cycle           (48.41%)
   229.222289961          63,69,182      branch-misses:u                                               (51.59%)
   229.222289961          82,02,826      L1-dcache-load-misses                                         (51.59%)
   229.222289961          14,86,924      L1-icache-load-misses                                         (51.58%)
   229.222289961           2,18,867      dTLB-load-misses                                              (50.54%)
   229.222289961              1,006      dTLB-store-misses                                             (38.93%)
   229.222289961              3,955      iTLB-load-misses                                              (38.09%)
   229.222289961          61,91,421      branch-load-misses                                            (38.09%)
   229.222289961           6,48,049      L2-misses                                                     (39.15%)
   229.222289961       85,19,77,490      cycles:u                                                      (40.43%)
   229.222289961     1,72,11,59,183      instructions:u            #    2.04  insn per cycle           (50.75%)
   229.532480795          69,09,011      branch-misses:u                                               (51.24%)
   229.532480795          61,31,167      L1-dcache-load-misses                                         (49.95%)
   229.532480795          18,46,830      L1-icache-load-misses                                         (48.66%)
   229.532480795           1,95,978      dTLB-load-misses                                              (48.42%)
   229.532480795                150      dTLB-store-misses                                             (38.45%)
   229.532480795              5,444      iTLB-load-misses                                              (39.73%)
   229.532480795          69,38,031      branch-load-misses                                            (41.02%)
   229.532480795           4,56,516      L2-misses                                                     (41.26%)
   229.532480795       85,28,26,821      cycles:u                                                      (41.26%)
   229.532480795     1,75,51,86,708      instructions:u            #    2.09  insn per cycle           (51.58%)
   229.842645522          67,61,145      branch-misses:u                                               (48.42%)
   229.842645522        1,06,73,219      L1-dcache-load-misses                                         (48.41%)
   229.842645522          13,32,283      L1-icache-load-misses                                         (48.42%)
   229.842645522           3,55,891      dTLB-load-misses                                              (49.34%)
   229.842645522              1,042      dTLB-store-misses                                             (41.27%)
   229.842645522              4,955      iTLB-load-misses                                              (41.27%)
   229.842645522          66,07,275      branch-load-misses                                            (41.27%)
   229.842645522           9,38,295      L2-misses                                                     (41.27%)
   229.842645522       85,03,95,948      cycles:u                                                      (40.34%)
   229.842645522     1,48,55,39,897      instructions:u            #    1.76  insn per cycle           (49.37%)
   230.152823203          80,47,416      branch-misses:u                                               (48.65%)
   230.152823203          93,09,399      L1-dcache-load-misses                                         (49.94%)
   230.152823203          12,56,120      L1-icache-load-misses                                         (51.23%)
   230.152823203           4,38,800      dTLB-load-misses                                              (51.59%)
   230.152823203                765      dTLB-store-misses                                             (41.27%)
   230.152823203              5,215      iTLB-load-misses                                              (41.03%)
   230.152823203          81,86,764      branch-load-misses                                            (39.74%)
   230.152823203           9,44,414      L2-misses                                                     (38.45%)
   230.152823203       85,31,87,247      cycles:u                                                      (38.09%)
   230.152823203     1,28,95,47,130      instructions:u            #    1.53  insn per cycle           (48.41%)
   230.463014023          70,81,044      branch-misses:u                                               (51.58%)
   230.463014023        1,16,92,482      L1-dcache-load-misses                                         (51.57%)
   230.463014023          13,06,782      L1-icache-load-misses                                         (51.57%)
   230.463014023           3,91,189      dTLB-load-misses                                              (50.76%)
   230.463014023              1,235      dTLB-store-misses                                             (39.16%)
   230.463014023              4,617      iTLB-load-misses                                              (38.11%)
   230.463014023          70,22,911      branch-load-misses                                            (38.11%)
   230.463014023          12,21,689      L2-misses                                                     (38.92%)
   230.463014023       85,37,36,746      cycles:u                                                      (40.21%)
   230.463014023     1,40,61,36,556      instructions:u            #    1.67  insn per cycle           (50.52%)
   230.773192807          79,20,438      branch-misses:u                                               (51.47%)
   230.773192807          91,25,947      L1-dcache-load-misses                                         (50.18%)
   230.773192807          13,83,387      L1-icache-load-misses                                         (48.89%)
   230.773192807           4,28,135      dTLB-load-misses                                              (48.41%)
   230.773192807                659      dTLB-store-misses                                             (38.21%)
   230.773192807              5,727      iTLB-load-misses                                              (39.50%)
   230.773192807          78,89,161      branch-load-misses                                            (40.79%)
   230.773192807           9,35,667      L2-misses                                                     (41.27%)
   230.773192807       85,32,30,423      cycles:u                                                      (41.27%)
   230.773192807     1,35,37,12,069      instructions:u            #    1.61  insn per cycle           (51.59%)
   231.083380014          78,14,968      branch-misses:u                                               (48.42%)
   231.083380014        1,17,05,997      L1-dcache-load-misses                                         (48.42%)
   231.083380014          11,30,071      L1-icache-load-misses                                         (48.42%)
   231.083380014           4,27,682      dTLB-load-misses                                              (49.11%)
   231.083380014                804      dTLB-store-misses                                             (41.26%)
   231.083380014              3,278      iTLB-load-misses                                              (41.27%)
   231.083380014          81,16,522      branch-load-misses                                            (41.26%)
   231.083380014           8,58,130      L2-misses                                                     (41.27%)
   231.083380014       85,36,30,647      cycles:u                                                      (40.58%)
   231.083380014     1,32,44,81,353      instructions:u            #    1.57  insn per cycle           (49.60%)
   231.393569163          71,57,475      branch-misses:u                                               (48.43%)
   231.393569163          59,32,341      L1-dcache-load-misses                                         (49.70%)
   231.393569163          19,23,138      L1-icache-load-misses                                         (50.99%)
   231.393569163           1,81,211      dTLB-load-misses                                              (51.58%)
   231.393569163                 67      dTLB-store-misses                                             (41.27%)
   231.393569163              3,872      iTLB-load-misses                                              (41.27%)
   231.393569163          70,86,096      branch-load-misses                                            (39.99%)
   231.393569163           4,32,683      L2-misses                                                     (38.70%)
   231.393569163       85,48,93,152      cycles:u                                                      (38.10%)
   231.393569163     1,72,42,53,487      instructions:u            #    2.05  insn per cycle           (48.42%)
   231.703751060          70,01,353      branch-misses:u                                               (51.57%)
   231.703751060          61,09,184      L1-dcache-load-misses                                         (51.58%)
   231.703751060          19,47,362      L1-icache-load-misses                                         (51.59%)
   231.703751060           1,93,390      dTLB-load-misses                                              (51.01%)
   231.703751060                898      dTLB-store-misses                                             (39.41%)
   231.703751060              2,925      iTLB-load-misses                                              (38.12%)
   231.703751060          64,18,678      branch-load-misses                                            (38.11%)
   231.703751060           5,19,157      L2-misses                                                     (38.67%)
   231.703751060       85,64,65,544      cycles:u                                                      (39.96%)
   231.703751060     1,72,17,46,601      instructions:u            #    2.05  insn per cycle           (50.27%)
   232.013929534          66,35,704      branch-misses:u                                               (51.59%)
   232.013929534          88,08,796      L1-dcache-load-misses                                         (50.43%)
   232.013929534          17,90,300      L1-icache-load-misses                                         (49.14%)
   232.013929534           2,08,093      dTLB-load-misses                                              (48.41%)
   232.013929534                 94      dTLB-store-misses                                             (38.09%)
   232.013929534              3,003      iTLB-load-misses                                              (39.25%)
   232.013929534          72,33,803      branch-load-misses                                            (40.54%)
   232.013929534           6,85,742      L2-misses                                                     (41.27%)
   232.013929534       85,40,58,195      cycles:u                                                      (41.27%)
   232.013929534     1,68,29,50,835      instructions:u            #    2.00  insn per cycle           (51.59%)
   232.324106456          69,22,984      branch-misses:u                                               (48.54%)
   232.324106456          70,25,932      L1-dcache-load-misses                                         (48.41%)
   232.324106456          17,99,308      L1-icache-load-misses                                         (48.41%)
   232.324106456           2,41,878      dTLB-load-misses                                              (48.87%)
   232.324106456                 80      dTLB-store-misses                                             (41.14%)
   232.324106456              2,810      iTLB-load-misses                                              (41.27%)
   232.324106456          69,37,180      branch-load-misses                                            (41.27%)
   232.324106456           5,76,971      L2-misses                                                     (41.27%)
   232.324106456       85,43,10,669      cycles:u                                                      (40.81%)
   232.324106456     1,63,34,68,432      instructions:u            #    1.94  insn per cycle           (49.84%)
   232.634293462          68,46,341      branch-misses:u                                               (48.42%)
   232.634293462          69,67,273      L1-dcache-load-misses                                         (49.46%)
   232.634293462          17,54,315      L1-icache-load-misses                                         (50.75%)
   232.634293462           2,56,326      dTLB-load-misses                                              (51.58%)
   232.634293462              1,124      dTLB-store-misses                                             (41.26%)
   232.634293462              3,962      iTLB-load-misses                                              (41.26%)
   232.634293462          62,74,747      branch-load-misses                                            (40.22%)
   232.634293462           6,64,242      L2-misses                                                     (38.93%)
   232.634293462       85,43,01,656      cycles:u                                                      (38.10%)
   232.634293462     1,63,46,55,942      instructions:u            #    1.94  insn per cycle           (48.42%)
#           time             counts unit events
   232.944482313          72,07,020      branch-misses:u                                               (51.34%)
   232.944482313          88,21,041      L1-dcache-load-misses                                         (51.58%)
   232.944482313          14,91,313      L1-icache-load-misses                                         (51.58%)
   232.944482313           2,53,526      dTLB-load-misses                                              (51.24%)
   232.944482313                451      dTLB-store-misses                                             (39.64%)
   232.944482313              3,861      iTLB-load-misses                                              (38.35%)
   232.944482313          71,69,550      branch-load-misses                                            (38.11%)
   232.944482313           6,48,003      L2-misses                                                     (38.44%)
   232.944482313       85,38,65,616      cycles:u                                                      (39.73%)
   232.944482313     1,55,98,15,607      instructions:u            #    1.85  insn per cycle           (50.04%)
   233.254662738          87,75,370      branch-misses:u                                               (51.59%)
   233.254662738        1,43,59,633      L1-dcache-load-misses                                         (50.66%)
   233.254662738           7,08,070      L1-icache-load-misses                                         (49.37%)
   233.254662738           2,29,093      dTLB-load-misses                                              (48.42%)
   233.254662738              1,322      dTLB-store-misses                                             (38.10%)
   233.254662738              3,313      iTLB-load-misses                                              (39.02%)
   233.254662738          88,72,337      branch-load-misses                                            (40.31%)
   233.254662738           6,20,788      L2-misses                                                     (41.26%)
   233.254662738       85,40,21,043      cycles:u                                                      (41.26%)
   233.254662738     1,17,80,92,811      instructions:u            #    1.40  insn per cycle           (51.58%)
   233.564847768          78,63,635      branch-misses:u                                               (48.78%)
   233.564847768        1,64,41,217      L1-dcache-load-misses                                         (48.42%)
   233.564847768           5,74,322      L1-icache-load-misses                                         (48.42%)
   233.564847768           2,19,731      dTLB-load-misses                                              (48.63%)
   233.564847768              1,401      dTLB-store-misses                                             (40.89%)
   233.564847768              3,822      iTLB-load-misses                                              (41.26%)
   233.564847768          84,99,662      branch-load-misses                                            (41.26%)
   233.564847768           6,65,233      L2-misses                                                     (41.27%)
   233.564847768       85,20,25,748      cycles:u                                                      (41.05%)
   233.564847768     1,31,37,94,936      instructions:u            #    1.56  insn per cycle           (50.08%)
   233.875038796          81,68,381      branch-misses:u                                               (48.42%)
   233.875038796        1,49,70,405      L1-dcache-load-misses                                         (49.22%)
   233.875038796           6,81,841      L1-icache-load-misses                                         (50.51%)
   233.875038796           2,22,368      dTLB-load-misses                                              (51.58%)
   233.875038796              1,175      dTLB-store-misses                                             (41.26%)
   233.875038796              3,632      iTLB-load-misses                                              (41.26%)
   233.875038796          85,92,271      branch-load-misses                                            (40.46%)
   233.875038796           5,71,560      L2-misses                                                     (39.18%)
   233.875038796       84,58,94,481      cycles:u                                                      (38.11%)
   233.875038796     1,25,36,44,911      instructions:u            #    1.49  insn per cycle           (48.42%)
   234.185221044          85,19,752      branch-misses:u                                               (51.10%)
   234.185221044        1,37,07,984      L1-dcache-load-misses                                         (51.58%)
   234.185221044           7,84,707      L1-icache-load-misses                                         (51.59%)
   234.185221044           1,85,738      dTLB-load-misses                                              (51.48%)
   234.185221044              1,138      dTLB-store-misses                                             (39.87%)
   234.185221044              3,301      iTLB-load-misses                                              (38.59%)
   234.185221044          83,96,450      branch-load-misses                                            (38.10%)
   234.185221044           4,91,004      L2-misses                                                     (38.20%)
   234.185221044       85,31,83,459      cycles:u                                                      (39.49%)
   234.185221044     1,26,03,55,064      instructions:u            #    1.50  insn per cycle           (49.81%)
   234.495399228          86,71,084      branch-misses:u                                               (51.58%)
   234.495399228        1,38,33,720      L1-dcache-load-misses                                         (50.88%)
   234.495399228           7,64,722      L1-icache-load-misses                                         (49.60%)
   234.495399228           1,85,897      dTLB-load-misses                                              (48.41%)
   234.495399228              1,438      dTLB-store-misses                                             (38.10%)
   234.495399228              4,232      iTLB-load-misses                                              (38.79%)
   234.495399228          86,22,072      branch-load-misses                                            (40.08%)
   234.495399228           5,03,247      L2-misses                                                     (41.27%)
   234.495399228       85,05,02,544      cycles:u                                                      (41.27%)
   234.495399228     1,24,12,62,410      instructions:u            #    1.47  insn per cycle           (51.58%)
   234.805577325          88,10,629      branch-misses:u                                               (49.01%)
   234.805577325        1,41,93,214      L1-dcache-load-misses                                         (48.42%)
   234.805577325           6,67,733      L1-icache-load-misses                                         (48.42%)
   234.805577325           2,07,731      dTLB-load-misses                                              (48.41%)
   234.805577325              2,233      dTLB-store-misses                                             (40.66%)
   234.805577325              4,077      iTLB-load-misses                                              (41.27%)
   234.805577325          86,00,497      branch-load-misses                                            (41.27%)
   234.805577325           5,68,396      L2-misses                                                     (41.27%)
   234.805577325       85,16,81,674      cycles:u                                                      (41.28%)
   234.805577325     1,24,51,89,801      instructions:u            #    1.48  insn per cycle           (50.31%)
   235.115755731          87,66,276      branch-misses:u                                               (48.42%)
   235.115755731        1,43,79,639      L1-dcache-load-misses                                         (48.99%)
   235.115755731           7,13,078      L1-icache-load-misses                                         (50.28%)
   235.115755731           2,45,271      dTLB-load-misses                                              (51.57%)
   235.115755731              1,354      dTLB-store-misses                                             (41.27%)
   235.115755731              3,401      iTLB-load-misses                                              (41.27%)
   235.115755731          88,35,314      branch-load-misses                                            (40.69%)
   235.115755731           6,33,094      L2-misses                                                     (39.41%)
   235.115755731       85,21,89,909      cycles:u                                                      (38.12%)
   235.115755731     1,17,48,65,121      instructions:u            #    1.40  insn per cycle           (48.42%)
   235.425936071          81,83,809      branch-misses:u                                               (50.86%)
   235.425936071        1,67,12,152      L1-dcache-load-misses                                         (51.58%)
   235.425936071           5,88,609      L1-icache-load-misses                                         (51.58%)
   235.425936071           2,18,249      dTLB-load-misses                                              (51.58%)
   235.425936071              1,610      dTLB-store-misses                                             (40.11%)
   235.425936071              3,595      iTLB-load-misses                                              (38.82%)
   235.425936071          86,93,026      branch-load-misses                                            (38.11%)
   235.425936071           6,75,274      L2-misses                                                     (38.10%)
   235.425936071       85,01,88,497      cycles:u                                                      (39.26%)
   235.425936071     1,23,44,29,380      instructions:u            #    1.47  insn per cycle           (49.57%)
   235.736116196          84,25,292      branch-misses:u                                               (51.58%)
   235.736116196        1,53,58,970      L1-dcache-load-misses                                         (51.12%)
   235.736116196           7,14,579      L1-icache-load-misses                                         (49.83%)
   235.736116196           2,44,738      dTLB-load-misses                                              (48.54%)
   235.736116196              1,454      dTLB-store-misses                                             (38.10%)
   235.736116196              3,983      iTLB-load-misses                                              (38.56%)
   235.736116196          87,23,879      branch-load-misses                                            (39.85%)
   235.736116196           5,13,268      L2-misses                                                     (41.14%)
   235.736116196       85,15,65,071      cycles:u                                                      (41.27%)
   235.736116196     1,22,39,85,072      instructions:u            #    1.45  insn per cycle           (51.58%)
   236.046310584          85,31,374      branch-misses:u                                               (49.25%)
   236.046310584        1,37,06,879      L1-dcache-load-misses                                         (48.42%)
   236.046310584           7,60,503      L1-icache-load-misses                                         (48.42%)
   236.046310584           1,73,746      dTLB-load-misses                                              (48.42%)
   236.046310584              1,276      dTLB-store-misses                                             (40.43%)
   236.046310584              3,380      iTLB-load-misses                                              (41.26%)
   236.046310584          85,44,565      branch-load-misses                                            (41.26%)
   236.046310584           4,53,698      L2-misses                                                     (41.26%)
   236.046310584       85,40,65,004      cycles:u                                                      (41.26%)
   236.046310584     1,29,06,71,301      instructions:u            #    1.53  insn per cycle           (50.54%)
   236.356488667          87,17,864      branch-misses:u                                               (48.42%)
   236.356488667        1,33,02,226      L1-dcache-load-misses                                         (48.76%)
   236.356488667           7,58,143      L1-icache-load-misses                                         (50.05%)
   236.356488667           1,85,406      dTLB-load-misses                                              (51.33%)
   236.356488667              1,483      dTLB-store-misses                                             (41.27%)
   236.356488667              3,855      iTLB-load-misses                                              (41.27%)
   236.356488667          86,14,944      branch-load-misses                                            (40.93%)
   236.356488667           5,21,911      L2-misses                                                     (39.64%)
   236.356488667       85,03,38,393      cycles:u                                                      (38.36%)
   236.356488667     1,24,99,36,008      instructions:u            #    1.48  insn per cycle           (48.42%)
   236.666683333          74,80,415      branch-misses:u                                               (50.64%)
   236.666683333        1,40,58,457      L1-dcache-load-misses                                         (51.59%)
   236.666683333           8,05,543      L1-icache-load-misses                                         (51.59%)
   236.666683333           2,19,324      dTLB-load-misses                                              (51.58%)
   236.666683333              3,735      dTLB-store-misses                                             (40.34%)
   236.666683333              3,444      iTLB-load-misses                                              (39.05%)
   236.666683333          72,73,113      branch-load-misses                                            (38.10%)
   236.666683333           6,69,871      L2-misses                                                     (38.10%)
   236.666683333       85,29,18,961      cycles:u                                                      (39.02%)
   236.666683333     1,38,41,20,989      instructions:u            #    1.64  insn per cycle           (49.34%)
   236.976858609          63,68,464      branch-misses:u                                               (51.59%)
   236.976858609          42,21,702      L1-dcache-load-misses                                         (51.37%)
   236.976858609          14,69,263      L1-icache-load-misses                                         (50.08%)
   236.976858609           1,24,429      dTLB-load-misses                                              (48.79%)
   236.976858609                795      dTLB-store-misses                                             (38.10%)
   236.976858609              2,761      iTLB-load-misses                                              (38.31%)
   236.976858609          63,92,529      branch-load-misses                                            (39.60%)
   236.976858609           3,07,654      L2-misses                                                     (40.89%)
   236.976858609       85,43,54,176      cycles:u                                                      (41.26%)
   236.976858609     1,94,49,89,673      instructions:u            #    2.31  insn per cycle           (51.58%)
   237.287026523          68,03,519      branch-misses:u                                               (49.49%)
   237.287026523          42,71,006      L1-dcache-load-misses                                         (48.42%)
   237.287026523          16,60,572      L1-icache-load-misses                                         (48.42%)
   237.287026523           1,00,390      dTLB-load-misses                                              (48.41%)
   237.287026523                691      dTLB-store-misses                                             (40.19%)
   237.287026523              3,511      iTLB-load-misses                                              (41.27%)
   237.287026523          67,82,136      branch-load-misses                                            (41.27%)
   237.287026523           2,48,753      L2-misses                                                     (41.27%)
   237.287026523       85,41,64,358      cycles:u                                                      (41.27%)
   237.287026523     1,88,54,47,314      instructions:u            #    2.24  insn per cycle           (50.78%)
   237.597205975          58,97,785      branch-misses:u                                               (48.42%)
   237.597205975          71,14,051      L1-dcache-load-misses                                         (48.53%)
   237.597205975          13,67,835      L1-icache-load-misses                                         (49.82%)
   237.597205975           1,59,263      dTLB-load-misses                                              (51.10%)
   237.597205975                574      dTLB-store-misses                                             (41.26%)
   237.597205975              2,307      iTLB-load-misses                                              (41.26%)
   237.597205975          57,30,307      branch-load-misses                                            (41.16%)
   237.597205975           5,21,297      L2-misses                                                     (39.88%)
   237.597205975       85,36,48,082      cycles:u                                                      (38.59%)
   237.597205975     1,89,34,72,600      instructions:u            #    2.25  insn per cycle           (48.43%)
   237.907382230          65,27,120      branch-misses:u                                               (50.41%)
   237.907382230          41,17,559      L1-dcache-load-misses                                         (51.59%)
   237.907382230          15,29,914      L1-icache-load-misses                                         (51.59%)
   237.907382230           1,11,976      dTLB-load-misses                                              (51.58%)
   237.907382230                305      dTLB-store-misses                                             (40.57%)
   237.907382230              2,665      iTLB-load-misses                                              (39.28%)
   237.907382230          65,26,158      branch-load-misses                                            (38.09%)
   237.907382230           2,78,269      L2-misses                                                     (38.10%)
   237.907382230       85,63,40,904      cycles:u                                                      (38.79%)
   237.907382230     1,94,15,78,914      instructions:u            #    2.31  insn per cycle           (49.11%)
   238.217567676          73,74,666      branch-misses:u                                               (51.58%)
   238.217567676        1,01,06,193      L1-dcache-load-misses                                         (51.58%)
   238.217567676          12,35,141      L1-icache-load-misses                                         (50.30%)
   238.217567676           3,07,136      dTLB-load-misses                                              (49.01%)
   238.217567676              2,159      dTLB-store-misses                                             (38.10%)
   238.217567676              2,805      iTLB-load-misses                                              (38.10%)
   238.217567676          70,78,693      branch-load-misses                                            (39.38%)
   238.217567676           7,26,691      L2-misses                                                     (40.67%)
   238.217567676       85,44,93,626      cycles:u                                                      (41.27%)
   238.217567676     1,50,36,31,669      instructions:u            #    1.79  insn per cycle           (51.58%)
   238.527752491          83,94,644      branch-misses:u                                               (49.71%)
   238.527752491          84,36,059      L1-dcache-load-misses                                         (48.42%)
   238.527752491          12,93,704      L1-icache-load-misses                                         (48.41%)
   238.527752491           3,29,902      dTLB-load-misses                                              (48.41%)
   238.527752491              1,671      dTLB-store-misses                                             (39.97%)
   238.527752491              5,730      iTLB-load-misses                                              (41.26%)
   238.527752491          83,77,055      branch-load-misses                                            (41.27%)
   238.527752491           7,84,001      L2-misses                                                     (41.27%)
   238.527752491       85,11,50,138      cycles:u                                                      (41.27%)
   238.527752491     1,32,72,92,147      instructions:u            #    1.58  insn per cycle           (51.01%)
   238.837934524          83,57,106      branch-misses:u                                               (48.42%)
   238.837934524          80,01,769      L1-dcache-load-misses                                         (48.42%)
   238.837934524          11,53,899      L1-icache-load-misses                                         (49.58%)
   238.837934524           3,05,393      dTLB-load-misses                                              (50.87%)
   238.837934524              1,841      dTLB-store-misses                                             (41.27%)
   238.837934524              4,858      iTLB-load-misses                                              (41.27%)
   238.837934524          83,73,003      branch-load-misses                                            (41.27%)
   238.837934524           7,34,921      L2-misses                                                     (40.11%)
   238.837934524       85,14,03,984      cycles:u                                                      (38.82%)
   238.837934524     1,38,74,44,695      instructions:u            #    1.65  insn per cycle           (48.42%)
   239.148115806          73,29,361      branch-misses:u                                               (50.17%)
   239.148115806        1,09,93,674      L1-dcache-load-misses                                         (51.45%)
   239.148115806          11,48,728      L1-icache-load-misses                                         (51.58%)
   239.148115806           3,44,110      dTLB-load-misses                                              (51.58%)
   239.148115806              1,031      dTLB-store-misses                                             (40.81%)
   239.148115806              4,250      iTLB-load-misses                                              (39.52%)
   239.148115806          75,75,826      branch-load-misses                                            (38.23%)
   239.148115806          13,82,324      L2-misses                                                     (38.11%)
   239.148115806       85,49,48,430      cycles:u                                                      (38.56%)
   239.148115806     1,39,24,74,590      instructions:u            #    1.65  insn per cycle           (48.87%)
   239.458305071          84,02,179      branch-misses:u                                               (51.58%)
   239.458305071          85,08,635      L1-dcache-load-misses                                         (51.58%)
   239.458305071          13,42,623      L1-icache-load-misses                                         (50.54%)
   239.458305071           3,28,309      dTLB-load-misses                                              (49.26%)
   239.458305071                472      dTLB-store-misses                                             (38.10%)
   239.458305071              4,613      iTLB-load-misses                                              (38.10%)
   239.458305071          83,45,440      branch-load-misses                                            (39.14%)
   239.458305071           8,13,998      L2-misses                                                     (40.42%)
   239.458305071       85,16,93,396      cycles:u                                                      (41.26%)
   239.458305071     1,32,37,80,939      instructions:u            #    1.57  insn per cycle           (51.58%)
   239.768505499          84,05,811      branch-misses:u                                               (49.95%)
   239.768505499          78,46,785      L1-dcache-load-misses                                         (48.67%)
   239.768505499          11,79,825      L1-icache-load-misses                                         (48.42%)
   239.768505499           2,95,598      dTLB-load-misses                                              (48.42%)
   239.768505499                543      dTLB-store-misses                                             (39.73%)
   239.768505499              3,888      iTLB-load-misses                                              (41.02%)
   239.768505499          83,04,813      branch-load-misses                                            (41.26%)
   239.768505499           7,06,602      L2-misses                                                     (41.26%)
   239.768505499       85,53,03,952      cycles:u                                                      (41.26%)
   239.768505499     1,41,56,24,580      instructions:u            #    1.68  insn per cycle           (51.25%)
   240.078673869          67,78,279      branch-misses:u                                               (48.41%)
   240.078673869        1,14,30,962      L1-dcache-load-misses                                         (48.41%)
   240.078673869          10,78,317      L1-icache-load-misses                                         (49.34%)
   240.078673869           1,27,343      dTLB-load-misses                                              (50.63%)
   240.078673869              1,596      dTLB-store-misses                                             (41.27%)
   240.078673869              2,980      iTLB-load-misses                                              (41.27%)
   240.078673869          67,62,842      branch-load-misses                                            (41.27%)
   240.078673869           4,46,566      L2-misses                                                     (40.35%)
   240.078673869       85,21,91,461      cycles:u                                                      (39.06%)
   240.078673869     1,30,64,32,841      instructions:u            #    1.55  insn per cycle           (48.42%)
   240.388862543          72,74,235      branch-misses:u                                               (49.93%)
   240.388862543          95,80,308      L1-dcache-load-misses                                         (51.22%)
   240.388862543          12,39,704      L1-icache-load-misses                                         (51.58%)
   240.388862543             41,446      dTLB-load-misses                                              (51.58%)
   240.388862543                280      dTLB-store-misses                                             (41.05%)
   240.388862543              2,852      iTLB-load-misses                                              (39.76%)
   240.388862543          73,26,272      branch-load-misses                                            (38.47%)
   240.388862543           1,73,243      L2-misses                                                     (38.10%)
   240.388862543       85,66,17,414      cycles:u                                                      (38.32%)
   240.388862543     1,17,43,32,960      instructions:u            #    1.39  insn per cycle           (48.63%)
#           time             counts unit events
   240.699043193          79,66,583      branch-misses:u                                               (51.59%)
   240.699043193          74,43,750      L1-dcache-load-misses                                         (51.58%)
   240.699043193          11,15,201      L1-icache-load-misses                                         (50.78%)
   240.699043193             36,910      dTLB-load-misses                                              (49.48%)
   240.699043193                370      dTLB-store-misses                                             (38.10%)
   240.699043193              2,703      iTLB-load-misses                                              (38.10%)
   240.699043193          81,00,216      branch-load-misses                                            (38.90%)
   240.699043193           1,54,088      L2-misses                                                     (40.19%)
   240.699043193       85,54,24,099      cycles:u                                                      (41.27%)
   240.699043193     1,34,03,33,493      instructions:u            #    1.59  insn per cycle           (51.59%)
   241.009240131          69,30,421      branch-misses:u                                               (50.19%)
   241.009240131        1,14,09,118      L1-dcache-load-misses                                         (48.91%)
   241.009240131           9,20,876      L1-icache-load-misses                                         (48.42%)
   241.009240131             85,661      dTLB-load-misses                                              (48.42%)
   241.009240131                536      dTLB-store-misses                                             (39.49%)
   241.009240131              3,033      iTLB-load-misses                                              (40.78%)
   241.009240131          71,09,594      branch-load-misses                                            (41.26%)
   241.009240131           5,65,822      L2-misses                                                     (41.26%)
   241.009240131       85,07,86,058      cycles:u                                                      (41.26%)
   241.009240131     1,25,18,33,023      instructions:u            #    1.49  insn per cycle           (51.49%)
   241.319401168          75,35,684      branch-misses:u                                               (48.42%)
   241.319401168          95,18,172      L1-dcache-load-misses                                         (48.42%)
   241.319401168          11,81,923      L1-icache-load-misses                                         (49.11%)
   241.319401168             50,853      dTLB-load-misses                                              (50.40%)
   241.319401168                329      dTLB-store-misses                                             (41.27%)
   241.319401168              3,225      iTLB-load-misses                                              (41.27%)
   241.319401168          75,37,530      branch-load-misses                                            (41.27%)
   241.319401168           1,72,173      L2-misses                                                     (40.57%)
   241.319401168       85,30,79,434      cycles:u                                                      (39.29%)
   241.319401168     1,12,88,32,342      instructions:u            #    1.34  insn per cycle           (48.41%)
   241.629578504          73,97,848      branch-misses:u                                               (49.70%)
   241.629578504          83,09,674      L1-dcache-load-misses                                         (50.98%)
   241.629578504          11,94,801      L1-icache-load-misses                                         (51.58%)
   241.629578504             34,805      dTLB-load-misses                                              (51.58%)
   241.629578504                227      dTLB-store-misses                                             (41.27%)
   241.629578504              2,212      iTLB-load-misses                                              (39.99%)
   241.629578504          73,97,221      branch-load-misses                                            (38.70%)
   241.629578504           1,48,246      L2-misses                                                     (38.10%)
   241.629578504       85,40,07,344      cycles:u                                                      (38.10%)
   241.629578504     1,22,17,22,181      instructions:u            #    1.45  insn per cycle           (48.42%)
   241.939748663          80,44,008      branch-misses:u                                               (51.58%)
   241.939748663          83,60,872      L1-dcache-load-misses                                         (51.58%)
   241.939748663          10,53,831      L1-icache-load-misses                                         (51.01%)
   241.939748663             48,862      dTLB-load-misses                                              (49.72%)
   241.939748663                333      dTLB-store-misses                                             (38.12%)
   241.939748663              2,934      iTLB-load-misses                                              (38.10%)
   241.939748663          80,55,639      branch-load-misses                                            (38.68%)
   241.939748663           1,70,854      L2-misses                                                     (39.96%)
   241.939748663       85,41,51,119      cycles:u                                                      (41.25%)
   241.939748663     1,23,25,10,937      instructions:u            #    1.46  insn per cycle           (51.56%)
   242.249932532          74,19,921      branch-misses:u                                               (50.42%)
   242.249932532          89,15,324      L1-dcache-load-misses                                         (49.13%)
   242.249932532          11,69,082      L1-icache-load-misses                                         (48.42%)
   242.249932532             75,077      dTLB-load-misses                                              (48.42%)
   242.249932532                494      dTLB-store-misses                                             (39.26%)
   242.249932532              2,759      iTLB-load-misses                                              (40.55%)
   242.249932532          72,40,464      branch-load-misses                                            (41.26%)
   242.249932532           6,90,681      L2-misses                                                     (41.26%)
   242.249932532       85,45,16,694      cycles:u                                                      (41.27%)
   242.249932532     1,48,51,51,582      instructions:u            #    1.76  insn per cycle           (51.58%)
   242.560113178          85,18,662      branch-misses:u                                               (48.42%)
   242.560113178          82,84,000      L1-dcache-load-misses                                         (48.41%)
   242.560113178          12,03,861      L1-icache-load-misses                                         (48.87%)
   242.560113178             64,330      dTLB-load-misses                                              (50.16%)
   242.560113178                424      dTLB-store-misses                                             (41.26%)
   242.560113178              2,990      iTLB-load-misses                                              (41.27%)
   242.560113178          84,79,904      branch-load-misses                                            (41.27%)
   242.560113178           1,87,025      L2-misses                                                     (40.81%)
   242.560113178       84,94,58,734      cycles:u                                                      (39.52%)
   242.560113178     1,24,89,63,616      instructions:u            #    1.48  insn per cycle           (48.55%)
   242.870301437          74,30,652      branch-misses:u                                               (49.47%)
   242.870301437        1,23,36,711      L1-dcache-load-misses                                         (50.75%)
   242.870301437          10,73,210      L1-icache-load-misses                                         (51.58%)
   242.870301437             81,678      dTLB-load-misses                                              (51.58%)
   242.870301437                833      dTLB-store-misses                                             (41.26%)
   242.870301437              2,563      iTLB-load-misses                                              (40.22%)
   242.870301437          74,26,521      branch-load-misses                                            (38.93%)
   242.870301437           3,65,854      L2-misses                                                     (38.10%)
   242.870301437       85,22,34,190      cycles:u                                                      (38.10%)
   242.870301437     1,24,54,30,081      instructions:u            #    1.48  insn per cycle           (48.42%)
   243.180493581          81,71,105      branch-misses:u                                               (51.58%)
   243.180493581          71,92,905      L1-dcache-load-misses                                         (51.58%)
   243.180493581          12,89,583      L1-icache-load-misses                                         (51.24%)
   243.180493581             51,851      dTLB-load-misses                                              (49.95%)
   243.180493581                404      dTLB-store-misses                                             (38.35%)
   243.180493581              2,291      iTLB-load-misses                                              (38.11%)
   243.180493581          80,55,683      branch-load-misses                                            (38.44%)
   243.180493581           1,39,669      L2-misses                                                     (39.73%)
   243.180493581       85,39,44,891      cycles:u                                                      (41.02%)
   243.180493581     1,43,24,89,615      instructions:u            #    1.70  insn per cycle           (51.33%)
   243.490657744          85,99,312      branch-misses:u                                               (50.65%)
   243.490657744          89,93,675      L1-dcache-load-misses                                         (49.36%)
   243.490657744          11,42,870      L1-icache-load-misses                                         (48.42%)
   243.490657744             58,744      dTLB-load-misses                                              (48.41%)
   243.490657744                643      dTLB-store-misses                                             (39.03%)
   243.490657744              3,306      iTLB-load-misses                                              (40.32%)
   243.490657744          86,10,015      branch-load-misses                                            (41.27%)
   243.490657744           1,81,942      L2-misses                                                     (41.27%)
   243.490657744       85,18,59,753      cycles:u                                                      (41.27%)
   243.490657744     1,21,98,87,175      instructions:u            #    1.45  insn per cycle           (51.58%)
   243.800862520          83,10,847      branch-misses:u                                               (48.42%)
   243.800862520          93,02,249      L1-dcache-load-misses                                         (48.43%)
   243.800862520          13,66,197      L1-icache-load-misses                                         (48.65%)
   243.800862520           1,08,769      dTLB-load-misses                                              (49.93%)
   243.800862520              3,496      dTLB-store-misses                                             (41.27%)
   243.800862520              3,306      iTLB-load-misses                                              (41.26%)
   243.800862520          83,24,890      branch-load-misses                                            (41.25%)
   243.800862520           3,38,341      L2-misses                                                     (41.04%)
   243.800862520       85,03,49,731      cycles:u                                                      (39.75%)
   243.800862520     1,31,01,68,074      instructions:u            #    1.56  insn per cycle           (48.78%)
   244.111035530          76,95,080      branch-misses:u                                               (49.23%)
   244.111035530          87,82,618      L1-dcache-load-misses                                         (50.51%)
   244.111035530          14,12,941      L1-icache-load-misses                                         (51.59%)
   244.111035530           1,05,212      dTLB-load-misses                                              (51.58%)
   244.111035530              1,662      dTLB-store-misses                                             (41.27%)
   244.111035530              2,654      iTLB-load-misses                                              (40.46%)
   244.111035530          75,07,260      branch-load-misses                                            (39.17%)
   244.111035530           5,00,601      L2-misses                                                     (38.10%)
   244.111035530       84,93,97,857      cycles:u                                                      (38.10%)
   244.111035530     1,32,91,51,139      instructions:u            #    1.58  insn per cycle           (48.41%)
   244.421205145          83,04,043      branch-misses:u                                               (51.59%)
   244.421205145          90,35,351      L1-dcache-load-misses                                         (51.59%)
   244.421205145          12,27,581      L1-icache-load-misses                                         (51.49%)
   244.421205145             41,424      dTLB-load-misses                                              (50.19%)
   244.421205145                396      dTLB-store-misses                                             (38.59%)
   244.421205145              2,897      iTLB-load-misses                                              (38.10%)
   244.421205145          82,48,230      branch-load-misses                                            (38.20%)
   244.421205145           1,68,353      L2-misses                                                     (39.48%)
   244.421205145       84,99,65,398      cycles:u                                                      (40.77%)
   244.421205145     1,20,42,00,654      instructions:u            #    1.43  insn per cycle           (51.09%)
   244.731375484          83,61,275      branch-misses:u                                               (50.89%)
   244.731375484          77,33,911      L1-dcache-load-misses                                         (49.59%)
   244.731375484          12,99,466      L1-icache-load-misses                                         (48.42%)
   244.731375484             40,514      dTLB-load-misses                                              (48.42%)
   244.731375484                234      dTLB-store-misses                                             (38.79%)
   244.731375484              3,205      iTLB-load-misses                                              (40.08%)
   244.731375484          84,09,246      branch-load-misses                                            (41.26%)
   244.731375484           1,59,812      L2-misses                                                     (41.27%)
   244.731375484       85,27,14,923      cycles:u                                                      (41.27%)
   244.731375484     1,23,00,23,382      instructions:u            #    1.46  insn per cycle           (51.58%)
   245.041549082          76,38,574      branch-misses:u                                               (48.42%)
   245.041549082        1,02,43,913      L1-dcache-load-misses                                         (48.42%)
   245.041549082          11,21,752      L1-icache-load-misses                                         (48.42%)
   245.041549082             69,504      dTLB-load-misses                                              (49.70%)
   245.041549082                392      dTLB-store-misses                                             (41.27%)
   245.041549082              2,549      iTLB-load-misses                                              (41.27%)
   245.041549082          81,06,771      branch-load-misses                                            (41.27%)
   245.041549082           4,25,465      L2-misses                                                     (41.27%)
   245.041549082       85,26,92,064      cycles:u                                                      (39.99%)
   245.041549082     1,31,76,27,506      instructions:u            #    1.56  insn per cycle           (49.02%)
   245.351705290          84,46,912      branch-misses:u                                               (49.01%)
   245.351705290          86,22,935      L1-dcache-load-misses                                         (50.29%)
   245.351705290          11,86,591      L1-icache-load-misses                                         (51.58%)
   245.351705290             39,892      dTLB-load-misses                                              (51.58%)
   245.351705290                358      dTLB-store-misses                                             (41.27%)
   245.351705290              2,327      iTLB-load-misses                                              (40.68%)
   245.351705290          85,96,225      branch-load-misses                                            (39.39%)
   245.351705290           1,61,126      L2-misses                                                     (38.11%)
   245.351705290       85,33,86,802      cycles:u                                                      (38.10%)
   245.351705290     1,16,92,30,038      instructions:u            #    1.39  insn per cycle           (48.42%)
   245.661855975          78,87,866      branch-misses:u                                               (51.59%)
   245.661855975        1,00,74,408      L1-dcache-load-misses                                         (51.58%)
   245.661855975          11,92,915      L1-icache-load-misses                                         (51.59%)
   245.661855975             78,265      dTLB-load-misses                                              (50.40%)
   245.661855975                513      dTLB-store-misses                                             (38.79%)
   245.661855975              2,559      iTLB-load-misses                                              (38.10%)
   245.661855975          71,79,925      branch-load-misses                                            (38.10%)
   245.661855975           3,27,163      L2-misses                                                     (39.28%)
   245.661855975       85,47,00,390      cycles:u                                                      (40.57%)
   245.661855975     1,17,82,85,997      instructions:u            #    1.40  insn per cycle           (50.89%)
   245.972002717          83,19,465      branch-misses:u                                               (51.09%)
   245.972002717          92,76,542      L1-dcache-load-misses                                         (49.80%)
   245.972002717          13,69,420      L1-icache-load-misses                                         (48.51%)
   245.972002717             57,483      dTLB-load-misses                                              (48.41%)
   245.972002717              1,057      dTLB-store-misses                                             (38.59%)
   245.972002717              2,447      iTLB-load-misses                                              (39.88%)
   245.972002717          84,06,417      branch-load-misses                                            (41.17%)
   245.972002717           1,10,106      L2-misses                                                     (41.27%)
   245.972002717       85,41,14,951      cycles:u                                                      (41.27%)
   245.972002717     1,33,61,89,044      instructions:u            #    1.59  insn per cycle           (51.59%)
   246.282170675          78,39,243      branch-misses:u                                               (48.42%)
   246.282170675          78,02,766      L1-dcache-load-misses                                         (48.42%)
   246.282170675          15,21,892      L1-icache-load-misses                                         (48.42%)
   246.282170675             80,093      dTLB-load-misses                                              (49.50%)
   246.282170675                840      dTLB-store-misses                                             (41.26%)
   246.282170675              3,065      iTLB-load-misses                                              (41.26%)
   246.282170675          74,20,508      branch-load-misses                                            (41.26%)
   246.282170675           3,52,911      L2-misses                                                     (41.27%)
   246.282170675       85,06,67,518      cycles:u                                                      (40.19%)
   246.282170675     1,37,48,53,579      instructions:u            #    1.63  insn per cycle           (49.22%)
   246.592345002          80,69,985      branch-misses:u                                               (48.80%)
   246.592345002        1,03,08,742      L1-dcache-load-misses                                         (50.08%)
   246.592345002          12,95,985      L1-icache-load-misses                                         (51.38%)
   246.592345002             60,093      dTLB-load-misses                                              (51.58%)
   246.592345002                 67      dTLB-store-misses                                             (41.27%)
   246.592345002              3,495      iTLB-load-misses                                              (40.88%)
   246.592345002          82,28,204      branch-load-misses                                            (39.60%)
   246.592345002           1,16,769      L2-misses                                                     (38.31%)
   246.592345002       84,97,05,219      cycles:u                                                      (38.10%)
   246.592345002     1,26,85,03,569      instructions:u            #    1.51  insn per cycle           (48.42%)
   246.902496433          81,73,698      branch-misses:u                                               (51.58%)
   246.902496433          78,11,375      L1-dcache-load-misses                                         (51.58%)
   246.902496433          15,25,810      L1-icache-load-misses                                         (51.58%)
   246.902496433             72,032      dTLB-load-misses                                              (50.60%)
   246.902496433                402      dTLB-store-misses                                             (39.00%)
   246.902496433              3,351      iTLB-load-misses                                              (38.10%)
   246.902496433          81,49,613      branch-load-misses                                            (38.10%)
   246.902496433           1,16,112      L2-misses                                                     (39.08%)
   246.902496433       85,27,32,332      cycles:u                                                      (40.37%)
   246.902496433     1,34,34,38,293      instructions:u            #    1.59  insn per cycle           (50.68%)
   247.212654964          81,69,306      branch-misses:u                                               (51.29%)
   247.212654964          88,98,605      L1-dcache-load-misses                                         (50.00%)
   247.212654964          13,98,309      L1-icache-load-misses                                         (48.72%)
   247.212654964             53,240      dTLB-load-misses                                              (48.41%)
   247.212654964              2,485      dTLB-store-misses                                             (38.38%)
   247.212654964              1,918      iTLB-load-misses                                              (39.67%)
   247.212654964          81,33,943      branch-load-misses                                            (40.97%)
   247.212654964           5,06,544      L2-misses                                                     (41.27%)
   247.212654964       85,39,91,261      cycles:u                                                      (41.27%)
   247.212654964     1,56,92,92,467      instructions:u            #    1.86  insn per cycle           (51.58%)
   247.522802215          79,46,715      branch-misses:u                                               (48.42%)
   247.522802215          53,48,808      L1-dcache-load-misses                                         (48.42%)
   247.522802215          16,04,391      L1-icache-load-misses                                         (48.42%)
   247.522802215             26,934      dTLB-load-misses                                              (49.30%)
   247.522802215                113      dTLB-store-misses                                             (41.27%)
   247.522802215              1,752      iTLB-load-misses                                              (41.27%)
   247.522802215          79,24,168      branch-load-misses                                            (41.27%)
   247.522802215           1,07,413      L2-misses                                                     (41.27%)
   247.522802215       85,12,92,005      cycles:u                                                      (40.39%)
   247.522802215     1,70,41,36,740      instructions:u            #    2.02  insn per cycle           (49.42%)
   247.832948913          76,47,593      branch-misses:u                                               (48.60%)
   247.832948913          61,29,325      L1-dcache-load-misses                                         (49.90%)
   247.832948913          12,09,033      L1-icache-load-misses                                         (51.18%)
   247.832948913             22,717      dTLB-load-misses                                              (51.59%)
   247.832948913                472      dTLB-store-misses                                             (41.27%)
   247.832948913              1,492      iTLB-load-misses                                              (41.08%)
   247.832948913          76,24,711      branch-load-misses                                            (39.79%)
   247.832948913           1,43,971      L2-misses                                                     (38.50%)
   247.832948913       85,16,87,374      cycles:u                                                      (38.09%)
   247.832948913     1,77,35,77,979      instructions:u            #    2.11  insn per cycle           (48.41%)
   248.143099700          78,45,066      branch-misses:u                                               (51.59%)
   248.143099700          89,44,120      L1-dcache-load-misses                                         (51.59%)
   248.143099700          12,15,586      L1-icache-load-misses                                         (51.59%)
   248.143099700             63,863      dTLB-load-misses                                              (50.80%)
   248.143099700                619      dTLB-store-misses                                             (39.19%)
   248.143099700              2,945      iTLB-load-misses                                              (38.10%)
   248.143099700          76,08,288      branch-load-misses                                            (38.09%)
   248.143099700           7,88,644      L2-misses                                                     (38.88%)
   248.143099700       85,22,95,215      cycles:u                                                      (40.17%)
   248.143099700     1,55,89,22,346      instructions:u            #    1.85  insn per cycle           (50.48%)
#           time             counts unit events
   248.453257048          83,02,510      branch-misses:u                                               (51.49%)
   248.453257048          61,41,010      L1-dcache-load-misses                                         (50.20%)
   248.453257048          16,63,760      L1-icache-load-misses                                         (48.92%)
   248.453257048             24,764      dTLB-load-misses                                              (48.41%)
   248.453257048                 86      dTLB-store-misses                                             (38.19%)
   248.453257048              1,656      iTLB-load-misses                                              (39.48%)
   248.453257048          83,43,610      branch-load-misses                                            (40.77%)
   248.453257048           1,12,545      L2-misses                                                     (41.27%)
   248.453257048       85,01,80,432      cycles:u                                                      (41.27%)
   248.453257048     1,66,89,62,598      instructions:u            #    1.98  insn per cycle           (51.58%)
   248.763405743          75,73,856      branch-misses:u                                               (48.41%)
   248.763405743          53,42,273      L1-dcache-load-misses                                         (48.41%)
   248.763405743          13,02,266      L1-icache-load-misses                                         (48.41%)
   248.763405743             21,772      dTLB-load-misses                                              (49.10%)
   248.763405743                172      dTLB-store-misses                                             (41.27%)
   248.763405743              1,441      iTLB-load-misses                                              (41.27%)
   248.763405743          76,31,853      branch-load-misses                                            (41.27%)
   248.763405743           1,06,241      L2-misses                                                     (41.27%)
   248.763405743       85,19,46,842      cycles:u                                                      (40.59%)
   248.763405743     1,81,06,06,307      instructions:u            #    2.15  insn per cycle           (49.61%)
   249.073560161          75,50,352      branch-misses:u                                               (48.42%)
   249.073560161          88,85,264      L1-dcache-load-misses                                         (49.70%)
   249.073560161          11,19,765      L1-icache-load-misses                                         (50.99%)
   249.073560161             65,321      dTLB-load-misses                                              (51.59%)
   249.073560161              1,034      dTLB-store-misses                                             (41.27%)
   249.073560161              1,786      iTLB-load-misses                                              (41.26%)
   249.073560161          75,20,109      branch-load-misses                                            (39.98%)
   249.073560161           7,30,596      L2-misses                                                     (38.70%)
   249.073560161       84,88,34,013      cycles:u                                                      (38.09%)
   249.073560161     1,60,32,00,302      instructions:u            #    1.90  insn per cycle           (48.41%)
   249.383747622          74,27,315      branch-misses:u                                               (51.59%)
   249.383747622          52,13,737      L1-dcache-load-misses                                         (51.59%)
   249.383747622          18,73,087      L1-icache-load-misses                                         (51.59%)
   249.383747622             10,888      dTLB-load-misses                                              (51.01%)
   249.383747622                159      dTLB-store-misses                                             (39.39%)
   249.383747622              1,621      iTLB-load-misses                                              (38.11%)
   249.383747622          75,59,843      branch-load-misses                                            (38.10%)
   249.383747622           1,55,020      L2-misses                                                     (38.67%)
   249.383747622       85,16,37,344      cycles:u                                                      (39.97%)
   249.383747622     1,76,82,28,193      instructions:u            #    2.10  insn per cycle           (50.29%)
   249.693932296          94,11,732      branch-misses:u                                               (51.59%)
   249.693932296          71,12,013      L1-dcache-load-misses                                         (50.42%)
   249.693932296          13,56,161      L1-icache-load-misses                                         (49.13%)
   249.693932296             10,316      dTLB-load-misses                                              (48.42%)
   249.693932296                238      dTLB-store-misses                                             (38.09%)
   249.693932296              1,087      iTLB-load-misses                                              (39.26%)
   249.693932296          92,28,274      branch-load-misses                                            (40.55%)
   249.693932296             47,967      L2-misses                                                     (41.27%)
   249.693932296       85,39,39,107      cycles:u                                                      (41.27%)
   249.693932296     1,50,54,82,981      instructions:u            #    1.79  insn per cycle           (51.58%)
   250.004108720          69,33,813      branch-misses:u                                               (48.55%)
   250.004108720          75,94,634      L1-dcache-load-misses                                         (48.41%)
   250.004108720          16,62,790      L1-icache-load-misses                                         (48.41%)
   250.004108720             55,803      dTLB-load-misses                                              (48.87%)
   250.004108720                564      dTLB-store-misses                                             (41.13%)
   250.004108720              1,635      iTLB-load-misses                                              (41.27%)
   250.004108720          70,82,066      branch-load-misses                                            (41.27%)
   250.004108720           2,27,562      L2-misses                                                     (41.27%)
   250.004108720       85,38,11,182      cycles:u                                                      (40.81%)
   250.004108720     1,76,94,78,630      instructions:u            #    2.10  insn per cycle           (49.84%)
   250.314283834          90,30,156      branch-misses:u                                               (48.41%)
   250.314283834          67,60,668      L1-dcache-load-misses                                         (49.46%)
   250.314283834          14,22,974      L1-icache-load-misses                                         (50.75%)
   250.314283834              8,429      dTLB-load-misses                                              (51.58%)
   250.314283834                  9      dTLB-store-misses                                             (41.27%)
   250.314283834              2,829      iTLB-load-misses                                              (41.28%)
   250.314283834          90,22,163      branch-load-misses                                            (40.23%)
   250.314283834             40,748      L2-misses                                                     (38.94%)
   250.314283834       85,38,30,936      cycles:u                                                      (38.10%)
   250.314283834     1,55,84,32,222      instructions:u            #    1.85  insn per cycle           (48.41%)
   250.624472439          87,41,273      branch-misses:u                                               (51.35%)
   250.624472439          73,98,412      L1-dcache-load-misses                                         (51.58%)
   250.624472439          14,25,062      L1-icache-load-misses                                         (51.59%)
   250.624472439           1,49,289      dTLB-load-misses                                              (51.24%)
   250.624472439              5,005      dTLB-store-misses                                             (39.63%)
   250.624472439              3,017      iTLB-load-misses                                              (38.35%)
   250.624472439          85,57,360      branch-load-misses                                            (38.10%)
   250.624472439           4,76,160      L2-misses                                                     (38.44%)
   250.624472439       85,00,84,685      cycles:u                                                      (39.73%)
   250.624472439     1,45,56,09,172      instructions:u            #    1.73  insn per cycle           (50.05%)
   250.934653048          83,68,525      branch-misses:u                                               (51.58%)
   250.934653048          88,04,364      L1-dcache-load-misses                                         (50.65%)
   250.934653048          12,12,605      L1-icache-load-misses                                         (49.36%)
   250.934653048           2,82,580      dTLB-load-misses                                              (48.42%)
   250.934653048              1,965      dTLB-store-misses                                             (38.10%)
   250.934653048              4,076      iTLB-load-misses                                              (39.03%)
   250.934653048          83,94,584      branch-load-misses                                            (40.32%)
   250.934653048           8,04,587      L2-misses                                                     (41.27%)
   250.934653048       85,08,95,759      cycles:u                                                      (41.27%)
   250.934653048     1,32,87,29,650      instructions:u            #    1.58  insn per cycle           (51.58%)
   251.244846359          89,06,475      branch-misses:u                                               (48.76%)
   251.244846359          75,78,815      L1-dcache-load-misses                                         (48.41%)
   251.244846359          12,32,560      L1-icache-load-misses                                         (48.43%)
   251.244846359           2,40,984      dTLB-load-misses                                              (48.65%)
   251.244846359              1,999      dTLB-store-misses                                             (40.91%)
   251.244846359              3,626      iTLB-load-misses                                              (41.28%)
   251.244846359          89,68,638      branch-load-misses                                            (41.27%)
   251.244846359           6,51,967      L2-misses                                                     (41.26%)
   251.244846359       85,15,57,364      cycles:u                                                      (41.04%)
   251.244846359     1,29,91,52,924      instructions:u            #    1.54  insn per cycle           (50.07%)
   251.555030644          85,45,357      branch-misses:u                                               (48.43%)
   251.555030644          99,37,790      L1-dcache-load-misses                                         (49.24%)
   251.555030644          11,94,202      L1-icache-load-misses                                         (50.53%)
   251.555030644           3,41,741      dTLB-load-misses                                              (51.59%)
   251.555030644              1,410      dTLB-store-misses                                             (41.27%)
   251.555030644              4,057      iTLB-load-misses                                              (41.25%)
   251.555030644          85,35,323      branch-load-misses                                            (40.45%)
   251.555030644           9,26,329      L2-misses                                                     (39.16%)
   251.555030644       85,21,03,693      cycles:u                                                      (38.09%)
   251.555030644     1,21,60,06,243      instructions:u            #    1.44  insn per cycle           (48.41%)
   251.865217874          87,54,059      branch-misses:u                                               (51.11%)
   251.865217874          94,07,715      L1-dcache-load-misses                                         (51.58%)
   251.865217874          12,59,560      L1-icache-load-misses                                         (51.58%)
   251.865217874           2,78,183      dTLB-load-misses                                              (51.48%)
   251.865217874                629      dTLB-store-misses                                             (39.87%)
   251.865217874              4,004      iTLB-load-misses                                              (38.58%)
   251.865217874          87,46,229      branch-load-misses                                            (38.10%)
   251.865217874           9,23,096      L2-misses                                                     (38.20%)
   251.865217874       85,69,10,461      cycles:u                                                      (39.49%)
   251.865217874     1,29,31,24,545      instructions:u            #    1.53  insn per cycle           (49.81%)
   252.175385939          88,98,003      branch-misses:u                                               (51.59%)
   252.175385939          89,98,639      L1-dcache-load-misses                                         (50.89%)
   252.175385939          11,38,604      L1-icache-load-misses                                         (49.60%)
   252.175385939           2,34,881      dTLB-load-misses                                              (48.41%)
   252.175385939                758      dTLB-store-misses                                             (38.10%)
   252.175385939              3,815      iTLB-load-misses                                              (38.79%)
   252.175385939          90,22,938      branch-load-misses                                            (40.08%)
   252.175385939           6,61,072      L2-misses                                                     (41.27%)
   252.175385939       85,55,14,641      cycles:u                                                      (41.27%)
   252.175385939     1,34,42,78,927      instructions:u            #    1.60  insn per cycle           (51.59%)
   252.485576287          89,79,498      branch-misses:u                                               (49.01%)
   252.485576287        1,38,13,837      L1-dcache-load-misses                                         (48.42%)
   252.485576287           7,46,451      L1-icache-load-misses                                         (48.42%)
   252.485576287           2,44,595      dTLB-load-misses                                              (48.42%)
   252.485576287              1,261      dTLB-store-misses                                             (40.67%)
   252.485576287              4,519      iTLB-load-misses                                              (41.26%)
   252.485576287          89,05,842      branch-load-misses                                            (41.26%)
   252.485576287           5,52,187      L2-misses                                                     (41.26%)
   252.485576287       85,42,64,955      cycles:u                                                      (41.27%)
   252.485576287     1,14,86,65,634      instructions:u            #    1.36  insn per cycle           (50.31%)
   252.795769497          85,67,010      branch-misses:u                                               (48.42%)
   252.795769497        1,20,09,350      L1-dcache-load-misses                                         (48.99%)
   252.795769497           8,22,533      L1-icache-load-misses                                         (50.28%)
   252.795769497           2,11,468      dTLB-load-misses                                              (51.56%)
   252.795769497              1,114      dTLB-store-misses                                             (41.26%)
   252.795769497              4,012      iTLB-load-misses                                              (41.27%)
   252.795769497          85,69,214      branch-load-misses                                            (40.70%)
   252.795769497           5,29,019      L2-misses                                                     (39.41%)
   252.795769497       85,31,00,776      cycles:u                                                      (38.12%)
   252.795769497     1,23,22,71,143      instructions:u            #    1.46  insn per cycle           (48.42%)
   253.105948419          83,65,381      branch-misses:u                                               (50.87%)
   253.105948419          97,97,788      L1-dcache-load-misses                                         (51.58%)
   253.105948419          12,16,381      L1-icache-load-misses                                         (51.58%)
   253.105948419           3,39,095      dTLB-load-misses                                              (51.58%)
   253.105948419                925      dTLB-store-misses                                             (40.11%)
   253.105948419              4,613      iTLB-load-misses                                              (38.82%)
   253.105948419          83,30,827      branch-load-misses                                            (38.10%)
   253.105948419           9,00,458      L2-misses                                                     (38.10%)
   253.105948419       85,69,99,554      cycles:u                                                      (39.26%)
   253.105948419     1,26,00,79,688      instructions:u            #    1.50  insn per cycle           (49.58%)
   253.416100572          89,42,839      branch-misses:u                                               (51.59%)
   253.416100572        1,09,23,802      L1-dcache-load-misses                                         (51.11%)
   253.416100572          10,72,335      L1-icache-load-misses                                         (49.82%)
   253.416100572           2,38,320      dTLB-load-misses                                              (48.53%)
   253.416100572                895      dTLB-store-misses                                             (38.09%)
   253.416100572              3,648      iTLB-load-misses                                              (38.56%)
   253.416100572          88,52,064      branch-load-misses                                            (39.85%)
   253.416100572           7,08,924      L2-misses                                                     (41.14%)
   253.416100572       85,39,85,699      cycles:u                                                      (41.28%)
   253.416100572     1,26,12,28,501      instructions:u            #    1.50  insn per cycle           (51.60%)
   253.726280989          87,69,118      branch-misses:u                                               (49.24%)
   253.726280989        1,34,34,542      L1-dcache-load-misses                                         (48.42%)
   253.726280989           7,40,497      L1-icache-load-misses                                         (48.42%)
   253.726280989           2,29,080      dTLB-load-misses                                              (48.42%)
   253.726280989              1,149      dTLB-store-misses                                             (40.44%)
   253.726280989              3,746      iTLB-load-misses                                              (41.27%)
   253.726280989          88,29,752      branch-load-misses                                            (41.27%)
   253.726280989           5,16,058      L2-misses                                                     (41.27%)
   253.726280989       85,49,27,635      cycles:u                                                      (41.27%)
   253.726280989     1,16,50,98,537      instructions:u            #    1.38  insn per cycle           (50.54%)
   254.036471792          84,08,506      branch-misses:u                                               (48.42%)
   254.036471792        1,13,01,625      L1-dcache-load-misses                                         (48.76%)
   254.036471792           9,04,683      L1-icache-load-misses                                         (50.05%)
   254.036471792           2,33,857      dTLB-load-misses                                              (51.34%)
   254.036471792              1,349      dTLB-store-misses                                             (41.26%)
   254.036471792              3,748      iTLB-load-misses                                              (41.27%)
   254.036471792          83,90,096      branch-load-misses                                            (40.93%)
   254.036471792           6,09,646      L2-misses                                                     (39.64%)
   254.036471792       85,02,70,540      cycles:u                                                      (38.35%)
   254.036471792     1,22,45,93,998      instructions:u            #    1.45  insn per cycle           (48.42%)
   254.346655387          83,33,189      branch-misses:u                                               (50.64%)
   254.346655387          95,79,095      L1-dcache-load-misses                                         (51.58%)
   254.346655387          13,17,365      L1-icache-load-misses                                         (51.58%)
   254.346655387           3,37,878      dTLB-load-misses                                              (51.58%)
   254.346655387              1,854      dTLB-store-misses                                             (40.33%)
   254.346655387              4,363      iTLB-load-misses                                              (39.05%)
   254.346655387          82,96,468      branch-load-misses                                            (38.11%)
   254.346655387           8,95,090      L2-misses                                                     (38.10%)
   254.346655387       84,98,52,252      cycles:u                                                      (39.03%)
   254.346655387     1,25,89,92,175      instructions:u            #    1.49  insn per cycle           (49.35%)
   254.656836230          76,85,090      branch-misses:u                                               (51.58%)
   254.656836230          96,62,346      L1-dcache-load-misses                                         (51.35%)
   254.656836230          14,06,013      L1-icache-load-misses                                         (50.06%)
   254.656836230           1,35,850      dTLB-load-misses                                              (48.77%)
   254.656836230              1,089      dTLB-store-misses                                             (38.10%)
   254.656836230              3,840      iTLB-load-misses                                              (38.33%)
   254.656836230          83,57,471      branch-load-misses                                            (39.62%)
   254.656836230           5,80,177      L2-misses                                                     (40.91%)
   254.656836230       85,34,43,172      cycles:u                                                      (41.27%)
   254.656836230     1,32,70,45,304      instructions:u            #    1.57  insn per cycle           (51.58%)
   254.967014059          76,43,862      branch-misses:u                                               (49.48%)
   254.967014059          58,19,127      L1-dcache-load-misses                                         (48.42%)
   254.967014059          20,10,615      L1-icache-load-misses                                         (48.42%)
   254.967014059             25,447      dTLB-load-misses                                              (48.42%)
   254.967014059                738      dTLB-store-misses                                             (40.20%)
   254.967014059              1,880      iTLB-load-misses                                              (41.27%)
   254.967014059          76,11,231      branch-load-misses                                            (41.27%)
   254.967014059           2,93,989      L2-misses                                                     (41.27%)
   254.967014059       85,46,22,116      cycles:u                                                      (41.26%)
   254.967014059     1,61,31,81,027      instructions:u            #    1.91  insn per cycle           (50.77%)
   255.277207871          82,13,644      branch-misses:u                                               (48.42%)
   255.277207871          71,81,624      L1-dcache-load-misses                                         (48.52%)
   255.277207871          18,04,565      L1-icache-load-misses                                         (49.81%)
   255.277207871             39,472      dTLB-load-misses                                              (51.10%)
   255.277207871                276      dTLB-store-misses                                             (41.27%)
   255.277207871              3,814      iTLB-load-misses                                              (41.27%)
   255.277207871          83,36,340      branch-load-misses                                            (41.16%)
   255.277207871           1,19,319      L2-misses                                                     (39.87%)
   255.277207871       85,41,46,606      cycles:u                                                      (38.58%)
   255.277207871     1,42,29,47,721      instructions:u            #    1.69  insn per cycle           (48.42%)
   255.587398864          79,85,369      branch-misses:u                                               (50.41%)
   255.587398864          61,29,217      L1-dcache-load-misses                                         (51.59%)
   255.587398864          17,42,205      L1-icache-load-misses                                         (51.59%)
   255.587398864             98,970      dTLB-load-misses                                              (51.59%)
   255.587398864              2,500      dTLB-store-misses                                             (40.59%)
   255.587398864              2,980      iTLB-load-misses                                              (39.28%)
   255.587398864          75,40,120      branch-load-misses                                            (38.10%)
   255.587398864           4,01,009      L2-misses                                                     (38.09%)
   255.587398864       85,45,46,075      cycles:u                                                      (38.78%)
   255.587398864     1,54,65,28,249      instructions:u            #    1.83  insn per cycle           (49.09%)
   255.897568233          87,69,197      branch-misses:u                                               (51.59%)
   255.897568233          98,48,269      L1-dcache-load-misses                                         (51.59%)
   255.897568233          14,31,500      L1-icache-load-misses                                         (50.30%)
   255.897568233           2,93,319      dTLB-load-misses                                              (49.02%)
   255.897568233              1,196      dTLB-store-misses                                             (38.10%)
   255.897568233              4,241      iTLB-load-misses                                              (38.10%)
   255.897568233          87,53,327      branch-load-misses                                            (39.37%)
   255.897568233           8,17,126      L2-misses                                                     (40.66%)
   255.897568233       84,96,86,138      cycles:u                                                      (41.27%)
   255.897568233     1,22,24,57,711      instructions:u            #    1.45  insn per cycle           (51.59%)
#           time             counts unit events
   256.207746925          78,60,435      branch-misses:u                                               (49.71%)
   256.207746925        1,42,03,999      L1-dcache-load-misses                                         (48.42%)
   256.207746925          10,93,315      L1-icache-load-misses                                         (48.42%)
   256.207746925           3,08,719      dTLB-load-misses                                              (48.42%)
   256.207746925              2,094      dTLB-store-misses                                             (39.97%)
   256.207746925              3,693      iTLB-load-misses                                              (41.26%)
   256.207746925          83,19,626      branch-load-misses                                            (41.27%)
   256.207746925          11,21,107      L2-misses                                                     (41.26%)
   256.207746925       85,27,38,755      cycles:u                                                      (41.26%)
   256.207746925     1,19,30,37,585      instructions:u            #    1.42  insn per cycle           (51.01%)
   256.517933387          86,89,397      branch-misses:u                                               (48.42%)
   256.517933387          80,25,643      L1-dcache-load-misses                                         (48.42%)
   256.517933387          14,56,434      L1-icache-load-misses                                         (49.59%)
   256.517933387           2,17,570      dTLB-load-misses                                              (50.87%)
   256.517933387              1,432      dTLB-store-misses                                             (41.26%)
   256.517933387              4,156      iTLB-load-misses                                              (41.26%)
   256.517933387          86,25,134      branch-load-misses                                            (41.26%)
   256.517933387           6,23,294      L2-misses                                                     (40.10%)
   256.517933387       84,90,25,216      cycles:u                                                      (38.82%)
   256.517933387     1,26,74,35,922      instructions:u            #    1.50  insn per cycle           (48.42%)
   256.828120661          85,88,696      branch-misses:u                                               (50.17%)
   256.828120661        1,31,54,500      L1-dcache-load-misses                                         (51.46%)
   256.828120661          11,98,768      L1-icache-load-misses                                         (51.58%)
   256.828120661           3,46,207      dTLB-load-misses                                              (51.57%)
   256.828120661              1,621      dTLB-store-misses                                             (40.82%)
   256.828120661              4,527      iTLB-load-misses                                              (39.52%)
   256.828120661          85,82,628      branch-load-misses                                            (38.23%)
   256.828120661           9,89,512      L2-misses                                                     (38.10%)
   256.828120661       85,18,85,513      cycles:u                                                      (38.56%)
   256.828120661     1,08,80,05,682      instructions:u            #    1.29  insn per cycle           (48.86%)
   257.138301586          68,44,464      branch-misses:u                                               (51.58%)
   257.138301586          95,48,074      L1-dcache-load-misses                                         (51.58%)
   257.138301586          18,32,955      L1-icache-load-misses                                         (50.54%)
   257.138301586           1,80,603      dTLB-load-misses                                              (49.25%)
   257.138301586                923      dTLB-store-misses                                             (38.10%)
   257.138301586              4,152      iTLB-load-misses                                              (38.10%)
   257.138301586          73,11,915      branch-load-misses                                            (39.14%)
   257.138301586           4,61,830      L2-misses                                                     (40.43%)
   257.138301586       85,20,08,941      cycles:u                                                      (41.27%)
   257.138301586     1,61,62,33,226      instructions:u            #    1.92  insn per cycle           (51.59%)
   257.448486630          68,58,459      branch-misses:u                                               (49.96%)
   257.448486630          55,79,136      L1-dcache-load-misses                                         (48.66%)
   257.448486630          19,99,685      L1-icache-load-misses                                         (48.41%)
   257.448486630           1,72,318      dTLB-load-misses                                              (48.41%)
   257.448486630              1,820      dTLB-store-misses                                             (39.72%)
   257.448486630              4,234      iTLB-load-misses                                              (41.02%)
   257.448486630          62,32,971      branch-load-misses                                            (41.27%)
   257.448486630           4,56,309      L2-misses                                                     (41.28%)
   257.448486630       85,07,10,118      cycles:u                                                      (41.28%)
   257.448486630     1,74,70,16,425      instructions:u            #    2.07  insn per cycle           (51.25%)
   257.758682573          64,29,842      branch-misses:u                                               (48.42%)
   257.758682573          83,84,482      L1-dcache-load-misses                                         (48.42%)
   257.758682573          19,08,658      L1-icache-load-misses                                         (49.34%)
   257.758682573           1,75,933      dTLB-load-misses                                              (50.63%)
   257.758682573                843      dTLB-store-misses                                             (41.26%)
   257.758682573              3,572      iTLB-load-misses                                              (41.26%)
   257.758682573          68,93,865      branch-load-misses                                            (41.26%)
   257.758682573           4,14,288      L2-misses                                                     (40.34%)
   257.758682573       85,33,13,978      cycles:u                                                      (39.06%)
   257.758682573     1,74,41,69,010      instructions:u            #    2.07  insn per cycle           (48.42%)
   258.068861910          66,24,011      branch-misses:u                                               (49.92%)
   258.068861910          69,17,388      L1-dcache-load-misses                                         (51.21%)
   258.068861910          17,77,878      L1-icache-load-misses                                         (51.58%)
   258.068861910           2,52,514      dTLB-load-misses                                              (51.58%)
   258.068861910                328      dTLB-store-misses                                             (41.05%)
   258.068861910              4,398      iTLB-load-misses                                              (39.77%)
   258.068861910          64,60,022      branch-load-misses                                            (38.48%)
   258.068861910           6,29,296      L2-misses                                                     (38.11%)
   258.068861910       84,68,02,233      cycles:u                                                      (38.32%)
   258.068861910     1,55,33,91,666      instructions:u            #    1.84  insn per cycle           (48.63%)
   258.379043037          66,81,703      branch-misses:u                                               (51.58%)
   258.379043037          94,04,557      L1-dcache-load-misses                                         (51.58%)
   258.379043037          16,57,816      L1-icache-load-misses                                         (50.78%)
   258.379043037           2,76,622      dTLB-load-misses                                              (49.49%)
   258.379043037                194      dTLB-store-misses                                             (38.10%)
   258.379043037              4,107      iTLB-load-misses                                              (38.11%)
   258.379043037          69,24,892      branch-load-misses                                            (38.90%)
   258.379043037           6,51,799      L2-misses                                                     (40.19%)
   258.379043037       85,35,82,858      cycles:u                                                      (41.26%)
   258.379043037     1,61,89,65,302      instructions:u            #    1.92  insn per cycle           (51.58%)
   258.689253156          64,67,797      branch-misses:u                                               (50.20%)
   258.689253156          87,96,445      L1-dcache-load-misses                                         (48.91%)
   258.689253156          17,17,463      L1-icache-load-misses                                         (48.42%)
   258.689253156           2,86,009      dTLB-load-misses                                              (48.42%)
   258.689253156                162      dTLB-store-misses                                             (39.49%)
   258.689253156              4,326      iTLB-load-misses                                              (40.77%)
   258.689253156          67,57,323      branch-load-misses                                            (41.26%)
   258.689253156           9,60,898      L2-misses                                                     (41.26%)
   258.689253156       85,02,06,478      cycles:u                                                      (41.26%)
   258.689253156     1,56,90,73,602      instructions:u            #    1.86  insn per cycle           (51.49%)
   258.999389574          63,11,534      branch-misses:u                                               (48.41%)
   258.999389574          46,56,946      L1-dcache-load-misses                                         (48.41%)
   258.999389574          12,06,241      L1-icache-load-misses                                         (49.10%)
   258.999389574             48,005      dTLB-load-misses                                              (50.39%)
   258.999389574                186      dTLB-store-misses                                             (41.27%)
   258.999389574              1,354      iTLB-load-misses                                              (41.27%)
   258.999389574          62,77,252      branch-load-misses                                            (41.27%)
   258.999389574             79,891      L2-misses                                                     (40.59%)
   258.999389574       85,43,54,154      cycles:u                                                      (39.30%)
   258.999389574     1,99,91,60,474      instructions:u            #    2.37  insn per cycle           (48.41%)
   259.309565057          68,22,625      branch-misses:u                                               (49.70%)
   259.309565057          35,95,970      L1-dcache-load-misses                                         (50.99%)
   259.309565057          11,06,940      L1-icache-load-misses                                         (51.59%)
   259.309565057              7,892      dTLB-load-misses                                              (51.60%)
   259.309565057                297      dTLB-store-misses                                             (41.28%)
   259.309565057                762      iTLB-load-misses                                              (39.99%)
   259.309565057          67,79,448      branch-load-misses                                            (38.70%)
   259.309565057             35,103      L2-misses                                                     (38.09%)
   259.309565057       85,34,54,113      cycles:u                                                      (38.09%)
   259.309565057     1,95,64,99,982      instructions:u            #    2.32  insn per cycle           (48.41%)
   259.619755878          82,66,571      branch-misses:u                                               (51.58%)
   259.619755878          62,50,171      L1-dcache-load-misses                                         (51.58%)
   259.619755878          11,80,371      L1-icache-load-misses                                         (51.01%)
   259.619755878             11,939      dTLB-load-misses                                              (49.72%)
   259.619755878                183      dTLB-store-misses                                             (38.11%)
   259.619755878              1,123      iTLB-load-misses                                              (38.10%)
   259.619755878          81,44,295      branch-load-misses                                            (38.67%)
   259.619755878             51,937      L2-misses                                                     (39.96%)
   259.619755878       85,03,97,421      cycles:u                                                      (41.25%)
   259.619755878     1,70,30,01,570      instructions:u            #    2.02  insn per cycle           (51.57%)
   259.929918716          69,53,516      branch-misses:u                                               (50.42%)
   259.929918716          82,34,374      L1-dcache-load-misses                                         (49.13%)
   259.929918716          11,31,116      L1-icache-load-misses                                         (48.42%)
   259.929918716             64,318      dTLB-load-misses                                              (48.42%)
   259.929918716              1,421      dTLB-store-misses                                             (39.26%)
   259.929918716              1,763      iTLB-load-misses                                              (40.55%)
   259.929918716          68,29,199      branch-load-misses                                            (41.26%)
   259.929918716           2,97,433      L2-misses                                                     (41.26%)
   259.929918716       84,74,00,419      cycles:u                                                      (41.27%)
   259.929918716     1,73,63,54,646      instructions:u            #    2.06  insn per cycle           (51.59%)
   260.240099107          66,26,176      branch-misses:u                                               (48.42%)
   260.240099107          32,66,076      L1-dcache-load-misses                                         (48.42%)
   260.240099107          12,11,703      L1-icache-load-misses                                         (48.88%)
   260.240099107              9,748      dTLB-load-misses                                              (50.17%)
   260.240099107                121      dTLB-store-misses                                             (41.27%)
   260.240099107              1,192      iTLB-load-misses                                              (41.26%)
   260.240099107          65,91,418      branch-load-misses                                            (41.26%)
   260.240099107             35,903      L2-misses                                                     (40.80%)
   260.240099107       85,27,90,188      cycles:u                                                      (39.51%)
   260.240099107     1,98,47,77,558      instructions:u            #    2.35  insn per cycle           (48.55%)
   260.550276782          71,05,829      branch-misses:u                                               (49.48%)
   260.550276782          41,06,400      L1-dcache-load-misses                                         (50.76%)
   260.550276782          10,72,171      L1-icache-load-misses                                         (51.59%)
   260.550276782              9,618      dTLB-load-misses                                              (51.58%)
   260.550276782                378      dTLB-store-misses                                             (41.26%)
   260.550276782              1,263      iTLB-load-misses                                              (40.21%)
   260.550276782          69,97,498      branch-load-misses                                            (38.92%)
   260.550276782             52,113      L2-misses                                                     (38.10%)
   260.550276782       85,30,40,043      cycles:u                                                      (38.10%)
   260.550276782     1,90,12,92,164      instructions:u            #    2.26  insn per cycle           (48.42%)
   260.860466146          88,93,289      branch-misses:u                                               (51.58%)
   260.860466146          71,49,810      L1-dcache-load-misses                                         (51.58%)
   260.860466146          12,39,949      L1-icache-load-misses                                         (51.23%)
   260.860466146             11,284      dTLB-load-misses                                              (49.95%)
   260.860466146                388      dTLB-store-misses                                             (38.34%)
   260.860466146              1,669      iTLB-load-misses                                              (38.10%)
   260.860466146          89,06,294      branch-load-misses                                            (38.45%)
   260.860466146             58,357      L2-misses                                                     (39.74%)
   260.860466146       85,46,84,080      cycles:u                                                      (41.02%)
   260.860466146     1,59,53,36,749      instructions:u            #    1.89  insn per cycle           (51.34%)
   261.170642219          77,57,004      branch-misses:u                                               (50.65%)
   261.170642219        1,06,65,609      L1-dcache-load-misses                                         (49.36%)
   261.170642219          11,98,047      L1-icache-load-misses                                         (48.42%)
   261.170642219           3,33,095      dTLB-load-misses                                              (48.41%)
   261.170642219              1,839      dTLB-store-misses                                             (39.03%)
   261.170642219              2,891      iTLB-load-misses                                              (40.32%)
   261.170642219          76,65,732      branch-load-misses                                            (41.26%)
   261.170642219           8,28,537      L2-misses                                                     (41.27%)
   261.170642219       85,26,83,964      cycles:u                                                      (41.27%)
   261.170642219     1,41,34,83,844      instructions:u            #    1.68  insn per cycle           (51.59%)
   261.480819332          68,41,671      branch-misses:u                                               (48.42%)
   261.480819332          39,75,280      L1-dcache-load-misses                                         (48.41%)
   261.480819332          18,78,395      L1-icache-load-misses                                         (48.64%)
   261.480819332             93,185      dTLB-load-misses                                              (49.93%)
   261.480819332                123      dTLB-store-misses                                             (41.27%)
   261.480819332              2,938      iTLB-load-misses                                              (41.27%)
   261.480819332          68,85,800      branch-load-misses                                            (41.27%)
   261.480819332           2,03,213      L2-misses                                                     (41.04%)
   261.480819332       85,24,36,512      cycles:u                                                      (39.75%)
   261.480819332     1,87,62,80,777      instructions:u            #    2.23  insn per cycle           (48.78%)
   261.791025100          73,55,550      branch-misses:u                                               (49.24%)
   261.791025100          93,95,612      L1-dcache-load-misses                                         (50.53%)
   261.791025100          13,82,627      L1-icache-load-misses                                         (51.58%)
   261.791025100           2,79,611      dTLB-load-misses                                              (51.58%)
   261.791025100              1,012      dTLB-store-misses                                             (41.27%)
   261.791025100              2,632      iTLB-load-misses                                              (40.45%)
   261.791025100          72,25,492      branch-load-misses                                            (39.16%)
   261.791025100           7,63,967      L2-misses                                                     (38.10%)
   261.791025100       85,38,23,687      cycles:u                                                      (38.10%)
   261.791025100     1,53,20,06,588      instructions:u            #    1.82  insn per cycle           (48.42%)
   262.101210732          72,02,346      branch-misses:u                                               (51.58%)
   262.101210732          47,99,657      L1-dcache-load-misses                                         (51.58%)
   262.101210732          18,22,755      L1-icache-load-misses                                         (51.47%)
   262.101210732           1,28,909      dTLB-load-misses                                              (50.19%)
   262.101210732                209      dTLB-store-misses                                             (38.58%)
   262.101210732              2,669      iTLB-load-misses                                              (38.10%)
   262.101210732          72,65,314      branch-load-misses                                            (38.21%)
   262.101210732           3,34,826      L2-misses                                                     (39.49%)
   262.101210732       85,50,71,179      cycles:u                                                      (40.78%)
   262.101210732     1,75,20,58,511      instructions:u            #    2.08  insn per cycle           (51.10%)
   262.411376681          63,30,555      branch-misses:u                                               (50.88%)
   262.411376681          71,40,343      L1-dcache-load-misses                                         (49.59%)
   262.411376681          17,11,902      L1-icache-load-misses                                         (48.41%)
   262.411376681           1,28,758      dTLB-load-misses                                              (48.41%)
   262.411376681                951      dTLB-store-misses                                             (38.79%)
   262.411376681              2,958      iTLB-load-misses                                              (40.09%)
   262.411376681          60,65,272      branch-load-misses                                            (41.28%)
   262.411376681           4,14,754      L2-misses                                                     (41.27%)
   262.411376681       85,14,10,419      cycles:u                                                      (41.27%)
   262.411376681     1,82,76,34,392      instructions:u            #    2.17  insn per cycle           (51.58%)
   262.721554176          67,92,140      branch-misses:u                                               (48.42%)
   262.721554176          56,18,454      L1-dcache-load-misses                                         (48.42%)
   262.721554176          19,19,344      L1-icache-load-misses                                         (48.42%)
   262.721554176           1,68,265      dTLB-load-misses                                              (49.69%)
   262.721554176              1,076      dTLB-store-misses                                             (41.26%)
   262.721554176              3,531      iTLB-load-misses                                              (41.26%)
   262.721554176          67,81,094      branch-load-misses                                            (41.26%)
   262.721554176           3,78,272      L2-misses                                                     (41.27%)
   262.721554176       85,27,37,409      cycles:u                                                      (39.99%)
   262.721554176     1,81,39,52,385      instructions:u            #    2.15  insn per cycle           (49.02%)
   263.031735357          63,75,334      branch-misses:u                                               (49.00%)
   263.031735357          82,90,091      L1-dcache-load-misses                                         (50.29%)
   263.031735357          16,66,780      L1-icache-load-misses                                         (51.58%)
   263.031735357           2,00,547      dTLB-load-misses                                              (51.59%)
   263.031735357              1,713      dTLB-store-misses                                             (41.27%)
   263.031735357              2,489      iTLB-load-misses                                              (40.69%)
   263.031735357          62,04,730      branch-load-misses                                            (39.40%)
   263.031735357           6,21,285      L2-misses                                                     (38.10%)
   263.031735357       85,44,20,901      cycles:u                                                      (38.09%)
   263.031735357     1,75,50,78,130      instructions:u            #    2.08  insn per cycle           (48.41%)
   263.341935658          60,51,268      branch-misses:u                                               (51.58%)
   263.341935658          78,70,182      L1-dcache-load-misses                                         (51.58%)
   263.341935658          16,00,820      L1-icache-load-misses                                         (51.59%)
   263.341935658           1,91,612      dTLB-load-misses                                              (50.43%)
   263.341935658              3,925      dTLB-store-misses                                             (38.82%)
   263.341935658              2,330      iTLB-load-misses                                              (38.10%)
   263.341935658          58,67,973      branch-load-misses                                            (38.10%)
   263.341935658           5,50,111      L2-misses                                                     (39.25%)
   263.341935658       85,62,01,819      cycles:u                                                      (40.54%)
   263.341935658     1,84,57,49,412      instructions:u            #    2.19  insn per cycle           (50.86%)
   263.652067440          78,59,338      branch-misses:u                                               (51.12%)
   263.652067440          90,64,061      L1-dcache-load-misses                                         (49.83%)
   263.652067440          13,98,805      L1-icache-load-misses                                         (48.54%)
   263.652067440           4,02,781      dTLB-load-misses                                              (48.41%)
   263.652067440              1,859      dTLB-store-misses                                             (38.56%)
   263.652067440              4,319      iTLB-load-misses                                              (39.84%)
   263.652067440          78,17,363      branch-load-misses                                            (41.13%)
   263.652067440           8,96,259      L2-misses                                                     (41.27%)
   263.652067440       85,34,88,155      cycles:u                                                      (41.27%)
   263.652067440     1,38,37,50,341      instructions:u            #    1.64  insn per cycle           (51.59%)
#           time             counts unit events
   263.962255617          80,20,130      branch-misses:u                                               (48.42%)
   263.962255617          94,07,914      L1-dcache-load-misses                                         (48.42%)
   263.962255617          12,98,034      L1-icache-load-misses                                         (48.42%)
   263.962255617           4,15,187      dTLB-load-misses                                              (49.48%)
   263.962255617              2,176      dTLB-store-misses                                             (41.27%)
   263.962255617              4,611      iTLB-load-misses                                              (41.27%)
   263.962255617          81,42,996      branch-load-misses                                            (41.27%)
   263.962255617           9,37,237      L2-misses                                                     (41.26%)
   263.962255617       84,71,02,655      cycles:u                                                      (40.21%)
   263.962255617     1,24,31,27,549      instructions:u            #    1.47  insn per cycle           (49.24%)
   264.272464657          72,43,249      branch-misses:u                                               (48.77%)
   264.272464657        1,12,55,947      L1-dcache-load-misses                                         (50.06%)
   264.272464657          12,44,795      L1-icache-load-misses                                         (51.35%)
   264.272464657           3,93,490      dTLB-load-misses                                              (51.58%)
   264.272464657              1,972      dTLB-store-misses                                             (41.26%)
   264.272464657              3,766      iTLB-load-misses                                              (40.92%)
   264.272464657          70,10,849      branch-load-misses                                            (39.63%)
   264.272464657          10,19,305      L2-misses                                                     (38.34%)
   264.272464657       84,92,52,343      cycles:u                                                      (38.10%)
   264.272464657     1,37,82,91,010      instructions:u            #    1.63  insn per cycle           (48.42%)
   264.582633912          81,14,913      branch-misses:u                                               (51.58%)
   264.582633912          93,80,156      L1-dcache-load-misses                                         (51.59%)
   264.582633912          12,96,572      L1-icache-load-misses                                         (51.59%)
   264.582633912           4,24,038      dTLB-load-misses                                              (50.65%)
   264.582633912              2,581      dTLB-store-misses                                             (39.04%)
   264.582633912              4,729      iTLB-load-misses                                              (38.10%)
   264.582633912          81,21,638      branch-load-misses                                            (38.10%)
   264.582633912           9,38,121      L2-misses                                                     (39.03%)
   264.582633912       84,71,72,970      cycles:u                                                      (40.32%)
   264.582633912     1,30,54,90,855      instructions:u            #    1.55  insn per cycle           (50.64%)
   264.892815184          83,38,047      branch-misses:u                                               (51.35%)
   264.892815184          99,01,919      L1-dcache-load-misses                                         (50.06%)
   264.892815184          12,61,723      L1-icache-load-misses                                         (48.77%)
   264.892815184           3,49,332      dTLB-load-misses                                              (48.42%)
   264.892815184              4,064      dTLB-store-misses                                             (38.33%)
   264.892815184              4,820      iTLB-load-misses                                              (39.62%)
   264.892815184          80,68,415      branch-load-misses                                            (40.91%)
   264.892815184          11,51,208      L2-misses                                                     (41.26%)
   264.892815184       85,13,48,325      cycles:u                                                      (41.26%)
   264.892815184     1,35,97,70,593      instructions:u            #    1.61  insn per cycle           (51.58%)
   265.202996104          89,86,919      branch-misses:u                                               (48.42%)
   265.202996104        1,42,39,985      L1-dcache-load-misses                                         (48.42%)
   265.202996104           9,67,582      L1-icache-load-misses                                         (48.42%)
   265.202996104           3,60,769      dTLB-load-misses                                              (49.23%)
   265.202996104              2,091      dTLB-store-misses                                             (41.27%)
   265.202996104              4,579      iTLB-load-misses                                              (41.27%)
   265.202996104          89,88,268      branch-load-misses                                            (41.27%)
   265.202996104           9,51,753      L2-misses                                                     (41.27%)
   265.202996104       85,09,89,828      cycles:u                                                      (40.45%)
   265.202996104     1,04,35,77,707      instructions:u            #    1.24  insn per cycle           (49.48%)
   265.513203296          89,53,193      branch-misses:u                                               (48.54%)
   265.513203296        1,41,99,536      L1-dcache-load-misses                                         (49.82%)
   265.513203296           9,58,794      L1-icache-load-misses                                         (51.11%)
   265.513203296           3,54,709      dTLB-load-misses                                              (51.58%)
   265.513203296              1,931      dTLB-store-misses                                             (41.27%)
   265.513203296              4,590      iTLB-load-misses                                              (41.15%)
   265.513203296          89,34,435      branch-load-misses                                            (39.86%)
   265.513203296           9,17,540      L2-misses                                                     (38.57%)
   265.513203296       85,34,88,720      cycles:u                                                      (38.10%)
   265.513203296     1,05,72,93,042      instructions:u            #    1.25  insn per cycle           (48.42%)
   265.823381199          89,13,744      branch-misses:u                                               (51.58%)
   265.823381199        1,35,15,297      L1-dcache-load-misses                                         (51.58%)
   265.823381199           8,95,204      L1-icache-load-misses                                         (51.58%)
   265.823381199           2,94,337      dTLB-load-misses                                              (50.89%)
   265.823381199              1,471      dTLB-store-misses                                             (39.29%)
   265.823381199              4,086      iTLB-load-misses                                              (38.10%)
   265.823381199          90,27,133      branch-load-misses                                            (38.10%)
   265.823381199           8,19,805      L2-misses                                                     (38.79%)
   265.823381199       85,38,88,366      cycles:u                                                      (40.08%)
   265.823381199     1,09,57,96,488      instructions:u            #    1.30  insn per cycle           (50.39%)
   266.133561881          89,70,021      branch-misses:u                                               (51.59%)
   266.133561881        1,32,14,686      L1-dcache-load-misses                                         (50.30%)
   266.133561881           8,78,358      L1-icache-load-misses                                         (49.01%)
   266.133561881           2,52,982      dTLB-load-misses                                              (48.41%)
   266.133561881                798      dTLB-store-misses                                             (38.09%)
   266.133561881              3,803      iTLB-load-misses                                              (39.38%)
   266.133561881          89,17,118      branch-load-misses                                            (40.67%)
   266.133561881           6,90,852      L2-misses                                                     (41.27%)
   266.133561881       85,39,31,131      cycles:u                                                      (41.27%)
   266.133561881     1,15,09,26,632      instructions:u            #    1.36  insn per cycle           (51.59%)
   266.443760120          89,77,014      branch-misses:u                                               (48.43%)
   266.443760120        1,41,44,173      L1-dcache-load-misses                                         (48.42%)
   266.443760120           9,84,830      L1-icache-load-misses                                         (48.42%)
   266.443760120           3,56,560      dTLB-load-misses                                              (48.99%)
   266.443760120              1,958      dTLB-store-misses                                             (41.26%)
   266.443760120              4,689      iTLB-load-misses                                              (41.27%)
   266.443760120          89,87,573      branch-load-misses                                            (41.27%)
   266.443760120           9,64,068      L2-misses                                                     (41.26%)
   266.443760120       85,16,33,115      cycles:u                                                      (40.70%)
   266.443760120     1,04,11,38,539      instructions:u            #    1.23  insn per cycle           (49.72%)
   266.753958268          88,84,272      branch-misses:u                                               (48.42%)
   266.753958268        1,40,03,520      L1-dcache-load-misses                                         (49.57%)
   266.753958268           9,75,730      L1-icache-load-misses                                         (50.86%)
   266.753958268           3,46,893      dTLB-load-misses                                              (51.58%)
   266.753958268              1,604      dTLB-store-misses                                             (41.26%)
   266.753958268              4,909      iTLB-load-misses                                              (41.26%)
   266.753958268          88,79,232      branch-load-misses                                            (40.11%)
   266.753958268           9,27,314      L2-misses                                                     (38.82%)
   266.753958268       85,00,73,780      cycles:u                                                      (38.10%)
   266.753958268     1,05,11,14,891      instructions:u            #    1.25  insn per cycle           (48.42%)
   267.064126887          89,46,526      branch-misses:u                                               (51.45%)
   267.064126887        1,35,78,320      L1-dcache-load-misses                                         (51.58%)
   267.064126887           9,40,936      L1-icache-load-misses                                         (51.59%)
   267.064126887           2,86,190      dTLB-load-misses                                              (51.13%)
   267.064126887              1,561      dTLB-store-misses                                             (39.52%)
   267.064126887              3,491      iTLB-load-misses                                              (38.24%)
   267.064126887          88,46,869      branch-load-misses                                            (38.10%)
   267.064126887           7,69,255      L2-misses                                                     (38.55%)
   267.064126887       85,13,40,742      cycles:u                                                      (39.84%)
   267.064126887     1,09,89,49,738      instructions:u            #    1.30  insn per cycle           (50.16%)
   267.374312256          88,17,771      branch-misses:u                                               (51.58%)
   267.374312256        1,16,37,205      L1-dcache-load-misses                                         (50.54%)
   267.374312256           9,72,989      L1-icache-load-misses                                         (49.25%)
   267.374312256           2,78,982      dTLB-load-misses                                              (48.42%)
   267.374312256              3,456      dTLB-store-misses                                             (38.11%)
   267.374312256              4,734      iTLB-load-misses                                              (39.14%)
   267.374312256          87,97,054      branch-load-misses                                            (40.43%)
   267.374312256           7,63,228      L2-misses                                                     (41.26%)
   267.374312256       85,17,82,386      cycles:u                                                      (41.26%)
   267.374312256     1,18,78,81,385      instructions:u            #    1.41  insn per cycle           (51.58%)
   267.684501886          56,18,334      branch-misses:u                                               (48.67%)
   267.684501886          70,19,354      L1-dcache-load-misses                                         (48.42%)
   267.684501886          14,15,395      L1-icache-load-misses                                         (48.42%)
   267.684501886           1,40,428      dTLB-load-misses                                              (48.75%)
   267.684501886                207      dTLB-store-misses                                             (41.01%)
   267.684501886              3,324      iTLB-load-misses                                              (41.26%)
   267.684501886          61,36,702      branch-load-misses                                            (41.26%)
   267.684501886           4,64,247      L2-misses                                                     (41.27%)
   267.684501886       85,34,30,217      cycles:u                                                      (40.94%)
   267.684501886     1,91,57,21,860      instructions:u            #    2.27  insn per cycle           (49.97%)
   267.994684210          62,20,051      branch-misses:u                                               (48.42%)
   267.994684210          33,14,113      L1-dcache-load-misses                                         (49.33%)
   267.994684210          15,22,432      L1-icache-load-misses                                         (50.62%)
   267.994684210             84,224      dTLB-load-misses                                              (51.58%)
   267.994684210                576      dTLB-store-misses                                             (41.27%)
   267.994684210              2,956      iTLB-load-misses                                              (41.27%)
   267.994684210          62,88,306      branch-load-misses                                            (40.35%)
   267.994684210           2,06,021      L2-misses                                                     (39.06%)
   267.994684210       84,56,25,964      cycles:u                                                      (38.10%)
   267.994684210     1,98,16,12,152      instructions:u            #    2.35  insn per cycle           (48.42%)
   268.304862376          60,89,252      branch-misses:u                                               (51.22%)
   268.304862376          65,31,510      L1-dcache-load-misses                                         (51.59%)
   268.304862376          15,09,292      L1-icache-load-misses                                         (51.59%)
   268.304862376           1,19,609      dTLB-load-misses                                              (51.37%)
   268.304862376              1,056      dTLB-store-misses                                             (39.76%)
   268.304862376              2,727      iTLB-load-misses                                              (38.47%)
   268.304862376          58,08,254      branch-load-misses                                            (38.09%)
   268.304862376           4,01,742      L2-misses                                                     (38.31%)
   268.304862376       85,15,79,419      cycles:u                                                      (39.60%)
   268.304862376     1,87,03,88,960      instructions:u            #    2.22  insn per cycle           (49.92%)
   268.615039428          62,34,904      branch-misses:u                                               (51.58%)
   268.615039428          32,84,938      L1-dcache-load-misses                                         (50.78%)
   268.615039428          15,19,298      L1-icache-load-misses                                         (49.49%)
   268.615039428             83,306      dTLB-load-misses                                              (48.42%)
   268.615039428                475      dTLB-store-misses                                             (38.10%)
   268.615039428              3,632      iTLB-load-misses                                              (38.90%)
   268.615039428          61,78,530      branch-load-misses                                            (40.19%)
   268.615039428           2,15,573      L2-misses                                                     (41.26%)
   268.615039428       85,42,96,647      cycles:u                                                      (41.27%)
   268.615039428     2,02,41,32,939      instructions:u            #    2.40  insn per cycle           (51.58%)
   268.925231301          70,48,108      branch-misses:u                                               (48.90%)
   268.925231301          88,40,800      L1-dcache-load-misses                                         (48.42%)
   268.925231301          14,13,360      L1-icache-load-misses                                         (48.42%)
   268.925231301           2,31,620      dTLB-load-misses                                              (48.51%)
   268.925231301              2,240      dTLB-store-misses                                             (40.79%)
   268.925231301              3,000      iTLB-load-misses                                              (41.27%)
   268.925231301          69,41,552      branch-load-misses                                            (41.27%)
   268.925231301           6,35,896      L2-misses                                                     (41.27%)
   268.925231301       85,64,41,821      cycles:u                                                      (41.17%)
   268.925231301     1,61,42,39,210      instructions:u            #    1.91  insn per cycle           (50.19%)
   269.235384902          85,11,165      branch-misses:u                                               (48.41%)
   269.235384902          87,12,353      L1-dcache-load-misses                                         (49.10%)
   269.235384902          12,88,711      L1-icache-load-misses                                         (50.39%)
   269.235384902           3,08,465      dTLB-load-misses                                              (51.59%)
   269.235384902              1,422      dTLB-store-misses                                             (41.27%)
   269.235384902              4,310      iTLB-load-misses                                              (41.27%)
   269.235384902          85,25,567      branch-load-misses                                            (40.58%)
   269.235384902           7,32,201      L2-misses                                                     (39.29%)
   269.235384902       85,51,13,413      cycles:u                                                      (38.09%)
   269.235384902     1,37,36,52,794      instructions:u            #    1.63  insn per cycle           (48.41%)
   269.545581421          87,54,349      branch-misses:u                                               (50.99%)
   269.545581421          87,53,516      L1-dcache-load-misses                                         (51.57%)
   269.545581421          12,48,229      L1-icache-load-misses                                         (51.57%)
   269.545581421           3,56,268      dTLB-load-misses                                              (51.57%)
   269.545581421              1,715      dTLB-store-misses                                             (39.99%)
   269.545581421              4,546      iTLB-load-misses                                              (38.71%)
   269.545581421          87,62,661      branch-load-misses                                            (38.11%)
   269.545581421           8,26,093      L2-misses                                                     (38.11%)
   269.545581421       85,59,31,162      cycles:u                                                      (39.38%)
   269.545581421     1,27,87,66,376      instructions:u            #    1.52  insn per cycle           (49.69%)
   269.855766911          78,76,877      branch-misses:u                                               (51.58%)
   269.855766911        1,17,07,181      L1-dcache-load-misses                                         (51.01%)
   269.855766911          10,59,002      L1-icache-load-misses                                         (49.72%)
   269.855766911           3,67,963      dTLB-load-misses                                              (48.43%)
   269.855766911              1,737      dTLB-store-misses                                             (38.10%)
   269.855766911              4,483      iTLB-load-misses                                              (38.67%)
   269.855766911          80,87,526      branch-load-misses                                            (39.96%)
   269.855766911          12,89,887      L2-misses                                                     (41.25%)
   269.855766911       85,57,06,822      cycles:u                                                      (41.27%)
   269.855766911     1,29,30,09,472      instructions:u            #    1.53  insn per cycle           (51.58%)
   270.165948112          85,62,857      branch-misses:u                                               (49.13%)
   270.165948112          85,47,192      L1-dcache-load-misses                                         (48.42%)
   270.165948112          12,87,661      L1-icache-load-misses                                         (48.42%)
   270.165948112           3,01,271      dTLB-load-misses                                              (48.42%)
   270.165948112              1,361      dTLB-store-misses                                             (40.55%)
   270.165948112              3,959      iTLB-load-misses                                              (41.26%)
   270.165948112          84,10,919      branch-load-misses                                            (41.27%)
   270.165948112           6,96,059      L2-misses                                                     (41.27%)
   270.165948112       85,63,60,133      cycles:u                                                      (41.27%)
   270.165948112     1,38,21,94,664      instructions:u            #    1.64  insn per cycle           (50.43%)
   270.476127668          87,45,234      branch-misses:u                                               (48.41%)
   270.476127668          87,33,920      L1-dcache-load-misses                                         (48.87%)
   270.476127668          12,36,691      L1-icache-load-misses                                         (50.16%)
   270.476127668           3,58,655      dTLB-load-misses                                              (51.45%)
   270.476127668              1,700      dTLB-store-misses                                             (41.27%)
   270.476127668              5,122      iTLB-load-misses                                              (41.27%)
   270.476127668          87,46,862      branch-load-misses                                            (40.82%)
   270.476127668           8,27,501      L2-misses                                                     (39.53%)
   270.476127668       85,30,98,229      cycles:u                                                      (38.24%)
   270.476127668     1,26,12,44,118      instructions:u            #    1.50  insn per cycle           (48.41%)
   270.786308602          87,46,627      branch-misses:u                                               (50.75%)
   270.786308602          95,33,184      L1-dcache-load-misses                                         (51.58%)
   270.786308602           9,79,691      L1-icache-load-misses                                         (51.58%)
   270.786308602           3,14,084      dTLB-load-misses                                              (51.58%)
   270.786308602              5,093      dTLB-store-misses                                             (40.23%)
   270.786308602              5,216      iTLB-load-misses                                              (38.94%)
   270.786308602          85,27,661      branch-load-misses                                            (38.10%)
   270.786308602           7,38,562      L2-misses                                                     (38.10%)
   270.786308602       85,15,38,396      cycles:u                                                      (39.14%)
   270.786308602     1,30,16,62,514      instructions:u            #    1.54  insn per cycle           (49.45%)
   271.096518960          83,64,611      branch-misses:u                                               (51.58%)
   271.096518960        1,31,29,631      L1-dcache-load-misses                                         (51.25%)
   271.096518960           5,74,136      L1-icache-load-misses                                         (49.96%)
   271.096518960           3,84,720      dTLB-load-misses                                              (48.68%)
   271.096518960              1,548      dTLB-store-misses                                             (38.11%)
   271.096518960              3,077      iTLB-load-misses                                              (38.44%)
   271.096518960          84,31,221      branch-load-misses                                            (39.72%)
   271.096518960          10,26,590      L2-misses                                                     (41.00%)
   271.096518960       85,39,52,432      cycles:u                                                      (41.26%)
   271.096518960     1,18,74,37,452      instructions:u            #    1.41  insn per cycle           (51.58%)
   271.406705732          80,36,527      branch-misses:u                                               (49.38%)
   271.406705732        1,29,11,428      L1-dcache-load-misses                                         (48.42%)
   271.406705732           5,67,130      L1-icache-load-misses                                         (48.42%)
   271.406705732           4,07,379      dTLB-load-misses                                              (48.42%)
   271.406705732              1,875      dTLB-store-misses                                             (40.30%)
   271.406705732              4,234      iTLB-load-misses                                              (41.26%)
   271.406705732          81,18,455      branch-load-misses                                            (41.26%)
   271.406705732           9,69,041      L2-misses                                                     (41.26%)
   271.406705732       85,21,86,170      cycles:u                                                      (41.26%)
   271.406705732     1,18,03,58,109      instructions:u            #    1.40  insn per cycle           (50.67%)
#           time             counts unit events
   271.716888002          82,38,404      branch-misses:u                                               (48.42%)
   271.716888002        1,26,44,888      L1-dcache-load-misses                                         (48.63%)
   271.716888002           6,45,517      L1-icache-load-misses                                         (49.92%)
   271.716888002           4,09,019      dTLB-load-misses                                              (51.20%)
   271.716888002              2,302      dTLB-store-misses                                             (41.27%)
   271.716888002              4,182      iTLB-load-misses                                              (41.27%)
   271.716888002          83,12,631      branch-load-misses                                            (41.06%)
   271.716888002           9,47,577      L2-misses                                                     (39.77%)
   271.716888002       85,35,22,845      cycles:u                                                      (38.49%)
   271.716888002     1,15,43,42,404      instructions:u            #    1.37  insn per cycle           (48.42%)
   272.027084372          84,76,739      branch-misses:u                                               (50.50%)
   272.027084372        1,37,18,693      L1-dcache-load-misses                                         (51.58%)
   272.027084372           5,94,339      L1-icache-load-misses                                         (51.58%)
   272.027084372           4,15,095      dTLB-load-misses                                              (51.58%)
   272.027084372              2,282      dTLB-store-misses                                             (40.47%)
   272.027084372              3,822      iTLB-load-misses                                              (39.19%)
   272.027084372          83,51,905      branch-load-misses                                            (38.10%)
   272.027084372          10,24,028      L2-misses                                                     (38.10%)
   272.027084372       85,26,00,053      cycles:u                                                      (38.89%)
   272.027084372     1,09,15,76,775      instructions:u            #    1.29  insn per cycle           (49.21%)
   272.337274970          84,07,713      branch-misses:u                                               (51.59%)
   272.337274970        1,11,57,254      L1-dcache-load-misses                                         (51.50%)
   272.337274970           6,71,224      L1-icache-load-misses                                         (50.21%)
   272.337274970           2,80,210      dTLB-load-misses                                              (48.92%)
   272.337274970              1,173      dTLB-store-misses                                             (38.10%)
   272.337274970              3,706      iTLB-load-misses                                              (38.18%)
   272.337274970          85,34,871      branch-load-misses                                            (39.47%)
   272.337274970           6,89,583      L2-misses                                                     (40.76%)
   272.337274970       85,60,88,354      cycles:u                                                      (41.26%)
   272.337274970     1,29,06,05,943      instructions:u            #    1.53  insn per cycle           (51.58%)
   272.647399731          85,70,507      branch-misses:u                                               (49.61%)
   272.647399731        1,05,14,406      L1-dcache-load-misses                                         (48.41%)
   272.647399731           7,94,013      L1-icache-load-misses                                         (48.41%)
   272.647399731           2,86,369      dTLB-load-misses                                              (48.40%)
   272.647399731              1,622      dTLB-store-misses                                             (40.06%)
   272.647399731              4,831      iTLB-load-misses                                              (41.27%)
   272.647399731          86,54,603      branch-load-misses                                            (41.27%)
   272.647399731           8,32,449      L2-misses                                                     (41.28%)
   272.647399731       85,40,27,906      cycles:u                                                      (41.28%)
   272.647399731     1,29,66,82,741      instructions:u            #    1.54  insn per cycle           (50.91%)
   272.957564855          84,23,833      branch-misses:u                                               (48.42%)
   272.957564855        1,32,90,144      L1-dcache-load-misses                                         (48.41%)
   272.957564855           5,90,796      L1-icache-load-misses                                         (49.69%)
   272.957564855           3,93,635      dTLB-load-misses                                              (50.98%)
   272.957564855              2,428      dTLB-store-misses                                             (41.27%)
   272.957564855              4,143      iTLB-load-misses                                              (41.27%)
   272.957564855          84,10,075      branch-load-misses                                            (41.27%)
   272.957564855          10,91,342      L2-misses                                                     (39.99%)
   272.957564855       85,50,92,694      cycles:u                                                      (38.70%)
   272.957564855     1,14,75,13,480      instructions:u            #    1.36  insn per cycle           (48.42%)
   273.267763815          79,65,933      branch-misses:u                                               (50.29%)
   273.267763815        1,24,42,204      L1-dcache-load-misses                                         (51.57%)
   273.267763815           6,27,947      L1-icache-load-misses                                         (51.58%)
   273.267763815           4,21,914      dTLB-load-misses                                              (51.58%)
   273.267763815              2,310      dTLB-store-misses                                             (40.69%)
   273.267763815              4,494      iTLB-load-misses                                              (39.40%)
   273.267763815          80,48,216      branch-load-misses                                            (38.11%)
   273.267763815           9,45,212      L2-misses                                                     (38.10%)
   273.267763815       85,38,03,645      cycles:u                                                      (38.67%)
   273.267763815     1,19,98,45,769      instructions:u            #    1.42  insn per cycle           (48.99%)
   273.577945222          84,04,141      branch-misses:u                                               (51.58%)
   273.577945222        1,35,45,508      L1-dcache-load-misses                                         (51.58%)
   273.577945222           6,06,433      L1-icache-load-misses                                         (50.43%)
   273.577945222           4,11,365      dTLB-load-misses                                              (49.13%)
   273.577945222              2,099      dTLB-store-misses                                             (38.10%)
   273.577945222              4,327      iTLB-load-misses                                              (38.11%)
   273.577945222          84,63,942      branch-load-misses                                            (39.26%)
   273.577945222           9,75,945      L2-misses                                                     (40.54%)
   273.577945222       85,44,93,200      cycles:u                                                      (41.27%)
   273.577945222     1,13,88,02,736      instructions:u            #    1.35  insn per cycle           (51.58%)
   273.888143551          80,74,219      branch-misses:u                                               (49.84%)
   273.888143551        1,22,62,944      L1-dcache-load-misses                                         (48.55%)
   273.888143551           6,39,522      L1-icache-load-misses                                         (48.42%)
   273.888143551           3,55,204      dTLB-load-misses                                              (48.41%)
   273.888143551              2,186      dTLB-store-misses                                             (39.83%)
   273.888143551              4,148      iTLB-load-misses                                              (41.12%)
   273.888143551          81,37,389      branch-load-misses                                            (41.26%)
   273.888143551           9,08,969      L2-misses                                                     (41.27%)
   273.888143551       84,92,88,587      cycles:u                                                      (41.27%)
   273.888143551     1,13,36,08,598      instructions:u            #    1.34  insn per cycle           (51.14%)
   274.198308880          75,33,462      branch-misses:u                                               (48.41%)
   274.198308880        1,23,53,754      L1-dcache-load-misses                                         (48.42%)
   274.198308880           6,58,167      L1-icache-load-misses                                         (49.45%)
   274.198308880           2,61,982      dTLB-load-misses                                              (50.74%)
   274.198308880              1,427      dTLB-store-misses                                             (41.27%)
   274.198308880              2,849      iTLB-load-misses                                              (41.27%)
   274.198308880          74,93,436      branch-load-misses                                            (41.27%)
   274.198308880           8,19,594      L2-misses                                                     (40.23%)
   274.198308880       85,05,49,355      cycles:u                                                      (38.94%)
   274.198308880     1,30,42,12,814      instructions:u            #    1.55  insn per cycle           (48.41%)
   274.508493272          81,81,435      branch-misses:u                                               (50.03%)
   274.508493272          72,18,731      L1-dcache-load-misses                                         (51.32%)
   274.508493272          14,23,001      L1-icache-load-misses                                         (51.58%)
   274.508493272             47,732      dTLB-load-misses                                              (51.58%)
   274.508493272                319      dTLB-store-misses                                             (40.94%)
   274.508493272              3,109      iTLB-load-misses                                              (39.65%)
   274.508493272          82,20,629      branch-load-misses                                            (38.36%)
   274.508493272           1,72,891      L2-misses                                                     (38.10%)
   274.508493272       84,77,14,778      cycles:u                                                      (38.43%)
   274.508493272     1,36,95,06,742      instructions:u            #    1.62  insn per cycle           (48.74%)
   274.818670575          82,53,372      branch-misses:u                                               (51.59%)
   274.818670575          94,49,832      L1-dcache-load-misses                                         (51.59%)
   274.818670575          12,01,991      L1-icache-load-misses                                         (50.66%)
   274.818670575             61,343      dTLB-load-misses                                              (49.37%)
   274.818670575                482      dTLB-store-misses                                             (38.10%)
   274.818670575              3,217      iTLB-load-misses                                              (38.10%)
   274.818670575          82,58,484      branch-load-misses                                            (39.02%)
   274.818670575           2,48,426      L2-misses                                                     (40.31%)
   274.818670575       84,64,32,660      cycles:u                                                      (41.27%)
   274.818670575     1,17,10,29,353      instructions:u            #    1.39  insn per cycle           (51.58%)
   275.128841953          89,13,744      branch-misses:u                                               (50.07%)
   275.128841953          85,65,013      L1-dcache-load-misses                                         (48.78%)
   275.128841953          10,51,488      L1-icache-load-misses                                         (48.42%)
   275.128841953             40,151      dTLB-load-misses                                              (48.42%)
   275.128841953                545      dTLB-store-misses                                             (39.61%)
   275.128841953              2,586      iTLB-load-misses                                              (40.90%)
   275.128841953          90,47,448      branch-load-misses                                            (41.27%)
   275.128841953           6,09,802      L2-misses                                                     (41.27%)
   275.128841953       85,28,45,426      cycles:u                                                      (41.27%)
   275.128841953     1,24,91,43,936      instructions:u            #    1.48  insn per cycle           (51.37%)
   275.439022656          76,87,072      branch-misses:u                                               (48.42%)
   275.439022656          78,25,086      L1-dcache-load-misses                                         (48.42%)
   275.439022656          13,44,279      L1-icache-load-misses                                         (49.23%)
   275.439022656             62,035      dTLB-load-misses                                              (50.52%)
   275.439022656                511      dTLB-store-misses                                             (41.27%)
   275.439022656              2,195      iTLB-load-misses                                              (41.26%)
   275.439022656          73,40,890      branch-load-misses                                            (41.26%)
   275.439022656           3,42,144      L2-misses                                                     (40.45%)
   275.439022656       85,24,90,617      cycles:u                                                      (39.16%)
   275.439022656     1,43,66,68,408      instructions:u            #    1.70  insn per cycle           (48.41%)
   275.749211715          81,54,537      branch-misses:u                                               (49.82%)
   275.749211715          98,20,704      L1-dcache-load-misses                                         (51.11%)
   275.749211715          12,55,062      L1-icache-load-misses                                         (51.59%)
   275.749211715             68,019      dTLB-load-misses                                              (51.58%)
   275.749211715                515      dTLB-store-misses                                             (41.16%)
   275.749211715              3,065      iTLB-load-misses                                              (39.87%)
   275.749211715          82,30,918      branch-load-misses                                            (38.58%)
   275.749211715           2,52,976      L2-misses                                                     (38.11%)
   275.749211715       85,31,63,107      cycles:u                                                      (38.21%)
   275.749211715     1,17,28,22,014      instructions:u            #    1.39  insn per cycle           (48.52%)
   276.059390414          91,61,935      branch-misses:u                                               (51.58%)
   276.059390414          78,23,543      L1-dcache-load-misses                                         (51.58%)
   276.059390414          10,63,841      L1-icache-load-misses                                         (50.89%)
   276.059390414             36,985      dTLB-load-misses                                              (49.60%)
   276.059390414                485      dTLB-store-misses                                             (38.10%)
   276.059390414              2,241      iTLB-load-misses                                              (38.10%)
   276.059390414          93,47,362      branch-load-misses                                            (38.79%)
   276.059390414           1,64,793      L2-misses                                                     (40.08%)
   276.059390414       85,41,48,602      cycles:u                                                      (41.26%)
   276.059390414     1,22,73,95,115      instructions:u            #    1.46  insn per cycle           (51.58%)
   276.369587646          75,62,004      branch-misses:u                                               (50.31%)
   276.369587646          97,40,851      L1-dcache-load-misses                                         (49.02%)
   276.369587646          10,98,208      L1-icache-load-misses                                         (48.42%)
   276.369587646           1,84,771      dTLB-load-misses                                              (48.41%)
   276.369587646                579      dTLB-store-misses                                             (39.37%)
   276.369587646              2,867      iTLB-load-misses                                              (40.66%)
   276.369587646          75,91,244      branch-load-misses                                            (41.26%)
   276.369587646          10,02,633      L2-misses                                                     (41.27%)
   276.369587646       85,18,69,217      cycles:u                                                      (41.27%)
   276.369587646     1,42,08,62,161      instructions:u            #    1.68  insn per cycle           (51.59%)
   276.679754665          75,71,798      branch-misses:u                                               (48.41%)
   276.679754665        1,04,76,456      L1-dcache-load-misses                                         (48.42%)
   276.679754665          11,90,883      L1-icache-load-misses                                         (48.99%)
   276.679754665           1,30,745      dTLB-load-misses                                              (50.27%)
   276.679754665                811      dTLB-store-misses                                             (41.27%)
   276.679754665              4,669      iTLB-load-misses                                              (41.27%)
   276.679754665          76,57,999      branch-load-misses                                            (41.26%)
   276.679754665           4,59,348      L2-misses                                                     (40.70%)
   276.679754665       85,13,23,334      cycles:u                                                      (39.41%)
   276.679754665     1,19,63,98,543      instructions:u            #    1.42  insn per cycle           (48.44%)
   276.989939929          80,95,297      branch-misses:u                                               (49.58%)
   276.989939929          99,47,366      L1-dcache-load-misses                                         (50.87%)
   276.989939929          12,96,331      L1-icache-load-misses                                         (51.58%)
   276.989939929           1,40,321      dTLB-load-misses                                              (51.58%)
   276.989939929                651      dTLB-store-misses                                             (41.26%)
   276.989939929              3,982      iTLB-load-misses                                              (40.10%)
   276.989939929          82,04,627      branch-load-misses                                            (38.82%)
   276.989939929           4,12,954      L2-misses                                                     (38.10%)
   276.989939929       85,32,19,072      cycles:u                                                      (38.10%)
   276.989939929     1,37,32,84,436      instructions:u            #    1.63  insn per cycle           (48.42%)
   277.300121288          31,01,012      branch-misses:u                                               (51.60%)
   277.300121288          56,03,902      L1-dcache-load-misses                                         (51.59%)
   277.300121288           4,89,787      L1-icache-load-misses                                         (51.13%)
   277.300121288             86,494      dTLB-load-misses                                              (49.85%)
   277.300121288                745      dTLB-store-misses                                             (38.22%)
   277.300121288              1,753      iTLB-load-misses                                              (38.09%)
   277.300121288          33,34,618      branch-load-misses                                            (38.55%)
   277.300121288           9,14,657      L2-misses                                                     (39.83%)
   277.300121288       42,66,83,502      cycles:u                                                      (41.14%)
   277.300121288       73,33,95,150      instructions:u            #    0.87  insn per cycle           (51.46%)
   277.610303741          80,98,733      branch-misses:u                                               (50.54%)
   277.610303741          89,93,827      L1-dcache-load-misses                                         (49.25%)
   277.610303741          11,98,286      L1-icache-load-misses                                         (48.43%)
   277.610303741           1,65,667      dTLB-load-misses                                              (48.42%)
   277.610303741                682      dTLB-store-misses                                             (39.14%)
   277.610303741              3,685      iTLB-load-misses                                              (40.43%)
   277.610303741          81,18,205      branch-load-misses                                            (41.27%)
   277.610303741           5,41,852      L2-misses                                                     (41.26%)
   277.610303741       85,42,97,207      cycles:u                                                      (41.26%)
   277.610303741     1,32,16,63,376      instructions:u            #    1.57  insn per cycle           (51.58%)
   277.920494853          75,75,518      branch-misses:u                                               (48.42%)
   277.920494853        1,03,05,870      L1-dcache-load-misses                                         (48.42%)
   277.920494853          12,36,668      L1-icache-load-misses                                         (48.76%)
   277.920494853           1,19,947      dTLB-load-misses                                              (50.04%)
   277.920494853                564      dTLB-store-misses                                             (41.27%)
   277.920494853              3,647      iTLB-load-misses                                              (41.27%)
   277.920494853          76,41,443      branch-load-misses                                            (41.26%)
   277.920494853           3,38,500      L2-misses                                                     (40.93%)
   277.920494853       85,18,69,977      cycles:u                                                      (39.64%)
   277.920494853     1,28,22,63,701      instructions:u            #    1.52  insn per cycle           (48.67%)
   278.230643692          74,11,684      branch-misses:u                                               (49.35%)
   278.230643692        1,01,41,204      L1-dcache-load-misses                                         (50.64%)
   278.230643692          14,93,452      L1-icache-load-misses                                         (51.59%)
   278.230643692           1,42,802      dTLB-load-misses                                              (51.59%)
   278.230643692                450      dTLB-store-misses                                             (41.27%)
   278.230643692              3,411      iTLB-load-misses                                              (40.34%)
   278.230643692          75,26,792      branch-load-misses                                            (39.05%)
   278.230643692           9,47,913      L2-misses                                                     (38.09%)
   278.230643692       85,26,57,314      cycles:u                                                      (38.09%)
   278.230643692     1,48,48,48,776      instructions:u            #    1.76  insn per cycle           (48.41%)
   278.540834199          64,34,179      branch-misses:u                                               (51.58%)
   278.540834199          78,80,323      L1-dcache-load-misses                                         (51.57%)
   278.540834199          19,59,274      L1-icache-load-misses                                         (51.35%)
   278.540834199           1,58,317      dTLB-load-misses                                              (50.05%)
   278.540834199                200      dTLB-store-misses                                             (38.46%)
   278.540834199              3,681      iTLB-load-misses                                              (38.11%)
   278.540834199          67,70,737      branch-load-misses                                            (38.33%)
   278.540834199           3,51,195      L2-misses                                                     (39.62%)
   278.540834199       85,15,36,930      cycles:u                                                      (40.91%)
   278.540834199     1,77,98,39,078      instructions:u            #    2.11  insn per cycle           (51.22%)
   278.851019220          68,09,900      branch-misses:u                                               (50.77%)
   278.851019220          54,57,204      L1-dcache-load-misses                                         (49.48%)
   278.851019220          21,66,252      L1-icache-load-misses                                         (48.42%)
   278.851019220           1,37,759      dTLB-load-misses                                              (48.41%)
   278.851019220                 74      dTLB-store-misses                                             (38.91%)
   278.851019220              4,570      iTLB-load-misses                                              (40.20%)
   278.851019220          68,52,105      branch-load-misses                                            (41.26%)
   278.851019220           3,28,695      L2-misses                                                     (41.27%)
   278.851019220       85,27,33,746      cycles:u                                                      (41.27%)
   278.851019220     1,79,24,79,070      instructions:u            #    2.13  insn per cycle           (51.59%)
   279.161194988          68,83,415      branch-misses:u                                               (48.42%)
   279.161194988          68,78,878      L1-dcache-load-misses                                         (48.42%)
   279.161194988          19,05,213      L1-icache-load-misses                                         (48.53%)
   279.161194988           2,24,066      dTLB-load-misses                                              (49.82%)
   279.161194988              2,599      dTLB-store-misses                                             (41.27%)
   279.161194988              3,734      iTLB-load-misses                                              (41.27%)
   279.161194988          64,57,851      branch-load-misses                                            (41.27%)
   279.161194988           5,38,506      L2-misses                                                     (41.16%)
   279.161194988       85,14,36,535      cycles:u                                                      (39.87%)
   279.161194988     1,70,01,16,892      instructions:u            #    2.02  insn per cycle           (48.90%)
#           time             counts unit events
   279.471361358          70,17,674      branch-misses:u                                               (49.13%)
   279.471361358          91,67,663      L1-dcache-load-misses                                         (50.41%)
   279.471361358          16,84,704      L1-icache-load-misses                                         (51.59%)
   279.471361358           3,04,272      dTLB-load-misses                                              (51.59%)
   279.471361358                482      dTLB-store-misses                                             (41.27%)
   279.471361358              4,987      iTLB-load-misses                                              (40.56%)
   279.471361358          70,56,260      branch-load-misses                                            (39.27%)
   279.471361358           7,25,579      L2-misses                                                     (38.09%)
   279.471361358       85,09,76,770      cycles:u                                                      (38.09%)
   279.471361358     1,55,45,94,870      instructions:u            #    1.84  insn per cycle           (48.41%)
   279.781541090          70,45,021      branch-misses:u                                               (51.59%)
   279.781541090          72,64,085      L1-dcache-load-misses                                         (51.57%)
   279.781541090          18,57,598      L1-icache-load-misses                                         (51.58%)
   279.781541090           2,64,870      dTLB-load-misses                                              (50.29%)
   279.781541090                 93      dTLB-store-misses                                             (38.68%)
   279.781541090              3,511      iTLB-load-misses                                              (38.11%)
   279.781541090          70,30,529      branch-load-misses                                            (38.11%)
   279.781541090           6,15,812      L2-misses                                                     (39.39%)
   279.781541090       85,26,18,357      cycles:u                                                      (40.68%)
   279.781541090     1,62,05,89,955      instructions:u            #    1.92  insn per cycle           (50.99%)
   280.091738048          76,85,499      branch-misses:u                                               (51.00%)
   280.091738048          98,91,370      L1-dcache-load-misses                                         (49.72%)
   280.091738048          12,60,186      L1-icache-load-misses                                         (48.43%)
   280.091738048           1,66,191      dTLB-load-misses                                              (48.42%)
   280.091738048                501      dTLB-store-misses                                             (38.67%)
   280.091738048              3,505      iTLB-load-misses                                              (39.96%)
   280.091738048          75,54,676      branch-load-misses                                            (41.25%)
   280.091738048           4,49,923      L2-misses                                                     (41.27%)
   280.091738048       85,13,93,497      cycles:u                                                      (41.27%)
   280.091738048     1,34,17,18,277      instructions:u            #    1.59  insn per cycle           (51.58%)
   280.401935137          81,35,075      branch-misses:u                                               (48.43%)
   280.401935137          72,78,529      L1-dcache-load-misses                                         (48.42%)
   280.401935137          13,74,521      L1-icache-load-misses                                         (48.42%)
   280.401935137             33,262      dTLB-load-misses                                              (49.58%)
   280.401935137                273      dTLB-store-misses                                             (41.26%)
   280.401935137              3,172      iTLB-load-misses                                              (41.26%)
   280.401935137          79,54,337      branch-load-misses                                            (41.26%)
   280.401935137           1,07,142      L2-misses                                                     (41.27%)
   280.401935137       85,14,02,014      cycles:u                                                      (40.11%)
   280.401935137     1,37,36,13,214      instructions:u            #    1.63  insn per cycle           (49.14%)
   280.712107085          75,13,936      branch-misses:u                                               (48.88%)
   280.712107085          99,39,811      L1-dcache-load-misses                                         (50.17%)
   280.712107085          11,82,363      L1-icache-load-misses                                         (51.46%)
   280.712107085             51,287      dTLB-load-misses                                              (51.58%)
   280.712107085                913      dTLB-store-misses                                             (41.27%)
   280.712107085              2,198      iTLB-load-misses                                              (40.81%)
   280.712107085          79,63,856      branch-load-misses                                            (39.52%)
   280.712107085           5,74,000      L2-misses                                                     (38.24%)
   280.712107085       85,02,78,483      cycles:u                                                      (38.11%)
   280.712107085     1,25,74,43,037      instructions:u            #    1.49  insn per cycle           (48.42%)
   281.022286969          80,89,234      branch-misses:u                                               (51.59%)
   281.022286969          72,05,193      L1-dcache-load-misses                                         (51.58%)
   281.022286969          13,20,400      L1-icache-load-misses                                         (51.58%)
   281.022286969             32,767      dTLB-load-misses                                              (50.53%)
   281.022286969                274      dTLB-store-misses                                             (38.92%)
   281.022286969              2,427      iTLB-load-misses                                              (38.10%)
   281.022286969          81,69,193      branch-load-misses                                            (38.10%)
   281.022286969             87,698      L2-misses                                                     (39.15%)
   281.022286969       85,40,92,274      cycles:u                                                      (40.44%)
   281.022286969     1,36,77,05,890      instructions:u            #    1.62  insn per cycle           (50.75%)
   281.332489269          78,39,154      branch-misses:u                                               (51.24%)
   281.332489269        1,21,94,649      L1-dcache-load-misses                                         (49.94%)
   281.332489269          10,85,069      L1-icache-load-misses                                         (48.66%)
   281.332489269           1,45,443      dTLB-load-misses                                              (48.42%)
   281.332489269                595      dTLB-store-misses                                             (38.44%)
   281.332489269              3,050      iTLB-load-misses                                              (39.74%)
   281.332489269          73,22,386      branch-load-misses                                            (41.02%)
   281.332489269           4,07,382      L2-misses                                                     (41.27%)
   281.332489269       85,19,34,911      cycles:u                                                      (41.27%)
   281.332489269     1,13,30,56,078      instructions:u            #    1.34  insn per cycle           (51.58%)
   281.642662895          79,54,237      branch-misses:u                                               (48.41%)
   281.642662895        1,01,95,826      L1-dcache-load-misses                                         (48.41%)
   281.642662895          13,52,283      L1-icache-load-misses                                         (48.42%)
   281.642662895           1,33,941      dTLB-load-misses                                              (49.34%)
   281.642662895                436      dTLB-store-misses                                             (41.27%)
   281.642662895              3,913      iTLB-load-misses                                              (41.27%)
   281.642662895          78,56,805      branch-load-misses                                            (41.27%)
   281.642662895           3,83,804      L2-misses                                                     (41.26%)
   281.642662895       85,33,97,246      cycles:u                                                      (40.34%)
   281.642662895     1,15,39,99,297      instructions:u            #    1.37  insn per cycle           (49.37%)
   281.952847709          79,11,302      branch-misses:u                                               (48.64%)
   281.952847709          94,89,789      L1-dcache-load-misses                                         (49.93%)
   281.952847709          13,33,298      L1-icache-load-misses                                         (51.22%)
   281.952847709           1,42,382      dTLB-load-misses                                              (51.58%)
   281.952847709                220      dTLB-store-misses                                             (41.27%)
   281.952847709              3,617      iTLB-load-misses                                              (41.05%)
   281.952847709          79,32,627      branch-load-misses                                            (39.76%)
   281.952847709           3,70,427      L2-misses                                                     (38.47%)
   281.952847709       85,09,10,644      cycles:u                                                      (38.10%)
   281.952847709     1,17,71,06,584      instructions:u            #    1.40  insn per cycle           (48.42%)
   282.263039997          72,32,919      branch-misses:u                                               (51.58%)
   282.263039997        1,19,28,725      L1-dcache-load-misses                                         (51.58%)
   282.263039997          12,69,436      L1-icache-load-misses                                         (51.58%)
   282.263039997           1,75,323      dTLB-load-misses                                              (50.78%)
   282.263039997                786      dTLB-store-misses                                             (39.17%)
   282.263039997              3,372      iTLB-load-misses                                              (38.10%)
   282.263039997          68,80,824      branch-load-misses                                            (38.10%)
   282.263039997           6,09,398      L2-misses                                                     (38.91%)
   282.263039997       85,18,68,549      cycles:u                                                      (40.19%)
   282.263039997     1,14,13,73,561      instructions:u            #    1.35  insn per cycle           (50.51%)
   282.573216300          78,61,891      branch-misses:u                                               (51.48%)
   282.573216300          99,54,877      L1-dcache-load-misses                                         (50.18%)
   282.573216300          13,16,515      L1-icache-load-misses                                         (48.90%)
   282.573216300           1,26,026      dTLB-load-misses                                              (48.42%)
   282.573216300                513      dTLB-store-misses                                             (38.20%)
   282.573216300              3,585      iTLB-load-misses                                              (39.50%)
   282.573216300          78,92,855      branch-load-misses                                            (40.79%)
   282.573216300           3,62,419      L2-misses                                                     (41.26%)
   282.573216300       85,04,73,712      cycles:u                                                      (41.26%)
   282.573216300     1,15,05,37,196      instructions:u            #    1.36  insn per cycle           (51.58%)
   282.883385519          78,96,641      branch-misses:u                                               (48.42%)
   282.883385519          97,03,332      L1-dcache-load-misses                                         (48.41%)
   282.883385519          12,25,342      L1-icache-load-misses                                         (48.41%)
   282.883385519           1,54,507      dTLB-load-misses                                              (49.11%)
   282.883385519                494      dTLB-store-misses                                             (41.27%)
   282.883385519              3,976      iTLB-load-misses                                              (41.27%)
   282.883385519          80,20,878      branch-load-misses                                            (41.27%)
   282.883385519           7,55,057      L2-misses                                                     (41.27%)
   282.883385519       85,03,88,497      cycles:u                                                      (40.58%)
   282.883385519     1,24,37,14,252      instructions:u            #    1.47  insn per cycle           (49.61%)
   283.193564579          85,13,098      branch-misses:u                                               (48.42%)
   283.193564579        1,23,65,326      L1-dcache-load-misses                                         (49.70%)
   283.193564579           7,81,128      L1-icache-load-misses                                         (50.99%)
   283.193564579           2,85,933      dTLB-load-misses                                              (51.58%)
   283.193564579                901      dTLB-store-misses                                             (41.26%)
   283.193564579              3,909      iTLB-load-misses                                              (41.26%)
   283.193564579          85,14,804      branch-load-misses                                            (39.98%)
   283.193564579           6,85,802      L2-misses                                                     (38.70%)
   283.193564579       85,24,97,210      cycles:u                                                      (38.10%)
   283.193564579     1,16,14,94,840      instructions:u            #    1.38  insn per cycle           (48.42%)
   283.503747021          82,56,351      branch-misses:u                                               (51.59%)
   283.503747021        1,12,57,711      L1-dcache-load-misses                                         (51.58%)
   283.503747021          10,57,071      L1-icache-load-misses                                         (51.58%)
   283.503747021           2,68,046      dTLB-load-misses                                              (51.00%)
   283.503747021              1,642      dTLB-store-misses                                             (39.40%)
   283.503747021              4,563      iTLB-load-misses                                              (38.11%)
   283.503747021          81,85,056      branch-load-misses                                            (38.10%)
   283.503747021           7,04,331      L2-misses                                                     (38.68%)
   283.503747021       85,15,96,321      cycles:u                                                      (39.96%)
   283.503747021     1,23,76,26,761      instructions:u            #    1.47  insn per cycle           (50.28%)
   283.813930961          82,83,031      branch-misses:u                                               (51.58%)
   283.813930961          93,58,844      L1-dcache-load-misses                                         (50.42%)
   283.813930961          15,11,678      L1-icache-load-misses                                         (49.13%)
   283.813930961           2,96,482      dTLB-load-misses                                              (48.42%)
   283.813930961              1,362      dTLB-store-misses                                             (38.10%)
   283.813930961              3,766      iTLB-load-misses                                              (39.26%)
   283.813930961          82,72,760      branch-load-misses                                            (40.55%)
   283.813930961           7,88,478      L2-misses                                                     (41.27%)
   283.813930961       85,32,19,522      cycles:u                                                      (41.27%)
   283.813930961     1,30,43,25,578      instructions:u            #    1.55  insn per cycle           (51.58%)
   284.124131879          85,07,200      branch-misses:u                                               (48.54%)
   284.124131879        1,22,74,674      L1-dcache-load-misses                                         (48.42%)
   284.124131879           8,74,990      L1-icache-load-misses                                         (48.43%)
   284.124131879           2,87,374      dTLB-load-misses                                              (48.88%)
   284.124131879              2,083      dTLB-store-misses                                             (41.14%)
   284.124131879              4,226      iTLB-load-misses                                              (41.27%)
   284.124131879          84,55,888      branch-load-misses                                            (41.27%)
   284.124131879           6,26,659      L2-misses                                                     (41.26%)
   284.124131879       85,01,51,604      cycles:u                                                      (40.81%)
   284.124131879     1,17,96,46,419      instructions:u            #    1.40  insn per cycle           (49.84%)
   284.434320981          82,26,043      branch-misses:u                                               (48.43%)
   284.434320981        1,12,87,819      L1-dcache-load-misses                                         (49.47%)
   284.434320981           9,41,600      L1-icache-load-misses                                         (50.75%)
   284.434320981           2,67,179      dTLB-load-misses                                              (51.57%)
   284.434320981              1,384      dTLB-store-misses                                             (41.26%)
   284.434320981              4,799      iTLB-load-misses                                              (41.26%)
   284.434320981          83,36,929      branch-load-misses                                            (40.22%)
   284.434320981           6,93,584      L2-misses                                                     (38.95%)
   284.434320981       85,05,96,250      cycles:u                                                      (38.11%)
   284.434320981     1,20,15,63,217      instructions:u            #    1.42  insn per cycle           (48.43%)
   284.744512052          81,84,280      branch-misses:u                                               (51.33%)
   284.744512052          98,94,749      L1-dcache-load-misses                                         (51.58%)
   284.744512052          14,60,726      L1-icache-load-misses                                         (51.58%)
   284.744512052           3,01,350      dTLB-load-misses                                              (51.25%)
   284.744512052              1,525      dTLB-store-misses                                             (39.65%)
   284.744512052              4,583      iTLB-load-misses                                              (38.36%)
   284.744512052          81,66,641      branch-load-misses                                            (38.11%)
   284.744512052           7,97,995      L2-misses                                                     (38.43%)
   284.744512052       85,01,22,155      cycles:u                                                      (39.72%)
   284.744512052     1,26,55,42,454      instructions:u            #    1.50  insn per cycle           (50.03%)
   285.054679727          76,57,238      branch-misses:u                                               (51.58%)
   285.054679727          80,57,409      L1-dcache-load-misses                                         (50.66%)
   285.054679727          14,92,989      L1-icache-load-misses                                         (49.37%)
   285.054679727             83,632      dTLB-load-misses                                              (48.41%)
   285.054679727                902      dTLB-store-misses                                             (38.10%)
   285.054679727              2,929      iTLB-load-misses                                              (39.02%)
   285.054679727          76,48,210      branch-load-misses                                            (40.31%)
   285.054679727           4,21,576      L2-misses                                                     (41.27%)
   285.054679727       84,79,35,208      cycles:u                                                      (41.27%)
   285.054679727     1,60,79,67,514      instructions:u            #    1.91  insn per cycle           (51.58%)
   285.364853438          81,35,967      branch-misses:u                                               (48.78%)
   285.364853438          33,30,463      L1-dcache-load-misses                                         (48.41%)
   285.364853438          18,26,684      L1-icache-load-misses                                         (48.42%)
   285.364853438              3,678      dTLB-load-misses                                              (48.63%)
   285.364853438                 36      dTLB-store-misses                                             (40.90%)
   285.364853438              1,192      iTLB-load-misses                                              (41.27%)
   285.364853438          80,99,904      branch-load-misses                                            (41.27%)
   285.364853438             14,702      L2-misses                                                     (41.27%)
   285.364853438       85,09,36,326      cycles:u                                                      (41.05%)
   285.364853438     1,80,66,89,733      instructions:u            #    2.14  insn per cycle           (50.08%)
   285.675039646          81,90,790      branch-misses:u                                               (48.42%)
   285.675039646          82,98,725      L1-dcache-load-misses                                         (49.23%)
   285.675039646          10,91,565      L1-icache-load-misses                                         (50.52%)
   285.675039646             23,092      dTLB-load-misses                                              (51.58%)
   285.675039646                579      dTLB-store-misses                                             (41.27%)
   285.675039646              1,623      iTLB-load-misses                                              (41.27%)
   285.675039646          80,83,963      branch-load-misses                                            (40.46%)
   285.675039646           1,19,485      L2-misses                                                     (39.17%)
   285.675039646       85,05,95,057      cycles:u                                                      (38.09%)
   285.675039646     1,58,02,12,904      instructions:u            #    1.87  insn per cycle           (48.41%)
   285.985190746          73,20,686      branch-misses:u                                               (51.11%)
   285.985190746          71,48,654      L1-dcache-load-misses                                         (51.59%)
   285.985190746          14,41,537      L1-icache-load-misses                                         (51.60%)
   285.985190746             61,619      dTLB-load-misses                                              (51.47%)
   285.985190746              1,294      dTLB-store-misses                                             (39.86%)
   285.985190746              1,360      iTLB-load-misses                                              (38.58%)
   285.985190746          72,86,938      branch-load-misses                                            (38.09%)
   285.985190746           3,02,913      L2-misses                                                     (38.21%)
   285.985190746       82,08,88,368      cycles:u                                                      (39.49%)
   285.985190746     1,60,11,02,031      instructions:u            #    1.90  insn per cycle           (49.81%)
   286.295369493          75,53,578      branch-misses:u                                               (51.63%)
   286.295369493          30,58,760      L1-dcache-load-misses                                         (50.84%)
   286.295369493          16,87,674      L1-icache-load-misses                                         (49.56%)
   286.295369493              3,106      dTLB-load-misses                                              (48.39%)
   286.295369493                 44      dTLB-store-misses                                             (38.05%)
   286.295369493                494      iTLB-load-misses                                              (38.83%)
   286.295369493          77,73,101      branch-load-misses                                            (40.12%)
   286.295369493             19,919      L2-misses                                                     (41.29%)
   286.295369493       82,10,61,478      cycles:u                                                      (41.30%)
   286.295369493     1,71,58,55,735      instructions:u            #    2.03  insn per cycle           (51.63%)
   286.605536068          81,95,241      branch-misses:u                                               (49.00%)
   286.605536068          83,36,187      L1-dcache-load-misses                                         (48.41%)
   286.605536068          10,62,273      L1-icache-load-misses                                         (48.41%)
   286.605536068             22,941      dTLB-load-misses                                              (48.40%)
   286.605536068                727      dTLB-store-misses                                             (40.67%)
   286.605536068              1,984      iTLB-load-misses                                              (41.27%)
   286.605536068          82,18,172      branch-load-misses                                            (41.27%)
   286.605536068             95,763      L2-misses                                                     (41.28%)
   286.605536068       85,13,91,865      cycles:u                                                      (41.28%)
   286.605536068     1,57,44,51,233      instructions:u            #    1.87  insn per cycle           (50.30%)
   286.915704152          71,03,425      branch-misses:u                                               (48.42%)
   286.915704152          90,77,111      L1-dcache-load-misses                                         (49.01%)
   286.915704152          14,46,539      L1-icache-load-misses                                         (50.30%)
   286.915704152           2,10,532      dTLB-load-misses                                              (51.59%)
   286.915704152              2,425      dTLB-store-misses                                             (41.27%)
   286.915704152              3,986      iTLB-load-misses                                              (41.27%)
   286.915704152          70,99,475      branch-load-misses                                            (40.68%)
   286.915704152           8,60,094      L2-misses                                                     (39.39%)
   286.915704152       84,83,63,862      cycles:u                                                      (38.10%)
   286.915704152     1,52,87,28,320      instructions:u            #    1.81  insn per cycle           (48.41%)
#           time             counts unit events
   287.225853424          86,76,129      branch-misses:u                                               (50.90%)
   287.225853424          72,75,232      L1-dcache-load-misses                                         (51.59%)
   287.225853424          13,81,097      L1-icache-load-misses                                         (51.59%)
   287.225853424           1,59,103      dTLB-load-misses                                              (51.59%)
   287.225853424                251      dTLB-store-misses                                             (40.08%)
   287.225853424              2,954      iTLB-load-misses                                              (38.79%)
   287.225853424          86,28,580      branch-load-misses                                            (38.09%)
   287.225853424           4,94,691      L2-misses                                                     (38.09%)
   287.225853424       85,24,38,025      cycles:u                                                      (39.28%)
   287.225853424     1,44,02,83,439      instructions:u            #    1.71  insn per cycle           (49.59%)
   287.536000305          73,76,665      branch-misses:u                                               (51.60%)
   287.536000305          96,03,009      L1-dcache-load-misses                                         (51.09%)
   287.536000305          13,29,165      L1-icache-load-misses                                         (49.80%)
   287.536000305           2,13,997      dTLB-load-misses                                              (48.51%)
   287.536000305              1,338      dTLB-store-misses                                             (38.09%)
   287.536000305              3,988      iTLB-load-misses                                              (38.59%)
   287.536000305          74,33,990      branch-load-misses                                            (39.87%)
   287.536000305           6,98,139      L2-misses                                                     (41.17%)
   287.536000305       84,76,27,454      cycles:u                                                      (41.27%)
   287.536000305     1,48,45,55,493      instructions:u            #    1.76  insn per cycle           (51.59%)
   287.846151812          81,42,230      branch-misses:u                                               (49.20%)
   287.846151812          68,68,414      L1-dcache-load-misses                                         (48.40%)
   287.846151812          15,38,552      L1-icache-load-misses                                         (48.41%)
   287.846151812           2,03,221      dTLB-load-misses                                              (48.41%)
   287.846151812                815      dTLB-store-misses                                             (40.47%)
   287.846151812              4,680      iTLB-load-misses                                              (41.28%)
   287.846151812          80,96,404      branch-load-misses                                            (41.28%)
   287.846151812           5,77,400      L2-misses                                                     (41.27%)
   287.846151812       84,69,71,686      cycles:u                                                      (41.27%)
   287.846151812     1,48,22,65,328      instructions:u            #    1.76  insn per cycle           (50.50%)
   288.156311200          88,10,378      branch-misses:u                                               (48.41%)
   288.156311200          74,30,204      L1-dcache-load-misses                                         (48.81%)
   288.156311200          13,58,502      L1-icache-load-misses                                         (50.10%)
   288.156311200           1,49,661      dTLB-load-misses                                              (51.39%)
   288.156311200                617      dTLB-store-misses                                             (41.27%)
   288.156311200              3,775      iTLB-load-misses                                              (41.27%)
   288.156311200          87,30,951      branch-load-misses                                            (40.88%)
   288.156311200           5,06,878      L2-misses                                                     (39.58%)
   288.156311200       85,18,63,226      cycles:u                                                      (38.30%)
   288.156311200     1,43,38,36,292      instructions:u            #    1.70  insn per cycle           (48.41%)
   288.466464561          62,77,047      branch-misses:u                                               (50.70%)
   288.466464561          87,70,752      L1-dcache-load-misses                                         (51.59%)
   288.466464561          17,46,687      L1-icache-load-misses                                         (51.59%)
   288.466464561           1,75,538      dTLB-load-misses                                              (51.58%)
   288.466464561                980      dTLB-store-misses                                             (40.27%)
   288.466464561              3,854      iTLB-load-misses                                              (38.99%)
   288.466464561          63,87,313      branch-load-misses                                            (38.09%)
   288.466464561          10,03,218      L2-misses                                                     (38.10%)
   288.466464561       84,84,47,439      cycles:u                                                      (39.09%)
   288.466464561     1,70,51,31,721      instructions:u            #    2.02  insn per cycle           (49.40%)
   288.776613433          58,81,823      branch-misses:u                                               (51.59%)
   288.776613433          71,70,849      L1-dcache-load-misses                                         (51.29%)
   288.776613433          15,88,551      L1-icache-load-misses                                         (50.00%)
   288.776613433           1,49,606      dTLB-load-misses                                              (48.72%)
   288.776613433              1,102      dTLB-store-misses                                             (38.10%)
   288.776613433              3,159      iTLB-load-misses                                              (38.39%)
   288.776613433          56,34,873      branch-load-misses                                            (39.68%)
   288.776613433           4,88,952      L2-misses                                                     (40.96%)
   288.776613433       85,31,21,865      cycles:u                                                      (41.27%)
   288.776613433     1,90,08,04,177      instructions:u            #    2.25  insn per cycle           (51.59%)
   289.086771181          65,58,956      branch-misses:u                                               (49.40%)
   289.086771181          54,10,598      L1-dcache-load-misses                                         (48.41%)
   289.086771181          20,80,823      L1-icache-load-misses                                         (48.41%)
   289.086771181           1,46,212      dTLB-load-misses                                              (48.41%)
   289.086771181                 54      dTLB-store-misses                                             (40.28%)
   289.086771181              3,961      iTLB-load-misses                                              (41.27%)
   289.086771181          66,26,658      branch-load-misses                                            (41.27%)
   289.086771181           3,36,552      L2-misses                                                     (41.27%)
   289.086771181       85,25,83,268      cycles:u                                                      (41.27%)
   289.086771181     1,85,97,10,003      instructions:u            #    2.21  insn per cycle           (50.70%)
   289.396920945          64,26,386      branch-misses:u                                               (48.41%)
   289.396920945          98,01,569      L1-dcache-load-misses                                         (48.61%)
   289.396920945          13,11,283      L1-icache-load-misses                                         (49.90%)
   289.396920945           2,74,499      dTLB-load-misses                                              (51.19%)
   289.396920945              1,754      dTLB-store-misses                                             (41.27%)
   289.396920945              3,646      iTLB-load-misses                                              (41.28%)
   289.396920945          67,36,842      branch-load-misses                                            (41.08%)
   289.396920945          12,22,410      L2-misses                                                     (39.79%)
   289.396920945       85,00,15,031      cycles:u                                                      (38.50%)
   289.396920945     1,57,98,14,007      instructions:u            #    1.87  insn per cycle           (48.41%)
   289.707082422          82,01,829      branch-misses:u                                               (50.50%)
   289.707082422          94,33,324      L1-dcache-load-misses                                         (51.59%)
   289.707082422          13,44,999      L1-icache-load-misses                                         (51.59%)
   289.707082422           3,96,487      dTLB-load-misses                                              (51.59%)
   289.707082422                437      dTLB-store-misses                                             (40.48%)
   289.707082422              4,695      iTLB-load-misses                                              (39.18%)
   289.707082422          82,33,288      branch-load-misses                                            (38.09%)
   289.707082422           9,10,109      L2-misses                                                     (38.10%)
   289.707082422       85,13,51,820      cycles:u                                                      (38.88%)
   289.707082422     1,31,65,06,463      instructions:u            #    1.56  insn per cycle           (49.20%)
   290.017235550          74,70,767      branch-misses:u                                               (51.60%)
   290.017235550        1,14,97,362      L1-dcache-load-misses                                         (51.48%)
   290.017235550          11,64,888      L1-icache-load-misses                                         (50.20%)
   290.017235550           3,73,964      dTLB-load-misses                                              (48.91%)
   290.017235550                813      dTLB-store-misses                                             (38.09%)
   290.017235550              4,307      iTLB-load-misses                                              (38.19%)
   290.017235550          73,52,976      branch-load-misses                                            (39.48%)
   290.017235550          11,82,838      L2-misses                                                     (40.77%)
   290.017235550       85,33,18,683      cycles:u                                                      (41.27%)
   290.017235550     1,36,15,51,846      instructions:u            #    1.61  insn per cycle           (51.59%)
   290.327375071          80,74,842      branch-misses:u                                               (49.60%)
   290.327375071          93,07,141      L1-dcache-load-misses                                         (48.41%)
   290.327375071          13,69,975      L1-icache-load-misses                                         (48.41%)
   290.327375071           3,91,385      dTLB-load-misses                                              (48.41%)
   290.327375071                563      dTLB-store-misses                                             (40.08%)
   290.327375071              3,988      iTLB-load-misses                                              (41.27%)
   290.327375071          80,61,992      branch-load-misses                                            (41.27%)
   290.327375071           8,96,701      L2-misses                                                     (41.27%)
   290.327375071       85,15,97,136      cycles:u                                                      (41.27%)
   290.327375071     1,34,58,28,011      instructions:u            #    1.60  insn per cycle           (50.90%)
   290.637545080          82,92,844      branch-misses:u                                               (48.41%)
   290.637545080          93,31,277      L1-dcache-load-misses                                         (48.41%)
   290.637545080          13,06,490      L1-icache-load-misses                                         (49.69%)
   290.637545080           3,87,724      dTLB-load-misses                                              (50.98%)
   290.637545080                702      dTLB-store-misses                                             (41.27%)
   290.637545080              4,732      iTLB-load-misses                                              (41.27%)
   290.637545080          81,36,360      branch-load-misses                                            (41.27%)
   290.637545080           8,61,842      L2-misses                                                     (40.00%)
   290.637545080       85,05,10,251      cycles:u                                                      (38.70%)
   290.637545080     1,30,40,21,816      instructions:u            #    1.55  insn per cycle           (48.41%)
   290.947702665          78,92,404      branch-misses:u                                               (50.30%)
   290.947702665          64,13,870      L1-dcache-load-misses                                         (51.58%)
   290.947702665          18,75,368      L1-icache-load-misses                                         (51.59%)
   290.947702665             61,863      dTLB-load-misses                                              (51.59%)
   290.947702665              2,379      dTLB-store-misses                                             (40.68%)
   290.947702665              2,734      iTLB-load-misses                                              (39.39%)
   290.947702665          72,44,808      branch-load-misses                                            (38.10%)
   290.947702665           3,13,498      L2-misses                                                     (38.09%)
   290.947702665       85,24,84,535      cycles:u                                                      (38.68%)
   290.947702665     1,59,45,27,028      instructions:u            #    1.89  insn per cycle           (49.00%)
   291.257879915          78,49,430      branch-misses:u                                               (51.58%)
   291.257879915          58,12,387      L1-dcache-load-misses                                         (51.59%)
   291.257879915          18,28,275      L1-icache-load-misses                                         (50.41%)
   291.257879915             41,883      dTLB-load-misses                                              (49.11%)
   291.257879915                246      dTLB-store-misses                                             (38.10%)
   291.257879915              2,225      iTLB-load-misses                                              (38.10%)
   291.257879915          72,18,215      branch-load-misses                                            (39.27%)
   291.257879915           2,10,846      L2-misses                                                     (40.56%)
   291.257879915       85,38,39,457      cycles:u                                                      (41.26%)
   291.257879915     1,64,24,14,670      instructions:u            #    1.95  insn per cycle           (51.58%)
   291.568084050          80,70,842      branch-misses:u                                               (49.82%)
   291.568084050          37,88,148      L1-dcache-load-misses                                         (48.53%)
   291.568084050          20,25,354      L1-icache-load-misses                                         (48.42%)
   291.568084050              5,408      dTLB-load-misses                                              (48.42%)
   291.568084050                 30      dTLB-store-misses                                             (39.86%)
   291.568084050              2,666      iTLB-load-misses                                              (41.15%)
   291.568084050          80,89,302      branch-load-misses                                            (41.26%)
   291.568084050             11,661      L2-misses                                                     (41.26%)
   291.568084050       85,49,83,628      cycles:u                                                      (41.26%)
   291.568084050     1,80,36,01,375      instructions:u            #    2.14  insn per cycle           (51.12%)
   291.878261142          85,04,971      branch-misses:u                                               (48.42%)
   291.878261142          89,20,005      L1-dcache-load-misses                                         (48.41%)
   291.878261142          13,86,232      L1-icache-load-misses                                         (49.47%)
   291.878261142           1,86,878      dTLB-load-misses                                              (50.76%)
   291.878261142              1,027      dTLB-store-misses                                             (41.27%)
   291.878261142              3,275      iTLB-load-misses                                              (41.27%)
   291.878261142          79,61,627      branch-load-misses                                            (41.28%)
   291.878261142           7,82,766      L2-misses                                                     (40.21%)
   291.878261142       85,34,64,516      cycles:u                                                      (38.92%)
   291.878261142     1,37,59,06,894      instructions:u            #    1.63  insn per cycle           (48.41%)
   292.188461558          82,14,486      branch-misses:u                                               (50.06%)
   292.188461558        1,02,66,158      L1-dcache-load-misses                                         (51.35%)
   292.188461558          11,82,987      L1-icache-load-misses                                         (51.58%)
   292.188461558           2,03,947      dTLB-load-misses                                              (51.58%)
   292.188461558                943      dTLB-store-misses                                             (40.92%)
   292.188461558              3,437      iTLB-load-misses                                              (39.63%)
   292.188461558          81,71,754      branch-load-misses                                            (38.33%)
   292.188461558           5,90,131      L2-misses                                                     (38.10%)
   292.188461558       85,44,42,637      cycles:u                                                      (38.44%)
   292.188461558     1,04,05,47,325      instructions:u            #    1.23  insn per cycle           (48.76%)
   292.498643830          82,55,261      branch-misses:u                                               (51.58%)
   292.498643830        1,16,29,813      L1-dcache-load-misses                                         (51.59%)
   292.498643830          14,11,834      L1-icache-load-misses                                         (50.65%)
   292.498643830           2,80,095      dTLB-load-misses                                              (49.36%)
   292.498643830              1,913      dTLB-store-misses                                             (38.10%)
   292.498643830              3,766      iTLB-load-misses                                              (38.10%)
   292.498643830          79,17,536      branch-load-misses                                            (39.03%)
   292.498643830           9,66,344      L2-misses                                                     (40.32%)
   292.498643830       85,19,58,904      cycles:u                                                      (41.27%)
   292.498643830     1,17,70,99,138      instructions:u            #    1.40  insn per cycle           (51.58%)
   292.808823632          86,05,061      branch-misses:u                                               (50.06%)
   292.808823632          94,53,174      L1-dcache-load-misses                                         (48.77%)
   292.808823632          12,94,580      L1-icache-load-misses                                         (48.42%)
   292.808823632           2,16,023      dTLB-load-misses                                              (48.42%)
   292.808823632              1,128      dTLB-store-misses                                             (39.62%)
   292.808823632              4,268      iTLB-load-misses                                              (40.91%)
   292.808823632          86,44,415      branch-load-misses                                            (41.27%)
   292.808823632           7,24,875      L2-misses                                                     (41.27%)
   292.808823632       85,22,50,593      cycles:u                                                      (41.26%)
   292.808823632     1,18,07,22,916      instructions:u            #    1.40  insn per cycle           (51.36%)
   293.119009138          83,59,393      branch-misses:u                                               (48.42%)
   293.119009138        1,00,75,636      L1-dcache-load-misses                                         (48.42%)
   293.119009138          12,32,561      L1-icache-load-misses                                         (49.23%)
   293.119009138           2,13,764      dTLB-load-misses                                              (50.52%)
   293.119009138              1,005      dTLB-store-misses                                             (41.27%)
   293.119009138              3,542      iTLB-load-misses                                              (41.27%)
   293.119009138          83,99,943      branch-load-misses                                            (41.27%)
   293.119009138           6,56,975      L2-misses                                                     (40.45%)
   293.119009138       85,48,59,120      cycles:u                                                      (39.17%)
   293.119009138     1,11,15,87,344      instructions:u            #    1.32  insn per cycle           (48.41%)
   293.429190371          88,38,021      branch-misses:u                                               (49.83%)
   293.429190371        1,12,08,015      L1-dcache-load-misses                                         (51.11%)
   293.429190371          12,28,367      L1-icache-load-misses                                         (51.58%)
   293.429190371           2,53,471      dTLB-load-misses                                              (51.58%)
   293.429190371              3,917      dTLB-store-misses                                             (41.15%)
   293.429190371              3,318      iTLB-load-misses                                              (39.87%)
   293.429190371          87,06,770      branch-load-misses                                            (38.58%)
   293.429190371           9,78,958      L2-misses                                                     (38.10%)
   293.429190371       85,21,86,288      cycles:u                                                      (38.21%)
   293.429190371     1,19,37,06,707      instructions:u            #    1.42  insn per cycle           (48.53%)
   293.739382597          71,54,146      branch-misses:u                                               (51.58%)
   293.739382597        1,01,97,331      L1-dcache-load-misses                                         (51.58%)
   293.739382597           8,79,393      L1-icache-load-misses                                         (50.88%)
   293.739382597           1,79,975      dTLB-load-misses                                              (49.59%)
   293.739382597                611      dTLB-store-misses                                             (38.10%)
   293.739382597              3,380      iTLB-load-misses                                              (38.10%)
   293.739382597          73,30,989      branch-load-misses                                            (38.80%)
   293.739382597           5,34,110      L2-misses                                                     (40.09%)
   293.739382597       85,32,35,226      cycles:u                                                      (41.27%)
   293.739382597     1,54,32,67,138      instructions:u            #    1.83  insn per cycle           (51.59%)
   294.049572128          66,64,267      branch-misses:u                                               (50.30%)
   294.049572128          34,12,031      L1-dcache-load-misses                                         (49.01%)
   294.049572128          10,89,653      L1-icache-load-misses                                         (48.42%)
   294.049572128              7,034      dTLB-load-misses                                              (48.42%)
   294.049572128                 17      dTLB-store-misses                                             (39.38%)
   294.049572128              1,263      iTLB-load-misses                                              (40.67%)
   294.049572128          65,68,978      branch-load-misses                                            (41.26%)
   294.049572128             31,542      L2-misses                                                     (41.26%)
   294.049572128       85,53,33,071      cycles:u                                                      (41.26%)
   294.049572128     1,98,78,75,647      instructions:u            #    2.36  insn per cycle           (51.58%)
   294.359732945          73,27,728      branch-misses:u                                               (48.41%)
   294.359732945          41,97,885      L1-dcache-load-misses                                         (48.41%)
   294.359732945          10,28,389      L1-icache-load-misses                                         (49.00%)
   294.359732945              7,928      dTLB-load-misses                                              (50.29%)
   294.359732945                334      dTLB-store-misses                                             (41.27%)
   294.359732945                971      iTLB-load-misses                                              (41.27%)
   294.359732945          73,68,880      branch-load-misses                                            (41.27%)
   294.359732945             42,561      L2-misses                                                     (40.69%)
   294.359732945       85,27,33,654      cycles:u                                                      (39.40%)
   294.359732945     1,86,07,44,751      instructions:u            #    2.21  insn per cycle           (48.43%)
   294.669907779          83,20,841      branch-misses:u                                               (49.59%)
   294.669907779          63,96,451      L1-dcache-load-misses                                         (50.88%)
   294.669907779          10,49,645      L1-icache-load-misses                                         (51.59%)
   294.669907779              9,984      dTLB-load-misses                                              (51.58%)
   294.669907779                375      dTLB-store-misses                                             (41.26%)
   294.669907779              1,212      iTLB-load-misses                                              (40.09%)
   294.669907779          83,27,273      branch-load-misses                                            (38.80%)
   294.669907779             54,547      L2-misses                                                     (38.10%)
   294.669907779       85,13,01,855      cycles:u                                                      (38.10%)
   294.669907779     1,64,62,60,266      instructions:u            #    1.95  insn per cycle           (48.42%)
#           time             counts unit events
   294.980576400          66,36,608      branch-misses:u                                               (51.50%)
   294.980576400          72,61,898      L1-dcache-load-misses                                         (51.50%)
   294.980576400          11,77,628      L1-icache-load-misses                                         (51.19%)
   294.980576400             63,651      dTLB-load-misses                                              (49.90%)
   294.980576400                879      dTLB-store-misses                                             (38.32%)
   294.980576400              1,057      iTLB-load-misses                                              (38.20%)
   294.980576400          65,25,453      branch-load-misses                                            (38.51%)
   294.980576400           3,13,916      L2-misses                                                     (39.79%)
   294.980576400       85,28,23,340      cycles:u                                                      (41.08%)
   294.980576400     1,79,93,28,003      instructions:u            #    2.13  insn per cycle           (51.38%)
   295.290747176          67,11,997      branch-misses:u                                               (50.69%)
   295.290747176          34,37,628      L1-dcache-load-misses                                         (49.40%)
   295.290747176          11,32,078      L1-icache-load-misses                                         (48.42%)
   295.290747176              5,546      dTLB-load-misses                                              (48.42%)
   295.290747176                164      dTLB-store-misses                                             (39.00%)
   295.290747176                717      iTLB-load-misses                                              (40.28%)
   295.290747176          67,11,224      branch-load-misses                                            (41.26%)
   295.290747176             33,819      L2-misses                                                     (41.26%)
   295.290747176       85,32,14,894      cycles:u                                                      (41.26%)
   295.290747176     1,96,50,21,650      instructions:u            #    2.33  insn per cycle           (51.58%)
   295.600935047          76,70,698      branch-misses:u                                               (48.42%)
   295.600935047          49,82,594      L1-dcache-load-misses                                         (48.42%)
   295.600935047          10,31,002      L1-icache-load-misses                                         (48.61%)
   295.600935047              9,282      dTLB-load-misses                                              (49.90%)
   295.600935047                315      dTLB-store-misses                                             (41.26%)
   295.600935047              1,063      iTLB-load-misses                                              (41.26%)
   295.600935047          73,71,984      branch-load-misses                                            (41.26%)
   295.600935047             48,983      L2-misses                                                     (41.07%)
   295.600935047       85,06,09,322      cycles:u                                                      (39.79%)
   295.600935047     1,80,11,90,636      instructions:u            #    2.14  insn per cycle           (48.82%)
   295.911088610          83,67,656      branch-misses:u                                               (49.21%)
   295.911088610          66,58,430      L1-dcache-load-misses                                         (50.49%)
   295.911088610          11,65,620      L1-icache-load-misses                                         (51.58%)
   295.911088610              9,431      dTLB-load-misses                                              (51.58%)
   295.911088610                288      dTLB-store-misses                                             (41.27%)
   295.911088610              1,089      iTLB-load-misses                                              (40.48%)
   295.911088610          83,72,952      branch-load-misses                                            (39.19%)
   295.911088610             51,904      L2-misses                                                     (38.10%)
   295.911088610       85,32,22,491      cycles:u                                                      (38.10%)
   295.911088610     1,69,03,02,077      instructions:u            #    2.00  insn per cycle           (48.42%)
   296.221272793          77,83,863      branch-misses:u                                               (51.58%)
   296.221272793        1,09,40,625      L1-dcache-load-misses                                         (51.58%)
   296.221272793          12,52,123      L1-icache-load-misses                                         (51.50%)
   296.221272793           3,40,569      dTLB-load-misses                                              (50.21%)
   296.221272793              3,093      dTLB-store-misses                                             (38.60%)
   296.221272793              3,453      iTLB-load-misses                                              (38.10%)
   296.221272793          77,22,317      branch-load-misses                                            (38.19%)
   296.221272793           9,07,474      L2-misses                                                     (39.47%)
   296.221272793       85,30,94,232      cycles:u                                                      (40.76%)
   296.221272793     1,33,52,77,896      instructions:u            #    1.58  insn per cycle           (51.08%)
   296.531378114          78,81,460      branch-misses:u                                               (50.91%)
   296.531378114          80,44,712      L1-dcache-load-misses                                         (49.60%)
   296.531378114          15,51,720      L1-icache-load-misses                                         (48.39%)
   296.531378114           3,00,937      dTLB-load-misses                                              (48.39%)
   296.531378114                430      dTLB-store-misses                                             (38.76%)
   296.531378114              4,857      iTLB-load-misses                                              (40.08%)
   296.531378114          81,95,225      branch-load-misses                                            (41.28%)
   296.531378114           7,99,808      L2-misses                                                     (41.29%)
   296.531378114       85,24,33,833      cycles:u                                                      (41.29%)
   296.531378114     1,34,61,72,740      instructions:u            #    1.60  insn per cycle           (51.61%)
   296.841542403          74,08,289      branch-misses:u                                               (48.41%)
   296.841542403        1,05,67,849      L1-dcache-load-misses                                         (48.41%)
   296.841542403          14,18,547      L1-icache-load-misses                                         (48.42%)
   296.841542403           2,94,478      dTLB-load-misses                                              (49.70%)
   296.841542403              1,344      dTLB-store-misses                                             (41.27%)
   296.841542403              4,565      iTLB-load-misses                                              (41.27%)
   296.841542403          75,78,658      branch-load-misses                                            (41.27%)
   296.841542403           8,35,801      L2-misses                                                     (41.26%)
   296.841542403       85,32,27,129      cycles:u                                                      (39.98%)
   296.841542403     1,40,35,62,392      instructions:u            #    1.66  insn per cycle           (49.01%)
   297.151750114          83,87,844      branch-misses:u                                               (49.00%)
   297.151750114          89,41,607      L1-dcache-load-misses                                         (50.29%)
   297.151750114          15,05,237      L1-icache-load-misses                                         (51.58%)
   297.151750114           3,39,466      dTLB-load-misses                                              (51.58%)
   297.151750114                809      dTLB-store-misses                                             (41.27%)
   297.151750114              3,755      iTLB-load-misses                                              (40.69%)
   297.151750114          83,78,255      branch-load-misses                                            (39.40%)
   297.151750114           8,04,985      L2-misses                                                     (38.11%)
   297.151750114       85,37,94,527      cycles:u                                                      (38.10%)
   297.151750114     1,32,86,68,874      instructions:u            #    1.57  insn per cycle           (48.42%)
   297.461915184          80,49,450      branch-misses:u                                               (51.59%)
   297.461915184          68,46,849      L1-dcache-load-misses                                         (51.58%)
   297.461915184          17,54,915      L1-icache-load-misses                                         (51.58%)
   297.461915184           1,67,962      dTLB-load-misses                                              (50.42%)
   297.461915184              2,272      dTLB-store-misses                                             (38.81%)
   297.461915184              2,535      iTLB-load-misses                                              (38.10%)
   297.461915184          80,52,489      branch-load-misses                                            (38.10%)
   297.461915184           4,40,631      L2-misses                                                     (39.26%)
   297.461915184       85,43,27,531      cycles:u                                                      (40.55%)
   297.461915184     1,57,79,73,804      instructions:u            #    1.87  insn per cycle           (50.87%)
   297.772103681          83,77,714      branch-misses:u                                               (51.12%)
   297.772103681          64,56,146      L1-dcache-load-misses                                         (49.83%)
   297.772103681          18,03,207      L1-icache-load-misses                                         (48.54%)
   297.772103681           1,05,405      dTLB-load-misses                                              (48.42%)
   297.772103681                464      dTLB-store-misses                                             (38.56%)
   297.772103681              1,651      iTLB-load-misses                                              (39.85%)
   297.772103681          83,25,834      branch-load-misses                                            (41.14%)
   297.772103681           2,74,837      L2-misses                                                     (41.27%)
   297.772103681       85,34,68,703      cycles:u                                                      (41.27%)
   297.772103681     1,56,97,16,293      instructions:u            #    1.86  insn per cycle           (51.58%)
   298.082283153          85,62,549      branch-misses:u                                               (48.42%)
   298.082283153        1,21,43,750      L1-dcache-load-misses                                         (48.42%)
   298.082283153          14,41,343      L1-icache-load-misses                                         (48.42%)
   298.082283153           3,21,666      dTLB-load-misses                                              (49.46%)
   298.082283153              1,800      dTLB-store-misses                                             (41.26%)
   298.082283153              3,862      iTLB-load-misses                                              (41.27%)
   298.082283153          85,81,078      branch-load-misses                                            (41.27%)
   298.082283153           8,11,390      L2-misses                                                     (41.26%)
   298.082283153       85,49,36,278      cycles:u                                                      (40.22%)
   298.082283153     1,17,50,34,761      instructions:u            #    1.39  insn per cycle           (49.25%)
   298.392472207          83,97,294      branch-misses:u                                               (48.77%)
   298.392472207        1,38,77,393      L1-dcache-load-misses                                         (50.05%)
   298.392472207          11,65,644      L1-icache-load-misses                                         (51.35%)
   298.392472207           3,51,343      dTLB-load-misses                                              (51.59%)
   298.392472207              1,470      dTLB-store-misses                                             (41.27%)
   298.392472207              4,283      iTLB-load-misses                                              (40.92%)
   298.392472207          83,55,075      branch-load-misses                                            (39.63%)
   298.392472207           8,85,965      L2-misses                                                     (38.34%)
   298.392472207       85,31,65,129      cycles:u                                                      (38.09%)
   298.392472207     1,13,77,70,155      instructions:u            #    1.35  insn per cycle           (48.42%)
   298.702656200          85,51,646      branch-misses:u                                               (51.59%)
   298.702656200        1,29,18,250      L1-dcache-load-misses                                         (51.59%)
   298.702656200          11,92,220      L1-icache-load-misses                                         (51.59%)
   298.702656200           3,24,770      dTLB-load-misses                                              (50.65%)
   298.702656200              2,423      dTLB-store-misses                                             (39.04%)
   298.702656200              5,279      iTLB-load-misses                                              (38.09%)
   298.702656200          85,61,701      branch-load-misses                                            (38.09%)
   298.702656200           8,79,624      L2-misses                                                     (39.03%)
   298.702656200       85,40,77,291      cycles:u                                                      (40.32%)
   298.702656200     1,12,76,22,076      instructions:u            #    1.34  insn per cycle           (50.64%)
   299.012837182          85,22,297      branch-misses:u                                               (51.36%)
   299.012837182        1,26,47,402      L1-dcache-load-misses                                         (50.07%)
   299.012837182          13,59,976      L1-icache-load-misses                                         (48.78%)
   299.012837182           3,29,403      dTLB-load-misses                                              (48.42%)
   299.012837182              1,923      dTLB-store-misses                                             (38.33%)
   299.012837182              3,993      iTLB-load-misses                                              (39.61%)
   299.012837182          85,21,441      branch-load-misses                                            (40.90%)
   299.012837182           8,31,148      L2-misses                                                     (41.26%)
   299.012837182       85,60,38,393      cycles:u                                                      (41.26%)
   299.012837182     1,16,88,14,497      instructions:u            #    1.39  insn per cycle           (51.58%)
   299.323008348          83,68,654      branch-misses:u                                               (48.42%)
   299.323008348        1,43,42,671      L1-dcache-load-misses                                         (48.41%)
   299.323008348          10,72,009      L1-icache-load-misses                                         (48.41%)
   299.323008348           3,61,012      dTLB-load-misses                                              (49.23%)
   299.323008348              1,642      dTLB-store-misses                                             (41.27%)
   299.323008348              4,458      iTLB-load-misses                                              (41.27%)
   299.323008348          83,84,114      branch-load-misses                                            (41.27%)
   299.323008348           8,88,042      L2-misses                                                     (41.27%)
   299.323008348       85,22,42,998      cycles:u                                                      (40.46%)
   299.323008348     1,12,12,46,662      instructions:u            #    1.33  insn per cycle           (49.49%)
   299.633189151          59,81,747      branch-misses:u                                               (48.54%)
   299.633189151          57,03,657      L1-dcache-load-misses                                         (49.83%)
   299.633189151          13,52,483      L1-icache-load-misses                                         (51.12%)
   299.633189151           1,03,293      dTLB-load-misses                                              (51.59%)
   299.633189151              1,112      dTLB-store-misses                                             (41.27%)
   299.633189151              2,306      iTLB-load-misses                                              (41.15%)
   299.633189151          57,37,981      branch-load-misses                                            (39.86%)
   299.633189151           3,37,113      L2-misses                                                     (38.57%)
   299.633189151       85,21,31,646      cycles:u                                                      (38.10%)
   299.633189151     1,95,53,09,341      instructions:u            #    2.32  insn per cycle           (48.41%)
   299.943354412          64,27,526      branch-misses:u                                               (51.59%)
   299.943354412          30,83,836      L1-dcache-load-misses                                         (51.59%)
   299.943354412          15,20,596      L1-icache-load-misses                                         (51.59%)
   299.943354412             53,914      dTLB-load-misses                                              (50.88%)
   299.943354412                430      dTLB-store-misses                                             (39.28%)
   299.943354412              2,037      iTLB-load-misses                                              (38.09%)
   299.943354412          64,38,399      branch-load-misses                                            (38.09%)
   299.943354412           1,34,930      L2-misses                                                     (38.79%)
   299.943354412       85,49,70,630      cycles:u                                                      (40.08%)
   299.943354412     2,01,42,79,074      instructions:u            #    2.39  insn per cycle           (50.40%)
   300.253534409          58,79,381      branch-misses:u                                               (51.58%)
   300.253534409          62,36,949      L1-dcache-load-misses                                         (50.29%)
   300.253534409          14,31,201      L1-icache-load-misses                                         (49.00%)
   300.253534409           1,01,142      dTLB-load-misses                                              (48.42%)
   300.253534409              1,362      dTLB-store-misses                                             (38.10%)
   300.253534409              2,058      iTLB-load-misses                                              (39.39%)
   300.253534409          58,27,223      branch-load-misses                                            (40.68%)
   300.253534409           3,90,935      L2-misses                                                     (41.27%)
   300.253534409       85,43,37,551      cycles:u                                                      (41.26%)
   300.253534409     1,92,80,32,858      instructions:u            #    2.29  insn per cycle           (51.58%)
   300.563731948          63,88,499      branch-misses:u                                               (48.42%)
   300.563731948          31,18,315      L1-dcache-load-misses                                         (48.42%)
   300.563731948          15,63,171      L1-icache-load-misses                                         (48.42%)
   300.563731948             57,330      dTLB-load-misses                                              (49.00%)
   300.563731948                508      dTLB-store-misses                                             (41.26%)
   300.563731948              2,437      iTLB-load-misses                                              (41.27%)
   300.563731948          63,96,731      branch-load-misses                                            (41.27%)
   300.563731948           1,54,594      L2-misses                                                     (41.27%)
   300.563731948       85,17,50,425      cycles:u                                                      (40.69%)
   300.563731948     2,00,58,28,256      instructions:u            #    2.38  insn per cycle           (49.72%)
   300.873912366          66,02,867      branch-misses:u                                               (48.42%)
   300.873912366          80,74,977      L1-dcache-load-misses                                         (49.59%)
   300.873912366          14,24,703      L1-icache-load-misses                                         (50.88%)
   300.873912366           1,33,497      dTLB-load-misses                                              (51.58%)
   300.873912366                751      dTLB-store-misses                                             (41.27%)
   300.873912366              3,237      iTLB-load-misses                                              (41.27%)
   300.873912366          67,76,809      branch-load-misses                                            (40.10%)
   300.873912366           8,51,774      L2-misses                                                     (38.81%)
   300.873912366       85,17,36,874      cycles:u                                                      (38.10%)
   300.873912366     1,67,35,11,540      instructions:u            #    1.98  insn per cycle           (48.42%)
   301.184109070          86,25,229      branch-misses:u                                               (51.46%)
   301.184109070          75,97,263      L1-dcache-load-misses                                         (51.58%)
   301.184109070          13,92,053      L1-icache-load-misses                                         (51.59%)
   301.184109070           2,47,026      dTLB-load-misses                                              (51.13%)
   301.184109070              1,460      dTLB-store-misses                                             (39.52%)
   301.184109070              3,633      iTLB-load-misses                                              (38.23%)
   301.184109070          86,08,365      branch-load-misses                                            (38.10%)
   301.184109070           6,52,647      L2-misses                                                     (38.55%)
   301.184109070       85,25,90,627      cycles:u                                                      (39.84%)
   301.184109070     1,37,27,00,911      instructions:u            #    1.63  insn per cycle           (50.16%)
   301.494277062          89,34,147      branch-misses:u                                               (51.58%)
   301.494277062          84,47,212      L1-dcache-load-misses                                         (50.53%)
   301.494277062          12,20,138      L1-icache-load-misses                                         (49.24%)
   301.494277062           3,15,305      dTLB-load-misses                                              (48.42%)
   301.494277062              1,910      dTLB-store-misses                                             (38.10%)
   301.494277062              5,083      iTLB-load-misses                                              (39.15%)
   301.494277062          89,24,014      branch-load-misses                                            (40.44%)
   301.494277062           7,48,342      L2-misses                                                     (41.26%)
   301.494277062       85,18,87,438      cycles:u                                                      (41.27%)
   301.494277062     1,28,93,70,510      instructions:u            #    1.53  insn per cycle           (51.58%)
   301.804469744          76,07,602      branch-misses:u                                               (48.66%)
   301.804469744          98,64,598      L1-dcache-load-misses                                         (48.42%)
   301.804469744          14,27,072      L1-icache-load-misses                                         (48.42%)
   301.804469744           2,52,553      dTLB-load-misses                                              (48.77%)
   301.804469744              1,389      dTLB-store-misses                                             (41.03%)
   301.804469744              3,901      iTLB-load-misses                                              (41.26%)
   301.804469744          75,40,605      branch-load-misses                                            (41.26%)
   301.804469744           7,75,824      L2-misses                                                     (41.26%)
   301.804469744       85,09,99,691      cycles:u                                                      (40.92%)
   301.804469744     1,41,23,29,669      instructions:u            #    1.67  insn per cycle           (49.95%)
   302.114648528          88,06,142      branch-misses:u                                               (48.41%)
   302.114648528          79,04,857      L1-dcache-load-misses                                         (49.35%)
   302.114648528          12,78,501      L1-icache-load-misses                                         (50.63%)
   302.114648528           2,78,738      dTLB-load-misses                                              (51.58%)
   302.114648528              1,778      dTLB-store-misses                                             (41.27%)
   302.114648528              4,354      iTLB-load-misses                                              (41.27%)
   302.114648528          87,98,786      branch-load-misses                                            (40.34%)
   302.114648528           6,75,974      L2-misses                                                     (39.05%)
   302.114648528       85,27,26,827      cycles:u                                                      (38.10%)
   302.114648528     1,33,17,06,426      instructions:u            #    1.58  insn per cycle           (48.41%)
   302.424827983          87,13,435      branch-misses:u                                               (51.23%)
   302.424827983          83,90,517      L1-dcache-load-misses                                         (51.58%)
   302.424827983          13,23,760      L1-icache-load-misses                                         (51.59%)
   302.424827983           2,96,098      dTLB-load-misses                                              (51.36%)
   302.424827983              1,733      dTLB-store-misses                                             (39.75%)
   302.424827983              5,140      iTLB-load-misses                                              (38.46%)
   302.424827983          84,91,532      branch-load-misses                                            (38.10%)
   302.424827983          11,64,257      L2-misses                                                     (38.32%)
   302.424827983       84,89,47,205      cycles:u                                                      (39.61%)
   302.424827983     1,31,26,36,251      instructions:u            #    1.56  insn per cycle           (49.92%)
#           time             counts unit events
   302.735018910          82,73,711      branch-misses:u                                               (51.58%)
   302.735018910        1,09,06,861      L1-dcache-load-misses                                         (50.77%)
   302.735018910          11,13,567      L1-icache-load-misses                                         (49.48%)
   302.735018910           2,75,834      dTLB-load-misses                                              (48.42%)
   302.735018910              1,621      dTLB-store-misses                                             (38.10%)
   302.735018910              3,973      iTLB-load-misses                                              (38.91%)
   302.735018910          82,32,747      branch-load-misses                                            (40.20%)
   302.735018910           7,85,397      L2-misses                                                     (41.26%)
   302.735018910       85,40,76,835      cycles:u                                                      (41.26%)
   302.735018910     1,28,37,21,303      instructions:u            #    1.52  insn per cycle           (51.58%)
   303.045212899          81,34,210      branch-misses:u                                               (48.90%)
   303.045212899          89,01,324      L1-dcache-load-misses                                         (48.42%)
   303.045212899          13,77,187      L1-icache-load-misses                                         (48.42%)
   303.045212899           1,98,982      dTLB-load-misses                                              (48.52%)
   303.045212899              1,446      dTLB-store-misses                                             (40.78%)
   303.045212899              3,744      iTLB-load-misses                                              (41.26%)
   303.045212899          81,72,725      branch-load-misses                                            (41.27%)
   303.045212899           6,92,183      L2-misses                                                     (41.27%)
   303.045212899       85,41,34,854      cycles:u                                                      (41.16%)
   303.045212899     1,43,33,76,880      instructions:u            #    1.70  insn per cycle           (50.19%)
   303.355363752          78,44,563      branch-misses:u                                               (48.41%)
   303.355363752          99,16,847      L1-dcache-load-misses                                         (49.11%)
   303.355363752          11,92,533      L1-icache-load-misses                                         (50.40%)
   303.355363752           2,69,010      dTLB-load-misses                                              (51.59%)
   303.355363752              3,179      dTLB-store-misses                                             (41.27%)
   303.355363752              4,031      iTLB-load-misses                                              (41.27%)
   303.355363752          73,33,851      branch-load-misses                                            (40.57%)
   303.355363752           8,09,889      L2-misses                                                     (39.28%)
   303.355363752       85,31,90,237      cycles:u                                                      (38.09%)
   303.355363752     1,39,63,28,838      instructions:u            #    1.65  insn per cycle           (48.41%)
   303.665527518          67,82,427      branch-misses:u                                               (51.00%)
   303.665527518          54,49,469      L1-dcache-load-misses                                         (51.58%)
   303.665527518          20,71,354      L1-icache-load-misses                                         (51.58%)
   303.665527518           1,41,257      dTLB-load-misses                                              (51.58%)
   303.665527518                697      dTLB-store-misses                                             (39.98%)
   303.665527518              3,817      iTLB-load-misses                                              (38.69%)
   303.665527518          67,65,862      branch-load-misses                                            (38.11%)
   303.665527518           3,33,612      L2-misses                                                     (38.10%)
   303.665527518       85,51,00,808      cycles:u                                                      (39.39%)
   303.665527518     1,82,17,63,069      instructions:u            #    2.16  insn per cycle           (49.70%)
   303.975690167          69,09,924      branch-misses:u                                               (51.59%)
   303.975690167          59,48,735      L1-dcache-load-misses                                         (50.99%)
   303.975690167          19,70,822      L1-icache-load-misses                                         (49.70%)
   303.975690167           1,54,863      dTLB-load-misses                                              (48.42%)
   303.975690167              2,307      dTLB-store-misses                                             (38.10%)
   303.975690167              3,238      iTLB-load-misses                                              (38.69%)
   303.975690167          64,24,780      branch-load-misses                                            (39.97%)
   303.975690167           3,67,129      L2-misses                                                     (41.27%)
   303.975690167       85,44,30,165      cycles:u                                                      (41.27%)
   303.975690167     1,80,90,42,413      instructions:u            #    2.14  insn per cycle           (51.59%)
   304.285866540          65,07,738      branch-misses:u                                               (49.10%)
   304.285866540          82,21,012      L1-dcache-load-misses                                         (48.41%)
   304.285866540          18,77,817      L1-icache-load-misses                                         (48.42%)
   304.285866540           1,89,305      dTLB-load-misses                                              (48.42%)
   304.285866540                850      dTLB-store-misses                                             (40.57%)
   304.285866540              4,143      iTLB-load-misses                                              (41.27%)
   304.285866540          68,68,851      branch-load-misses                                            (41.27%)
   304.285866540           4,42,954      L2-misses                                                     (41.26%)
   304.285866540       84,87,45,947      cycles:u                                                      (41.26%)
   304.285866540     1,73,08,67,851      instructions:u            #    2.05  insn per cycle           (50.40%)
   304.596060453          71,70,109      branch-misses:u                                               (48.42%)
   304.596060453          75,80,655      L1-dcache-load-misses                                         (48.90%)
   304.596060453          17,19,760      L1-icache-load-misses                                         (50.19%)
   304.596060453           2,98,633      dTLB-load-misses                                              (51.47%)
   304.596060453              1,330      dTLB-store-misses                                             (41.26%)
   304.596060453              5,442      iTLB-load-misses                                              (41.27%)
   304.596060453          72,15,098      branch-load-misses                                            (40.79%)
   304.596060453           7,89,454      L2-misses                                                     (39.50%)
   304.596060453       84,84,43,946      cycles:u                                                      (38.22%)
   304.596060453     1,52,48,77,310      instructions:u            #    1.81  insn per cycle           (48.42%)
   304.906230168          67,51,130      branch-misses:u                                               (50.78%)
   304.906230168          80,01,483      L1-dcache-load-misses                                         (51.59%)
   304.906230168          17,42,117      L1-icache-load-misses                                         (51.59%)
   304.906230168           2,81,453      dTLB-load-misses                                              (51.58%)
   304.906230168              1,699      dTLB-store-misses                                             (40.20%)
   304.906230168              4,703      iTLB-load-misses                                              (38.91%)
   304.906230168          67,20,481      branch-load-misses                                            (38.10%)
   304.906230168           9,44,588      L2-misses                                                     (38.10%)
   304.906230168       85,25,00,036      cycles:u                                                      (39.16%)
   304.906230168     1,56,79,14,301      instructions:u            #    1.86  insn per cycle           (49.48%)
   305.216423990          75,48,407      branch-misses:u                                               (51.58%)
   305.216423990          97,08,444      L1-dcache-load-misses                                         (51.22%)
   305.216423990          14,02,513      L1-icache-load-misses                                         (49.93%)
   305.216423990           3,30,873      dTLB-load-misses                                              (48.64%)
   305.216423990              1,459      dTLB-store-misses                                             (38.11%)
   305.216423990              4,320      iTLB-load-misses                                              (38.46%)
   305.216423990          76,12,663      branch-load-misses                                            (39.75%)
   305.216423990           8,22,003      L2-misses                                                     (41.03%)
   305.216423990       85,51,14,893      cycles:u                                                      (41.26%)
   305.216423990     1,44,40,89,741      instructions:u            #    1.71  insn per cycle           (51.57%)
   305.526610558          84,66,140      branch-misses:u                                               (49.34%)
   305.526610558        1,46,69,205      L1-dcache-load-misses                                         (48.41%)
   305.526610558           9,26,276      L1-icache-load-misses                                         (48.42%)
   305.526610558           3,27,625      dTLB-load-misses                                              (48.42%)
   305.526610558              1,135      dTLB-store-misses                                             (40.34%)
   305.526610558              4,332      iTLB-load-misses                                              (41.27%)
   305.526610558          84,08,696      branch-load-misses                                            (41.27%)
   305.526610558           7,50,785      L2-misses                                                     (41.26%)
   305.526610558       85,38,87,377      cycles:u                                                      (41.26%)
   305.526610558     1,20,15,92,531      instructions:u            #    1.42  insn per cycle           (50.64%)
   305.836793550          86,78,928      branch-misses:u                                               (48.41%)
   305.836793550        1,48,50,034      L1-dcache-load-misses                                         (48.65%)
   305.836793550           8,67,303      L1-icache-load-misses                                         (49.94%)
   305.836793550           2,84,387      dTLB-load-misses                                              (51.23%)
   305.836793550              1,073      dTLB-store-misses                                             (41.27%)
   305.836793550              3,835      iTLB-load-misses                                              (41.27%)
   305.836793550          86,56,813      branch-load-misses                                            (41.03%)
   305.836793550           7,27,206      L2-misses                                                     (39.75%)
   305.836793550       84,87,88,249      cycles:u                                                      (38.46%)
   305.836793550     1,20,14,86,301      instructions:u            #    1.42  insn per cycle           (48.42%)
   306.146990072          85,29,470      branch-misses:u                                               (50.53%)
   306.146990072        1,37,83,880      L1-dcache-load-misses                                         (51.58%)
   306.146990072          10,19,925      L1-icache-load-misses                                         (51.58%)
   306.146990072           2,95,492      dTLB-load-misses                                              (51.58%)
   306.146990072              1,090      dTLB-store-misses                                             (40.45%)
   306.146990072              3,613      iTLB-load-misses                                              (39.16%)
   306.146990072          85,07,085      branch-load-misses                                            (38.10%)
   306.146990072           8,46,494      L2-misses                                                     (38.11%)
   306.146990072       84,92,33,186      cycles:u                                                      (38.92%)
   306.146990072     1,16,91,15,818      instructions:u            #    1.39  insn per cycle           (49.23%)
   306.457170348          85,53,196      branch-misses:u                                               (51.59%)
   306.457170348        1,16,71,160      L1-dcache-load-misses                                         (51.46%)
   306.457170348          11,41,614      L1-icache-load-misses                                         (50.18%)
   306.457170348           2,36,877      dTLB-load-misses                                              (48.89%)
   306.457170348              1,401      dTLB-store-misses                                             (38.10%)
   306.457170348              4,493      iTLB-load-misses                                              (38.21%)
   306.457170348          85,97,805      branch-load-misses                                            (39.50%)
   306.457170348           7,57,769      L2-misses                                                     (40.79%)
   306.457170348       84,98,34,405      cycles:u                                                      (41.26%)
   306.457170348     1,22,01,17,354      instructions:u            #    1.45  insn per cycle           (51.58%)
   306.767360020          80,90,242      branch-misses:u                                               (49.60%)
   306.767360020        1,38,56,964      L1-dcache-load-misses                                         (48.41%)
   306.767360020           9,03,893      L1-icache-load-misses                                         (48.41%)
   306.767360020           2,90,274      dTLB-load-misses                                              (48.41%)
   306.767360020              1,270      dTLB-store-misses                                             (40.07%)
   306.767360020              5,320      iTLB-load-misses                                              (41.27%)
   306.767360020          85,61,772      branch-load-misses                                            (41.27%)
   306.767360020           7,92,119      L2-misses                                                     (41.28%)
   306.767360020       85,04,57,524      cycles:u                                                      (41.28%)
   306.767360020     1,16,55,91,830      instructions:u            #    1.38  insn per cycle           (50.90%)
   307.077543203          87,77,059      branch-misses:u                                               (48.42%)
   307.077543203        1,46,19,397      L1-dcache-load-misses                                         (48.42%)
   307.077543203           8,78,732      L1-icache-load-misses                                         (49.70%)
   307.077543203           2,83,266      dTLB-load-misses                                              (50.99%)
   307.077543203              1,122      dTLB-store-misses                                             (41.27%)
   307.077543203              3,950      iTLB-load-misses                                              (41.26%)
   307.077543203          87,11,522      branch-load-misses                                            (41.26%)
   307.077543203           7,70,068      L2-misses                                                     (39.99%)
   307.077543203       85,16,95,130      cycles:u                                                      (38.70%)
   307.077543203     1,18,82,82,746      instructions:u            #    1.41  insn per cycle           (48.42%)
   307.387711911          85,96,342      branch-misses:u                                               (50.30%)
   307.387711911        1,35,74,553      L1-dcache-load-misses                                         (51.58%)
   307.387711911          10,44,529      L1-icache-load-misses                                         (51.58%)
   307.387711911           2,93,485      dTLB-load-misses                                              (51.59%)
   307.387711911              1,000      dTLB-store-misses                                             (40.68%)
   307.387711911              4,561      iTLB-load-misses                                              (39.40%)
   307.387711911          85,16,236      branch-load-misses                                            (38.11%)
   307.387711911           8,28,816      L2-misses                                                     (38.10%)
   307.387711911       85,44,88,079      cycles:u                                                      (38.68%)
   307.387711911     1,16,61,69,306      instructions:u            #    1.38  insn per cycle           (49.00%)
   307.697876393          76,22,143      branch-misses:u                                               (51.58%)
   307.697876393        1,26,36,924      L1-dcache-load-misses                                         (51.58%)
   307.697876393          10,39,198      L1-icache-load-misses                                         (50.40%)
   307.697876393           1,86,687      dTLB-load-misses                                              (49.11%)
   307.697876393                900      dTLB-store-misses                                             (38.10%)
   307.697876393              3,401      iTLB-load-misses                                              (38.10%)
   307.697876393          76,39,484      branch-load-misses                                            (39.28%)
   307.697876393           6,70,178      L2-misses                                                     (40.57%)
   307.697876393       85,08,16,011      cycles:u                                                      (41.27%)
   307.697876393     1,29,21,01,057      instructions:u            #    1.53  insn per cycle           (51.58%)
   308.008053911          73,33,070      branch-misses:u                                               (49.81%)
   308.008053911        1,09,34,043      L1-dcache-load-misses                                         (48.53%)
   308.008053911          11,99,988      L1-icache-load-misses                                         (48.42%)
   308.008053911             19,328      dTLB-load-misses                                              (48.42%)
   308.008053911                235      dTLB-store-misses                                             (39.86%)
   308.008053911              2,004      iTLB-load-misses                                              (41.15%)
   308.008053911          73,46,242      branch-load-misses                                            (41.27%)
   308.008053911             68,354      L2-misses                                                     (41.27%)
   308.008053911       85,32,14,523      cycles:u                                                      (41.27%)
   308.008053911     1,24,15,91,811      instructions:u            #    1.47  insn per cycle           (51.11%)
   308.318241434          72,36,583      branch-misses:u                                               (48.42%)
   308.318241434          89,36,081      L1-dcache-load-misses                                         (48.42%)
   308.318241434          10,38,460      L1-icache-load-misses                                         (49.48%)
   308.318241434             16,781      dTLB-load-misses                                              (50.77%)
   308.318241434                380      dTLB-store-misses                                             (41.26%)
   308.318241434              1,284      iTLB-load-misses                                              (41.26%)
   308.318241434          72,06,975      branch-load-misses                                            (41.27%)
   308.318241434             66,730      L2-misses                                                     (40.21%)
   308.318241434       85,18,90,346      cycles:u                                                      (38.92%)
   308.318241434     1,53,05,70,087      instructions:u            #    1.81  insn per cycle           (48.42%)
   308.628421004          74,30,228      branch-misses:u                                               (50.07%)
   308.628421004        1,10,57,392      L1-dcache-load-misses                                         (51.36%)
   308.628421004          10,76,249      L1-icache-load-misses                                         (51.58%)
   308.628421004             48,189      dTLB-load-misses                                              (51.58%)
   308.628421004                816      dTLB-store-misses                                             (40.91%)
   308.628421004              1,842      iTLB-load-misses                                              (39.62%)
   308.628421004          73,38,405      branch-load-misses                                            (38.33%)
   308.628421004           7,30,474      L2-misses                                                     (38.11%)
   308.628421004       85,20,49,596      cycles:u                                                      (38.46%)
   308.628421004     1,37,62,45,627      instructions:u            #    1.63  insn per cycle           (48.77%)
   308.938599074          71,37,590      branch-misses:u                                               (51.58%)
   308.938599074          99,52,667      L1-dcache-load-misses                                         (51.58%)
   308.938599074          11,19,713      L1-icache-load-misses                                         (50.64%)
   308.938599074             13,801      dTLB-load-misses                                              (49.35%)
   308.938599074                204      dTLB-store-misses                                             (38.10%)
   308.938599074              1,194      iTLB-load-misses                                              (38.10%)
   308.938599074          71,95,614      branch-load-misses                                            (39.05%)
   308.938599074             56,187      L2-misses                                                     (40.33%)
   308.938599074       85,29,43,498      cycles:u                                                      (41.26%)
   308.938599074     1,31,91,59,950      instructions:u            #    1.56  insn per cycle           (51.58%)
   309.248781703          74,31,985      branch-misses:u                                               (50.05%)
   309.248781703          84,02,965      L1-dcache-load-misses                                         (48.76%)
   309.248781703          11,37,571      L1-icache-load-misses                                         (48.42%)
   309.248781703             16,120      dTLB-load-misses                                              (48.42%)
   309.248781703                191      dTLB-store-misses                                             (39.63%)
   309.248781703              1,246      iTLB-load-misses                                              (40.92%)
   309.248781703          74,30,523      branch-load-misses                                            (41.26%)
   309.248781703             63,853      L2-misses                                                     (41.27%)
   309.248781703       85,16,34,364      cycles:u                                                      (41.27%)
   309.248781703     1,53,75,66,909      instructions:u            #    1.82  insn per cycle           (51.35%)
   309.558969884          73,68,953      branch-misses:u                                               (48.43%)
   309.558969884        1,17,65,226      L1-dcache-load-misses                                         (48.42%)
   309.558969884          10,52,101      L1-icache-load-misses                                         (49.25%)
   309.558969884           1,93,837      dTLB-load-misses                                              (50.53%)
   309.558969884                482      dTLB-store-misses                                             (41.26%)
   309.558969884              3,015      iTLB-load-misses                                              (41.26%)
   309.558969884          73,96,649      branch-load-misses                                            (41.26%)
   309.558969884           5,84,434      L2-misses                                                     (40.44%)
   309.558969884       85,32,47,827      cycles:u                                                      (39.15%)
   309.558969884     1,47,30,11,193      instructions:u            #    1.75  insn per cycle           (48.42%)
   309.869148056          79,86,916      branch-misses:u                                               (49.83%)
   309.869148056        1,15,10,857      L1-dcache-load-misses                                         (51.12%)
   309.869148056           9,84,949      L1-icache-load-misses                                         (51.58%)
   309.869148056           2,16,207      dTLB-load-misses                                              (51.58%)
   309.869148056                597      dTLB-store-misses                                             (41.14%)
   309.869148056              3,174      iTLB-load-misses                                              (39.85%)
   309.869148056          80,24,510      branch-load-misses                                            (38.57%)
   309.869148056           5,46,995      L2-misses                                                     (38.10%)
   309.869148056       85,34,29,819      cycles:u                                                      (38.23%)
   309.869148056     1,41,32,81,557      instructions:u            #    1.67  insn per cycle           (48.53%)
   310.179330096          83,97,933      branch-misses:u                                               (51.57%)
   310.179330096        1,44,19,277      L1-dcache-load-misses                                         (51.58%)
   310.179330096           8,23,736      L1-icache-load-misses                                         (50.86%)
   310.179330096           1,83,143      dTLB-load-misses                                              (49.58%)
   310.179330096                661      dTLB-store-misses                                             (38.11%)
   310.179330096              3,277      iTLB-load-misses                                              (38.11%)
   310.179330096          83,67,270      branch-load-misses                                            (38.81%)
   310.179330096           4,78,043      L2-misses                                                     (40.10%)
   310.179330096       85,51,58,122      cycles:u                                                      (41.27%)
   310.179330096     1,34,42,30,546      instructions:u            #    1.59  insn per cycle           (51.58%)
#           time             counts unit events
   310.489514542          84,30,055      branch-misses:u                                               (50.28%)
   310.489514542        1,58,27,466      L1-dcache-load-misses                                         (48.99%)
   310.489514542           7,44,502      L1-icache-load-misses                                         (48.42%)
   310.489514542           1,85,625      dTLB-load-misses                                              (48.42%)
   310.489514542                819      dTLB-store-misses                                             (39.40%)
   310.489514542              3,897      iTLB-load-misses                                              (40.69%)
   310.489514542          83,76,677      branch-load-misses                                            (41.27%)
   310.489514542           5,21,505      L2-misses                                                     (41.27%)
   310.489514542       84,95,35,072      cycles:u                                                      (41.26%)
   310.489514542     1,29,28,38,433      instructions:u            #    1.53  insn per cycle           (51.57%)
   310.799719515          75,45,053      branch-misses:u                                               (48.42%)
   310.799719515        1,52,52,323      L1-dcache-load-misses                                         (48.42%)
   310.799719515           7,30,305      L1-icache-load-misses                                         (49.01%)
   310.799719515           2,09,729      dTLB-load-misses                                              (50.30%)
   310.799719515                668      dTLB-store-misses                                             (41.26%)
   310.799719515              3,775      iTLB-load-misses                                              (41.26%)
   310.799719515          75,16,530      branch-load-misses                                            (41.26%)
   310.799719515          10,83,350      L2-misses                                                     (40.68%)
   310.799719515       85,16,24,947      cycles:u                                                      (39.39%)
   310.799719515     1,36,52,34,600      instructions:u            #    1.62  insn per cycle           (48.42%)
   311.109903877          78,14,648      branch-misses:u                                               (49.60%)
   311.109903877        1,07,88,096      L1-dcache-load-misses                                         (50.88%)
   311.109903877          10,52,784      L1-icache-load-misses                                         (51.58%)
   311.109903877           2,27,692      dTLB-load-misses                                              (51.58%)
   311.109903877                615      dTLB-store-misses                                             (41.26%)
   311.109903877              4,354      iTLB-load-misses                                              (40.10%)
   311.109903877          77,40,147      branch-load-misses                                            (38.81%)
   311.109903877           5,51,295      L2-misses                                                     (38.11%)
   311.109903877       85,19,76,358      cycles:u                                                      (38.11%)
   311.109903877     1,43,52,39,630      instructions:u            #    1.70  insn per cycle           (48.42%)
   311.420050639          82,53,956      branch-misses:u                                               (51.59%)
   311.420050639        1,35,01,381      L1-dcache-load-misses                                         (51.59%)
   311.420050639           8,78,131      L1-icache-load-misses                                         (51.11%)
   311.420050639           1,91,525      dTLB-load-misses                                              (49.82%)
   311.420050639                614      dTLB-store-misses                                             (38.21%)
   311.420050639              4,231      iTLB-load-misses                                              (38.09%)
   311.420050639          82,25,459      branch-load-misses                                            (38.57%)
   311.420050639           5,11,899      L2-misses                                                     (39.86%)
   311.420050639       85,24,62,142      cycles:u                                                      (41.15%)
   311.420050639     1,36,70,75,295      instructions:u            #    1.62  insn per cycle           (51.46%)
   311.730238425          84,84,907      branch-misses:u                                               (50.51%)
   311.730238425        1,55,03,865      L1-dcache-load-misses                                         (49.22%)
   311.730238425           7,73,594      L1-icache-load-misses                                         (48.42%)
   311.730238425           1,84,283      dTLB-load-misses                                              (48.42%)
   311.730238425                645      dTLB-store-misses                                             (39.17%)
   311.730238425              3,791      iTLB-load-misses                                              (40.46%)
   311.730238425          84,40,645      branch-load-misses                                            (41.27%)
   311.730238425           4,73,016      L2-misses                                                     (41.26%)
   311.730238425       85,31,35,753      cycles:u                                                      (41.26%)
   311.730238425     1,31,00,32,837      instructions:u            #    1.55  insn per cycle           (51.58%)
   312.040416547          84,40,268      branch-misses:u                                               (48.42%)
   312.040416547        1,57,46,471      L1-dcache-load-misses                                         (48.42%)
   312.040416547           7,13,919      L1-icache-load-misses                                         (48.78%)
   312.040416547           2,02,969      dTLB-load-misses                                              (50.07%)
   312.040416547              2,980      dTLB-store-misses                                             (41.26%)
   312.040416547              3,892      iTLB-load-misses                                              (41.26%)
   312.040416547          84,89,649      branch-load-misses                                            (41.26%)
   312.040416547           4,62,744      L2-misses                                                     (40.91%)
   312.040416547       85,31,72,486      cycles:u                                                      (39.62%)
   312.040416547     1,28,89,15,350      instructions:u            #    1.53  insn per cycle           (48.65%)
   312.350597383          87,47,893      branch-misses:u                                               (49.37%)
   312.350597383          97,34,036      L1-dcache-load-misses                                         (50.66%)
   312.350597383          13,59,150      L1-icache-load-misses                                         (51.59%)
   312.350597383           1,93,755      dTLB-load-misses                                              (51.58%)
   312.350597383              1,032      dTLB-store-misses                                             (41.27%)
   312.350597383              2,445      iTLB-load-misses                                              (40.31%)
   312.350597383          79,61,813      branch-load-misses                                            (39.03%)
   312.350597383           5,33,270      L2-misses                                                     (38.10%)
   312.350597383       85,38,61,827      cycles:u                                                      (38.10%)
   312.350597383     1,33,69,06,590      instructions:u            #    1.58  insn per cycle           (48.41%)
   312.660776541          79,92,787      branch-misses:u                                               (51.58%)
   312.660776541        1,08,64,524      L1-dcache-load-misses                                         (51.58%)
   312.660776541          11,49,602      L1-icache-load-misses                                         (51.34%)
   312.660776541             19,851      dTLB-load-misses                                              (50.05%)
   312.660776541                332      dTLB-store-misses                                             (38.44%)
   312.660776541              2,076      iTLB-load-misses                                              (38.10%)
   312.660776541          79,06,404      branch-load-misses                                            (38.34%)
   312.660776541             67,154      L2-misses                                                     (39.63%)
   312.660776541       85,46,20,111      cycles:u                                                      (40.92%)
   312.660776541     1,08,42,24,319      instructions:u            #    1.28  insn per cycle           (51.24%)
   312.970963833          79,93,925      branch-misses:u                                               (50.75%)
   312.970963833        1,05,12,694      L1-dcache-load-misses                                         (49.46%)
   312.970963833          13,21,526      L1-icache-load-misses                                         (48.42%)
   312.970963833             52,519      dTLB-load-misses                                              (48.42%)
   312.970963833                688      dTLB-store-misses                                             (38.93%)
   312.970963833              1,904      iTLB-load-misses                                              (40.22%)
   312.970963833          86,33,625      branch-load-misses                                            (41.27%)
   312.970963833           4,03,896      L2-misses                                                     (41.26%)
   312.970963833       85,48,99,455      cycles:u                                                      (41.26%)
   312.970963833     1,35,85,45,190      instructions:u            #    1.61  insn per cycle           (51.58%)
   313.281148712          79,98,451      branch-misses:u                                               (48.42%)
   313.281148712        1,07,98,071      L1-dcache-load-misses                                         (48.41%)
   313.281148712          12,47,542      L1-icache-load-misses                                         (48.54%)
   313.281148712             22,561      dTLB-load-misses                                              (49.83%)
   313.281148712                242      dTLB-store-misses                                             (41.26%)
   313.281148712              1,870      iTLB-load-misses                                              (41.27%)
   313.281148712          80,69,016      branch-load-misses                                            (41.27%)
   313.281148712             66,025      L2-misses                                                     (41.14%)
   313.281148712       85,46,60,893      cycles:u                                                      (39.85%)
   313.281148712     1,12,17,51,551      instructions:u            #    1.33  insn per cycle           (48.88%)
   313.591332776          84,48,575      branch-misses:u                                               (49.14%)
   313.591332776        1,00,05,757      L1-dcache-load-misses                                         (50.43%)
   313.591332776          12,84,816      L1-icache-load-misses                                         (51.59%)
   313.591332776             57,986      dTLB-load-misses                                              (51.58%)
   313.591332776              1,693      dTLB-store-misses                                             (41.26%)
   313.591332776              1,898      iTLB-load-misses                                              (40.55%)
   313.591332776          80,57,132      branch-load-misses                                            (39.26%)
   313.591332776           1,78,275      L2-misses                                                     (38.10%)
   313.591332776       85,24,14,430      cycles:u                                                      (38.10%)
   313.591332776     1,25,59,38,295      instructions:u            #    1.49  insn per cycle           (48.42%)
   313.901528469          85,68,985      branch-misses:u                                               (51.58%)
   313.901528469        1,58,24,941      L1-dcache-load-misses                                         (51.58%)
   313.901528469           7,17,221      L1-icache-load-misses                                         (51.58%)
   313.901528469           2,24,403      dTLB-load-misses                                              (50.29%)
   313.901528469              1,023      dTLB-store-misses                                             (38.68%)
   313.901528469              4,272      iTLB-load-misses                                              (38.10%)
   313.901528469          83,79,947      branch-load-misses                                            (38.10%)
   313.901528469           6,95,731      L2-misses                                                     (39.39%)
   313.901528469       85,19,06,800      cycles:u                                                      (40.68%)
   313.901528469     1,25,76,85,653      instructions:u            #    1.49  insn per cycle           (50.99%)
   314.211717790          87,80,477      branch-misses:u                                               (50.99%)
   314.211717790        1,47,93,146      L1-dcache-load-misses                                         (49.70%)
   314.211717790           8,53,932      L1-icache-load-misses                                         (48.42%)
   314.211717790           2,50,332      dTLB-load-misses                                              (48.42%)
   314.211717790              1,054      dTLB-store-misses                                             (38.69%)
   314.211717790              3,727      iTLB-load-misses                                              (39.98%)
   314.211717790          87,43,800      branch-load-misses                                            (41.27%)
   314.211717790           6,22,330      L2-misses                                                     (41.26%)
   314.211717790       85,28,45,799      cycles:u                                                      (41.26%)
   314.211717790     1,25,43,70,247      instructions:u            #    1.49  insn per cycle           (51.58%)
   314.521901089          87,20,658      branch-misses:u                                               (48.41%)
   314.521901089        1,29,50,433      L1-dcache-load-misses                                         (48.41%)
   314.521901089           9,68,680      L1-icache-load-misses                                         (48.42%)
   314.521901089           2,74,428      dTLB-load-misses                                              (49.58%)
   314.521901089              1,536      dTLB-store-misses                                             (41.27%)
   314.521901089              4,974      iTLB-load-misses                                              (41.27%)
   314.521901089          86,93,329      branch-load-misses                                            (41.27%)
   314.521901089           7,21,685      L2-misses                                                     (41.27%)
   314.521901089       85,19,92,278      cycles:u                                                      (40.10%)
   314.521901089     1,23,98,69,145      instructions:u            #    1.47  insn per cycle           (49.12%)
   314.832076372          86,08,298      branch-misses:u                                               (48.89%)
   314.832076372        1,13,52,587      L1-dcache-load-misses                                         (50.18%)
   314.832076372          11,03,556      L1-icache-load-misses                                         (51.47%)
   314.832076372           3,02,303      dTLB-load-misses                                              (51.58%)
   314.832076372              1,352      dTLB-store-misses                                             (41.27%)
   314.832076372              5,073      iTLB-load-misses                                              (40.80%)
   314.832076372          86,19,834      branch-load-misses                                            (39.51%)
   314.832076372           8,07,460      L2-misses                                                     (38.22%)
   314.832076372       85,22,05,921      cycles:u                                                      (38.10%)
   314.832076372     1,23,12,89,312      instructions:u            #    1.46  insn per cycle           (48.42%)
   315.142267989          82,54,845      branch-misses:u                                               (51.59%)
   315.142267989        1,56,42,863      L1-dcache-load-misses                                         (51.58%)
   315.142267989           7,34,762      L1-icache-load-misses                                         (51.58%)
   315.142267989           2,37,218      dTLB-load-misses                                              (50.53%)
   315.142267989              1,472      dTLB-store-misses                                             (38.92%)
   315.142267989              2,868      iTLB-load-misses                                              (38.11%)
   315.142267989          80,53,952      branch-load-misses                                            (38.11%)
   315.142267989           7,70,961      L2-misses                                                     (39.15%)
   315.142267989       85,59,57,566      cycles:u                                                      (40.44%)
   315.142267989     1,25,17,61,670      instructions:u            #    1.48  insn per cycle           (50.76%)
   315.452418988          88,13,773      branch-misses:u                                               (51.22%)
   315.452418988        1,50,74,586      L1-dcache-load-misses                                         (49.94%)
   315.452418988           8,29,390      L1-icache-load-misses                                         (48.65%)
   315.452418988           2,41,709      dTLB-load-misses                                              (48.41%)
   315.452418988              1,443      dTLB-store-misses                                             (38.46%)
   315.452418988              4,033      iTLB-load-misses                                              (39.74%)
   315.452418988          87,96,896      branch-load-misses                                            (41.03%)
   315.452418988           5,83,973      L2-misses                                                     (41.27%)
   315.452418988       85,45,01,851      cycles:u                                                      (41.27%)
   315.452418988     1,26,21,22,899      instructions:u            #    1.50  insn per cycle           (51.58%)
   315.762630889          86,93,474      branch-misses:u                                               (48.41%)
   315.762630889        1,32,24,949      L1-dcache-load-misses                                         (48.41%)
   315.762630889           9,61,086      L1-icache-load-misses                                         (48.42%)
   315.762630889           2,80,614      dTLB-load-misses                                              (49.36%)
   315.762630889              1,238      dTLB-store-misses                                             (41.27%)
   315.762630889              4,310      iTLB-load-misses                                              (41.27%)
   315.762630889          86,95,287      branch-load-misses                                            (41.27%)
   315.762630889           6,99,886      L2-misses                                                     (41.26%)
   315.762630889       85,14,68,596      cycles:u                                                      (40.33%)
   315.762630889     1,24,12,05,711      instructions:u            #    1.47  insn per cycle           (49.35%)
   316.072798474          86,37,467      branch-misses:u                                               (48.67%)
   316.072798474        1,15,49,883      L1-dcache-load-misses                                         (49.95%)
   316.072798474          10,31,150      L1-icache-load-misses                                         (51.25%)
   316.072798474           2,86,125      dTLB-load-misses                                              (51.59%)
   316.072798474              1,364      dTLB-store-misses                                             (41.25%)
   316.072798474              4,229      iTLB-load-misses                                              (41.02%)
   316.072798474          82,84,338      branch-load-misses                                            (39.73%)
   316.072798474           7,80,283      L2-misses                                                     (38.45%)
   316.072798474       85,18,43,466      cycles:u                                                      (38.10%)
   316.072798474     1,23,61,91,075      instructions:u            #    1.46  insn per cycle           (48.42%)
   316.382988637          64,98,216      branch-misses:u                                               (51.58%)
   316.382988637          97,39,584      L1-dcache-load-misses                                         (51.58%)
   316.382988637          16,55,983      L1-icache-load-misses                                         (51.58%)
   316.382988637           2,14,787      dTLB-load-misses                                              (50.76%)
   316.382988637              1,261      dTLB-store-misses                                             (39.15%)
   316.382988637              7,057      iTLB-load-misses                                              (38.10%)
   316.382988637          65,97,410      branch-load-misses                                            (38.10%)
   316.382988637           8,78,325      L2-misses                                                     (38.92%)
   316.382988637       85,16,90,748      cycles:u                                                      (40.21%)
   316.382988637     1,62,86,10,957      instructions:u            #    1.93  insn per cycle           (50.53%)
   316.693184198          55,87,499      branch-misses:u                                               (51.46%)
   316.693184198          63,33,466      L1-dcache-load-misses                                         (50.17%)
   316.693184198          15,01,849      L1-icache-load-misses                                         (48.89%)
   316.693184198           1,19,423      dTLB-load-misses                                              (48.42%)
   316.693184198              1,329      dTLB-store-misses                                             (38.22%)
   316.693184198              4,867      iTLB-load-misses                                              (39.51%)
   316.693184198          55,76,253      branch-load-misses                                            (40.80%)
   316.693184198           4,46,190      L2-misses                                                     (41.26%)
   316.693184198       85,09,76,254      cycles:u                                                      (41.26%)
   316.693184198     1,93,22,77,213      instructions:u            #    2.29  insn per cycle           (51.58%)
   317.003324272          64,70,243      branch-misses:u                                               (48.19%)
   317.003324272          55,55,112      L1-dcache-load-misses                                         (48.19%)
   317.003324272          20,20,886      L1-icache-load-misses                                         (48.19%)
   317.003324272           1,35,888      dTLB-load-misses                                              (48.90%)
   317.003324272              1,047      dTLB-store-misses                                             (41.45%)
   317.003324272              6,610      iTLB-load-misses                                              (41.45%)
   317.003324272          65,10,339      branch-load-misses                                            (41.45%)
   317.003324272           2,98,655      L2-misses                                                     (41.45%)
   317.003324272       84,78,53,475      cycles:u                                                      (40.75%)
   317.003324272     1,86,53,47,294      instructions:u            #    2.21  insn per cycle           (49.38%)
   317.313528645          62,69,889      branch-misses:u                                               (48.43%)
   317.313528645          81,50,470      L1-dcache-load-misses                                         (49.71%)
   317.313528645          13,62,024      L1-icache-load-misses                                         (51.00%)
   317.313528645           2,23,554      dTLB-load-misses                                              (51.58%)
   317.313528645              3,087      dTLB-store-misses                                             (41.27%)
   317.313528645              2,917      iTLB-load-misses                                              (41.26%)
   317.313528645          62,43,901      branch-load-misses                                            (39.98%)
   317.313528645           6,48,883      L2-misses                                                     (38.69%)
   317.313528645       85,29,62,996      cycles:u                                                      (38.10%)
   317.313528645     1,77,29,10,031      instructions:u            #    2.10  insn per cycle           (48.42%)
   317.623702492          82,76,305      branch-misses:u                                               (51.58%)
   317.623702492          91,11,348      L1-dcache-load-misses                                         (51.59%)
   317.623702492          13,95,101      L1-icache-load-misses                                         (51.59%)
   317.623702492           3,63,994      dTLB-load-misses                                              (50.99%)
   317.623702492              1,612      dTLB-store-misses                                             (39.38%)
   317.623702492              4,924      iTLB-load-misses                                              (38.10%)
   317.623702492          82,58,416      branch-load-misses                                            (38.10%)
   317.623702492           8,24,807      L2-misses                                                     (38.69%)
   317.623702492       85,31,96,062      cycles:u                                                      (39.97%)
   317.623702492     1,33,84,54,593      instructions:u            #    1.59  insn per cycle           (50.29%)
   317.933852445          72,87,386      branch-misses:u                                               (51.59%)
   317.933852445        1,01,90,402      L1-dcache-load-misses                                         (50.40%)
   317.933852445          11,77,277      L1-icache-load-misses                                         (49.11%)
   317.933852445           3,35,108      dTLB-load-misses                                              (48.42%)
   317.933852445              2,136      dTLB-store-misses                                             (38.10%)
   317.933852445              4,755      iTLB-load-misses                                              (39.28%)
   317.933852445          68,94,612      branch-load-misses                                            (40.57%)
   317.933852445          10,53,519      L2-misses                                                     (41.27%)
   317.933852445       85,13,92,352      cycles:u                                                      (41.27%)
   317.933852445     1,30,45,38,921      instructions:u            #    1.55  insn per cycle           (51.59%)
#           time             counts unit events
   318.244007498          82,58,686      branch-misses:u                                               (48.51%)
   318.244007498          90,31,537      L1-dcache-load-misses                                         (48.41%)
   318.244007498          13,56,209      L1-icache-load-misses                                         (48.41%)
   318.244007498           3,53,795      dTLB-load-misses                                              (48.91%)
   318.244007498                651      dTLB-store-misses                                             (41.17%)
   318.244007498              3,775      iTLB-load-misses                                              (41.27%)
   318.244007498          82,19,202      branch-load-misses                                            (41.27%)
   318.244007498           8,30,411      L2-misses                                                     (41.27%)
   318.244007498       85,09,06,335      cycles:u                                                      (40.78%)
   318.244007498     1,33,94,71,129      instructions:u            #    1.59  insn per cycle           (49.81%)
   318.554196936          82,92,819      branch-misses:u                                               (48.42%)
   318.554196936          90,59,227      L1-dcache-load-misses                                         (49.50%)
   318.554196936          13,85,107      L1-icache-load-misses                                         (50.79%)
   318.554196936           3,39,628      dTLB-load-misses                                              (51.58%)
   318.554196936                387      dTLB-store-misses                                             (41.26%)
   318.554196936              4,824      iTLB-load-misses                                              (41.27%)
   318.554196936          82,04,613      branch-load-misses                                            (40.19%)
   318.554196936           7,95,903      L2-misses                                                     (38.90%)
   318.554196936       84,96,98,702      cycles:u                                                      (38.10%)
   318.554196936     1,32,61,22,434      instructions:u            #    1.57  insn per cycle           (48.42%)
   318.864346321          74,92,187      branch-misses:u                                               (51.38%)
   318.864346321          90,72,583      L1-dcache-load-misses                                         (51.59%)
   318.864346321          14,57,057      L1-icache-load-misses                                         (51.59%)
   318.864346321             54,690      dTLB-load-misses                                              (51.20%)
   318.864346321                406      dTLB-store-misses                                             (39.60%)
   318.864346321              1,923      iTLB-load-misses                                              (38.31%)
   318.864346321          73,86,819      branch-load-misses                                            (38.10%)
   318.864346321           5,33,253      L2-misses                                                     (38.48%)
   318.864346321       85,16,43,438      cycles:u                                                      (39.77%)
   318.864346321     1,61,11,83,154      instructions:u            #    1.91  insn per cycle           (50.08%)
   319.174493950          82,21,460      branch-misses:u                                               (51.59%)
   319.174493950          65,60,102      L1-dcache-load-misses                                         (50.61%)
   319.174493950          16,92,104      L1-icache-load-misses                                         (49.32%)
   319.174493950             28,482      dTLB-load-misses                                              (48.41%)
   319.174493950                191      dTLB-store-misses                                             (38.09%)
   319.174493950              3,255      iTLB-load-misses                                              (39.07%)
   319.174493950          82,06,059      branch-load-misses                                            (40.36%)
   319.174493950           1,29,704      L2-misses                                                     (41.27%)
   319.174493950       85,34,32,588      cycles:u                                                      (41.27%)
   319.174493950     1,64,05,65,319      instructions:u            #    1.94  insn per cycle           (51.59%)
   319.484643727          74,27,005      branch-misses:u                                               (48.72%)
   319.484643727        1,18,19,312      L1-dcache-load-misses                                         (48.42%)
   319.484643727          11,68,495      L1-icache-load-misses                                         (48.42%)
   319.484643727             88,946      dTLB-load-misses                                              (48.71%)
   319.484643727                790      dTLB-store-misses                                             (40.97%)
   319.484643727              2,515      iTLB-load-misses                                              (41.26%)
   319.484643727          74,81,439      branch-load-misses                                            (41.26%)
   319.484643727           3,55,003      L2-misses                                                     (41.26%)
   319.484643727       85,14,98,063      cycles:u                                                      (40.97%)
   319.484643727     1,35,59,74,542      instructions:u            #    1.61  insn per cycle           (50.01%)
   319.794801115          82,37,050      branch-misses:u                                               (48.41%)
   319.794801115          63,64,988      L1-dcache-load-misses                                         (49.30%)
   319.794801115          17,72,691      L1-icache-load-misses                                         (50.59%)
   319.794801115             23,728      dTLB-load-misses                                              (51.59%)
   319.794801115                252      dTLB-store-misses                                             (41.27%)
   319.794801115              2,066      iTLB-load-misses                                              (41.27%)
   319.794801115          82,30,921      branch-load-misses                                            (40.38%)
   319.794801115             93,035      L2-misses                                                     (39.10%)
   319.794801115       85,25,32,113      cycles:u                                                      (38.10%)
   319.794801115     1,65,45,32,069      instructions:u            #    1.96  insn per cycle           (48.42%)
   320.104955013          81,33,003      branch-misses:u                                               (51.19%)
   320.104955013        1,00,24,596      L1-dcache-load-misses                                         (51.58%)
   320.104955013          13,26,125      L1-icache-load-misses                                         (51.58%)
   320.104955013             69,847      dTLB-load-misses                                              (51.39%)
   320.104955013              3,096      dTLB-store-misses                                             (39.79%)
   320.104955013              3,196      iTLB-load-misses                                              (38.51%)
   320.104955013          79,57,997      branch-load-misses                                            (38.10%)
   320.104955013           1,53,179      L2-misses                                                     (38.28%)
   320.104955013       85,38,49,944      cycles:u                                                      (39.57%)
   320.104955013     1,40,93,99,229      instructions:u            #    1.67  insn per cycle           (49.89%)
   320.415108076          70,29,559      branch-misses:u                                               (51.59%)
   320.415108076          97,07,881      L1-dcache-load-misses                                         (50.80%)
   320.415108076          14,66,140      L1-icache-load-misses                                         (49.51%)
   320.415108076           2,90,668      dTLB-load-misses                                              (48.41%)
   320.415108076                257      dTLB-store-misses                                             (38.09%)
   320.415108076              4,022      iTLB-load-misses                                              (38.88%)
   320.415108076          71,92,683      branch-load-misses                                            (40.17%)
   320.415108076           8,13,923      L2-misses                                                     (41.27%)
   320.415108076       85,07,29,938      cycles:u                                                      (41.27%)
   320.415108076     1,44,37,00,820      instructions:u            #    1.71  insn per cycle           (51.59%)
   320.725260366          76,40,420      branch-misses:u                                               (48.92%)
   320.725260366          85,46,924      L1-dcache-load-misses                                         (48.41%)
   320.725260366          13,90,188      L1-icache-load-misses                                         (48.42%)
   320.725260366           2,53,951      dTLB-load-misses                                              (48.50%)
   320.725260366                608      dTLB-store-misses                                             (40.76%)
   320.725260366              4,373      iTLB-load-misses                                              (41.27%)
   320.725260366          76,64,046      branch-load-misses                                            (41.27%)
   320.725260366           6,31,694      L2-misses                                                     (41.27%)
   320.725260366       85,12,37,962      cycles:u                                                      (41.19%)
   320.725260366     1,43,98,04,511      instructions:u            #    1.71  insn per cycle           (50.22%)
   321.035421195          71,98,887      branch-misses:u                                               (48.41%)
   321.035421195        1,11,66,596      L1-dcache-load-misses                                         (49.10%)
   321.035421195          12,46,057      L1-icache-load-misses                                         (50.39%)
   321.035421195           2,58,726      dTLB-load-misses                                              (51.59%)
   321.035421195                949      dTLB-store-misses                                             (41.27%)
   321.035421195              3,576      iTLB-load-misses                                              (41.27%)
   321.035421195          71,82,372      branch-load-misses                                            (40.59%)
   321.035421195          12,54,400      L2-misses                                                     (39.30%)
   321.035421195       85,07,34,642      cycles:u                                                      (38.10%)
   321.035421195     1,41,68,93,378      instructions:u            #    1.68  insn per cycle           (48.41%)
   321.345572432          76,06,074      branch-misses:u                                               (50.98%)
   321.345572432          79,01,052      L1-dcache-load-misses                                         (51.58%)
   321.345572432          14,83,161      L1-icache-load-misses                                         (51.58%)
   321.345572432           2,64,119      dTLB-load-misses                                              (51.58%)
   321.345572432                347      dTLB-store-misses                                             (39.99%)
   321.345572432              3,994      iTLB-load-misses                                              (38.71%)
   321.345572432          76,39,207      branch-load-misses                                            (38.10%)
   321.345572432           6,96,144      L2-misses                                                     (38.10%)
   321.345572432       85,31,24,768      cycles:u                                                      (39.37%)
   321.345572432     1,45,33,00,269      instructions:u            #    1.72  insn per cycle           (49.69%)
   321.655726499          74,41,893      branch-misses:u                                               (51.59%)
   321.655726499        1,10,36,704      L1-dcache-load-misses                                         (51.00%)
   321.655726499          11,68,408      L1-icache-load-misses                                         (49.71%)
   321.655726499           2,43,665      dTLB-load-misses                                              (48.42%)
   321.655726499                375      dTLB-store-misses                                             (38.09%)
   321.655726499              4,108      iTLB-load-misses                                              (38.68%)
   321.655726499          77,94,649      branch-load-misses                                            (39.97%)
   321.655726499           7,71,035      L2-misses                                                     (41.26%)
   321.655726499       85,49,90,989      cycles:u                                                      (41.27%)
   321.655726499     1,44,56,17,034      instructions:u            #    1.71  insn per cycle           (51.59%)
   321.965896647          75,34,698      branch-misses:u                                               (49.12%)
   321.965896647          95,52,943      L1-dcache-load-misses                                         (48.40%)
   321.965896647           8,61,746      L1-icache-load-misses                                         (48.41%)
   321.965896647             51,925      dTLB-load-misses                                              (48.41%)
   321.965896647                643      dTLB-store-misses                                             (40.56%)
   321.965896647              2,030      iTLB-load-misses                                              (41.27%)
   321.965896647          73,90,871      branch-load-misses                                            (41.28%)
   321.965896647           2,92,815      L2-misses                                                     (41.27%)
   321.965896647       84,18,77,908      cycles:u                                                      (41.27%)
   321.965896647     1,05,51,23,548      instructions:u            #    1.25  insn per cycle           (50.42%)
   322.276068219          90,99,410      branch-misses:u                                               (48.41%)
   322.276068219          74,87,042      L1-dcache-load-misses                                         (48.89%)
   322.276068219          10,29,625      L1-icache-load-misses                                         (50.18%)
   322.276068219             26,892      dTLB-load-misses                                              (51.47%)
   322.276068219                622      dTLB-store-misses                                             (41.27%)
   322.276068219              2,086      iTLB-load-misses                                              (41.27%)
   322.276068219          91,53,999      branch-load-misses                                            (40.80%)
   322.276068219           2,85,823      L2-misses                                                     (39.51%)
   322.276068219       83,69,56,274      cycles:u                                                      (38.22%)
   322.276068219     1,24,11,17,815      instructions:u            #    1.47  insn per cycle           (48.42%)
   322.586219304          84,11,573      branch-misses:u                                               (50.78%)
   322.586219304          93,91,672      L1-dcache-load-misses                                         (51.59%)
   322.586219304          10,85,980      L1-icache-load-misses                                         (51.59%)
   322.586219304             43,985      dTLB-load-misses                                              (51.59%)
   322.586219304                711      dTLB-store-misses                                             (40.20%)
   322.586219304              2,765      iTLB-load-misses                                              (38.91%)
   322.586219304          85,56,609      branch-load-misses                                            (38.10%)
   322.586219304           2,65,532      L2-misses                                                     (38.09%)
   322.586219304       83,05,04,698      cycles:u                                                      (39.16%)
   322.586219304     1,01,15,70,730      instructions:u            #    1.20  insn per cycle           (49.47%)
   322.896365971          69,81,500      branch-misses:u                                               (51.58%)
   322.896365971        1,02,76,638      L1-dcache-load-misses                                         (51.21%)
   322.896365971           9,99,097      L1-icache-load-misses                                         (49.92%)
   322.896365971             56,987      dTLB-load-misses                                              (48.63%)
   322.896365971                947      dTLB-store-misses                                             (38.10%)
   322.896365971              2,403      iTLB-load-misses                                              (38.48%)
   322.896365971          70,13,881      branch-load-misses                                            (39.76%)
   322.896365971           5,65,586      L2-misses                                                     (41.05%)
   322.896365971       83,70,37,575      cycles:u                                                      (41.27%)
   322.896365971     1,11,61,21,995      instructions:u            #    1.32  insn per cycle           (51.59%)
   323.206532862          85,33,504      branch-misses:u                                               (49.32%)
   323.206532862          83,24,822      L1-dcache-load-misses                                         (48.41%)
   323.206532862           9,76,944      L1-icache-load-misses                                         (48.42%)
   323.206532862             31,668      dTLB-load-misses                                              (48.42%)
   323.206532862                416      dTLB-store-misses                                             (40.36%)
   323.206532862              2,166      iTLB-load-misses                                              (41.27%)
   323.206532862          83,73,741      branch-load-misses                                            (41.27%)
   323.206532862           2,28,609      L2-misses                                                     (41.27%)
   323.206532862       83,61,79,794      cycles:u                                                      (41.27%)
   323.206532862     1,13,60,05,448      instructions:u            #    1.35  insn per cycle           (50.62%)
   323.516753960          91,65,540      branch-misses:u                                               (48.43%)
   323.516753960          81,02,051      L1-dcache-load-misses                                         (48.68%)
   323.516753960          10,40,705      L1-icache-load-misses                                         (49.97%)
   323.516753960             37,626      dTLB-load-misses                                              (51.26%)
   323.516753960              1,395      dTLB-store-misses                                             (41.27%)
   323.516753960              2,394      iTLB-load-misses                                              (41.26%)
   323.516753960          92,24,052      branch-load-misses                                            (41.01%)
   323.516753960           2,73,469      L2-misses                                                     (39.72%)
   323.516753960       83,48,52,988      cycles:u                                                      (38.43%)
   323.516753960     1,17,02,32,964      instructions:u            #    1.39  insn per cycle           (48.42%)
   323.827008538          74,48,423      branch-misses:u                                               (50.53%)
   323.827008538        1,06,07,284      L1-dcache-load-misses                                         (51.57%)
   323.827008538          12,64,888      L1-icache-load-misses                                         (51.58%)
   323.827008538           1,41,832      dTLB-load-misses                                              (51.58%)
   323.827008538                608      dTLB-store-misses                                             (40.44%)
   323.827008538              3,643      iTLB-load-misses                                              (39.16%)
   323.827008538          71,97,653      branch-load-misses                                            (38.12%)
   323.827008538           4,96,991      L2-misses                                                     (38.11%)
   323.827008538       83,88,69,706      cycles:u                                                      (38.92%)
   323.827008538     1,08,01,34,356      instructions:u            #    1.28  insn per cycle           (49.23%)
   324.137163136          78,89,408      branch-misses:u                                               (51.59%)
   324.137163136        1,06,24,145      L1-dcache-load-misses                                         (51.46%)
   324.137163136          14,59,794      L1-icache-load-misses                                         (50.18%)
   324.137163136           3,49,302      dTLB-load-misses                                              (48.89%)
   324.137163136                664      dTLB-store-misses                                             (38.09%)
   324.137163136              8,777      iTLB-load-misses                                              (38.22%)
   324.137163136          80,54,469      branch-load-misses                                            (39.50%)
   324.137163136          10,95,792      L2-misses                                                     (40.79%)
   324.137163136       83,95,96,239      cycles:u                                                      (41.27%)
   324.137163136     1,03,50,22,683      instructions:u            #    1.23  insn per cycle           (51.59%)
   324.447333571          80,40,974      branch-misses:u                                               (49.58%)
   324.447333571        1,12,81,019      L1-dcache-load-misses                                         (48.42%)
   324.447333571          12,45,177      L1-icache-load-misses                                         (48.43%)
   324.447333571           3,32,414      dTLB-load-misses                                              (48.41%)
   324.447333571                760      dTLB-store-misses                                             (40.10%)
   324.447333571              8,078      iTLB-load-misses                                              (41.27%)
   324.447333571          79,13,906      branch-load-misses                                            (41.25%)
   324.447333571           9,87,341      L2-misses                                                     (41.27%)
   324.447333571       83,75,25,071      cycles:u                                                      (41.26%)
   324.447333571     1,06,37,39,733      instructions:u            #    1.26  insn per cycle           (50.88%)
   324.757506380          79,14,275      branch-misses:u                                               (48.41%)
   324.757506380        1,03,77,169      L1-dcache-load-misses                                         (48.43%)
   324.757506380          11,02,178      L1-icache-load-misses                                         (49.71%)
   324.757506380           3,06,356      dTLB-load-misses                                              (51.01%)
   324.757506380                501      dTLB-store-misses                                             (41.28%)
   324.757506380              8,502      iTLB-load-misses                                              (41.27%)
   324.757506380          76,85,766      branch-load-misses                                            (41.26%)
   324.757506380          10,85,391      L2-misses                                                     (39.97%)
   324.757506380       83,52,92,498      cycles:u                                                      (38.67%)
   324.757506380     1,16,00,27,335      instructions:u            #    1.37  insn per cycle           (48.41%)
   325.067658524          73,22,852      branch-misses:u                                               (50.31%)
   325.067658524        1,11,26,648      L1-dcache-load-misses                                         (51.58%)
   325.067658524          12,83,235      L1-icache-load-misses                                         (51.58%)
   325.067658524           3,53,238      dTLB-load-misses                                              (51.58%)
   325.067658524              1,106      dTLB-store-misses                                             (40.66%)
   325.067658524              7,220      iTLB-load-misses                                              (39.39%)
   325.067658524          69,69,574      branch-load-misses                                            (38.10%)
   325.067658524          12,77,517      L2-misses                                                     (38.10%)
   325.067658524       83,89,79,892      cycles:u                                                      (38.70%)
   325.067658524     1,02,33,69,905      instructions:u            #    1.21  insn per cycle           (49.02%)
   325.377821182          82,25,119      branch-misses:u                                               (51.58%)
   325.377821182        1,12,72,430      L1-dcache-load-misses                                         (51.58%)
   325.377821182          12,58,619      L1-icache-load-misses                                         (50.38%)
   325.377821182           3,33,085      dTLB-load-misses                                              (49.09%)
   325.377821182              1,582      dTLB-store-misses                                             (38.11%)
   325.377821182              8,413      iTLB-load-misses                                              (38.10%)
   325.377821182          79,34,778      branch-load-misses                                            (39.30%)
   325.377821182          10,51,123      L2-misses                                                     (40.59%)
   325.377821182       83,78,54,275      cycles:u                                                      (41.26%)
   325.377821182     1,06,11,32,777      instructions:u            #    1.26  insn per cycle           (51.57%)
   325.687994177          80,27,559      branch-misses:u                                               (49.79%)
   325.687994177        1,06,43,657      L1-dcache-load-misses                                         (48.50%)
   325.687994177          10,87,971      L1-icache-load-misses                                         (48.41%)
   325.687994177           3,07,133      dTLB-load-misses                                              (48.41%)
   325.687994177              2,033      dTLB-store-misses                                             (39.88%)
   325.687994177              8,272      iTLB-load-misses                                              (41.18%)
   325.687994177          78,79,452      branch-load-misses                                            (41.27%)
   325.687994177          10,00,866      L2-misses                                                     (41.27%)
   325.687994177       83,43,51,579      cycles:u                                                      (41.27%)
   325.687994177     1,15,28,01,320      instructions:u            #    1.37  insn per cycle           (51.10%)
#           time             counts unit events
   325.998154621          59,58,836      branch-misses:u                                               (48.41%)
   325.998154621          79,29,584      L1-dcache-load-misses                                         (48.41%)
   325.998154621          10,84,071      L1-icache-load-misses                                         (49.51%)
   325.998154621           1,25,880      dTLB-load-misses                                              (50.79%)
   325.998154621              1,090      dTLB-store-misses                                             (41.27%)
   325.998154621              3,244      iTLB-load-misses                                              (41.27%)
   325.998154621          62,23,297      branch-load-misses                                            (41.28%)
   325.998154621           5,71,926      L2-misses                                                     (40.17%)
   325.998154621       83,29,51,834      cycles:u                                                      (38.89%)
   325.998154621     1,63,47,30,602      instructions:u            #    1.94  insn per cycle           (48.41%)
   326.308325143          65,75,457      branch-misses:u                                               (50.10%)
   326.308325143          32,92,626      L1-dcache-load-misses                                         (51.39%)
   326.308325143          12,43,586      L1-icache-load-misses                                         (51.59%)
   326.308325143              7,428      dTLB-load-misses                                              (51.59%)
   326.308325143                159      dTLB-store-misses                                             (40.88%)
   326.308325143                623      iTLB-load-misses                                              (39.59%)
   326.308325143          65,99,925      branch-load-misses                                            (38.30%)
   326.308325143             99,093      L2-misses                                                     (38.09%)
   326.308325143       83,81,11,597      cycles:u                                                      (38.48%)
   326.308325143     1,89,19,26,130      instructions:u            #    2.24  insn per cycle           (48.80%)
   326.618481965          75,54,804      branch-misses:u                                               (51.59%)
   326.618481965          53,24,050      L1-dcache-load-misses                                         (51.59%)
   326.618481965          10,48,522      L1-icache-load-misses                                         (50.60%)
   326.618481965             11,229      dTLB-load-misses                                              (49.31%)
   326.618481965                354      dTLB-store-misses                                             (38.09%)
   326.618481965                976      iTLB-load-misses                                              (38.09%)
   326.618481965          74,49,048      branch-load-misses                                            (39.07%)
   326.618481965           1,28,575      L2-misses                                                     (40.37%)
   326.618481965       84,37,13,550      cycles:u                                                      (41.27%)
   326.618481965     1,75,30,43,021      instructions:u            #    2.08  insn per cycle           (51.59%)
   326.928632418          75,24,350      branch-misses:u                                               (50.01%)
   326.928632418          86,49,521      L1-dcache-load-misses                                         (48.71%)
   326.928632418          12,11,197      L1-icache-load-misses                                         (48.41%)
   326.928632418             54,621      dTLB-load-misses                                              (48.41%)
   326.928632418              1,038      dTLB-store-misses                                             (39.67%)
   326.928632418              1,652      iTLB-load-misses                                              (40.96%)
   326.928632418          76,00,604      branch-load-misses                                            (41.27%)
   326.928632418           4,08,876      L2-misses                                                     (41.27%)
   326.928632418       83,98,43,794      cycles:u                                                      (41.27%)
   326.928632418     1,50,47,76,678      instructions:u            #    1.78  insn per cycle           (51.30%)
   327.238783954          62,06,241      branch-misses:u                                               (48.41%)
   327.238783954          46,14,950      L1-dcache-load-misses                                         (48.42%)
   327.238783954          11,64,182      L1-icache-load-misses                                         (49.30%)
   327.238783954             28,266      dTLB-load-misses                                              (50.59%)
   327.238783954                295      dTLB-store-misses                                             (41.27%)
   327.238783954              1,129      iTLB-load-misses                                              (41.27%)
   327.238783954          65,02,816      branch-load-misses                                            (41.27%)
   327.238783954             82,537      L2-misses                                                     (40.39%)
   327.238783954       83,95,13,286      cycles:u                                                      (39.10%)
   327.238783954     1,90,09,40,468      instructions:u            #    2.25  insn per cycle           (48.42%)
   327.548933810          68,38,144      branch-misses:u                                               (49.90%)
   327.548933810          38,14,609      L1-dcache-load-misses                                         (51.19%)
   327.548933810          11,68,833      L1-icache-load-misses                                         (51.60%)
   327.548933810              8,742      dTLB-load-misses                                              (51.60%)
   327.548933810                240      dTLB-store-misses                                             (41.08%)
   327.548933810              1,224      iTLB-load-misses                                              (39.78%)
   327.548933810          67,25,604      branch-load-misses                                            (38.48%)
   327.548933810           1,17,961      L2-misses                                                     (38.08%)
   327.548933810       84,15,33,233      cycles:u                                                      (38.28%)
   327.548933810     1,87,85,23,928      instructions:u            #    2.23  insn per cycle           (48.59%)
   327.859094445          77,32,323      branch-misses:u                                               (51.59%)
   327.859094445          59,80,258      L1-dcache-load-misses                                         (51.59%)
   327.859094445          11,23,811      L1-icache-load-misses                                         (50.80%)
   327.859094445             13,747      dTLB-load-misses                                              (49.51%)
   327.859094445                252      dTLB-store-misses                                             (38.09%)
   327.859094445              1,798      iTLB-load-misses                                              (38.10%)
   327.859094445          77,41,301      branch-load-misses                                            (38.88%)
   327.859094445           1,35,331      L2-misses                                                     (40.17%)
   327.859094445       83,79,01,153      cycles:u                                                      (41.27%)
   327.859094445     1,66,73,67,237      instructions:u            #    1.98  insn per cycle           (51.59%)
   328.169243424          74,45,032      branch-misses:u                                               (50.21%)
   328.169243424        1,02,74,213      L1-dcache-load-misses                                         (48.90%)
   328.169243424          13,12,735      L1-icache-load-misses                                         (48.41%)
   328.169243424           1,47,285      dTLB-load-misses                                              (48.41%)
   328.169243424              3,283      dTLB-store-misses                                             (39.48%)
   328.169243424              4,358      iTLB-load-misses                                              (40.77%)
   328.169243424          74,82,066      branch-load-misses                                            (41.28%)
   328.169243424          10,99,201      L2-misses                                                     (41.27%)
   328.169243424       83,86,68,648      cycles:u                                                      (41.27%)
   328.169243424     1,41,30,66,121      instructions:u            #    1.67  insn per cycle           (51.49%)
   328.479373943          78,85,586      branch-misses:u                                               (48.41%)
   328.479373943          81,01,530      L1-dcache-load-misses                                         (48.40%)
   328.479373943          17,24,481      L1-icache-load-misses                                         (49.10%)
   328.479373943           3,17,647      dTLB-load-misses                                              (50.40%)
   328.479373943                370      dTLB-store-misses                                             (41.27%)
   328.479373943              7,822      iTLB-load-misses                                              (41.28%)
   328.479373943          76,95,962      branch-load-misses                                            (41.28%)
   328.479373943           9,31,593      L2-misses                                                     (40.58%)
   328.479373943       83,74,06,066      cycles:u                                                      (39.29%)
   328.479373943     1,26,71,77,651      instructions:u            #    1.50  insn per cycle           (48.41%)
   328.789553436          71,99,906      branch-misses:u                                               (49.70%)
   328.789553436        1,05,33,203      L1-dcache-load-misses                                         (50.99%)
   328.789553436          15,55,448      L1-icache-load-misses                                         (51.59%)
   328.789553436           3,10,416      dTLB-load-misses                                              (51.58%)
   328.789553436                557      dTLB-store-misses                                             (41.27%)
   328.789553436              6,317      iTLB-load-misses                                              (39.98%)
   328.789553436          70,76,836      branch-load-misses                                            (38.69%)
   328.789553436           9,85,188      L2-misses                                                     (38.10%)
   328.789553436       84,03,95,198      cycles:u                                                      (38.10%)
   328.789553436     1,27,00,82,648      instructions:u            #    1.50  insn per cycle           (48.42%)
   329.099710187          79,43,039      branch-misses:u                                               (51.59%)
   329.099710187          81,44,099      L1-dcache-load-misses                                         (51.59%)
   329.099710187          16,78,681      L1-icache-load-misses                                         (51.00%)
   329.099710187           3,23,077      dTLB-load-misses                                              (49.70%)
   329.099710187                401      dTLB-store-misses                                             (38.10%)
   329.099710187              7,200      iTLB-load-misses                                              (38.10%)
   329.099710187          79,70,168      branch-load-misses                                            (38.68%)
   329.099710187           8,44,412      L2-misses                                                     (39.97%)
   329.099710187       84,25,14,318      cycles:u                                                      (41.26%)
   329.099710187     1,28,35,68,049      instructions:u            #    1.52  insn per cycle           (51.58%)
   329.409859860          77,61,882      branch-misses:u                                               (50.40%)
   329.409859860          83,50,438      L1-dcache-load-misses                                         (49.11%)
   329.409859860          16,90,900      L1-icache-load-misses                                         (48.41%)
   329.409859860           2,77,109      dTLB-load-misses                                              (48.41%)
   329.409859860              4,029      dTLB-store-misses                                             (39.28%)
   329.409859860              6,911      iTLB-load-misses                                              (40.57%)
   329.409859860          76,86,453      branch-load-misses                                            (41.27%)
   329.409859860           8,35,384      L2-misses                                                     (41.27%)
   329.409859860       82,76,68,088      cycles:u                                                      (41.28%)
   329.409859860     1,18,37,81,314      instructions:u            #    1.40  insn per cycle           (51.59%)
   329.720013172          85,40,768      branch-misses:u                                               (48.42%)
   329.720013172          89,85,062      L1-dcache-load-misses                                         (48.41%)
   329.720013172          15,09,322      L1-icache-load-misses                                         (48.90%)
   329.720013172           2,13,230      dTLB-load-misses                                              (50.19%)
   329.720013172                775      dTLB-store-misses                                             (41.27%)
   329.720013172              5,039      iTLB-load-misses                                              (41.27%)
   329.720013172          85,09,775      branch-load-misses                                            (41.27%)
   329.720013172           6,56,305      L2-misses                                                     (40.78%)
   329.720013172       84,03,93,302      cycles:u                                                      (39.49%)
   329.720013172     1,29,51,64,754      instructions:u            #    1.53  insn per cycle           (48.52%)
   330.030182760          86,83,567      branch-misses:u                                               (49.50%)
   330.030182760          93,03,817      L1-dcache-load-misses                                         (50.80%)
   330.030182760          14,07,219      L1-icache-load-misses                                         (51.59%)
   330.030182760           2,16,488      dTLB-load-misses                                              (51.59%)
   330.030182760              1,051      dTLB-store-misses                                             (41.27%)
   330.030182760              4,166      iTLB-load-misses                                              (40.18%)
   330.030182760          87,62,616      branch-load-misses                                            (38.89%)
   330.030182760           6,80,518      L2-misses                                                     (38.09%)
   330.030182760       85,26,51,678      cycles:u                                                      (38.09%)
   330.030182760     1,32,12,26,625      instructions:u            #    1.57  insn per cycle           (48.41%)
   330.340347392          86,80,177      branch-misses:u                                               (51.58%)
   330.340347392          87,05,656      L1-dcache-load-misses                                         (51.58%)
   330.340347392          15,54,355      L1-icache-load-misses                                         (51.21%)
   330.340347392           2,01,439      dTLB-load-misses                                              (49.92%)
   330.340347392              1,051      dTLB-store-misses                                             (38.31%)
   330.340347392              4,264      iTLB-load-misses                                              (38.10%)
   330.340347392          86,18,280      branch-load-misses                                            (38.48%)
   330.340347392           5,80,947      L2-misses                                                     (39.76%)
   330.340347392       85,14,94,007      cycles:u                                                      (41.05%)
   330.340347392     1,35,52,12,039      instructions:u            #    1.61  insn per cycle           (51.37%)
   330.650503724          86,18,980      branch-misses:u                                               (50.60%)
   330.650503724          83,15,939      L1-dcache-load-misses                                         (49.32%)
   330.650503724          13,83,506      L1-icache-load-misses                                         (48.41%)
   330.650503724           1,02,615      dTLB-load-misses                                              (48.40%)
   330.650503724                668      dTLB-store-misses                                             (39.07%)
   330.650503724              4,276      iTLB-load-misses                                              (40.36%)
   330.650503724          86,44,444      branch-load-misses                                            (41.27%)
   330.650503724           3,66,704      L2-misses                                                     (41.28%)
   330.650503724       85,01,61,544      cycles:u                                                      (41.28%)
   330.650503724     1,23,68,99,134      instructions:u            #    1.47  insn per cycle           (51.59%)
   330.960654984          81,52,831      branch-misses:u                                               (48.41%)
   330.960654984          68,30,097      L1-dcache-load-misses                                         (48.41%)
   330.960654984          15,44,657      L1-icache-load-misses                                         (48.70%)
   330.960654984             20,800      dTLB-load-misses                                              (49.99%)
   330.960654984                121      dTLB-store-misses                                             (41.27%)
   330.960654984              2,335      iTLB-load-misses                                              (41.27%)
   330.960654984          82,63,498      branch-load-misses                                            (41.27%)
   330.960654984             80,038      L2-misses                                                     (40.99%)
   330.960654984       85,08,93,095      cycles:u                                                      (39.70%)
   330.960654984     1,44,90,91,502      instructions:u            #    1.72  insn per cycle           (48.73%)
   331.270819770          83,48,432      branch-misses:u                                               (49.30%)
   331.270819770          77,61,450      L1-dcache-load-misses                                         (50.58%)
   331.270819770          13,39,693      L1-icache-load-misses                                         (51.59%)
   331.270819770             32,505      dTLB-load-misses                                              (51.58%)
   331.270819770                312      dTLB-store-misses                                             (41.27%)
   331.270819770              1,983      iTLB-load-misses                                              (40.39%)
   331.270819770          82,69,142      branch-load-misses                                            (39.10%)
   331.270819770           1,07,357      L2-misses                                                     (38.10%)
   331.270819770       85,07,13,161      cycles:u                                                      (38.10%)
   331.270819770     1,30,12,88,233      instructions:u            #    1.54  insn per cycle           (48.41%)
   331.580974482          84,27,758      branch-misses:u                                               (51.59%)
   331.580974482          78,41,840      L1-dcache-load-misses                                         (51.59%)
   331.580974482          14,64,966      L1-icache-load-misses                                         (51.41%)
   331.580974482           1,62,055      dTLB-load-misses                                              (50.12%)
   331.580974482              1,030      dTLB-store-misses                                             (38.51%)
   331.580974482              3,142      iTLB-load-misses                                              (38.09%)
   331.580974482          85,01,846      branch-load-misses                                            (38.27%)
   331.580974482           3,68,656      L2-misses                                                     (39.56%)
   331.580974482       85,25,61,579      cycles:u                                                      (40.85%)
   331.580974482     1,39,68,58,558      instructions:u            #    1.65  insn per cycle           (51.17%)
   331.891139691          83,93,518      branch-misses:u                                               (50.81%)
   331.891139691        1,05,91,457      L1-dcache-load-misses                                         (49.52%)
   331.891139691          11,30,921      L1-icache-load-misses                                         (48.42%)
   331.891139691           3,60,904      dTLB-load-misses                                              (48.42%)
   331.891139691              1,777      dTLB-store-misses                                             (38.87%)
   331.891139691              5,702      iTLB-load-misses                                              (40.16%)
   331.891139691          83,76,143      branch-load-misses                                            (41.26%)
   331.891139691           8,76,949      L2-misses                                                     (41.26%)
   331.891139691       85,13,11,771      cycles:u                                                      (41.27%)
   331.891139691     1,20,75,66,473      instructions:u            #    1.43  insn per cycle           (51.58%)
   332.201329899          81,60,499      branch-misses:u                                               (48.42%)
   332.201329899        1,13,64,012      L1-dcache-load-misses                                         (48.42%)
   332.201329899           9,62,195      L1-icache-load-misses                                         (48.48%)
   332.201329899           3,73,664      dTLB-load-misses                                              (49.77%)
   332.201329899              1,148      dTLB-store-misses                                             (41.27%)
   332.201329899              4,410      iTLB-load-misses                                              (41.27%)
   332.201329899          81,90,322      branch-load-misses                                            (41.27%)
   332.201329899           9,42,915      L2-misses                                                     (41.20%)
   332.201329899       85,18,49,515      cycles:u                                                      (39.91%)
   332.201329899     1,19,87,49,943      instructions:u            #    1.42  insn per cycle           (48.94%)
   332.511479292          82,76,536      branch-misses:u                                               (49.08%)
   332.511479292        1,38,88,874      L1-dcache-load-misses                                         (50.36%)
   332.511479292           7,82,127      L1-icache-load-misses                                         (51.59%)
   332.511479292           3,41,855      dTLB-load-misses                                              (51.58%)
   332.511479292              1,470      dTLB-store-misses                                             (41.27%)
   332.511479292              4,878      iTLB-load-misses                                              (40.61%)
   332.511479292          82,54,291      branch-load-misses                                            (39.32%)
   332.511479292           9,17,025      L2-misses                                                     (38.10%)
   332.511479292       84,76,40,928      cycles:u                                                      (38.10%)
   332.511479292     1,18,92,79,899      instructions:u            #    1.41  insn per cycle           (48.42%)
   332.821647275          80,95,353      branch-misses:u                                               (51.59%)
   332.821647275        1,29,70,668      L1-dcache-load-misses                                         (51.59%)
   332.821647275           8,55,056      L1-icache-load-misses                                         (51.59%)
   332.821647275           3,39,247      dTLB-load-misses                                              (50.34%)
   332.821647275              1,324      dTLB-store-misses                                             (38.73%)
   332.821647275              4,677      iTLB-load-misses                                              (38.10%)
   332.821647275          80,43,747      branch-load-misses                                            (38.10%)
   332.821647275           8,97,324      L2-misses                                                     (39.34%)
   332.821647275       85,13,96,706      cycles:u                                                      (40.64%)
   332.821647275     1,24,60,15,504      instructions:u            #    1.48  insn per cycle           (50.95%)
   333.131811866          83,89,047      branch-misses:u                                               (51.03%)
   333.131811866        1,04,24,891      L1-dcache-load-misses                                         (49.74%)
   333.131811866          11,58,298      L1-icache-load-misses                                         (48.45%)
   333.131811866           3,57,035      dTLB-load-misses                                              (48.42%)
   333.131811866                556      dTLB-store-misses                                             (38.65%)
   333.131811866              5,125      iTLB-load-misses                                              (39.94%)
   333.131811866          83,76,861      branch-load-misses                                            (41.23%)
   333.131811866           8,77,532      L2-misses                                                     (41.27%)
   333.131811866       84,87,92,692      cycles:u                                                      (41.27%)
   333.131811866     1,20,84,30,871      instructions:u            #    1.43  insn per cycle           (51.58%)
   333.442001901          82,16,364      branch-misses:u                                               (48.42%)
   333.442001901        1,13,49,593      L1-dcache-load-misses                                         (48.41%)
   333.442001901          10,03,511      L1-icache-load-misses                                         (48.41%)
   333.442001901           3,75,360      dTLB-load-misses                                              (49.55%)
   333.442001901                831      dTLB-store-misses                                             (41.26%)
   333.442001901              3,801      iTLB-load-misses                                              (41.27%)
   333.442001901          82,31,208      branch-load-misses                                            (41.27%)
   333.442001901           9,35,525      L2-misses                                                     (41.27%)
   333.442001901       85,06,39,040      cycles:u                                                      (40.13%)
   333.442001901     1,19,63,01,758      instructions:u            #    1.42  insn per cycle           (49.16%)
#           time             counts unit events
   333.752155142          82,89,593      branch-misses:u                                               (48.87%)
   333.752155142        1,34,91,261      L1-dcache-load-misses                                         (50.15%)
   333.752155142           8,07,274      L1-icache-load-misses                                         (51.44%)
   333.752155142           3,54,783      dTLB-load-misses                                              (51.59%)
   333.752155142              1,490      dTLB-store-misses                                             (41.27%)
   333.752155142              4,845      iTLB-load-misses                                              (40.83%)
   333.752155142          82,02,159      branch-load-misses                                            (39.54%)
   333.752155142           9,13,616      L2-misses                                                     (38.25%)
   333.752155142       85,26,14,435      cycles:u                                                      (38.10%)
   333.752155142     1,18,45,06,311      instructions:u            #    1.40  insn per cycle           (48.41%)
   334.062311973          70,85,010      branch-misses:u                                               (51.58%)
   334.062311973        1,41,93,794      L1-dcache-load-misses                                         (51.59%)
   334.062311973           7,56,556      L1-icache-load-misses                                         (51.58%)
   334.062311973           3,11,302      dTLB-load-misses                                              (50.54%)
   334.062311973              2,431      dTLB-store-misses                                             (38.94%)
   334.062311973              4,002      iTLB-load-misses                                              (38.10%)
   334.062311973          69,27,141      branch-load-misses                                            (38.10%)
   334.062311973          11,08,031      L2-misses                                                     (39.13%)
   334.062311973       84,66,02,213      cycles:u                                                      (40.43%)
   334.062311973     1,22,18,40,324      instructions:u            #    1.45  insn per cycle           (50.74%)
   334.372471636          66,11,744      branch-misses:u                                               (51.24%)
   334.372471636          32,17,508      L1-dcache-load-misses                                         (49.95%)
   334.372471636          15,61,294      L1-icache-load-misses                                         (48.66%)
   334.372471636             53,925      dTLB-load-misses                                              (48.42%)
   334.372471636                 33      dTLB-store-misses                                             (38.44%)
   334.372471636              2,454      iTLB-load-misses                                              (39.73%)
   334.372471636          66,11,273      branch-load-misses                                            (41.02%)
   334.372471636           1,45,151      L2-misses                                                     (41.27%)
   334.372471636       85,45,66,619      cycles:u                                                      (41.27%)
   334.372471636     1,98,14,61,458      instructions:u            #    2.35  insn per cycle           (51.59%)
   334.682619121          66,61,098      branch-misses:u                                               (48.41%)
   334.682619121          29,87,972      L1-dcache-load-misses                                         (48.41%)
   334.682619121          14,32,405      L1-icache-load-misses                                         (48.41%)
   334.682619121             38,049      dTLB-load-misses                                              (49.35%)
   334.682619121                336      dTLB-store-misses                                             (41.27%)
   334.682619121              1,948      iTLB-load-misses                                              (41.27%)
   334.682619121          66,66,401      branch-load-misses                                            (41.27%)
   334.682619121             95,301      L2-misses                                                     (41.27%)
   334.682619121       85,36,36,351      cycles:u                                                      (40.33%)
   334.682619121     1,98,83,71,408      instructions:u            #    2.36  insn per cycle           (49.36%)
   334.992766303          60,36,516      branch-misses:u                                               (48.66%)
   334.992766303          68,53,356      L1-dcache-load-misses                                         (49.95%)
   334.992766303          13,03,311      L1-icache-load-misses                                         (51.24%)
   334.992766303             82,081      dTLB-load-misses                                              (51.59%)
   334.992766303                552      dTLB-store-misses                                             (41.27%)
   334.992766303              2,035      iTLB-load-misses                                              (41.02%)
   334.992766303          62,11,029      branch-load-misses                                            (39.73%)
   334.992766303           7,23,070      L2-misses                                                     (38.44%)
   334.992766303       85,45,68,839      cycles:u                                                      (38.09%)
   334.992766303     1,92,03,08,259      instructions:u            #    2.27  insn per cycle           (48.41%)
   335.302914818          65,93,771      branch-misses:u                                               (51.59%)
   335.302914818          30,24,366      L1-dcache-load-misses                                         (51.59%)
   335.302914818          15,08,394      L1-icache-load-misses                                         (51.59%)
   335.302914818             45,500      dTLB-load-misses                                              (50.74%)
   335.302914818                309      dTLB-store-misses                                             (39.14%)
   335.302914818              1,785      iTLB-load-misses                                              (38.09%)
   335.302914818          65,68,546      branch-load-misses                                            (38.09%)
   335.302914818           1,14,287      L2-misses                                                     (38.94%)
   335.302914818       85,39,09,879      cycles:u                                                      (40.23%)
   335.302914818     1,99,05,90,399      instructions:u            #    2.36  insn per cycle           (50.54%)
   335.613072394          64,39,901      branch-misses:u                                               (51.43%)
   335.613072394          73,20,495      L1-dcache-load-misses                                         (50.15%)
   335.613072394          11,79,918      L1-icache-load-misses                                         (48.86%)
   335.613072394           1,21,955      dTLB-load-misses                                              (48.42%)
   335.613072394              2,904      dTLB-store-misses                                             (38.25%)
   335.613072394              2,109      iTLB-load-misses                                              (39.53%)
   335.613072394          64,10,762      branch-load-misses                                            (40.82%)
   335.613072394           4,38,487      L2-misses                                                     (41.27%)
   335.613072394       85,26,70,502      cycles:u                                                      (41.27%)
   335.613072394     1,78,26,64,235      instructions:u            #    2.11  insn per cycle           (51.58%)
   335.923224262          81,02,583      branch-misses:u                                               (48.41%)
   335.923224262          73,79,111      L1-dcache-load-misses                                         (48.41%)
   335.923224262          15,77,613      L1-icache-load-misses                                         (48.41%)
   335.923224262           2,05,814      dTLB-load-misses                                              (49.16%)
   335.923224262                295      dTLB-store-misses                                             (41.27%)
   335.923224262              3,508      iTLB-load-misses                                              (41.27%)
   335.923224262          83,11,082      branch-load-misses                                            (41.27%)
   335.923224262           5,73,752      L2-misses                                                     (41.27%)
   335.923224262       85,14,25,932      cycles:u                                                      (40.53%)
   335.923224262     1,36,79,02,640      instructions:u            #    1.62  insn per cycle           (49.56%)
   336.233395640          86,34,020      branch-misses:u                                               (48.47%)
   336.233395640          74,77,194      L1-dcache-load-misses                                         (49.75%)
   336.233395640          15,36,760      L1-icache-load-misses                                         (51.04%)
   336.233395640           2,42,434      dTLB-load-misses                                              (51.59%)
   336.233395640                453      dTLB-store-misses                                             (41.27%)
   336.233395640              4,053      iTLB-load-misses                                              (41.22%)
   336.233395640          85,97,911      branch-load-misses                                            (39.93%)
   336.233395640           5,94,438      L2-misses                                                     (38.64%)
   336.233395640       85,27,10,925      cycles:u                                                      (38.10%)
   336.233395640     1,37,67,48,717      instructions:u            #    1.63  insn per cycle           (48.42%)
   336.543551103          76,36,149      branch-misses:u                                               (51.59%)
   336.543551103          96,78,068      L1-dcache-load-misses                                         (51.59%)
   336.543551103          13,92,731      L1-icache-load-misses                                         (51.59%)
   336.543551103           2,38,647      dTLB-load-misses                                              (50.94%)
   336.543551103                508      dTLB-store-misses                                             (39.33%)
   336.543551103              4,379      iTLB-load-misses                                              (38.09%)
   336.543551103          74,39,993      branch-load-misses                                            (38.09%)
   336.543551103           7,47,653      L2-misses                                                     (38.74%)
   336.543551103       84,88,92,982      cycles:u                                                      (40.03%)
   336.543551103     1,39,21,58,464      instructions:u            #    1.65  insn per cycle           (50.35%)
   336.853713400          85,13,038      branch-misses:u                                               (51.59%)
   336.853713400          72,65,068      L1-dcache-load-misses                                         (50.35%)
   336.853713400          15,03,698      L1-icache-load-misses                                         (49.06%)
   336.853713400           2,21,793      dTLB-load-misses                                              (48.41%)
   336.853713400                280      dTLB-store-misses                                             (38.10%)
   336.853713400              3,674      iTLB-load-misses                                              (39.33%)
   336.853713400          85,19,750      branch-load-misses                                            (40.62%)
   336.853713400           5,81,286      L2-misses                                                     (41.27%)
   336.853713400       85,42,38,053      cycles:u                                                      (41.27%)
   336.853713400     1,40,25,22,732      instructions:u            #    1.66  insn per cycle           (51.59%)
   337.163865607          71,50,174      branch-misses:u                                               (48.47%)
   337.163865607          67,56,436      L1-dcache-load-misses                                         (48.41%)
   337.163865607          18,41,814      L1-icache-load-misses                                         (48.41%)
   337.163865607           1,83,378      dTLB-load-misses                                              (48.95%)
   337.163865607              2,176      dTLB-store-misses                                             (41.21%)
   337.163865607              4,516      iTLB-load-misses                                              (41.27%)
   337.163865607          68,43,212      branch-load-misses                                            (41.27%)
   337.163865607           9,62,331      L2-misses                                                     (41.27%)
   337.163865607       85,41,45,236      cycles:u                                                      (40.73%)
   337.163865607     1,65,54,24,356      instructions:u            #    1.96  insn per cycle           (49.76%)
   337.474015049          62,22,773      branch-misses:u                                               (48.41%)
   337.474015049          80,76,019      L1-dcache-load-misses                                         (49.54%)
   337.474015049          19,33,902      L1-icache-load-misses                                         (50.83%)
   337.474015049           1,47,022      dTLB-load-misses                                              (51.58%)
   337.474015049                157      dTLB-store-misses                                             (41.27%)
   337.474015049              3,774      iTLB-load-misses                                              (41.28%)
   337.474015049          67,66,123      branch-load-misses                                            (40.15%)
   337.474015049           5,62,383      L2-misses                                                     (38.85%)
   337.474015049       85,54,21,306      cycles:u                                                      (38.10%)
   337.474015049     1,83,02,49,679      instructions:u            #    2.17  insn per cycle           (48.41%)
   337.784174519          67,26,956      branch-misses:u                                               (51.44%)
   337.784174519          51,85,772      L1-dcache-load-misses                                         (51.59%)
   337.784174519          20,61,560      L1-icache-load-misses                                         (51.59%)
   337.784174519           1,26,312      dTLB-load-misses                                              (51.15%)
   337.784174519                 91      dTLB-store-misses                                             (39.54%)
   337.784174519              3,589      iTLB-load-misses                                              (38.25%)
   337.784174519          67,60,549      branch-load-misses                                            (38.10%)
   337.784174519           3,13,666      L2-misses                                                     (38.53%)
   337.784174519       85,45,80,219      cycles:u                                                      (39.82%)
   337.784174519     1,85,05,88,099      instructions:u            #    2.19  insn per cycle           (50.14%)
   338.094323110          69,79,951      branch-misses:u                                               (51.59%)
   338.094323110          71,53,969      L1-dcache-load-misses                                         (50.55%)
   338.094323110          18,41,525      L1-icache-load-misses                                         (49.26%)
   338.094323110           2,24,387      dTLB-load-misses                                              (48.41%)
   338.094323110              2,827      dTLB-store-misses                                             (38.10%)
   338.094323110              2,836      iTLB-load-misses                                              (39.13%)
   338.094323110          66,06,342      branch-load-misses                                            (40.42%)
   338.094323110           5,59,429      L2-misses                                                     (41.27%)
   338.094323110       85,40,95,735      cycles:u                                                      (41.27%)
   338.094323110     1,70,24,01,931      instructions:u            #    2.02  insn per cycle           (51.59%)
   338.404470991          75,64,059      branch-misses:u                                               (48.66%)
   338.404470991          81,95,459      L1-dcache-load-misses                                         (48.41%)
   338.404470991          15,63,088      L1-icache-load-misses                                         (48.42%)
   338.404470991           3,19,867      dTLB-load-misses                                              (48.76%)
   338.404470991                273      dTLB-store-misses                                             (41.02%)
   338.404470991              4,797      iTLB-load-misses                                              (41.27%)
   338.404470991          75,12,040      branch-load-misses                                            (41.27%)
   338.404470991           7,83,642      L2-misses                                                     (41.27%)
   338.404470991       85,19,76,497      cycles:u                                                      (40.92%)
   338.404470991     1,48,59,03,933      instructions:u            #    1.76  insn per cycle           (49.95%)
   338.714622304          71,60,516      branch-misses:u                                               (48.41%)
   338.714622304          73,59,458      L1-dcache-load-misses                                         (49.35%)
   338.714622304          17,47,790      L1-icache-load-misses                                         (50.64%)
   338.714622304           2,77,946      dTLB-load-misses                                              (51.58%)
   338.714622304              1,112      dTLB-store-misses                                             (41.27%)
   338.714622304              4,242      iTLB-load-misses                                              (41.27%)
   338.714622304          65,25,615      branch-load-misses                                            (40.33%)
   338.714622304           7,00,920      L2-misses                                                     (39.05%)
   338.714622304       85,24,14,848      cycles:u                                                      (38.10%)
   338.714622304     1,59,01,65,585      instructions:u            #    1.88  insn per cycle           (48.41%)
   339.024792541          77,61,782      branch-misses:u                                               (51.24%)
   339.024792541          89,36,281      L1-dcache-load-misses                                         (51.58%)
   339.024792541          14,61,010      L1-icache-load-misses                                         (51.58%)
   339.024792541           3,79,493      dTLB-load-misses                                              (51.34%)
   339.024792541              2,906      dTLB-store-misses                                             (39.74%)
   339.024792541              5,131      iTLB-load-misses                                              (38.45%)
   339.024792541          75,94,671      branch-load-misses                                            (38.10%)
   339.024792541          11,25,721      L2-misses                                                     (38.34%)
   339.024792541       85,43,20,766      cycles:u                                                      (39.62%)
   339.024792541     1,38,94,68,075      instructions:u            #    1.65  insn per cycle           (49.94%)
   339.334947659          80,07,366      branch-misses:u                                               (51.59%)
   339.334947659          96,72,690      L1-dcache-load-misses                                         (50.75%)
   339.334947659          13,21,690      L1-icache-load-misses                                         (49.46%)
   339.334947659           4,48,465      dTLB-load-misses                                              (48.41%)
   339.334947659              1,063      dTLB-store-misses                                             (38.10%)
   339.334947659              5,127      iTLB-load-misses                                              (38.93%)
   339.334947659          80,77,793      branch-load-misses                                            (40.22%)
   339.334947659          10,55,966      L2-misses                                                     (41.27%)
   339.334947659       85,32,61,501      cycles:u                                                      (41.27%)
   339.334947659     1,23,07,32,809      instructions:u            #    1.46  insn per cycle           (51.59%)
   339.645103886          79,65,414      branch-misses:u                                               (48.87%)
   339.645103886        1,08,29,474      L1-dcache-load-misses                                         (48.41%)
   339.645103886          10,68,320      L1-icache-load-misses                                         (48.41%)
   339.645103886           2,49,679      dTLB-load-misses                                              (48.55%)
   339.645103886              1,514      dTLB-store-misses                                             (40.82%)
   339.645103886              4,822      iTLB-load-misses                                              (41.27%)
   339.645103886          77,90,672      branch-load-misses                                            (41.27%)
   339.645103886           7,95,227      L2-misses                                                     (41.27%)
   339.645103886       85,38,42,650      cycles:u                                                      (41.13%)
   339.645103886     1,32,59,13,562      instructions:u            #    1.57  insn per cycle           (50.16%)
   339.955258124          85,36,961      branch-misses:u                                               (48.41%)
   339.955258124        1,33,41,712      L1-dcache-load-misses                                         (49.15%)
   339.955258124          10,42,472      L1-icache-load-misses                                         (50.44%)
   339.955258124           1,96,666      dTLB-load-misses                                              (51.59%)
   339.955258124                722      dTLB-store-misses                                             (41.27%)
   339.955258124              3,738      iTLB-load-misses                                              (41.27%)
   339.955258124          84,47,611      branch-load-misses                                            (40.54%)
   339.955258124           5,31,065      L2-misses                                                     (39.25%)
   339.955258124       85,52,48,093      cycles:u                                                      (38.10%)
   339.955258124     1,24,36,99,407      instructions:u            #    1.47  insn per cycle           (48.41%)
   340.265460942          86,99,871      branch-misses:u                                               (51.03%)
   340.265460942        1,30,18,968      L1-dcache-load-misses                                         (51.58%)
   340.265460942          10,16,510      L1-icache-load-misses                                         (51.59%)
   340.265460942           1,26,833      dTLB-load-misses                                              (51.55%)
   340.265460942                568      dTLB-store-misses                                             (39.95%)
   340.265460942              3,388      iTLB-load-misses                                              (38.66%)
   340.265460942          86,35,036      branch-load-misses                                            (38.10%)
   340.265460942           3,94,618      L2-misses                                                     (38.13%)
   340.265460942       85,26,37,686      cycles:u                                                      (39.41%)
   340.265460942     1,31,24,31,289      instructions:u            #    1.55  insn per cycle           (49.73%)
   340.575611091          85,88,823      branch-misses:u                                               (51.59%)
   340.575611091        1,32,56,133      L1-dcache-load-misses                                         (50.96%)
   340.575611091           8,95,701      L1-icache-load-misses                                         (49.67%)
   340.575611091           1,09,648      dTLB-load-misses                                              (48.41%)
   340.575611091                433      dTLB-store-misses                                             (38.09%)
   340.575611091              3,414      iTLB-load-misses                                              (38.72%)
   340.575611091          86,56,433      branch-load-misses                                            (40.00%)
   340.575611091           3,50,634      L2-misses                                                     (41.27%)
   340.575611091       85,33,51,645      cycles:u                                                      (41.27%)
   340.575611091     1,31,00,89,659      instructions:u            #    1.55  insn per cycle           (51.60%)
   340.885763781          82,95,805      branch-misses:u                                               (49.08%)
   340.885763781        1,22,46,167      L1-dcache-load-misses                                         (48.42%)
   340.885763781           9,03,534      L1-icache-load-misses                                         (48.42%)
   340.885763781           2,07,907      dTLB-load-misses                                              (48.42%)
   340.885763781                490      dTLB-store-misses                                             (40.60%)
   340.885763781              3,712      iTLB-load-misses                                              (41.26%)
   340.885763781          80,28,111      branch-load-misses                                            (41.27%)
   340.885763781           6,27,161      L2-misses                                                     (41.26%)
   340.885763781       85,43,65,569      cycles:u                                                      (41.27%)
   340.885763781     1,29,92,96,760      instructions:u            #    1.54  insn per cycle           (50.37%)
   341.195928293          84,50,854      branch-misses:u                                               (48.42%)
   341.195928293        1,34,30,454      L1-dcache-load-misses                                         (48.94%)
   341.195928293          10,19,511      L1-icache-load-misses                                         (50.22%)
   341.195928293           1,87,791      dTLB-load-misses                                              (51.51%)
   341.195928293                886      dTLB-store-misses                                             (41.27%)
   341.195928293              3,864      iTLB-load-misses                                              (41.27%)
   341.195928293          86,04,584      branch-load-misses                                            (40.75%)
   341.195928293           5,53,379      L2-misses                                                     (39.46%)
   341.195928293       85,40,69,554      cycles:u                                                      (38.17%)
   341.195928293     1,23,48,52,593      instructions:u            #    1.46  insn per cycle           (48.41%)
#           time             counts unit events
   341.506089051          86,43,160      branch-misses:u                                               (50.82%)
   341.506089051        1,28,71,909      L1-dcache-load-misses                                         (51.58%)
   341.506089051          10,25,024      L1-icache-load-misses                                         (51.58%)
   341.506089051           1,23,750      dTLB-load-misses                                              (51.58%)
   341.506089051                632      dTLB-store-misses                                             (40.16%)
   341.506089051              3,434      iTLB-load-misses                                              (38.87%)
   341.506089051          86,35,627      branch-load-misses                                            (38.10%)
   341.506089051           3,67,236      L2-misses                                                     (38.10%)
   341.506089051       85,24,41,442      cycles:u                                                      (39.21%)
   341.506089051     1,31,06,30,613      instructions:u            #    1.55  insn per cycle           (49.52%)
   341.816241157          86,34,792      branch-misses:u                                               (51.59%)
   341.816241157        1,36,41,514      L1-dcache-load-misses                                         (51.17%)
   341.816241157           8,47,234      L1-icache-load-misses                                         (49.88%)
   341.816241157           1,13,024      dTLB-load-misses                                              (48.59%)
   341.816241157                438      dTLB-store-misses                                             (38.10%)
   341.816241157              3,494      iTLB-load-misses                                              (38.51%)
   341.816241157          85,85,032      branch-load-misses                                            (39.80%)
   341.816241157           3,60,382      L2-misses                                                     (41.09%)
   341.816241157       85,43,66,558      cycles:u                                                      (41.27%)
   341.816241157     1,30,15,37,624      instructions:u            #    1.54  insn per cycle           (51.59%)
   342.126390992          68,05,340      branch-misses:u                                               (49.28%)
   342.126390992        1,12,11,921      L1-dcache-load-misses                                         (48.41%)
   342.126390992          14,39,782      L1-icache-load-misses                                         (48.41%)
   342.126390992           1,31,117      dTLB-load-misses                                              (48.41%)
   342.126390992              2,841      dTLB-store-misses                                             (40.40%)
   342.126390992              2,854      iTLB-load-misses                                              (41.27%)
   342.126390992          68,42,631      branch-load-misses                                            (41.27%)
   342.126390992           5,01,159      L2-misses                                                     (41.27%)
   342.126390992       85,43,05,658      cycles:u                                                      (41.27%)
   342.126390992     1,57,79,89,835      instructions:u            #    1.87  insn per cycle           (50.57%)
   342.436550185          63,66,072      branch-misses:u                                               (48.41%)
   342.436550185          41,52,065      L1-dcache-load-misses                                         (48.73%)
   342.436550185          18,18,308      L1-icache-load-misses                                         (50.02%)
   342.436550185             91,933      dTLB-load-misses                                              (51.31%)
   342.436550185                857      dTLB-store-misses                                             (41.27%)
   342.436550185              3,682      iTLB-load-misses                                              (41.27%)
   342.436550185          63,66,994      branch-load-misses                                            (40.96%)
   342.436550185           2,24,749      L2-misses                                                     (39.66%)
   342.436550185       85,30,03,006      cycles:u                                                      (38.38%)
   342.436550185     1,97,21,31,134      instructions:u            #    2.34  insn per cycle           (48.41%)
   342.746696007          59,05,627      branch-misses:u                                               (50.62%)
   342.746696007          78,86,242      L1-dcache-load-misses                                         (51.59%)
   342.746696007          17,77,948      L1-icache-load-misses                                         (51.59%)
   342.746696007           1,39,236      dTLB-load-misses                                              (51.59%)
   342.746696007              1,013      dTLB-store-misses                                             (40.35%)
   342.746696007              4,531      iTLB-load-misses                                              (39.06%)
   342.746696007          60,08,082      branch-load-misses                                            (38.09%)
   342.746696007           8,79,567      L2-misses                                                     (38.09%)
   342.746696007       85,48,76,702      cycles:u                                                      (39.01%)
   342.746696007     1,84,26,59,907      instructions:u            #    2.18  insn per cycle           (49.33%)
   343.056846632          60,84,140      branch-misses:u                                               (51.59%)
   343.056846632          73,39,886      L1-dcache-load-misses                                         (51.36%)
   343.056846632          14,25,968      L1-icache-load-misses                                         (50.07%)
   343.056846632           1,63,715      dTLB-load-misses                                              (48.78%)
   343.056846632              2,149      dTLB-store-misses                                             (38.10%)
   343.056846632              3,799      iTLB-load-misses                                              (38.32%)
   343.056846632          58,24,141      branch-load-misses                                            (39.61%)
   343.056846632           4,88,975      L2-misses                                                     (40.89%)
   343.056846632       85,31,16,227      cycles:u                                                      (41.27%)
   343.056846632     1,88,72,27,018      instructions:u            #    2.23  insn per cycle           (51.59%)
   343.366996831          84,03,415      branch-misses:u                                               (49.48%)
   343.366996831          86,22,147      L1-dcache-load-misses                                         (48.41%)
   343.366996831          13,52,673      L1-icache-load-misses                                         (48.41%)
   343.366996831           2,91,327      dTLB-load-misses                                              (48.41%)
   343.366996831                169      dTLB-store-misses                                             (40.20%)
   343.366996831              3,588      iTLB-load-misses                                              (41.27%)
   343.366996831          83,83,530      branch-load-misses                                            (41.27%)
   343.366996831           7,06,365      L2-misses                                                     (41.27%)
   343.366996831       85,21,49,802      cycles:u                                                      (41.27%)
   343.366996831     1,36,86,72,160      instructions:u            #    1.62  insn per cycle           (50.77%)
   343.677162007          84,53,643      branch-misses:u                                               (48.42%)
   343.677162007          79,81,755      L1-dcache-load-misses                                         (48.54%)
   343.677162007          14,12,049      L1-icache-load-misses                                         (49.83%)
   343.677162007           2,69,138      dTLB-load-misses                                              (51.12%)
   343.677162007                232      dTLB-store-misses                                             (41.27%)
   343.677162007              5,052      iTLB-load-misses                                              (41.27%)
   343.677162007          84,09,954      branch-load-misses                                            (41.15%)
   343.677162007           6,64,407      L2-misses                                                     (39.86%)
   343.677162007       85,33,83,018      cycles:u                                                      (38.56%)
   343.677162007     1,37,64,03,561      instructions:u            #    1.63  insn per cycle           (48.41%)
   343.987319881          76,88,264      branch-misses:u                                               (50.43%)
   343.987319881        1,16,44,946      L1-dcache-load-misses                                         (51.59%)
   343.987319881          11,70,973      L1-icache-load-misses                                         (51.59%)
   343.987319881           3,06,917      dTLB-load-misses                                              (51.59%)
   343.987319881                490      dTLB-store-misses                                             (40.55%)
   343.987319881              3,771      iTLB-load-misses                                              (39.26%)
   343.987319881          77,67,321      branch-load-misses                                            (38.10%)
   343.987319881          12,50,053      L2-misses                                                     (38.10%)
   343.987319881       85,33,94,770      cycles:u                                                      (38.81%)
   343.987319881     1,38,09,49,121      instructions:u            #    1.64  insn per cycle           (49.12%)
   344.297511573          84,43,872      branch-misses:u                                               (51.59%)
   344.297511573          81,62,315      L1-dcache-load-misses                                         (51.57%)
   344.297511573          14,15,579      L1-icache-load-misses                                         (50.28%)
   344.297511573           2,73,602      dTLB-load-misses                                              (48.99%)
   344.297511573                283      dTLB-store-misses                                             (38.10%)
   344.297511573              3,917      iTLB-load-misses                                              (38.11%)
   344.297511573          84,65,702      branch-load-misses                                            (39.40%)
   344.297511573           6,71,909      L2-misses                                                     (40.69%)
   344.297511573       85,27,19,370      cycles:u                                                      (41.27%)
   344.297511573     1,36,75,71,038      instructions:u            #    1.62  insn per cycle           (51.59%)
   344.607670001          70,05,865      branch-misses:u                                               (49.69%)
   344.607670001        1,16,29,201      L1-dcache-load-misses                                         (48.42%)
   344.607670001          10,74,367      L1-icache-load-misses                                         (48.42%)
   344.607670001           1,43,025      dTLB-load-misses                                              (48.41%)
   344.607670001              2,328      dTLB-store-misses                                             (39.99%)
   344.607670001              3,121      iTLB-load-misses                                              (41.27%)
   344.607670001          67,84,796      branch-load-misses                                            (41.27%)
   344.607670001           4,26,581      L2-misses                                                     (41.27%)
   344.607670001       85,04,60,379      cycles:u                                                      (41.27%)
   344.607670001     1,40,21,42,292      instructions:u            #    1.66  insn per cycle           (50.99%)
   344.917816418          76,71,371      branch-misses:u                                               (48.41%)
   344.917816418          73,44,099      L1-dcache-load-misses                                         (48.42%)
   344.917816418          13,73,767      L1-icache-load-misses                                         (49.62%)
   344.917816418             11,305      dTLB-load-misses                                              (50.91%)
   344.917816418                 62      dTLB-store-misses                                             (41.28%)
   344.917816418              1,054      iTLB-load-misses                                              (41.27%)
   344.917816418          76,96,691      branch-load-misses                                            (41.27%)
   344.917816418             49,542      L2-misses                                                     (40.07%)
   344.917816418       85,30,30,888      cycles:u                                                      (38.77%)
   344.917816418     1,58,08,33,281      instructions:u            #    1.87  insn per cycle           (48.40%)
   345.227972947          75,58,865      branch-misses:u                                               (50.21%)
   345.227972947        1,09,97,500      L1-dcache-load-misses                                         (51.50%)
   345.227972947          10,19,958      L1-icache-load-misses                                         (51.59%)
   345.227972947             45,384      dTLB-load-misses                                              (51.59%)
   345.227972947                311      dTLB-store-misses                                             (40.76%)
   345.227972947              1,638      iTLB-load-misses                                              (39.48%)
   345.227972947          74,31,073      branch-load-misses                                            (38.19%)
   345.227972947             83,439      L2-misses                                                     (38.10%)
   345.227972947       85,33,38,329      cycles:u                                                      (38.60%)
   345.227972947     1,26,54,18,246      instructions:u            #    1.50  insn per cycle           (48.91%)
   345.538124525          67,18,081      branch-misses:u                                               (51.58%)
   345.538124525        1,13,13,994      L1-dcache-load-misses                                         (51.58%)
   345.538124525           9,81,583      L1-icache-load-misses                                         (50.48%)
   345.538124525             40,265      dTLB-load-misses                                              (49.19%)
   345.538124525                241      dTLB-store-misses                                             (38.10%)
   345.538124525              1,963      iTLB-load-misses                                              (38.10%)
   345.538124525          68,65,080      branch-load-misses                                            (39.20%)
   345.538124525           2,46,030      L2-misses                                                     (40.49%)
   345.538124525       85,29,64,525      cycles:u                                                      (41.28%)
   345.538124525     1,46,23,23,812      instructions:u            #    1.73  insn per cycle           (51.58%)
   345.848282703          77,83,637      branch-misses:u                                               (49.89%)
   345.848282703          93,00,087      L1-dcache-load-misses                                         (48.60%)
   345.848282703          14,82,822      L1-icache-load-misses                                         (48.42%)
   345.848282703             14,684      dTLB-load-misses                                              (48.42%)
   345.848282703                138      dTLB-store-misses                                             (39.79%)
   345.848282703              1,594      iTLB-load-misses                                              (41.07%)
   345.848282703          78,07,869      branch-load-misses                                            (41.27%)
   345.848282703             57,106      L2-misses                                                     (41.26%)
   345.848282703       85,10,54,438      cycles:u                                                      (41.26%)
   345.848282703     1,43,56,59,602      instructions:u            #    1.70  insn per cycle           (51.18%)
   346.158434205          71,40,518      branch-misses:u                                               (48.41%)
   346.158434205        1,30,12,863      L1-dcache-load-misses                                         (48.41%)
   346.158434205           8,46,571      L1-icache-load-misses                                         (49.41%)
   346.158434205             73,813      dTLB-load-misses                                              (50.70%)
   346.158434205                479      dTLB-store-misses                                             (41.28%)
   346.158434205              2,469      iTLB-load-misses                                              (41.27%)
   346.158434205          72,16,656      branch-load-misses                                            (41.27%)
   346.158434205           7,18,251      L2-misses                                                     (40.27%)
   346.158434205       85,29,21,242      cycles:u                                                      (38.98%)
   346.158434205     1,35,16,39,331      instructions:u            #    1.60  insn per cycle           (48.41%)
   346.468640831          84,16,394      branch-misses:u                                               (50.00%)
   346.468640831        1,47,63,997      L1-dcache-load-misses                                         (51.29%)
   346.468640831           9,61,576      L1-icache-load-misses                                         (51.58%)
   346.468640831           1,32,172      dTLB-load-misses                                              (51.58%)
   346.468640831                615      dTLB-store-misses                                             (40.97%)
   346.468640831              4,036      iTLB-load-misses                                              (39.69%)
   346.468640831          83,64,617      branch-load-misses                                            (38.40%)
   346.468640831           3,98,902      L2-misses                                                     (38.11%)
   346.468640831       85,01,93,008      cycles:u                                                      (38.39%)
   346.468640831     1,32,99,16,741      instructions:u            #    1.57  insn per cycle           (48.71%)
   346.778818881          84,74,476      branch-misses:u                                               (51.59%)
   346.778818881        1,48,51,955      L1-dcache-load-misses                                         (51.59%)
   346.778818881           9,99,440      L1-icache-load-misses                                         (50.70%)
   346.778818881           1,23,736      dTLB-load-misses                                              (49.42%)
   346.778818881                472      dTLB-store-misses                                             (38.10%)
   346.778818881              3,924      iTLB-load-misses                                              (38.10%)
   346.778818881          84,59,137      branch-load-misses                                            (38.97%)
   346.778818881           3,93,077      L2-misses                                                     (40.26%)
   346.778818881       85,10,01,438      cycles:u                                                      (41.26%)
   346.778818881     1,32,34,02,647      instructions:u            #    1.57  insn per cycle           (51.58%)
   347.089005964          83,03,808      branch-misses:u                                               (50.12%)
   347.089005964        1,56,28,264      L1-dcache-load-misses                                         (48.83%)
   347.089005964           9,55,883      L1-icache-load-misses                                         (48.42%)
   347.089005964           1,51,491      dTLB-load-misses                                              (48.42%)
   347.089005964                740      dTLB-store-misses                                             (39.56%)
   347.089005964              3,858      iTLB-load-misses                                              (40.85%)
   347.089005964          83,14,255      branch-load-misses                                            (41.27%)
   347.089005964           4,64,416      L2-misses                                                     (41.27%)
   347.089005964       85,37,98,696      cycles:u                                                      (41.27%)
   347.089005964     1,26,68,80,023      instructions:u            #    1.50  insn per cycle           (51.41%)
   347.399159594          76,36,390      branch-misses:u                                               (48.42%)
   347.399159594        1,63,07,080      L1-dcache-load-misses                                         (48.42%)
   347.399159594           8,22,415      L1-icache-load-misses                                         (49.18%)
   347.399159594           1,52,452      dTLB-load-misses                                              (50.47%)
   347.399159594                695      dTLB-store-misses                                             (41.27%)
   347.399159594              3,877      iTLB-load-misses                                              (41.27%)
   347.399159594          75,93,170      branch-load-misses                                            (41.27%)
   347.399159594           9,74,685      L2-misses                                                     (40.51%)
   347.399159594       85,21,43,290      cycles:u                                                      (39.22%)
   347.399159594     1,35,80,33,538      instructions:u            #    1.61  insn per cycle           (48.42%)
   347.709314216          84,92,324      branch-misses:u                                               (49.78%)
   347.709314216        1,48,40,638      L1-dcache-load-misses                                         (51.07%)
   347.709314216           9,70,382      L1-icache-load-misses                                         (51.59%)
   347.709314216           1,28,603      dTLB-load-misses                                              (51.58%)
   347.709314216                456      dTLB-store-misses                                             (41.19%)
   347.709314216              4,255      iTLB-load-misses                                              (39.90%)
   347.709314216          84,73,517      branch-load-misses                                            (38.61%)
   347.709314216           3,97,040      L2-misses                                                     (38.10%)
   347.709314216       85,38,70,038      cycles:u                                                      (38.17%)
   347.709314216     1,32,39,46,904      instructions:u            #    1.57  insn per cycle           (48.49%)
   348.019474795          83,58,521      branch-misses:u                                               (51.59%)
   348.019474795        1,46,37,685      L1-dcache-load-misses                                         (51.59%)
   348.019474795          10,15,830      L1-icache-load-misses                                         (50.92%)
   348.019474795           1,32,301      dTLB-load-misses                                              (49.64%)
   348.019474795                524      dTLB-store-misses                                             (38.10%)
   348.019474795              4,126      iTLB-load-misses                                              (38.09%)
   348.019474795          83,75,167      branch-load-misses                                            (38.76%)
   348.019474795           4,38,987      L2-misses                                                     (40.04%)
   348.019474795       84,99,14,544      cycles:u                                                      (41.26%)
   348.019474795     1,29,48,22,883      instructions:u            #    1.53  insn per cycle           (51.58%)
   348.329625163          80,24,103      branch-misses:u                                               (50.33%)
   348.329625163        1,57,69,046      L1-dcache-load-misses                                         (49.03%)
   348.329625163           9,76,759      L1-icache-load-misses                                         (48.41%)
   348.329625163           1,45,808      dTLB-load-misses                                              (48.41%)
   348.329625163                940      dTLB-store-misses                                             (39.35%)
   348.329625163              4,192      iTLB-load-misses                                              (40.65%)
   348.329625163          80,56,035      branch-load-misses                                            (41.27%)
   348.329625163           4,54,195      L2-misses                                                     (41.27%)
   348.329625163       84,71,97,749      cycles:u                                                      (41.27%)
   348.329625163     1,23,40,46,571      instructions:u            #    1.46  insn per cycle           (51.59%)
   348.639778552          55,97,894      branch-misses:u                                               (48.41%)
   348.639778552        1,15,81,415      L1-dcache-load-misses                                         (48.41%)
   348.639778552          16,59,084      L1-icache-load-misses                                         (48.98%)
   348.639778552             90,721      dTLB-load-misses                                              (50.27%)
   348.639778552                441      dTLB-store-misses                                             (41.27%)
   348.639778552              2,946      iTLB-load-misses                                              (41.27%)
   348.639778552          53,12,992      branch-load-misses                                            (41.27%)
   348.639778552           3,77,128      L2-misses                                                     (40.71%)
   348.639778552       82,95,51,733      cycles:u                                                      (39.42%)
   348.639778552       98,88,55,092      instructions:u            #    1.17  insn per cycle           (48.45%)
   348.949968236          66,10,501      branch-misses:u                                               (49.57%)
   348.949968236          85,01,346      L1-dcache-load-misses                                         (50.86%)
   348.949968236          12,17,162      L1-icache-load-misses                                         (51.58%)
   348.949968236             34,235      dTLB-load-misses                                              (51.58%)
   348.949968236                191      dTLB-store-misses                                             (41.27%)
   348.949968236              2,453      iTLB-load-misses                                              (40.11%)
   348.949968236          64,85,982      branch-load-misses                                            (38.82%)
   348.949968236             81,031      L2-misses                                                     (38.10%)
   348.949968236       83,22,86,281      cycles:u                                                      (38.10%)
   348.949968236     1,26,30,74,859      instructions:u            #    1.50  insn per cycle           (48.42%)
#           time             counts unit events
   349.260156813          81,07,016      branch-misses:u                                               (51.58%)
   349.260156813          61,44,479      L1-dcache-load-misses                                         (51.58%)
   349.260156813          12,92,426      L1-icache-load-misses                                         (51.14%)
   349.260156813             13,580      dTLB-load-misses                                              (49.84%)
   349.260156813                138      dTLB-store-misses                                             (38.24%)
   349.260156813              1,306      iTLB-load-misses                                              (38.11%)
   349.260156813          81,32,129      branch-load-misses                                            (38.54%)
   349.260156813             73,561      L2-misses                                                     (39.83%)
   349.260156813       85,14,59,224      cycles:u                                                      (41.13%)
   349.260156813     1,63,02,68,336      instructions:u            #    1.93  insn per cycle           (51.44%)
   349.570336376          74,09,664      branch-misses:u                                               (50.55%)
   349.570336376        1,13,98,131      L1-dcache-load-misses                                         (49.26%)
   349.570336376          10,95,274      L1-icache-load-misses                                         (48.41%)
   349.570336376             52,665      dTLB-load-misses                                              (48.42%)
   349.570336376                230      dTLB-store-misses                                             (39.13%)
   349.570336376              1,573      iTLB-load-misses                                              (40.42%)
   349.570336376          79,81,832      branch-load-misses                                            (41.27%)
   349.570336376           3,77,802      L2-misses                                                     (41.27%)
   349.570336376       85,15,53,270      cycles:u                                                      (41.27%)
   349.570336376     1,40,57,70,891      instructions:u            #    1.66  insn per cycle           (51.59%)
   349.880516298          72,66,021      branch-misses:u                                               (48.42%)
   349.880516298          84,61,720      L1-dcache-load-misses                                         (48.42%)
   349.880516298           9,90,835      L1-icache-load-misses                                         (48.74%)
   349.880516298             19,754      dTLB-load-misses                                              (50.03%)
   349.880516298                172      dTLB-store-misses                                             (41.27%)
   349.880516298              1,752      iTLB-load-misses                                              (41.27%)
   349.880516298          73,71,065      branch-load-misses                                            (41.27%)
   349.880516298             79,738      L2-misses                                                     (40.94%)
   349.880516298       85,04,19,382      cycles:u                                                      (39.65%)
   349.880516298     1,39,87,76,141      instructions:u            #    1.66  insn per cycle           (48.68%)
   350.190700594          81,61,994      branch-misses:u                                               (49.33%)
   350.190700594          61,93,328      L1-dcache-load-misses                                         (50.62%)
   350.190700594          12,86,818      L1-icache-load-misses                                         (51.58%)
   350.190700594             12,803      dTLB-load-misses                                              (51.58%)
   350.190700594                184      dTLB-store-misses                                             (41.27%)
   350.190700594              1,637      iTLB-load-misses                                              (40.36%)
   350.190700594          81,95,104      branch-load-misses                                            (39.07%)
   350.190700594             51,265      L2-misses                                                     (38.10%)
   350.190700594       85,24,02,133      cycles:u                                                      (38.10%)
   350.190700594     1,66,65,95,628      instructions:u            #    1.97  insn per cycle           (48.41%)
   350.500889632          85,31,618      branch-misses:u                                               (51.59%)
   350.500889632        1,47,33,391      L1-dcache-load-misses                                         (51.59%)
   350.500889632           9,51,154      L1-icache-load-misses                                         (51.37%)
   350.500889632           1,41,816      dTLB-load-misses                                              (50.08%)
   350.500889632                800      dTLB-store-misses                                             (38.48%)
   350.500889632              3,314      iTLB-load-misses                                              (38.10%)
   350.500889632          79,91,285      branch-load-misses                                            (38.31%)
   350.500889632           4,50,689      L2-misses                                                     (39.60%)
   350.500889632       85,07,61,134      cycles:u                                                      (40.89%)
   350.500889632     1,37,67,24,796      instructions:u            #    1.63  insn per cycle           (51.20%)
   350.811040579          86,60,191      branch-misses:u                                               (50.78%)
   350.811040579        1,33,72,155      L1-dcache-load-misses                                         (49.50%)
   350.811040579           9,80,660      L1-icache-load-misses                                         (48.42%)
   350.811040579           1,26,327      dTLB-load-misses                                              (48.42%)
   350.811040579              1,280      dTLB-store-misses                                             (38.90%)
   350.811040579              3,561      iTLB-load-misses                                              (40.18%)
   350.811040579          86,77,663      branch-load-misses                                            (41.26%)
   350.811040579           3,68,585      L2-misses                                                     (41.27%)
   350.811040579       85,08,67,937      cycles:u                                                      (41.27%)
   350.811040579     1,37,87,14,505      instructions:u            #    1.63  insn per cycle           (51.59%)
   351.121258510          88,58,486      branch-misses:u                                               (48.42%)
   351.121258510        1,30,69,604      L1-dcache-load-misses                                         (48.42%)
   351.121258510           9,20,001      L1-icache-load-misses                                         (48.51%)
   351.121258510           1,27,813      dTLB-load-misses                                              (49.80%)
   351.121258510                804      dTLB-store-misses                                             (41.26%)
   351.121258510              2,833      iTLB-load-misses                                              (41.26%)
   351.121258510          89,05,711      branch-load-misses                                            (41.26%)
   351.121258510           3,88,849      L2-misses                                                     (41.17%)
   351.121258510       85,47,09,625      cycles:u                                                      (39.89%)
   351.121258510     1,39,43,76,172      instructions:u            #    1.65  insn per cycle           (48.91%)
   351.431391165          87,86,751      branch-misses:u                                               (49.11%)
   351.431391165        1,26,12,254      L1-dcache-load-misses                                         (50.40%)
   351.431391165           9,68,240      L1-icache-load-misses                                         (51.60%)
   351.431391165           1,45,817      dTLB-load-misses                                              (51.59%)
   351.431391165              1,369      dTLB-store-misses                                             (41.27%)
   351.431391165              3,667      iTLB-load-misses                                              (40.58%)
   351.431391165          81,90,024      branch-load-misses                                            (39.28%)
   351.431391165           6,65,341      L2-misses                                                     (38.09%)
   351.431391165       85,23,51,710      cycles:u                                                      (38.09%)
   351.431391165     1,32,35,59,123      instructions:u            #    1.57  insn per cycle           (48.41%)
   351.741560645          87,22,930      branch-misses:u                                               (51.59%)
   351.741560645        1,46,36,681      L1-dcache-load-misses                                         (51.59%)
   351.741560645           9,91,653      L1-icache-load-misses                                         (51.59%)
   351.741560645           1,29,454      dTLB-load-misses                                              (50.30%)
   351.741560645              1,150      dTLB-store-misses                                             (38.69%)
   351.741560645              3,884      iTLB-load-misses                                              (38.10%)
   351.741560645          87,15,442      branch-load-misses                                            (38.10%)
   351.741560645           3,74,653      L2-misses                                                     (39.38%)
   351.741560645       85,29,30,607      cycles:u                                                      (40.67%)
   351.741560645     1,34,68,60,111      instructions:u            #    1.59  insn per cycle           (50.99%)
   352.051735368          86,70,818      branch-misses:u                                               (51.00%)
   352.051735368        1,33,68,382      L1-dcache-load-misses                                         (49.71%)
   352.051735368           9,43,876      L1-icache-load-misses                                         (48.42%)
   352.051735368           1,28,127      dTLB-load-misses                                              (48.41%)
   352.051735368                889      dTLB-store-misses                                             (38.68%)
   352.051735368              3,562      iTLB-load-misses                                              (39.97%)
   352.051735368          86,62,395      branch-load-misses                                            (41.26%)
   352.051735368           3,83,921      L2-misses                                                     (41.27%)
   352.051735368       85,17,22,911      cycles:u                                                      (41.27%)
   352.051735368     1,38,90,38,734      instructions:u            #    1.64  insn per cycle           (51.58%)
   352.361914883          90,67,525      branch-misses:u                                               (48.42%)
   352.361914883        1,26,52,938      L1-dcache-load-misses                                         (48.41%)
   352.361914883           9,15,547      L1-icache-load-misses                                         (48.41%)
   352.361914883           1,31,477      dTLB-load-misses                                              (49.58%)
   352.361914883                819      dTLB-store-misses                                             (41.26%)
   352.361914883              3,377      iTLB-load-misses                                              (41.27%)
   352.361914883          91,04,274      branch-load-misses                                            (41.27%)
   352.361914883           3,89,310      L2-misses                                                     (41.27%)
   352.361914883       85,26,29,725      cycles:u                                                      (40.11%)
   352.361914883     1,35,63,40,163      instructions:u            #    1.61  insn per cycle           (49.13%)
   352.672102936          78,84,551      branch-misses:u                                               (48.89%)
   352.672102936        1,20,12,584      L1-dcache-load-misses                                         (50.18%)
   352.672102936          11,84,183      L1-icache-load-misses                                         (51.46%)
   352.672102936           1,20,268      dTLB-load-misses                                              (51.58%)
   352.672102936              2,471      dTLB-store-misses                                             (41.26%)
   352.672102936              2,990      iTLB-load-misses                                              (40.80%)
   352.672102936          78,99,672      branch-load-misses                                            (39.52%)
   352.672102936           4,85,130      L2-misses                                                     (38.23%)
   352.672102936       85,14,59,750      cycles:u                                                      (38.10%)
   352.672102936     1,44,27,91,563      instructions:u            #    1.71  insn per cycle           (48.42%)
   352.982282085          79,05,288      branch-misses:u                                               (51.58%)
   352.982282085          79,67,430      L1-dcache-load-misses                                         (51.58%)
   352.982282085          15,44,001      L1-icache-load-misses                                         (51.58%)
   352.982282085             24,130      dTLB-load-misses                                              (50.53%)
   352.982282085                 41      dTLB-store-misses                                             (38.93%)
   352.982282085              2,682      iTLB-load-misses                                              (38.10%)
   352.982282085          79,30,113      branch-load-misses                                            (38.10%)
   352.982282085           1,08,444      L2-misses                                                     (39.15%)
   352.982282085       85,51,33,761      cycles:u                                                      (40.43%)
   352.982282085     1,61,10,24,707      instructions:u            #    1.91  insn per cycle           (50.75%)
   353.292459491          81,88,457      branch-misses:u                                               (51.23%)
   353.292459491          95,71,438      L1-dcache-load-misses                                         (49.95%)
   353.292459491          13,35,482      L1-icache-load-misses                                         (48.66%)
   353.292459491             37,711      dTLB-load-misses                                              (48.42%)
   353.292459491                371      dTLB-store-misses                                             (38.45%)
   353.292459491              2,373      iTLB-load-misses                                              (39.73%)
   353.292459491          82,10,046      branch-load-misses                                            (41.02%)
   353.292459491           1,90,243      L2-misses                                                     (41.27%)
   353.292459491       85,38,61,070      cycles:u                                                      (41.27%)
   353.292459491     1,44,26,80,479      instructions:u            #    1.71  insn per cycle           (51.58%)
   353.602639650          72,95,276      branch-misses:u                                               (48.41%)
   353.602639650        1,11,58,912      L1-dcache-load-misses                                         (48.41%)
   353.602639650          12,80,851      L1-icache-load-misses                                         (48.41%)
   353.602639650             73,869      dTLB-load-misses                                              (49.35%)
   353.602639650              1,010      dTLB-store-misses                                             (41.27%)
   353.602639650              2,439      iTLB-load-misses                                              (41.28%)
   353.602639650          75,09,991      branch-load-misses                                            (41.27%)
   353.602639650           3,16,535      L2-misses                                                     (41.27%)
   353.602639650       85,29,59,012      cycles:u                                                      (40.34%)
   353.602639650     1,52,78,90,496      instructions:u            #    1.81  insn per cycle           (49.36%)
   353.912792747          79,65,980      branch-misses:u                                               (48.66%)
   353.912792747          80,87,600      L1-dcache-load-misses                                         (49.94%)
   353.912792747          15,04,391      L1-icache-load-misses                                         (51.23%)
   353.912792747             24,988      dTLB-load-misses                                              (51.59%)
   353.912792747                305      dTLB-store-misses                                             (41.27%)
   353.912792747              2,476      iTLB-load-misses                                              (41.03%)
   353.912792747          80,12,469      branch-load-misses                                            (39.75%)
   353.912792747           1,21,880      L2-misses                                                     (38.45%)
   353.912792747       85,18,92,698      cycles:u                                                      (38.10%)
   353.912792747     1,59,46,84,484      instructions:u            #    1.89  insn per cycle           (48.41%)
   354.222974075          73,37,915      branch-misses:u                                               (51.58%)
   354.222974075        1,21,77,305      L1-dcache-load-misses                                         (51.58%)
   354.222974075          11,42,576      L1-icache-load-misses                                         (51.58%)
   354.222974075             87,610      dTLB-load-misses                                              (50.76%)
   354.222974075              2,952      dTLB-store-misses                                             (39.15%)
   354.222974075              2,356      iTLB-load-misses                                              (38.10%)
   354.222974075          73,14,593      branch-load-misses                                            (38.10%)
   354.222974075           3,89,009      L2-misses                                                     (38.92%)
   354.222974075       85,34,28,405      cycles:u                                                      (40.21%)
   354.222974075     1,42,30,74,624      instructions:u            #    1.68  insn per cycle           (50.53%)
   354.533154325          78,14,752      branch-misses:u                                               (51.46%)
   354.533154325          86,74,268      L1-dcache-load-misses                                         (50.17%)
   354.533154325          13,10,469      L1-icache-load-misses                                         (48.88%)
   354.533154325           1,04,277      dTLB-load-misses                                              (48.42%)
   354.533154325                256      dTLB-store-misses                                             (38.23%)
   354.533154325              3,548      iTLB-load-misses                                              (39.51%)
   354.533154325          77,69,752      branch-load-misses                                            (40.80%)
   354.533154325           3,38,326      L2-misses                                                     (41.27%)
   354.533154325       85,25,36,281      cycles:u                                                      (41.27%)
   354.533154325     1,52,91,35,939      instructions:u            #    1.81  insn per cycle           (51.58%)
   354.843361100          84,59,639      branch-misses:u                                               (48.42%)
   354.843361100        1,24,23,922      L1-dcache-load-misses                                         (48.42%)
   354.843361100          10,83,428      L1-icache-load-misses                                         (48.42%)
   354.843361100           1,05,674      dTLB-load-misses                                              (49.12%)
   354.843361100                433      dTLB-store-misses                                             (41.26%)
   354.843361100              3,235      iTLB-load-misses                                              (41.26%)
   354.843361100          84,12,148      branch-load-misses                                            (41.26%)
   354.843361100           3,36,431      L2-misses                                                     (41.26%)
   354.843361100       85,43,39,333      cycles:u                                                      (40.56%)
   354.843361100     1,38,32,72,431      instructions:u            #    1.64  insn per cycle           (49.59%)
   355.153549567          76,93,282      branch-misses:u                                               (48.42%)
   355.153549567        1,60,86,728      L1-dcache-load-misses                                         (49.71%)
   355.153549567           9,05,641      L1-icache-load-misses                                         (50.99%)
   355.153549567           1,34,596      dTLB-load-misses                                              (51.58%)
   355.153549567                634      dTLB-store-misses                                             (41.26%)
   355.153549567              3,157      iTLB-load-misses                                              (41.26%)
   355.153549567          77,45,754      branch-load-misses                                            (39.98%)
   355.153549567           9,25,693      L2-misses                                                     (38.69%)
   355.153549567       84,99,98,183      cycles:u                                                      (38.10%)
   355.153549567     1,34,48,58,110      instructions:u            #    1.59  insn per cycle           (48.42%)
   355.463742693          77,43,337      branch-misses:u                                               (51.59%)
   355.463742693          85,33,056      L1-dcache-load-misses                                         (51.59%)
   355.463742693          13,18,347      L1-icache-load-misses                                         (51.59%)
   355.463742693           1,04,353      dTLB-load-misses                                              (51.00%)
   355.463742693                 63      dTLB-store-misses                                             (39.40%)
   355.463742693              3,335      iTLB-load-misses                                              (38.10%)
   355.463742693          77,39,832      branch-load-misses                                            (38.10%)
   355.463742693           3,17,912      L2-misses                                                     (38.68%)
   355.463742693       85,35,45,154      cycles:u                                                      (39.97%)
   355.463742693     1,54,48,34,436      instructions:u            #    1.83  insn per cycle           (50.28%)
   355.773918914          84,09,842      branch-misses:u                                               (51.58%)
   355.773918914        1,23,68,129      L1-dcache-load-misses                                         (50.41%)
   355.773918914          11,13,361      L1-icache-load-misses                                         (49.12%)
   355.773918914           1,07,289      dTLB-load-misses                                              (48.41%)
   355.773918914                320      dTLB-store-misses                                             (38.10%)
   355.773918914              2,933      iTLB-load-misses                                              (39.27%)
   355.773918914          84,09,353      branch-load-misses                                            (40.56%)
   355.773918914           3,26,780      L2-misses                                                     (41.27%)
   355.773918914       85,18,75,749      cycles:u                                                      (41.27%)
   355.773918914     1,38,42,81,305      instructions:u            #    1.64  insn per cycle           (51.58%)
   356.084108352          81,99,415      branch-misses:u                                               (48.54%)
   356.084108352        1,50,47,099      L1-dcache-load-misses                                         (48.42%)
   356.084108352           9,67,465      L1-icache-load-misses                                         (48.42%)
   356.084108352           1,35,584      dTLB-load-misses                                              (48.88%)
   356.084108352              1,397      dTLB-store-misses                                             (41.14%)
   356.084108352              3,039      iTLB-load-misses                                              (41.26%)
   356.084108352          77,09,184      branch-load-misses                                            (41.26%)
   356.084108352           5,07,845      L2-misses                                                     (41.27%)
   356.084108352       85,12,27,744      cycles:u                                                      (40.81%)
   356.084108352     1,34,51,47,762      instructions:u            #    1.59  insn per cycle           (49.83%)
   356.394274040          80,13,018      branch-misses:u                                               (48.42%)
   356.394274040        1,07,16,554      L1-dcache-load-misses                                         (49.47%)
   356.394274040          10,82,223      L1-icache-load-misses                                         (50.76%)
   356.394274040             33,814      dTLB-load-misses                                              (51.59%)
   356.394274040                193      dTLB-store-misses                                             (41.27%)
   356.394274040              1,843      iTLB-load-misses                                              (41.27%)
   356.394274040          79,71,482      branch-load-misses                                            (40.22%)
   356.394274040             98,250      L2-misses                                                     (38.93%)
   356.394274040       85,23,86,315      cycles:u                                                      (38.10%)
   356.394274040     1,18,12,58,702      instructions:u            #    1.40  insn per cycle           (48.42%)
   356.704458798          95,12,365      branch-misses:u                                               (51.35%)
   356.704458798          87,88,891      L1-dcache-load-misses                                         (51.59%)
   356.704458798          10,57,074      L1-icache-load-misses                                         (51.59%)
   356.704458798             20,400      dTLB-load-misses                                              (51.23%)
   356.704458798                681      dTLB-store-misses                                             (39.62%)
   356.704458798              1,479      iTLB-load-misses                                              (38.33%)
   356.704458798          96,08,714      branch-load-misses                                            (38.10%)
   356.704458798             73,358      L2-misses                                                     (38.45%)
   356.704458798       85,35,56,861      cycles:u                                                      (39.74%)
   356.704458798     1,34,44,80,876      instructions:u            #    1.59  insn per cycle           (50.05%)
#           time             counts unit events
   357.014645186          83,34,382      branch-misses:u                                               (51.58%)
   357.014645186        1,03,78,296      L1-dcache-load-misses                                         (50.65%)
   357.014645186          10,96,225      L1-icache-load-misses                                         (49.36%)
   357.014645186             27,226      dTLB-load-misses                                              (48.42%)
   357.014645186                367      dTLB-store-misses                                             (38.10%)
   357.014645186              2,003      iTLB-load-misses                                              (39.03%)
   357.014645186          83,35,661      branch-load-misses                                            (40.32%)
   357.014645186           1,13,991      L2-misses                                                     (41.27%)
   357.014645186       85,39,78,047      cycles:u                                                      (41.27%)
   357.014645186     1,25,29,51,837      instructions:u            #    1.48  insn per cycle           (51.58%)
   357.324826597          79,59,032      branch-misses:u                                               (48.77%)
   357.324826597        1,20,82,932      L1-dcache-load-misses                                         (48.41%)
   357.324826597           9,86,990      L1-icache-load-misses                                         (48.41%)
   357.324826597             69,157      dTLB-load-misses                                              (48.64%)
   357.324826597                312      dTLB-store-misses                                             (40.91%)
   357.324826597              2,006      iTLB-load-misses                                              (41.27%)
   357.324826597          77,16,469      branch-load-misses                                            (41.27%)
   357.324826597           2,12,446      L2-misses                                                     (41.27%)
   357.324826597       85,20,07,165      cycles:u                                                      (41.04%)
   357.324826597     1,19,51,37,452      instructions:u            #    1.41  insn per cycle           (50.06%)
   357.635011017          89,86,821      branch-misses:u                                               (48.42%)
   357.635011017          91,19,854      L1-dcache-load-misses                                         (49.23%)
   357.635011017          10,59,821      L1-icache-load-misses                                         (50.52%)
   357.635011017             17,385      dTLB-load-misses                                              (51.58%)
   357.635011017                315      dTLB-store-misses                                             (41.27%)
   357.635011017              1,730      iTLB-load-misses                                              (41.27%)
   357.635011017          90,79,330      branch-load-misses                                            (40.45%)
   357.635011017             69,365      L2-misses                                                     (39.16%)
   357.635011017       85,17,46,881      cycles:u                                                      (38.10%)
   357.635011017     1,30,08,59,600      instructions:u            #    1.54  insn per cycle           (48.42%)
   357.945195366          87,62,578      branch-misses:u                                               (51.11%)
   357.945195366          97,47,082      L1-dcache-load-misses                                         (51.58%)
   357.945195366          11,23,939      L1-icache-load-misses                                         (51.58%)
   357.945195366             29,357      dTLB-load-misses                                              (51.47%)
   357.945195366                338      dTLB-store-misses                                             (39.86%)
   357.945195366              1,721      iTLB-load-misses                                              (38.58%)
   357.945195366          86,93,765      branch-load-misses                                            (38.10%)
   357.945195366           1,03,303      L2-misses                                                     (38.21%)
   357.945195366       85,37,29,280      cycles:u                                                      (39.50%)
   357.945195366     1,22,47,93,107      instructions:u            #    1.45  insn per cycle           (49.82%)
   358.255383964          82,56,879      branch-misses:u                                               (51.58%)
   358.255383964        1,29,74,799      L1-dcache-load-misses                                         (50.89%)
   358.255383964           9,48,900      L1-icache-load-misses                                         (49.60%)
   358.255383964           1,20,823      dTLB-load-misses                                              (48.42%)
   358.255383964                238      dTLB-store-misses                                             (38.10%)
   358.255383964              2,567      iTLB-load-misses                                              (38.79%)
   358.255383964          88,26,356      branch-load-misses                                            (40.08%)
   358.255383964           6,07,596      L2-misses                                                     (41.27%)
   358.255383964       85,37,57,579      cycles:u                                                      (41.26%)
   358.255383964     1,34,15,88,145      instructions:u            #    1.59  insn per cycle           (51.58%)
   358.565562255          94,18,715      branch-misses:u                                               (49.01%)
   358.565562255        1,14,29,569      L1-dcache-load-misses                                         (48.42%)
   358.565562255          11,73,441      L1-icache-load-misses                                         (48.42%)
   358.565562255           1,36,990      dTLB-load-misses                                              (48.42%)
   358.565562255                191      dTLB-store-misses                                             (40.67%)
   358.565562255              3,448      iTLB-load-misses                                              (41.27%)
   358.565562255          94,25,723      branch-load-misses                                            (41.26%)
   358.565562255           4,32,107      L2-misses                                                     (41.26%)
   358.565562255       85,10,31,638      cycles:u                                                      (41.27%)
   358.565562255     1,29,27,51,303      instructions:u            #    1.53  insn per cycle           (50.31%)
   358.875758360          89,98,912      branch-misses:u                                               (48.42%)
   358.875758360        1,05,93,719      L1-dcache-load-misses                                         (48.99%)
   358.875758360          13,97,639      L1-icache-load-misses                                         (50.28%)
   358.875758360           1,64,076      dTLB-load-misses                                              (51.57%)
   358.875758360              1,100      dTLB-store-misses                                             (41.27%)
   358.875758360              3,489      iTLB-load-misses                                              (41.27%)
   358.875758360          83,76,493      branch-load-misses                                            (40.69%)
   358.875758360           6,10,347      L2-misses                                                     (39.40%)
   358.875758360       85,23,43,996      cycles:u                                                      (38.12%)
   358.875758360     1,28,00,69,236      instructions:u            #    1.52  insn per cycle           (48.42%)
   359.185938808          93,09,699      branch-misses:u                                               (50.87%)
   359.185938808        1,16,91,500      L1-dcache-load-misses                                         (51.58%)
   359.185938808          10,65,553      L1-icache-load-misses                                         (51.58%)
   359.185938808           1,34,617      dTLB-load-misses                                              (51.58%)
   359.185938808                999      dTLB-store-misses                                             (40.11%)
   359.185938808              3,163      iTLB-load-misses                                              (38.82%)
   359.185938808          93,27,778      branch-load-misses                                            (38.10%)
   359.185938808           4,36,839      L2-misses                                                     (38.10%)
   359.185938808       85,25,58,736      cycles:u                                                      (39.25%)
   359.185938808     1,31,35,15,651      instructions:u            #    1.55  insn per cycle           (49.57%)
   359.496128306          93,31,994      branch-misses:u                                               (51.59%)
   359.496128306        1,04,23,502      L1-dcache-load-misses                                         (51.14%)
   359.496128306          13,01,948      L1-icache-load-misses                                         (49.85%)
   359.496128306           1,18,627      dTLB-load-misses                                              (48.55%)
   359.496128306              1,186      dTLB-store-misses                                             (38.10%)
   359.496128306              4,457      iTLB-load-misses                                              (38.54%)
   359.496128306          92,54,087      branch-load-misses                                            (39.83%)
   359.496128306           4,31,048      L2-misses                                                     (41.13%)
   359.496128306       85,24,81,245      cycles:u                                                      (41.26%)
   359.496128306     1,30,45,38,214      instructions:u            #    1.54  insn per cycle           (51.58%)
   359.806305281          73,68,172      branch-misses:u                                               (49.25%)
   359.806305281          98,56,447      L1-dcache-load-misses                                         (48.42%)
   359.806305281          11,95,721      L1-icache-load-misses                                         (48.41%)
   359.806305281           1,45,105      dTLB-load-misses                                              (48.41%)
   359.806305281              3,124      dTLB-store-misses                                             (40.43%)
   359.806305281              2,556      iTLB-load-misses                                              (41.27%)
   359.806305281          74,07,094      branch-load-misses                                            (41.27%)
   359.806305281           5,19,828      L2-misses                                                     (41.27%)
   359.806305281       85,43,81,554      cycles:u                                                      (41.27%)
   359.806305281     1,55,19,24,090      instructions:u            #    1.84  insn per cycle           (50.55%)
   360.116480134          67,05,375      branch-misses:u                                               (48.42%)
   360.116480134          33,67,277      L1-dcache-load-misses                                         (48.76%)
   360.116480134          12,62,446      L1-icache-load-misses                                         (50.05%)
   360.116480134              5,894      dTLB-load-misses                                              (51.34%)
   360.116480134                 92      dTLB-store-misses                                             (41.27%)
   360.116480134                974      iTLB-load-misses                                              (41.27%)
   360.116480134          67,15,964      branch-load-misses                                            (40.93%)
   360.116480134             25,766      L2-misses                                                     (39.64%)
   360.116480134       85,35,07,239      cycles:u                                                      (38.35%)
   360.116480134     1,96,84,72,624      instructions:u            #    2.33  insn per cycle           (48.42%)
   360.426670116          74,94,993      branch-misses:u                                               (50.64%)
   360.426670116          48,22,638      L1-dcache-load-misses                                         (51.59%)
   360.426670116          10,90,438      L1-icache-load-misses                                         (51.59%)
   360.426670116              9,670      dTLB-load-misses                                              (51.58%)
   360.426670116                146      dTLB-store-misses                                             (40.34%)
   360.426670116              1,144      iTLB-load-misses                                              (39.05%)
   360.426670116          74,68,299      branch-load-misses                                            (38.10%)
   360.426670116             48,444      L2-misses                                                     (38.11%)
   360.426670116       85,31,25,888      cycles:u                                                      (39.02%)
   360.426670116     1,84,57,61,119      instructions:u            #    2.18  insn per cycle           (49.34%)
   360.736852621          75,63,725      branch-misses:u                                               (51.58%)
   360.736852621          96,40,532      L1-dcache-load-misses                                         (51.36%)
   360.736852621          13,23,863      L1-icache-load-misses                                         (50.07%)
   360.736852621             47,250      dTLB-load-misses                                              (48.78%)
   360.736852621                564      dTLB-store-misses                                             (38.10%)
   360.736852621              1,573      iTLB-load-misses                                              (38.32%)
   360.736852621          75,70,140      branch-load-misses                                            (39.61%)
   360.736852621           2,65,252      L2-misses                                                     (40.90%)
   360.736852621       85,58,31,034      cycles:u                                                      (41.27%)
   360.736852621     1,63,63,11,056      instructions:u            #    1.94  insn per cycle           (51.59%)
   361.047027731          66,51,095      branch-misses:u                                               (49.48%)
   361.047027731          33,71,102      L1-dcache-load-misses                                         (48.42%)
   361.047027731          12,39,418      L1-icache-load-misses                                         (48.42%)
   361.047027731              5,681      dTLB-load-misses                                              (48.42%)
   361.047027731                131      dTLB-store-misses                                             (40.19%)
   361.047027731                768      iTLB-load-misses                                              (41.26%)
   361.047027731          66,49,900      branch-load-misses                                            (41.26%)
   361.047027731             31,660      L2-misses                                                     (41.27%)
   361.047027731       85,41,23,329      cycles:u                                                      (41.27%)
   361.047027731     1,97,60,72,126      instructions:u            #    2.34  insn per cycle           (50.78%)
   361.357209131          74,06,070      branch-misses:u                                               (48.41%)
   361.357209131          43,80,547      L1-dcache-load-misses                                         (48.52%)
   361.357209131          10,49,977      L1-icache-load-misses                                         (49.81%)
   361.357209131              6,839      dTLB-load-misses                                              (51.10%)
   361.357209131                164      dTLB-store-misses                                             (41.27%)
   361.357209131              1,315      iTLB-load-misses                                              (41.27%)
   361.357209131          73,70,671      branch-load-misses                                            (41.16%)
   361.357209131             37,798      L2-misses                                                     (39.87%)
   361.357209131       85,47,95,020      cycles:u                                                      (38.59%)
   361.357209131     1,86,75,72,700      instructions:u            #    2.21  insn per cycle           (48.41%)
   361.667397044          76,61,480      branch-misses:u                                               (50.40%)
   361.667397044        1,01,54,939      L1-dcache-load-misses                                         (51.58%)
   361.667397044          13,59,018      L1-icache-load-misses                                         (51.58%)
   361.667397044             56,179      dTLB-load-misses                                              (51.58%)
   361.667397044              2,457      dTLB-store-misses                                             (40.58%)
   361.667397044              2,629      iTLB-load-misses                                              (39.29%)
   361.667397044          76,89,045      branch-load-misses                                            (38.10%)
   361.667397044           3,06,013      L2-misses                                                     (38.10%)
   361.667397044       85,47,99,165      cycles:u                                                      (38.79%)
   361.667397044     1,60,66,72,801      instructions:u            #    1.90  insn per cycle           (49.10%)
   361.977576162          81,84,281      branch-misses:u                                               (51.58%)
   361.977576162          72,82,703      L1-dcache-load-misses                                         (51.59%)
   361.977576162          19,53,446      L1-icache-load-misses                                         (50.30%)
   361.977576162           1,22,649      dTLB-load-misses                                              (49.02%)
   361.977576162                104      dTLB-store-misses                                             (38.10%)
   361.977576162              3,412      iTLB-load-misses                                              (38.10%)
   361.977576162          82,19,915      branch-load-misses                                            (39.38%)
   361.977576162           3,48,911      L2-misses                                                     (40.67%)
   361.977576162       85,45,47,385      cycles:u                                                      (41.27%)
   361.977576162     1,47,83,78,679      instructions:u            #    1.75  insn per cycle           (51.58%)
   362.287757130          70,60,202      branch-misses:u                                               (49.71%)
   362.287757130          99,02,544      L1-dcache-load-misses                                         (48.42%)
   362.287757130          16,19,349      L1-icache-load-misses                                         (48.42%)
   362.287757130           1,41,143      dTLB-load-misses                                              (48.42%)
   362.287757130                798      dTLB-store-misses                                             (39.97%)
   362.287757130              3,211      iTLB-load-misses                                              (41.26%)
   362.287757130          71,08,230      branch-load-misses                                            (41.27%)
   362.287757130           5,28,019      L2-misses                                                     (41.26%)
   362.287757130       85,50,77,016      cycles:u                                                      (41.26%)
   362.287757130     1,52,69,66,050      instructions:u            #    1.81  insn per cycle           (51.01%)
   362.597935723          80,51,188      branch-misses:u                                               (48.42%)
   362.597935723          73,01,169      L1-dcache-load-misses                                         (48.42%)
   362.597935723          18,82,673      L1-icache-load-misses                                         (49.58%)
   362.597935723           1,23,584      dTLB-load-misses                                              (50.86%)
   362.597935723                273      dTLB-store-misses                                             (41.26%)
   362.597935723              3,984      iTLB-load-misses                                              (41.26%)
   362.597935723          80,47,187      branch-load-misses                                            (41.26%)
   362.597935723           3,56,619      L2-misses                                                     (40.11%)
   362.597935723       85,30,12,883      cycles:u                                                      (38.82%)
   362.597935723     1,48,21,66,680      instructions:u            #    1.75  insn per cycle           (48.42%)
   362.908134756          83,58,415      branch-misses:u                                               (50.17%)
   362.908134756        1,02,80,208      L1-dcache-load-misses                                         (51.45%)
   362.908134756          11,00,217      L1-icache-load-misses                                         (51.58%)
   362.908134756           1,93,439      dTLB-load-misses                                              (51.58%)
   362.908134756              4,530      dTLB-store-misses                                             (40.81%)
   362.908134756              3,613      iTLB-load-misses                                              (39.52%)
   362.908134756          82,35,250      branch-load-misses                                            (38.23%)
   362.908134756           4,99,733      L2-misses                                                     (38.10%)
   362.908134756       85,42,17,022      cycles:u                                                      (38.55%)
   362.908134756     1,35,23,48,551      instructions:u            #    1.60  insn per cycle           (48.87%)
   363.218318049          90,23,125      branch-misses:u                                               (51.58%)
   363.218318049          93,59,327      L1-dcache-load-misses                                         (51.58%)
   363.218318049          11,98,600      L1-icache-load-misses                                         (50.55%)
   363.218318049           2,27,700      dTLB-load-misses                                              (49.26%)
   363.218318049              1,157      dTLB-store-misses                                             (38.10%)
   363.218318049              4,710      iTLB-load-misses                                              (38.10%)
   363.218318049          90,09,176      branch-load-misses                                            (39.14%)
   363.218318049           5,79,344      L2-misses                                                     (40.42%)
   363.218318049       85,44,52,123      cycles:u                                                      (41.26%)
   363.218318049     1,29,19,16,665      instructions:u            #    1.53  insn per cycle           (51.58%)
   363.528496096          92,42,246      branch-misses:u                                               (49.96%)
   363.528496096          82,22,309      L1-dcache-load-misses                                         (48.67%)
   363.528496096          13,69,384      L1-icache-load-misses                                         (48.42%)
   363.528496096           1,50,518      dTLB-load-misses                                              (48.42%)
   363.528496096                883      dTLB-store-misses                                             (39.72%)
   363.528496096              3,950      iTLB-load-misses                                              (41.01%)
   363.528496096          92,19,161      branch-load-misses                                            (41.26%)
   363.528496096           4,02,553      L2-misses                                                     (41.26%)
   363.528496096       85,43,31,224      cycles:u                                                      (41.26%)
   363.528496096     1,38,80,09,015      instructions:u            #    1.64  insn per cycle           (51.25%)
   363.838691739          85,73,208      branch-misses:u                                               (48.42%)
   363.838691739        1,09,98,582      L1-dcache-load-misses                                         (48.42%)
   363.838691739           9,69,777      L1-icache-load-misses                                         (49.34%)
   363.838691739           2,04,864      dTLB-load-misses                                              (50.63%)
   363.838691739              1,715      dTLB-store-misses                                             (41.27%)
   363.838691739              3,640      iTLB-load-misses                                              (41.26%)
   363.838691739          86,39,221      branch-load-misses                                            (41.26%)
   363.838691739           5,86,945      L2-misses                                                     (40.35%)
   363.838691739       85,46,55,888      cycles:u                                                      (39.06%)
   363.838691739     1,29,45,53,055      instructions:u            #    1.53  insn per cycle           (48.42%)
   364.148871133          90,41,788      branch-misses:u                                               (49.92%)
   364.148871133          91,59,307      L1-dcache-load-misses                                         (51.21%)
   364.148871133          12,28,481      L1-icache-load-misses                                         (51.58%)
   364.148871133           2,19,178      dTLB-load-misses                                              (51.58%)
   364.148871133                847      dTLB-store-misses                                             (41.05%)
   364.148871133              4,524      iTLB-load-misses                                              (39.76%)
   364.148871133          91,13,464      branch-load-misses                                            (38.47%)
   364.148871133           5,66,335      L2-misses                                                     (38.10%)
   364.148871133       85,27,17,669      cycles:u                                                      (38.31%)
   364.148871133     1,30,36,52,201      instructions:u            #    1.54  insn per cycle           (48.63%)
   364.459055879          85,05,653      branch-misses:u                                               (51.59%)
   364.459055879          92,90,932      L1-dcache-load-misses                                         (51.58%)
   364.459055879          14,17,802      L1-icache-load-misses                                         (50.78%)
   364.459055879           1,43,004      dTLB-load-misses                                              (49.49%)
   364.459055879                614      dTLB-store-misses                                             (38.09%)
   364.459055879              3,850      iTLB-load-misses                                              (38.10%)
   364.459055879          89,32,399      branch-load-misses                                            (38.90%)
   364.459055879           4,68,822      L2-misses                                                     (40.19%)
   364.459055879       85,30,88,299      cycles:u                                                      (41.27%)
   364.459055879     1,43,15,13,716      instructions:u            #    1.69  insn per cycle           (51.59%)
#           time             counts unit events
   364.769240367          66,30,305      branch-misses:u                                               (50.19%)
   364.769240367          48,07,421      L1-dcache-load-misses                                         (48.90%)
   364.769240367          20,73,866      L1-icache-load-misses                                         (48.42%)
   364.769240367           1,19,031      dTLB-load-misses                                              (48.41%)
   364.769240367                 65      dTLB-store-misses                                             (39.48%)
   364.769240367              5,253      iTLB-load-misses                                              (40.77%)
   364.769240367          65,87,712      branch-load-misses                                            (41.26%)
   364.769240367           2,94,000      L2-misses                                                     (41.27%)
   364.769240367       85,40,41,004      cycles:u                                                      (41.27%)
   364.769240367     1,87,54,32,143      instructions:u            #    2.22  insn per cycle           (51.49%)
   365.079395751          63,77,966      branch-misses:u                                               (48.41%)
   365.079395751          50,48,202      L1-dcache-load-misses                                         (48.41%)
   365.079395751          21,62,441      L1-icache-load-misses                                         (49.10%)
   365.079395751           1,23,666      dTLB-load-misses                                              (50.39%)
   365.079395751                753      dTLB-store-misses                                             (41.27%)
   365.079395751              3,677      iTLB-load-misses                                              (41.27%)
   365.079395751          59,61,077      branch-load-misses                                            (41.27%)
   365.079395751           3,99,724      L2-misses                                                     (40.58%)
   365.079395751       85,44,53,494      cycles:u                                                      (39.29%)
   365.079395751     1,87,65,50,567      instructions:u            #    2.22  insn per cycle           (48.41%)
   365.389570597          66,77,586      branch-misses:u                                               (49.70%)
   365.389570597          59,44,865      L1-dcache-load-misses                                         (50.99%)
   365.389570597          19,30,358      L1-icache-load-misses                                         (51.58%)
   365.389570597           1,70,683      dTLB-load-misses                                              (51.58%)
   365.389570597              2,859      dTLB-store-misses                                             (41.27%)
   365.389570597              4,733      iTLB-load-misses                                              (39.99%)
   365.389570597          62,91,752      branch-load-misses                                            (38.70%)
   365.389570597           4,29,630      L2-misses                                                     (38.10%)
   365.389570597       85,34,03,836      cycles:u                                                      (38.10%)
   365.389570597     1,81,24,86,320      instructions:u            #    2.15  insn per cycle           (48.41%)
   365.699750102          74,47,719      branch-misses:u                                               (51.58%)
   365.699750102          78,68,345      L1-dcache-load-misses                                         (51.58%)
   365.699750102          16,76,510      L1-icache-load-misses                                         (51.01%)
   365.699750102           2,89,521      dTLB-load-misses                                              (49.72%)
   365.699750102                860      dTLB-store-misses                                             (38.12%)
   365.699750102              7,106      iTLB-load-misses                                              (38.11%)
   365.699750102          74,43,929      branch-load-misses                                            (38.68%)
   365.699750102           6,95,587      L2-misses                                                     (39.96%)
   365.699750102       85,38,09,723      cycles:u                                                      (41.25%)
   365.699750102     1,54,20,43,136      instructions:u            #    1.82  insn per cycle           (51.56%)
   366.009935118          70,21,086      branch-misses:u                                               (50.42%)
   366.009935118        1,04,00,668      L1-dcache-load-misses                                         (49.13%)
   366.009935118          14,92,175      L1-icache-load-misses                                         (48.42%)
   366.009935118           2,86,288      dTLB-load-misses                                              (48.42%)
   366.009935118              1,148      dTLB-store-misses                                             (39.26%)
   366.009935118              5,376      iTLB-load-misses                                              (40.55%)
   366.009935118          75,93,310      branch-load-misses                                            (41.27%)
   366.009935118           9,24,792      L2-misses                                                     (41.27%)
   366.009935118       85,36,25,633      cycles:u                                                      (41.27%)
   366.009935118     1,52,20,09,677      instructions:u            #    1.80  insn per cycle           (51.58%)
   366.320125863          75,89,169      branch-misses:u                                               (48.42%)
   366.320125863          80,66,064      L1-dcache-load-misses                                         (48.42%)
   366.320125863          16,21,692      L1-icache-load-misses                                         (48.87%)
   366.320125863           3,00,563      dTLB-load-misses                                              (50.16%)
   366.320125863              1,468      dTLB-store-misses                                             (41.27%)
   366.320125863              6,727      iTLB-load-misses                                              (41.27%)
   366.320125863          75,97,308      branch-load-misses                                            (41.26%)
   366.320125863           7,53,904      L2-misses                                                     (40.82%)
   366.320125863       85,14,97,036      cycles:u                                                      (39.52%)
   366.320125863     1,48,93,76,119      instructions:u            #    1.76  insn per cycle           (48.55%)
   366.630327025          84,32,196      branch-misses:u                                               (49.46%)
   366.630327025          73,77,051      L1-dcache-load-misses                                         (50.75%)
   366.630327025          14,13,470      L1-icache-load-misses                                         (51.58%)
   366.630327025           1,00,245      dTLB-load-misses                                              (51.58%)
   366.630327025              2,648      dTLB-store-misses                                             (41.26%)
   366.630327025              2,993      iTLB-load-misses                                              (40.23%)
   366.630327025          83,46,466      branch-load-misses                                            (38.94%)
   366.630327025           2,27,684      L2-misses                                                     (38.10%)
   366.630327025       85,11,61,769      cycles:u                                                      (38.11%)
   366.630327025     1,44,81,91,210      instructions:u            #    1.71  insn per cycle           (48.42%)
   366.940510914          79,53,376      branch-misses:u                                               (51.58%)
   366.940510914          83,61,296      L1-dcache-load-misses                                         (51.58%)
   366.940510914          12,74,231      L1-icache-load-misses                                         (51.25%)
   366.940510914             18,132      dTLB-load-misses                                              (49.96%)
   366.940510914                211      dTLB-store-misses                                             (38.36%)
   366.940510914              1,711      iTLB-load-misses                                              (38.10%)
   366.940510914          79,65,880      branch-load-misses                                            (38.43%)
   366.940510914             85,720      L2-misses                                                     (39.72%)
   366.940510914       85,00,99,245      cycles:u                                                      (41.01%)
   366.940510914     1,32,34,29,099      instructions:u            #    1.57  insn per cycle           (51.32%)
   367.250757745          85,75,240      branch-misses:u                                               (50.67%)
   367.250757745          65,78,667      L1-dcache-load-misses                                         (49.38%)
   367.250757745          14,79,428      L1-icache-load-misses                                         (48.43%)
   367.250757745             24,149      dTLB-load-misses                                              (48.43%)
   367.250757745                184      dTLB-store-misses                                             (39.01%)
   367.250757745              1,501      iTLB-load-misses                                              (40.30%)
   367.250757745          86,55,121      branch-load-misses                                            (41.26%)
   367.250757745             80,305      L2-misses                                                     (41.26%)
   367.250757745       85,31,91,613      cycles:u                                                      (41.26%)
   367.250757745     1,50,90,29,802      instructions:u            #    1.79  insn per cycle           (51.57%)
   367.560920373          79,05,540      branch-misses:u                                               (48.42%)
   367.560920373          84,72,330      L1-dcache-load-misses                                         (48.41%)
   367.560920373          12,26,043      L1-icache-load-misses                                         (48.61%)
   367.560920373             21,897      dTLB-load-misses                                              (49.90%)
   367.560920373                312      dTLB-store-misses                                             (41.26%)
   367.560920373              1,715      iTLB-load-misses                                              (41.27%)
   367.560920373          80,51,820      branch-load-misses                                            (41.27%)
   367.560920373             66,144      L2-misses                                                     (41.08%)
   367.560920373       85,27,54,953      cycles:u                                                      (39.79%)
   367.560920373     1,33,82,11,786      instructions:u            #    1.58  insn per cycle           (48.82%)
   367.871069766          86,63,375      branch-misses:u                                               (49.21%)
   367.871069766          80,98,881      L1-dcache-load-misses                                         (50.50%)
   367.871069766          16,47,284      L1-icache-load-misses                                         (51.59%)
   367.871069766           1,20,370      dTLB-load-misses                                              (51.59%)
   367.871069766              2,367      dTLB-store-misses                                             (41.27%)
   367.871069766              2,950      iTLB-load-misses                                              (40.47%)
   367.871069766          85,50,645      branch-load-misses                                            (39.19%)
   367.871069766           4,98,182      L2-misses                                                     (38.10%)
   367.871069766       85,69,28,466      cycles:u                                                      (38.10%)
   367.871069766     1,41,58,99,301      instructions:u            #    1.68  insn per cycle           (48.41%)
   368.181254322          83,37,874      branch-misses:u                                               (51.58%)
   368.181254322        1,12,25,571      L1-dcache-load-misses                                         (51.58%)
   368.181254322          12,00,385      L1-icache-load-misses                                         (51.49%)
   368.181254322           2,79,003      dTLB-load-misses                                              (50.20%)
   368.181254322                875      dTLB-store-misses                                             (38.60%)
   368.181254322              4,314      iTLB-load-misses                                              (38.10%)
   368.181254322          83,92,886      branch-load-misses                                            (38.19%)
   368.181254322           7,51,328      L2-misses                                                     (39.48%)
   368.181254322       85,42,11,296      cycles:u                                                      (40.77%)
   368.181254322     1,27,82,11,333      instructions:u            #    1.51  insn per cycle           (51.08%)
   368.491425857          79,34,359      branch-misses:u                                               (50.90%)
   368.491425857        1,43,66,952      L1-dcache-load-misses                                         (49.61%)
   368.491425857           7,11,159      L1-icache-load-misses                                         (48.42%)
   368.491425857           2,66,391      dTLB-load-misses                                              (48.41%)
   368.491425857              1,261      dTLB-store-misses                                             (38.78%)
   368.491425857              3,898      iTLB-load-misses                                              (40.07%)
   368.491425857          80,40,010      branch-load-misses                                            (41.27%)
   368.491425857           6,67,431      L2-misses                                                     (41.27%)
   368.491425857       85,04,41,534      cycles:u                                                      (41.27%)
   368.491425857     1,34,22,68,139      instructions:u            #    1.59  insn per cycle           (51.59%)
   368.801590277          78,50,599      branch-misses:u                                               (48.42%)
   368.801590277        1,31,09,191      L1-dcache-load-misses                                         (48.42%)
   368.801590277           8,90,820      L1-icache-load-misses                                         (48.42%)
   368.801590277           2,23,361      dTLB-load-misses                                              (49.68%)
   368.801590277              1,010      dTLB-store-misses                                             (41.26%)
   368.801590277              3,368      iTLB-load-misses                                              (41.26%)
   368.801590277          78,74,924      branch-load-misses                                            (41.26%)
   368.801590277           6,85,932      L2-misses                                                     (41.27%)
   368.801590277       84,84,60,390      cycles:u                                                      (40.00%)
   368.801590277     1,38,40,69,104      instructions:u            #    1.64  insn per cycle           (49.03%)
   369.111763572          82,86,034      branch-misses:u                                               (48.99%)
   369.111763572          92,59,711      L1-dcache-load-misses                                         (50.28%)
   369.111763572          14,08,624      L1-icache-load-misses                                         (51.57%)
   369.111763572           1,85,727      dTLB-load-misses                                              (51.59%)
   369.111763572                605      dTLB-store-misses                                             (41.27%)
   369.111763572              3,501      iTLB-load-misses                                              (40.70%)
   369.111763572          82,47,935      branch-load-misses                                            (39.41%)
   369.111763572           6,21,163      L2-misses                                                     (38.12%)
   369.111763572       85,10,10,950      cycles:u                                                      (38.10%)
   369.111763572     1,36,06,46,378      instructions:u            #    1.61  insn per cycle           (48.42%)
   369.421961799          82,41,672      branch-misses:u                                               (51.58%)
   369.421961799        1,34,01,584      L1-dcache-load-misses                                         (51.57%)
   369.421961799           9,03,387      L1-icache-load-misses                                         (51.58%)
   369.421961799           3,15,933      dTLB-load-misses                                              (50.43%)
   369.421961799              1,177      dTLB-store-misses                                             (38.82%)
   369.421961799              4,683      iTLB-load-misses                                              (38.11%)
   369.421961799          82,14,827      branch-load-misses                                            (38.11%)
   369.421961799           8,22,888      L2-misses                                                     (39.25%)
   369.421961799       85,11,15,552      cycles:u                                                      (40.54%)
   369.421961799     1,25,63,42,786      instructions:u            #    1.49  insn per cycle           (50.86%)
   369.732136357          76,15,349      branch-misses:u                                               (51.13%)
   369.732136357        1,45,89,006      L1-dcache-load-misses                                         (49.84%)
   369.732136357           6,33,943      L1-icache-load-misses                                         (48.56%)
   369.732136357           2,37,026      dTLB-load-misses                                              (48.42%)
   369.732136357              1,125      dTLB-store-misses                                             (38.55%)
   369.732136357              3,880      iTLB-load-misses                                              (39.84%)
   369.732136357          76,67,484      branch-load-misses                                            (41.12%)
   369.732136357           6,37,261      L2-misses                                                     (41.26%)
   369.732136357       85,35,00,674      cycles:u                                                      (41.26%)
   369.732136357     1,42,12,46,869      instructions:u            #    1.68  insn per cycle           (51.58%)
   370.042315341          62,51,973      branch-misses:u                                               (48.42%)
   370.042315341          83,88,385      L1-dcache-load-misses                                         (48.42%)
   370.042315341          11,41,213      L1-icache-load-misses                                         (48.42%)
   370.042315341           1,30,733      dTLB-load-misses                                              (49.46%)
   370.042315341                588      dTLB-store-misses                                             (41.27%)
   370.042315341              2,968      iTLB-load-misses                                              (41.27%)
   370.042315341          65,27,345      branch-load-misses                                            (41.27%)
   370.042315341           4,20,030      L2-misses                                                     (41.27%)
   370.042315341       85,38,94,706      cycles:u                                                      (40.23%)
   370.042315341     1,83,08,87,675      instructions:u            #    2.17  insn per cycle           (49.26%)
   370.352490629          67,06,158      branch-misses:u                                               (48.75%)
   370.352490629          29,23,078      L1-dcache-load-misses                                         (50.04%)
   370.352490629          14,22,389      L1-icache-load-misses                                         (51.33%)
   370.352490629             32,505      dTLB-load-misses                                              (51.58%)
   370.352490629                125      dTLB-store-misses                                             (41.27%)
   370.352490629              2,049      iTLB-load-misses                                              (40.93%)
   370.352490629          66,83,885      branch-load-misses                                            (39.65%)
   370.352490629             89,944      L2-misses                                                     (38.35%)
   370.352490629       85,37,44,380      cycles:u                                                      (38.10%)
   370.352490629     2,00,22,50,490      instructions:u            #    2.37  insn per cycle           (48.41%)
   370.662681861          61,09,141      branch-misses:u                                               (51.59%)
   370.662681861          63,86,516      L1-dcache-load-misses                                         (51.58%)
   370.662681861          11,83,378      L1-icache-load-misses                                         (51.58%)
   370.662681861             63,382      dTLB-load-misses                                              (50.65%)
   370.662681861                379      dTLB-store-misses                                             (39.05%)
   370.662681861              2,152      iTLB-load-misses                                              (38.10%)
   370.662681861          62,48,121      branch-load-misses                                            (38.10%)
   370.662681861           6,54,820      L2-misses                                                     (39.03%)
   370.662681861       85,25,97,962      cycles:u                                                      (40.31%)
   370.662681861     1,91,77,42,138      instructions:u            #    2.27  insn per cycle           (50.63%)
   370.972855694          67,17,742      branch-misses:u                                               (51.36%)
   370.972855694          30,33,211      L1-dcache-load-misses                                         (50.07%)
   370.972855694          14,73,711      L1-icache-load-misses                                         (48.78%)
   370.972855694             42,258      dTLB-load-misses                                              (48.42%)
   370.972855694                159      dTLB-store-misses                                             (38.32%)
   370.972855694              1,895      iTLB-load-misses                                              (39.61%)
   370.972855694          66,53,135      branch-load-misses                                            (40.90%)
   370.972855694           1,04,963      L2-misses                                                     (41.27%)
   370.972855694       85,23,70,109      cycles:u                                                      (41.27%)
   370.972855694     1,99,34,62,434      instructions:u            #    2.36  insn per cycle           (51.58%)
   371.283031522          68,28,011      branch-misses:u                                               (48.42%)
   371.283031522          29,07,964      L1-dcache-load-misses                                         (48.42%)
   371.283031522          13,93,075      L1-icache-load-misses                                         (48.42%)
   371.283031522             27,370      dTLB-load-misses                                              (49.23%)
   371.283031522                109      dTLB-store-misses                                             (41.27%)
   371.283031522              1,347      iTLB-load-misses                                              (41.26%)
   371.283031522          68,67,484      branch-load-misses                                            (41.26%)
   371.283031522             72,497      L2-misses                                                     (41.26%)
   371.283031522       85,41,20,987      cycles:u                                                      (40.46%)
   371.283031522     1,97,46,28,157      instructions:u            #    2.34  insn per cycle           (49.49%)
   371.593209539          73,54,694      branch-misses:u                                               (48.53%)
   371.593209539          94,06,436      L1-dcache-load-misses                                         (49.81%)
   371.593209539          11,52,758      L1-icache-load-misses                                         (51.10%)
   371.593209539           1,55,298      dTLB-load-misses                                              (51.58%)
   371.593209539                312      dTLB-store-misses                                             (41.26%)
   371.593209539              2,570      iTLB-load-misses                                              (41.16%)
   371.593209539          73,97,297      branch-load-misses                                            (39.87%)
   371.593209539           9,28,904      L2-misses                                                     (38.59%)
   371.593209539       85,09,33,924      cycles:u                                                      (38.10%)
   371.593209539     1,59,38,58,111      instructions:u            #    1.89  insn per cycle           (48.42%)
   371.903405798          86,02,949      branch-misses:u                                               (51.58%)
   371.903405798          66,59,419      L1-dcache-load-misses                                         (51.58%)
   371.903405798          15,87,699      L1-icache-load-misses                                         (51.58%)
   371.903405798           1,37,132      dTLB-load-misses                                              (50.89%)
   371.903405798                101      dTLB-store-misses                                             (39.29%)
   371.903405798              3,464      iTLB-load-misses                                              (38.10%)
   371.903405798          85,99,080      branch-load-misses                                            (38.10%)
   371.903405798           3,77,877      L2-misses                                                     (38.79%)
   371.903405798       85,45,52,755      cycles:u                                                      (40.08%)
   371.903405798     1,46,00,59,320      instructions:u            #    1.73  insn per cycle           (50.39%)
   372.213587108          78,10,170      branch-misses:u                                               (51.58%)
   372.213587108        1,01,62,878      L1-dcache-load-misses                                         (50.31%)
   372.213587108          14,18,654      L1-icache-load-misses                                         (49.02%)
   372.213587108           1,77,451      dTLB-load-misses                                              (48.42%)
   372.213587108                918      dTLB-store-misses                                             (38.10%)
   372.213587108              3,403      iTLB-load-misses                                              (39.37%)
   372.213587108          79,13,636      branch-load-misses                                            (40.66%)
   372.213587108           6,30,242      L2-misses                                                     (41.27%)
   372.213587108       85,28,19,336      cycles:u                                                      (41.26%)
   372.213587108     1,44,82,36,421      instructions:u            #    1.71  insn per cycle           (51.58%)
#           time             counts unit events
   372.523766625          85,84,287      branch-misses:u                                               (48.43%)
   372.523766625          67,75,860      L1-dcache-load-misses                                         (48.42%)
   372.523766625          15,27,611      L1-icache-load-misses                                         (48.42%)
   372.523766625           1,52,938      dTLB-load-misses                                              (48.98%)
   372.523766625                210      dTLB-store-misses                                             (41.24%)
   372.523766625              4,197      iTLB-load-misses                                              (41.27%)
   372.523766625          86,02,258      branch-load-misses                                            (41.27%)
   372.523766625           4,11,143      L2-misses                                                     (41.27%)
   372.523766625       85,12,86,372      cycles:u                                                      (40.70%)
   372.523766625     1,44,59,80,718      instructions:u            #    1.71  insn per cycle           (49.73%)
   372.833944052          85,32,043      branch-misses:u                                               (48.42%)
   372.833944052          77,30,378      L1-dcache-load-misses                                         (49.58%)
   372.833944052          15,69,231      L1-icache-load-misses                                         (50.86%)
   372.833944052           1,24,627      dTLB-load-misses                                              (51.59%)
   372.833944052              1,347      dTLB-store-misses                                             (41.27%)
   372.833944052              2,789      iTLB-load-misses                                              (41.27%)
   372.833944052          87,18,043      branch-load-misses                                            (40.11%)
   372.833944052           3,21,997      L2-misses                                                     (38.82%)
   372.833944052       85,22,50,126      cycles:u                                                      (38.10%)
   372.833944052     1,47,44,89,275      instructions:u            #    1.74  insn per cycle           (48.41%)
   373.144135175          90,84,574      branch-misses:u                                               (51.45%)
   373.144135175          76,83,766      L1-dcache-load-misses                                         (51.58%)
   373.144135175          13,49,922      L1-icache-load-misses                                         (51.58%)
   373.144135175           1,47,449      dTLB-load-misses                                              (51.13%)
   373.144135175                371      dTLB-store-misses                                             (39.53%)
   373.144135175              3,174      iTLB-load-misses                                              (38.24%)
   373.144135175          90,82,809      branch-load-misses                                            (38.11%)
   373.144135175           4,18,820      L2-misses                                                     (38.55%)
   373.144135175       85,05,78,267      cycles:u                                                      (39.84%)
   373.144135175     1,41,85,15,124      instructions:u            #    1.68  insn per cycle           (50.16%)
   373.454312938          79,90,201      branch-misses:u                                               (51.58%)
   373.454312938          96,59,635      L1-dcache-load-misses                                         (50.54%)
   373.454312938          12,74,798      L1-icache-load-misses                                         (49.26%)
   373.454312938           1,35,602      dTLB-load-misses                                              (48.42%)
   373.454312938              2,487      dTLB-store-misses                                             (38.11%)
   373.454312938              3,157      iTLB-load-misses                                              (39.14%)
   373.454312938          82,44,123      branch-load-misses                                            (40.43%)
   373.454312938           5,01,794      L2-misses                                                     (41.27%)
   373.454312938       84,88,67,147      cycles:u                                                      (41.27%)
   373.454312938     1,42,85,77,990      instructions:u            #    1.69  insn per cycle           (51.58%)
   373.764493780          79,29,856      branch-misses:u                                               (48.67%)
   373.764493780        1,50,02,940      L1-dcache-load-misses                                         (48.42%)
   373.764493780           7,27,992      L1-icache-load-misses                                         (48.42%)
   373.764493780           2,92,326      dTLB-load-misses                                              (48.75%)
   373.764493780              1,211      dTLB-store-misses                                             (41.01%)
   373.764493780              4,517      iTLB-load-misses                                              (41.26%)
   373.764493780          79,55,176      branch-load-misses                                            (41.26%)
   373.764493780           8,26,382      L2-misses                                                     (41.26%)
   373.764493780       85,05,50,283      cycles:u                                                      (40.93%)
   373.764493780     1,26,64,84,062      instructions:u            #    1.50  insn per cycle           (49.96%)
   374.074686695          80,67,741      branch-misses:u                                               (48.42%)
   374.074686695        1,41,44,651      L1-dcache-load-misses                                         (49.33%)
   374.074686695           6,46,030      L1-icache-load-misses                                         (50.62%)
   374.074686695           2,47,714      dTLB-load-misses                                              (51.58%)
   374.074686695              1,403      dTLB-store-misses                                             (41.26%)
   374.074686695              3,528      iTLB-load-misses                                              (41.27%)
   374.074686695          82,25,621      branch-load-misses                                            (40.35%)
   374.074686695           7,38,883      L2-misses                                                     (39.06%)
   374.074686695       84,82,39,355      cycles:u                                                      (38.10%)
   374.074686695     1,26,07,42,486      instructions:u            #    1.49  insn per cycle           (48.42%)
   374.384870268          80,11,765      branch-misses:u                                               (51.21%)
   374.384870268        1,23,01,631      L1-dcache-load-misses                                         (51.58%)
   374.384870268           9,10,776      L1-icache-load-misses                                         (51.58%)
   374.384870268           1,49,120      dTLB-load-misses                                              (51.37%)
   374.384870268              1,124      dTLB-store-misses                                             (39.76%)
   374.384870268              3,526      iTLB-load-misses                                              (38.48%)
   374.384870268          79,52,320      branch-load-misses                                            (38.10%)
   374.384870268           3,73,162      L2-misses                                                     (38.31%)
   374.384870268       85,15,53,671      cycles:u                                                      (39.60%)
   374.384870268     1,34,02,30,426      instructions:u            #    1.59  insn per cycle           (49.91%)
   374.695069450          84,98,451      branch-misses:u                                               (51.58%)
   374.695069450        1,29,88,470      L1-dcache-load-misses                                         (50.79%)
   374.695069450           8,65,731      L1-icache-load-misses                                         (49.50%)
   374.695069450           1,58,789      dTLB-load-misses                                              (48.41%)
   374.695069450                863      dTLB-store-misses                                             (38.10%)
   374.695069450              4,185      iTLB-load-misses                                              (38.89%)
   374.695069450          84,22,967      branch-load-misses                                            (40.18%)
   374.695069450           4,96,582      L2-misses                                                     (41.27%)
   374.695069450       85,33,31,537      cycles:u                                                      (41.27%)
   374.695069450     1,28,61,11,806      instructions:u            #    1.52  insn per cycle           (51.58%)
   375.005208433          82,05,807      branch-misses:u                                               (48.90%)
   375.005208433        1,36,64,220      L1-dcache-load-misses                                         (48.41%)
   375.005208433           7,60,379      L1-icache-load-misses                                         (48.41%)
   375.005208433           2,27,390      dTLB-load-misses                                              (48.51%)
   375.005208433              1,380      dTLB-store-misses                                             (40.78%)
   375.005208433              3,680      iTLB-load-misses                                              (41.27%)
   375.005208433          83,83,322      branch-load-misses                                            (41.27%)
   375.005208433           6,46,643      L2-misses                                                     (41.27%)
   375.005208433       85,30,44,540      cycles:u                                                      (41.17%)
   375.005208433     1,29,62,63,758      instructions:u            #    1.53  insn per cycle           (50.20%)
   375.315386978          78,95,898      branch-misses:u                                               (48.42%)
   375.315386978        1,47,69,864      L1-dcache-load-misses                                         (49.12%)
   375.315386978           7,76,329      L1-icache-load-misses                                         (50.40%)
   375.315386978           3,07,509      dTLB-load-misses                                              (51.59%)
   375.315386978              1,570      dTLB-store-misses                                             (41.27%)
   375.315386978              4,417      iTLB-load-misses                                              (41.26%)
   375.315386978          78,42,894      branch-load-misses                                            (40.57%)
   375.315386978           8,57,503      L2-misses                                                     (39.28%)
   375.315386978       85,07,93,943      cycles:u                                                      (38.09%)
   375.315386978     1,26,18,44,616      instructions:u            #    1.49  insn per cycle           (48.41%)
   375.625566370          81,68,920      branch-misses:u                                               (51.00%)
   375.625566370        1,43,00,697      L1-dcache-load-misses                                         (51.58%)
   375.625566370           7,27,675      L1-icache-load-misses                                         (51.58%)
   375.625566370           2,57,034      dTLB-load-misses                                              (51.58%)
   375.625566370              1,090      dTLB-store-misses                                             (39.98%)
   375.625566370              4,328      iTLB-load-misses                                              (38.70%)
   375.625566370          79,21,059      branch-load-misses                                            (38.10%)
   375.625566370           7,18,455      L2-misses                                                     (38.10%)
   375.625566370       85,05,37,763      cycles:u                                                      (39.38%)
   375.625566370     1,25,57,88,875      instructions:u            #    1.49  insn per cycle           (49.70%)
   375.935764204          80,89,884      branch-misses:u                                               (51.58%)
   375.935764204        1,22,95,204      L1-dcache-load-misses                                         (51.00%)
   375.935764204           9,05,452      L1-icache-load-misses                                         (49.72%)
   375.935764204           1,51,870      dTLB-load-misses                                              (48.43%)
   375.935764204                708      dTLB-store-misses                                             (38.10%)
   375.935764204              3,666      iTLB-load-misses                                              (38.68%)
   375.935764204          81,29,162      branch-load-misses                                            (39.97%)
   375.935764204           5,12,666      L2-misses                                                     (41.25%)
   375.935764204       85,28,52,255      cycles:u                                                      (41.26%)
   375.935764204     1,31,80,94,816      instructions:u            #    1.56  insn per cycle           (51.58%)
   376.245958902          83,46,013      branch-misses:u                                               (49.13%)
   376.245958902        1,29,74,591      L1-dcache-load-misses                                         (48.42%)
   376.245958902           8,97,264      L1-icache-load-misses                                         (48.42%)
   376.245958902           1,41,026      dTLB-load-misses                                              (48.42%)
   376.245958902                660      dTLB-store-misses                                             (40.55%)
   376.245958902              3,603      iTLB-load-misses                                              (41.27%)
   376.245958902          84,01,116      branch-load-misses                                            (41.27%)
   376.245958902           5,18,175      L2-misses                                                     (41.27%)
   376.245958902       84,46,45,259      cycles:u                                                      (41.27%)
   376.245958902     1,25,64,64,785      instructions:u            #    1.49  insn per cycle           (50.43%)
   376.556129328          75,52,438      branch-misses:u                                               (48.42%)
   376.556129328        1,45,87,769      L1-dcache-load-misses                                         (48.87%)
   376.556129328           9,49,735      L1-icache-load-misses                                         (50.16%)
   376.556129328           2,10,024      dTLB-load-misses                                              (51.45%)
   376.556129328                998      dTLB-store-misses                                             (41.26%)
   376.556129328              4,211      iTLB-load-misses                                              (41.27%)
   376.556129328          77,08,641      branch-load-misses                                            (40.82%)
   376.556129328           7,32,907      L2-misses                                                     (39.53%)
   376.556129328       84,89,58,124      cycles:u                                                      (38.24%)
   376.556129328     1,34,82,34,110      instructions:u            #    1.60  insn per cycle           (48.42%)
   376.866306357          63,62,889      branch-misses:u                                               (50.75%)
   376.866306357          41,86,704      L1-dcache-load-misses                                         (51.58%)
   376.866306357          20,47,796      L1-icache-load-misses                                         (51.58%)
   376.866306357             79,611      dTLB-load-misses                                              (51.58%)
   376.866306357                 22      dTLB-store-misses                                             (40.22%)
   376.866306357              3,716      iTLB-load-misses                                              (38.93%)
   376.866306357          63,71,755      branch-load-misses                                            (38.10%)
   376.866306357           2,07,124      L2-misses                                                     (38.10%)
   376.866306357       85,65,95,941      cycles:u                                                      (39.14%)
   376.866306357     1,97,42,80,327      instructions:u            #    2.34  insn per cycle           (49.45%)
   377.176514271          58,37,710      branch-misses:u                                               (51.58%)
   377.176514271          72,35,082      L1-dcache-load-misses                                         (51.25%)
   377.176514271          18,19,624      L1-icache-load-misses                                         (49.96%)
   377.176514271           1,13,823      dTLB-load-misses                                              (48.67%)
   377.176514271                188      dTLB-store-misses                                             (38.11%)
   377.176514271              2,867      iTLB-load-misses                                              (38.43%)
   377.176514271          59,82,234      branch-load-misses                                            (39.72%)
   377.176514271           8,18,384      L2-misses                                                     (41.01%)
   377.176514271       85,28,14,148      cycles:u                                                      (41.26%)
   377.176514271     1,88,47,83,777      instructions:u            #    2.23  insn per cycle           (51.58%)
   377.487126190          57,61,933      branch-misses:u                                               (49.44%)
   377.487126190          70,85,609      L1-dcache-load-misses                                         (48.49%)
   377.487126190          14,78,044      L1-icache-load-misses                                         (48.49%)
   377.487126190           1,03,984      dTLB-load-misses                                              (48.49%)
   377.487126190                578      dTLB-store-misses                                             (40.25%)
   377.487126190              2,649      iTLB-load-misses                                              (41.21%)
   377.487126190          60,13,506      branch-load-misses                                            (41.21%)
   377.487126190           9,20,390      L2-misses                                                     (41.21%)
   377.487126190       84,91,33,873      cycles:u                                                      (41.21%)
   377.487126190     1,86,76,78,359      instructions:u            #    2.21  insn per cycle           (50.73%)
   377.797311261          83,93,565      branch-misses:u                                               (48.42%)
   377.797311261          86,02,096      L1-dcache-load-misses                                         (48.50%)
   377.797311261          14,32,543      L1-icache-load-misses                                         (49.78%)
   377.797311261           2,45,092      dTLB-load-misses                                              (51.07%)
   377.797311261                244      dTLB-store-misses                                             (41.27%)
   377.797311261              4,641      iTLB-load-misses                                              (41.26%)
   377.797311261          83,98,968      branch-load-misses                                            (41.19%)
   377.797311261           5,86,270      L2-misses                                                     (39.90%)
   377.797311261       85,01,42,159      cycles:u                                                      (38.61%)
   377.797311261     1,40,37,59,450      instructions:u            #    1.66  insn per cycle           (48.41%)
   378.107460154          81,94,517      branch-misses:u                                               (50.37%)
   378.107460154          83,94,154      L1-dcache-load-misses                                         (51.59%)
   378.107460154          14,23,930      L1-icache-load-misses                                         (51.59%)
   378.107460154           2,37,660      dTLB-load-misses                                              (51.59%)
   378.107460154                241      dTLB-store-misses                                             (40.60%)
   378.107460154              3,845      iTLB-load-misses                                              (39.31%)
   378.107460154          80,59,988      branch-load-misses                                            (38.10%)
   378.107460154           6,46,890      L2-misses                                                     (38.10%)
   378.107460154       84,95,11,653      cycles:u                                                      (38.76%)
   378.107460154     1,31,92,33,163      instructions:u            #    1.56  insn per cycle           (49.08%)
   378.417637085          78,15,689      branch-misses:u                                               (51.59%)
   378.417637085        1,15,73,966      L1-dcache-load-misses                                         (51.59%)
   378.417637085          12,33,219      L1-icache-load-misses                                         (50.33%)
   378.417637085           2,65,730      dTLB-load-misses                                              (49.04%)
   378.417637085                509      dTLB-store-misses                                             (38.10%)
   378.417637085              3,797      iTLB-load-misses                                              (38.10%)
   378.417637085          79,54,100      branch-load-misses                                            (39.35%)
   378.417637085          11,59,599      L2-misses                                                     (40.64%)
   378.417637085       84,98,74,126      cycles:u                                                      (41.27%)
   378.417637085     1,37,86,00,543      instructions:u            #    1.63  insn per cycle           (51.58%)
   378.727824273          84,52,254      branch-misses:u                                               (49.74%)
   378.727824273          85,87,861      L1-dcache-load-misses                                         (48.45%)
   378.727824273          14,46,528      L1-icache-load-misses                                         (48.42%)
   378.727824273           2,24,340      dTLB-load-misses                                              (48.42%)
   378.727824273                232      dTLB-store-misses                                             (39.94%)
   378.727824273              3,534      iTLB-load-misses                                              (41.23%)
   378.727824273          84,34,663      branch-load-misses                                            (41.26%)
   378.727824273           5,62,985      L2-misses                                                     (41.27%)
   378.727824273       85,16,79,413      cycles:u                                                      (41.27%)
   378.727824273     1,41,32,51,110      instructions:u            #    1.67  insn per cycle           (51.04%)
   379.038011157          87,06,009      branch-misses:u                                               (48.42%)
   379.038011157        1,11,12,238      L1-dcache-load-misses                                         (48.42%)
   379.038011157          11,42,405      L1-icache-load-misses                                         (49.55%)
   379.038011157           2,18,746      dTLB-load-misses                                              (50.84%)
   379.038011157                802      dTLB-store-misses                                             (41.27%)
   379.038011157              3,252      iTLB-load-misses                                              (41.27%)
   379.038011157          85,58,979      branch-load-misses                                            (41.27%)
   379.038011157          10,57,626      L2-misses                                                     (40.13%)
   379.038011157       85,07,05,678      cycles:u                                                      (38.84%)
   379.038011157     1,28,37,56,100      instructions:u            #    1.52  insn per cycle           (48.42%)
   379.348198373          85,31,016      branch-misses:u                                               (50.14%)
   379.348198373        1,26,87,019      L1-dcache-load-misses                                         (51.43%)
   379.348198373           9,46,891      L1-icache-load-misses                                         (51.58%)
   379.348198373           1,94,406      dTLB-load-misses                                              (51.58%)
   379.348198373                852      dTLB-store-misses                                             (40.84%)
   379.348198373              3,691      iTLB-load-misses                                              (39.55%)
   379.348198373          86,02,306      branch-load-misses                                            (38.26%)
   379.348198373           4,71,799      L2-misses                                                     (38.10%)
   379.348198373       85,23,36,185      cycles:u                                                      (38.53%)
   379.348198373     1,24,57,02,679      instructions:u            #    1.47  insn per cycle           (48.84%)
   379.658386012          88,78,602      branch-misses:u                                               (51.58%)
   379.658386012        1,14,26,621      L1-dcache-load-misses                                         (51.58%)
   379.658386012          10,82,286      L1-icache-load-misses                                         (50.56%)
   379.658386012           2,07,910      dTLB-load-misses                                              (49.28%)
   379.658386012                879      dTLB-store-misses                                             (38.11%)
   379.658386012              3,974      iTLB-load-misses                                              (38.10%)
   379.658386012          89,05,272      branch-load-misses                                            (39.11%)
   379.658386012           5,32,035      L2-misses                                                     (40.40%)
   379.658386012       85,41,25,749      cycles:u                                                      (41.27%)
   379.658386012     1,23,93,02,290      instructions:u            #    1.47  insn per cycle           (51.58%)
   379.968580960          88,68,610      branch-misses:u                                               (49.98%)
   379.968580960          93,32,432      L1-dcache-load-misses                                         (48.69%)
   379.968580960          11,70,948      L1-icache-load-misses                                         (48.42%)
   379.968580960           1,14,155      dTLB-load-misses                                              (48.42%)
   379.968580960                753      dTLB-store-misses                                             (39.70%)
   379.968580960              2,883      iTLB-load-misses                                              (40.99%)
   379.968580960          87,88,432      branch-load-misses                                            (41.26%)
   379.968580960           3,72,937      L2-misses                                                     (41.26%)
   379.968580960       85,52,72,290      cycles:u                                                      (41.26%)
   379.968580960     1,39,43,13,880      instructions:u            #    1.65  insn per cycle           (51.28%)
#           time             counts unit events
   380.278763315          87,06,631      branch-misses:u                                               (48.42%)
   380.278763315        1,31,72,573      L1-dcache-load-misses                                         (48.42%)
   380.278763315           9,14,094      L1-icache-load-misses                                         (49.31%)
   380.278763315           1,95,092      dTLB-load-misses                                              (50.60%)
   380.278763315                804      dTLB-store-misses                                             (41.27%)
   380.278763315              3,171      iTLB-load-misses                                              (41.27%)
   380.278763315          87,03,531      branch-load-misses                                            (41.27%)
   380.278763315           5,20,357      L2-misses                                                     (40.38%)
   380.278763315       85,37,07,474      cycles:u                                                      (39.09%)
   380.278763315     1,22,39,60,174      instructions:u            #    1.45  insn per cycle           (48.41%)
   380.588943251          86,08,775      branch-misses:u                                               (49.90%)
   380.588943251        1,23,92,849      L1-dcache-load-misses                                         (51.19%)
   380.588943251           9,84,476      L1-icache-load-misses                                         (51.59%)
   380.588943251           2,07,491      dTLB-load-misses                                              (51.58%)
   380.588943251                830      dTLB-store-misses                                             (41.07%)
   380.588943251              4,122      iTLB-load-misses                                              (39.79%)
   380.588943251          85,14,587      branch-load-misses                                            (38.49%)
   380.588943251           5,16,332      L2-misses                                                     (38.10%)
   380.588943251       85,30,83,981      cycles:u                                                      (38.29%)
   380.588943251     1,22,83,72,351      instructions:u            #    1.45  insn per cycle           (48.61%)
   380.899140449          91,62,500      branch-misses:u                                               (51.58%)
   380.899140449          94,10,156      L1-dcache-load-misses                                         (51.58%)
   380.899140449          12,27,041      L1-icache-load-misses                                         (50.81%)
   380.899140449           1,10,035      dTLB-load-misses                                              (49.51%)
   380.899140449                608      dTLB-store-misses                                             (38.10%)
   380.899140449              2,968      iTLB-load-misses                                              (38.10%)
   380.899140449          92,13,468      branch-load-misses                                            (38.87%)
   380.899140449           4,00,477      L2-misses                                                     (40.17%)
   380.899140449       85,43,74,703      cycles:u                                                      (41.27%)
   380.899140449     1,35,52,31,998      instructions:u            #    1.60  insn per cycle           (51.58%)
   381.209317536          66,23,845      branch-misses:u                                               (50.22%)
   381.209317536          70,12,646      L1-dcache-load-misses                                         (48.93%)
   381.209317536          19,05,450      L1-icache-load-misses                                         (48.42%)
   381.209317536           1,10,762      dTLB-load-misses                                              (48.42%)
   381.209317536                572      dTLB-store-misses                                             (39.45%)
   381.209317536              2,724      iTLB-load-misses                                              (40.74%)
   381.209317536          70,02,416      branch-load-misses                                            (41.27%)
   381.209317536           2,28,552      L2-misses                                                     (41.27%)
   381.209317536       85,50,77,925      cycles:u                                                      (41.27%)
   381.209317536     1,83,46,75,703      instructions:u            #    2.17  insn per cycle           (51.52%)
   381.519512933          59,50,479      branch-misses:u                                               (48.42%)
   381.519512933          73,61,470      L1-dcache-load-misses                                         (48.42%)
   381.519512933          21,19,749      L1-icache-load-misses                                         (49.08%)
   381.519512933           1,09,432      dTLB-load-misses                                              (50.36%)
   381.519512933                571      dTLB-store-misses                                             (41.27%)
   381.519512933              3,429      iTLB-load-misses                                              (41.26%)
   381.519512933          64,82,104      branch-load-misses                                            (41.26%)
   381.519512933           4,66,486      L2-misses                                                     (40.61%)
   381.519512933       85,31,25,976      cycles:u                                                      (39.33%)
   381.519512933     1,90,60,21,423      instructions:u            #    2.25  insn per cycle           (48.41%)
   381.829681355          60,30,881      branch-misses:u                                               (49.66%)
   381.829681355          68,36,531      L1-dcache-load-misses                                         (50.95%)
   381.829681355          21,03,069      L1-icache-load-misses                                         (51.58%)
   381.829681355           1,39,596      dTLB-load-misses                                              (51.58%)
   381.829681355                838      dTLB-store-misses                                             (41.27%)
   381.829681355              2,808      iTLB-load-misses                                              (40.03%)
   381.829681355          64,08,985      branch-load-misses                                            (38.74%)
   381.829681355           6,14,674      L2-misses                                                     (38.10%)
   381.829681355       85,38,43,210      cycles:u                                                      (38.10%)
   381.829681355     1,85,75,29,731      instructions:u            #    2.20  insn per cycle           (48.42%)
   382.139864506          76,28,232      branch-misses:u                                               (51.58%)
   382.139864506          79,01,132      L1-dcache-load-misses                                         (51.58%)
   382.139864506          16,34,368      L1-icache-load-misses                                         (51.04%)
   382.139864506           2,74,651      dTLB-load-misses                                              (49.76%)
   382.139864506              1,093      dTLB-store-misses                                             (38.15%)
   382.139864506              3,598      iTLB-load-misses                                              (38.10%)
   382.139864506          76,54,680      branch-load-misses                                            (38.63%)
   382.139864506           6,58,669      L2-misses                                                     (39.92%)
   382.139864506       85,60,70,536      cycles:u                                                      (41.21%)
   382.139864506     1,53,66,66,334      instructions:u            #    1.82  insn per cycle           (51.53%)
   382.450047414          74,77,616      branch-misses:u                                               (50.45%)
   382.450047414          87,14,706      L1-dcache-load-misses                                         (49.16%)
   382.450047414          15,94,959      L1-icache-load-misses                                         (48.42%)
   382.450047414           2,72,768      dTLB-load-misses                                              (48.42%)
   382.450047414              1,924      dTLB-store-misses                                             (39.22%)
   382.450047414              4,645      iTLB-load-misses                                              (40.51%)
   382.450047414          73,16,926      branch-load-misses                                            (41.27%)
   382.450047414           9,51,304      L2-misses                                                     (41.27%)
   382.450047414       85,16,70,380      cycles:u                                                      (41.26%)
   382.450047414     1,50,18,43,576      instructions:u            #    1.78  insn per cycle           (51.58%)
   382.760245314          77,66,420      branch-misses:u                                               (48.42%)
   382.760245314          80,62,350      L1-dcache-load-misses                                         (48.42%)
   382.760245314          16,26,038      L1-icache-load-misses                                         (48.84%)
   382.760245314           2,79,796      dTLB-load-misses                                              (50.12%)
   382.760245314              1,626      dTLB-store-misses                                             (41.26%)
   382.760245314              3,977      iTLB-load-misses                                              (41.26%)
   382.760245314          77,50,347      branch-load-misses                                            (41.26%)
   382.760245314           6,93,235      L2-misses                                                     (40.85%)
   382.760245314       85,33,29,233      cycles:u                                                      (39.56%)
   382.760245314     1,49,06,13,244      instructions:u            #    1.76  insn per cycle           (48.59%)
   383.070429237          87,28,462      branch-misses:u                                               (49.42%)
   383.070429237          83,96,758      L1-dcache-load-misses                                         (50.71%)
   383.070429237          14,23,948      L1-icache-load-misses                                         (51.58%)
   383.070429237           1,86,014      dTLB-load-misses                                              (51.58%)
   383.070429237              3,438      dTLB-store-misses                                             (41.27%)
   383.070429237              3,104      iTLB-load-misses                                              (40.27%)
   383.070429237          86,74,172      branch-load-misses                                            (38.98%)
   383.070429237           4,71,721      L2-misses                                                     (38.10%)
   383.070429237       85,42,35,838      cycles:u                                                      (38.10%)
   383.070429237     1,39,83,78,207      instructions:u            #    1.65  insn per cycle           (48.42%)
   383.380616652          55,76,659      branch-misses:u                                               (51.59%)
   383.380616652          80,71,084      L1-dcache-load-misses                                         (51.58%)
   383.380616652           9,31,763      L1-icache-load-misses                                         (51.28%)
   383.380616652           2,57,548      dTLB-load-misses                                              (50.00%)
   383.380616652              3,748      dTLB-store-misses                                             (38.39%)
   383.380616652              3,637      iTLB-load-misses                                              (38.10%)
   383.380616652          60,21,455      branch-load-misses                                            (38.39%)
   383.380616652           5,54,609      L2-misses                                                     (39.68%)
   383.380616652       83,24,12,788      cycles:u                                                      (40.97%)
   383.380616652     1,51,05,10,893      instructions:u            #    1.79  insn per cycle           (51.29%)
   383.446847452             69,785      branch-misses:u                                               (41.69%)
   383.446847452          95,46,862      L1-dcache-load-misses                                         (34.95%)
   383.446847452             48,630      L1-icache-load-misses                                         (38.08%)
   383.446847452           1,89,788      dTLB-load-misses                                              (44.82%)
   383.446847452              3,228      dTLB-store-misses                                             (44.82%)
   383.446847452              1,512      iTLB-load-misses                                              (51.56%)
   383.446847452             44,282      branch-load-misses                                            (53.96%)
   383.446847452             48,440      L2-misses                                                     (48.45%)
   383.446847452       10,48,74,307      cycles:u                                                      (41.70%)
   383.446847452        9,59,56,574      instructions:u            #    0.11  insn per cycle           (48.45%)
