Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Mon May 15 04:58:24 2023
| Host         : COJTHW108 running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file kadai4_timing_summary_routed.rpt -pb kadai4_timing_summary_routed.pb -rpx kadai4_timing_summary_routed.rpx -warn_on_violation
| Design       : kadai4
| Device       : 7z020-clg484
| Speed File   : -1  PRODUCTION 1.12 2019-11-22
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity          Description                  Violations  
---------  ----------------  ---------------------------  ----------  
TIMING-17  Critical Warning  Non-clocked sequential cell  100         

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (100)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (353)
5. checking no_input_delay (20)
6. checking no_output_delay (18)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (100)
--------------------------
 There are 100 register/latch pins with no clock driven by root clock pin: CLK (HIGH)


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (353)
--------------------------------------------------
 There are 353 pins that are not constrained for maximum delay. (HIGH)

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (20)
-------------------------------
 There are 20 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (18)
--------------------------------
 There are 18 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
        inf        0.000                      0                  371          inf        0.000                      0                  371           NA           NA                      NA                    NA  


There are no user specified timing constraints.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay           371 Endpoints
Min Delay           371 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_12_15/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.198ns  (logic 1.935ns (26.884%)  route 5.263ns (73.116%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_fifo0/DOUT_reg[5]/Q
                         net (fo=17, routed)          2.005     2.523    u_fifo0/DOUT_0[5]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.647 r  u_fifo0/MEM_reg_0_7_12_15_i_21/O
                         net (fo=5, routed)           0.987     3.634    u_fifo0/ml/S1B
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124     3.758 r  u_fifo0/MEM_reg_0_7_6_11_i_38/O
                         net (fo=1, routed)           0.680     4.438    u_fifo0/ml/fa37/S0__0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  u_fifo0/MEM_reg_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.105     5.694    ml/S6B
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.328     6.022 r  ml/MEM_reg_0_7_6_11_i_6/O
                         net (fo=1, routed)           0.000     6.022    u_fifo0/DOUT_reg[7]_0[2]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.398 r  u_fifo0/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.398    u_fifo0/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.713 r  u_fifo0/MEM_reg_0_7_12_15_i_1/O[3]
                         net (fo=1, routed)           0.485     7.198    u_fifo1/MEM_reg_0_7_12_15/DIB1
    SLICE_X4Y18          RAMD32                                       r  u_fifo1/MEM_reg_0_7_12_15/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_12_15/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.196ns  (logic 1.943ns (27.003%)  route 5.253ns (72.997%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_fifo0/DOUT_reg[5]/Q
                         net (fo=17, routed)          2.005     2.523    u_fifo0/DOUT_0[5]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.647 r  u_fifo0/MEM_reg_0_7_12_15_i_21/O
                         net (fo=5, routed)           0.987     3.634    u_fifo0/ml/S1B
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124     3.758 r  u_fifo0/MEM_reg_0_7_6_11_i_38/O
                         net (fo=1, routed)           0.680     4.438    u_fifo0/ml/fa37/S0__0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  u_fifo0/MEM_reg_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.105     5.694    ml/S6B
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.328     6.022 r  ml/MEM_reg_0_7_6_11_i_6/O
                         net (fo=1, routed)           0.000     6.022    u_fifo0/DOUT_reg[7]_0[2]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.398 r  u_fifo0/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.398    u_fifo0/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.721 r  u_fifo0/MEM_reg_0_7_12_15_i_1/O[1]
                         net (fo=1, routed)           0.475     7.196    u_fifo1/MEM_reg_0_7_12_15/DIA1
    SLICE_X4Y18          RAMD32                                       r  u_fifo1/MEM_reg_0_7_12_15/RAMA_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_12_15/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.162ns  (logic 1.859ns (25.958%)  route 5.303ns (74.042%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_fifo0/DOUT_reg[5]/Q
                         net (fo=17, routed)          2.005     2.523    u_fifo0/DOUT_0[5]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.647 r  u_fifo0/MEM_reg_0_7_12_15_i_21/O
                         net (fo=5, routed)           0.987     3.634    u_fifo0/ml/S1B
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124     3.758 r  u_fifo0/MEM_reg_0_7_6_11_i_38/O
                         net (fo=1, routed)           0.680     4.438    u_fifo0/ml/fa37/S0__0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  u_fifo0/MEM_reg_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.105     5.694    ml/S6B
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.328     6.022 r  ml/MEM_reg_0_7_6_11_i_6/O
                         net (fo=1, routed)           0.000     6.022    u_fifo0/DOUT_reg[7]_0[2]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.398 r  u_fifo0/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.398    u_fifo0/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.637 r  u_fifo0/MEM_reg_0_7_12_15_i_1/O[2]
                         net (fo=1, routed)           0.525     7.162    u_fifo1/MEM_reg_0_7_12_15/DIB0
    SLICE_X4Y18          RAMD32                                       r  u_fifo1/MEM_reg_0_7_12_15/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[5]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_12_15/RAMA/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        7.090ns  (logic 1.839ns (25.938%)  route 5.251ns (74.062%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT5=2 LUT6=2)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[5]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_fifo0/DOUT_reg[5]/Q
                         net (fo=17, routed)          2.005     2.523    u_fifo0/DOUT_0[5]
    SLICE_X2Y17          LUT6 (Prop_lut6_I5_O)        0.124     2.647 r  u_fifo0/MEM_reg_0_7_12_15_i_21/O
                         net (fo=5, routed)           0.987     3.634    u_fifo0/ml/S1B
    SLICE_X6Y17          LUT6 (Prop_lut6_I4_O)        0.124     3.758 r  u_fifo0/MEM_reg_0_7_6_11_i_38/O
                         net (fo=1, routed)           0.680     4.438    u_fifo0/ml/fa37/S0__0
    SLICE_X6Y17          LUT5 (Prop_lut5_I4_O)        0.150     4.588 r  u_fifo0/MEM_reg_0_7_6_11_i_13/O
                         net (fo=3, routed)           1.105     5.694    ml/S6B
    SLICE_X4Y15          LUT5 (Prop_lut5_I0_O)        0.328     6.022 r  ml/MEM_reg_0_7_6_11_i_6/O
                         net (fo=1, routed)           0.000     6.022    u_fifo0/DOUT_reg[7]_0[2]
    SLICE_X4Y15          CARRY4 (Prop_carry4_S[3]_CO[3])
                                                      0.376     6.398 r  u_fifo0/MEM_reg_0_7_6_11_i_1/CO[3]
                         net (fo=1, routed)           0.000     6.398    u_fifo0/MEM_reg_0_7_6_11_i_1_n_0
    SLICE_X4Y16          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.617 r  u_fifo0/MEM_reg_0_7_12_15_i_1/O[0]
                         net (fo=1, routed)           0.473     7.090    u_fifo1/MEM_reg_0_7_12_15/DIA0
    SLICE_X4Y18          RAMD32                                       r  u_fifo1/MEM_reg_0_7_12_15/RAMA/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_6_11/RAMC_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.922ns  (logic 2.092ns (30.225%)  route 4.830ns (69.775%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo0/DOUT_reg[2]/Q
                         net (fo=17, routed)          1.065     1.543    u_fifo0/DOUT_0[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.301     1.844 r  u_fifo0/MEM_reg_0_7_0_5_i_40/O
                         net (fo=3, routed)           1.023     2.867    u_fifo0/ml/S16
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.991 r  u_fifo0/MEM_reg_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.809     3.801    u_fifo0/S46
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.152     3.953 r  u_fifo0/MEM_reg_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.823     4.776    u_fifo0/C66
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.326     5.102 r  u_fifo0/MEM_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.475     5.576    u_fifo0/ml/S77
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.972 r  u_fifo0/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.972    u_fifo0/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[3])
                                                      0.315     6.287 r  u_fifo0/MEM_reg_0_7_6_11_i_1/O[3]
                         net (fo=1, routed)           0.634     6.922    u_fifo1/MEM_reg_0_7_6_11/DIC1
    SLICE_X4Y17          RAMD32                                       r  u_fifo1/MEM_reg_0_7_6_11/RAMC_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_6_11/RAMB_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.822ns  (logic 2.100ns (30.783%)  route 4.722ns (69.217%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo0/DOUT_reg[2]/Q
                         net (fo=17, routed)          1.065     1.543    u_fifo0/DOUT_0[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.301     1.844 r  u_fifo0/MEM_reg_0_7_0_5_i_40/O
                         net (fo=3, routed)           1.023     2.867    u_fifo0/ml/S16
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.991 r  u_fifo0/MEM_reg_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.809     3.801    u_fifo0/S46
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.152     3.953 r  u_fifo0/MEM_reg_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.823     4.776    u_fifo0/C66
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.326     5.102 r  u_fifo0/MEM_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.475     5.576    u_fifo0/ml/S77
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.972 r  u_fifo0/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.972    u_fifo0/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[1])
                                                      0.323     6.295 r  u_fifo0/MEM_reg_0_7_6_11_i_1/O[1]
                         net (fo=1, routed)           0.527     6.822    u_fifo1/MEM_reg_0_7_6_11/DIB1
    SLICE_X4Y17          RAMD32                                       r  u_fifo1/MEM_reg_0_7_6_11/RAMB_D1/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_6_11/RAMC/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.688ns  (logic 2.016ns (30.144%)  route 4.672ns (69.856%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo0/DOUT_reg[2]/Q
                         net (fo=17, routed)          1.065     1.543    u_fifo0/DOUT_0[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.301     1.844 r  u_fifo0/MEM_reg_0_7_0_5_i_40/O
                         net (fo=3, routed)           1.023     2.867    u_fifo0/ml/S16
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.991 r  u_fifo0/MEM_reg_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.809     3.801    u_fifo0/S46
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.152     3.953 r  u_fifo0/MEM_reg_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.823     4.776    u_fifo0/C66
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.326     5.102 r  u_fifo0/MEM_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.475     5.576    u_fifo0/ml/S77
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.972 r  u_fifo0/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.972    u_fifo0/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     6.211 r  u_fifo0/MEM_reg_0_7_6_11_i_1/O[2]
                         net (fo=1, routed)           0.477     6.688    u_fifo1/MEM_reg_0_7_6_11/DIC0
    SLICE_X4Y17          RAMD32                                       r  u_fifo1/MEM_reg_0_7_6_11/RAMC/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[2]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_6_11/RAMB/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.667ns  (logic 1.996ns (29.940%)  route 4.671ns (70.060%))
  Logic Levels:           7  (CARRY4=2 FDRE=1 LUT3=1 LUT5=2 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[2]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.478     0.478 r  u_fifo0/DOUT_reg[2]/Q
                         net (fo=17, routed)          1.065     1.543    u_fifo0/DOUT_0[2]
    SLICE_X6Y13          LUT6 (Prop_lut6_I0_O)        0.301     1.844 r  u_fifo0/MEM_reg_0_7_0_5_i_40/O
                         net (fo=3, routed)           1.023     2.867    u_fifo0/ml/S16
    SLICE_X6Y14          LUT3 (Prop_lut3_I1_O)        0.124     2.991 r  u_fifo0/MEM_reg_0_7_0_5_i_28/O
                         net (fo=3, routed)           0.809     3.801    u_fifo0/S46
    SLICE_X5Y14          LUT5 (Prop_lut5_I4_O)        0.152     3.953 r  u_fifo0/MEM_reg_0_7_0_5_i_19/O
                         net (fo=2, routed)           0.823     4.776    u_fifo0/C66
    SLICE_X3Y14          LUT5 (Prop_lut5_I4_O)        0.326     5.102 r  u_fifo0/MEM_reg_0_7_0_5_i_10/O
                         net (fo=1, routed)           0.475     5.576    u_fifo0/ml/S77
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[3]_CO[3])
                                                      0.396     5.972 r  u_fifo0/MEM_reg_0_7_0_5_i_6/CO[3]
                         net (fo=1, routed)           0.000     5.972    u_fifo0/MEM_reg_0_7_0_5_i_6_n_0
    SLICE_X4Y15          CARRY4 (Prop_carry4_CI_O[0])
                                                      0.219     6.191 r  u_fifo0/MEM_reg_0_7_6_11_i_1/O[0]
                         net (fo=1, routed)           0.475     6.667    u_fifo1/MEM_reg_0_7_6_11/DIB0
    SLICE_X4Y17          RAMD32                                       r  u_fifo1/MEM_reg_0_7_6_11/RAMB/I
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/FULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            REQ_AB
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.658ns  (logic 3.258ns (48.928%)  route 3.401ns (51.072%))
  Logic Levels:           3  (FDRE=1 LUT3=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  u_fifo0/FULL_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.518     0.518 f  u_fifo0/FULL_reg/Q
                         net (fo=8, routed)           1.116     1.634    u_fifo0/FULL_0
    SLICE_X1Y18          LUT3 (Prop_lut3_I2_O)        0.124     1.758 r  u_fifo0/REQ_AB_OBUF_inst_i_1/O
                         net (fo=1, routed)           2.284     4.043    REQ_AB_OBUF
    U9                   OBUF (Prop_obuf_I_O)         2.616     6.658 r  REQ_AB_OBUF_inst/O
                         net (fo=0)                   0.000     6.658    REQ_AB
    U9                                                                r  REQ_AB (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/DOUT_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/MEM_reg_0_7_6_11/RAMA_D1/I
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        6.088ns  (logic 1.461ns (23.997%)  route 4.627ns (76.003%))
  Logic Levels:           6  (CARRY4=1 FDRE=1 LUT5=1 LUT6=3)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          FDRE                         0.000     0.000 r  u_fifo0/DOUT_reg[1]/C
    SLICE_X4Y13          FDRE (Prop_fdre_C_Q)         0.518     0.518 r  u_fifo0/DOUT_reg[1]/Q
                         net (fo=16, routed)          1.679     2.197    u_fifo0/DOUT_0[1]
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.321 r  u_fifo0/MEM_reg_0_7_0_5_i_35/O
                         net (fo=2, routed)           0.498     2.819    u_fifo0/ml/S14
    SLICE_X2Y15          LUT6 (Prop_lut6_I5_O)        0.124     2.943 r  u_fifo0/MEM_reg_0_7_0_5_i_22/O
                         net (fo=4, routed)           0.691     3.634    u_fifo0/C44
    SLICE_X5Y14          LUT6 (Prop_lut6_I4_O)        0.124     3.758 r  u_fifo0/MEM_reg_0_7_0_5_i_20/O
                         net (fo=2, routed)           0.815     4.572    u_fifo0/C65
    SLICE_X3Y14          LUT5 (Prop_lut5_I0_O)        0.124     4.696 r  u_fifo0/MEM_reg_0_7_0_5_i_11/O
                         net (fo=1, routed)           0.467     5.164    u_fifo0/ml/S76
    SLICE_X4Y14          CARRY4 (Prop_carry4_DI[2]_O[3])
                                                      0.447     5.611 r  u_fifo0/MEM_reg_0_7_0_5_i_6/O[3]
                         net (fo=1, routed)           0.478     6.088    u_fifo1/MEM_reg_0_7_6_11/DIA1
    SLICE_X4Y17          RAMD32                                       r  u_fifo1/MEM_reg_0_7_6_11/RAMA_D1/I
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 u_fifo1/FULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo0/VALID_reg/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.297ns  (logic 0.186ns (62.548%)  route 0.111ns (37.452%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y17          FDRE                         0.000     0.000 r  u_fifo1/FULL_reg/C
    SLICE_X1Y17          FDRE (Prop_fdre_C_Q)         0.141     0.141 f  u_fifo1/FULL_reg/Q
                         net (fo=10, routed)          0.111     0.252    u_fifo0/FULL_1
    SLICE_X0Y17          LUT6 (Prop_lut6_I3_O)        0.045     0.297 r  u_fifo0/VALID_i_1/O
                         net (fo=1, routed)           0.000     0.297    u_fifo0/VALID_i_1_n_0
    SLICE_X0Y17          FDRE                                         r  u_fifo0/VALID_reg/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/FULL_reg/C
                            (rising edge-triggered cell FDRE)
  Destination:            FSM_sequential_CUR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.314ns  (logic 0.209ns (66.518%)  route 0.105ns (33.482%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X0Y15          FDRE                         0.000     0.000 r  u_fifo0/FULL_reg/C
    SLICE_X0Y15          FDRE (Prop_fdre_C_Q)         0.164     0.164 f  u_fifo0/FULL_reg/Q
                         net (fo=8, routed)           0.105     0.269    u_fifo0/FULL_0
    SLICE_X1Y15          LUT6 (Prop_lut6_I0_O)        0.045     0.314 r  u_fifo0/FSM_sequential_CUR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.314    u_fifo0_n_2
    SLICE_X1Y15          FDRE                                         r  FSM_sequential_CUR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/WPTR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/WPTR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.326ns  (logic 0.186ns (57.085%)  route 0.140ns (42.915%))
  Logic Levels:           2  (FDRE=1 LUT4=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y18          FDRE                         0.000     0.000 r  u_fifo1/WPTR_reg[0]/C
    SLICE_X1Y18          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_fifo1/WPTR_reg[0]/Q
                         net (fo=30, routed)          0.140     0.281    u_fifo1/WPTR[0]
    SLICE_X3Y17          LUT4 (Prop_lut4_I0_O)        0.045     0.326 r  u_fifo1/WPTR[2]_i_1/O
                         net (fo=1, routed)           0.000     0.326    u_fifo1/WPTR[2]_i_1_n_0
    SLICE_X3Y17          FDRE                                         r  u_fifo1/WPTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/RPTR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo0/RPTR_reg[0]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.375ns  (logic 0.183ns (48.860%)  route 0.192ns (51.140%))
  Logic Levels:           2  (FDRE=1 LUT5=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_fifo0/RPTR_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_fifo0/RPTR_reg[0]/Q
                         net (fo=24, routed)          0.192     0.333    u_fifo0/RPTR[0]
    SLICE_X1Y16          LUT5 (Prop_lut5_I4_O)        0.042     0.375 r  u_fifo0/RPTR[0]_i_1/O
                         net (fo=1, routed)           0.000     0.375    u_fifo0/RPTR[0]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  u_fifo0/RPTR_reg[0]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/RPTR_reg[0]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo0/RPTR_reg[1]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.186ns (49.007%)  route 0.194ns (50.993%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X1Y16          FDRE                         0.000     0.000 r  u_fifo0/RPTR_reg[0]/C
    SLICE_X1Y16          FDRE (Prop_fdre_C_Q)         0.141     0.141 r  u_fifo0/RPTR_reg[0]/Q
                         net (fo=24, routed)          0.194     0.335    u_fifo0/RPTR[0]
    SLICE_X1Y16          LUT6 (Prop_lut6_I0_O)        0.045     0.380 r  u_fifo0/RPTR[1]_i_1/O
                         net (fo=1, routed)           0.000     0.380    u_fifo0/RPTR[1]_i_1_n_0
    SLICE_X1Y16          FDRE                                         r  u_fifo0/RPTR_reg[1]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/RPTR_reg[1]/C
                            (rising edge-triggered cell FDRE)
  Destination:            u_fifo1/RPTR_reg[2]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.380ns  (logic 0.246ns (64.811%)  route 0.134ns (35.189%))
  Logic Levels:           2  (FDRE=1 LUT6=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y17          FDRE                         0.000     0.000 r  u_fifo1/RPTR_reg[1]/C
    SLICE_X2Y17          FDRE (Prop_fdre_C_Q)         0.148     0.148 r  u_fifo1/RPTR_reg[1]/Q
                         net (fo=23, routed)          0.134     0.282    u_fifo1/RPTR[1]
    SLICE_X2Y17          LUT6 (Prop_lut6_I1_O)        0.098     0.380 r  u_fifo1/RPTR[2]_i_1__0/O
                         net (fo=1, routed)           0.000     0.380    u_fifo1/RPTR[2]_i_1__0_n_0
    SLICE_X2Y17          FDRE                                         r  u_fifo1/RPTR_reg[2]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/MEM_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_fifo0/DOUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y14          RAMD32                       0.000     0.000 r  u_fifo0/MEM_reg_0_7_6_11/RAMC_D1/CLK
    SLICE_X2Y14          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  u_fifo0/MEM_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    u_fifo0/DOUT0[11]
    SLICE_X2Y14          FDRE                                         r  u_fifo0/DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo0/MEM_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_fifo0/DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y13          RAMD32                       0.000     0.000 r  u_fifo0/MEM_reg_0_7_0_5/RAMC_D1/CLK
    SLICE_X4Y13          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  u_fifo0/MEM_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    u_fifo0/DOUT0[5]
    SLICE_X4Y13          FDRE                                         r  u_fifo0/DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/MEM_reg_0_7_6_11/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_fifo1/DOUT_reg[11]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X4Y17          RAMD32                       0.000     0.000 r  u_fifo1/MEM_reg_0_7_6_11/RAMC_D1/CLK
    SLICE_X4Y17          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  u_fifo1/MEM_reg_0_7_6_11/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    u_fifo1/DOUT0__0[11]
    SLICE_X4Y17          FDRE                                         r  u_fifo1/DOUT_reg[11]/D
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 u_fifo1/MEM_reg_0_7_0_5/RAMC_D1/CLK
                            (rising edge-triggered cell RAMD32)
  Destination:            u_fifo1/DOUT_reg[5]/D
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        0.386ns  (logic 0.386ns (100.000%)  route 0.000ns (0.000%))
  Logic Levels:           1  (RAMD32=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    SLICE_X2Y18          RAMD32                       0.000     0.000 r  u_fifo1/MEM_reg_0_7_0_5/RAMC_D1/CLK
    SLICE_X2Y18          RAMD32 (Prop_ramd32_CLK_O)
                                                      0.386     0.386 r  u_fifo1/MEM_reg_0_7_0_5/RAMC_D1/O
                         net (fo=1, routed)           0.000     0.386    u_fifo1/DOUT0__0[5]
    SLICE_X2Y18          FDRE                                         r  u_fifo1/DOUT_reg[5]/D
  -------------------------------------------------------------------    -------------------





