<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" xml:lang="en" lang="en" dir="ltr">
	<head>
		<meta http-equiv="Content-Type" content="text/html; charset=utf-8" />
		<meta name="keywords" content="IBM POWER,2006,64-bit,AIM alliance,AIX operating system,ALU,ARM architecture,AS/400,AltiVec,Apache Derby,Apple Computer" />
<link rel="shortcut icon"  />
<link rel="search" type="application/opensearchdescription+xml"  />
<link rel="copyright"  />
		<title>IBM POWER - Wikipedia, the free encyclopedia</title>
		<style type="text/css" media="screen,projection">/*<![CDATA[*/ @import "/skins-1.5/monobook/main.css?9"; /*]]>*/</style>
		<link rel="stylesheet" type="text/css" media="print"  />
		<!--[if lt IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE50Fixes.css";</style><![endif]-->
		<!--[if IE 5.5000]><style type="text/css">@import "/skins-1.5/monobook/IE55Fixes.css";</style><![endif]-->
		<!--[if IE 6]><style type="text/css">@import "/skins-1.5/monobook/IE60Fixes.css";</style><![endif]-->
		<!--[if IE 7]><style type="text/css">@import "/skins-1.5/monobook/IE70Fixes.css?1";</style><![endif]-->
		<!--[if lt IE 7]><script type="text/javascript" src="/skins-1.5/common/IEFixes.js"></script>
		<meta http-equiv="imagetoolbar" content="no" /><![endif]-->
		
		<script type= "text/javascript">
			var skin = "monobook";
			var stylepath = "/skins-1.5";

			var wgArticlePath = "/wiki/$1";
			var wgScriptPath = "/w";
			var wgServer = "http://en.wikipedia.org";
                        
			var wgCanonicalNamespace = "";
			var wgNamespaceNumber = 0;
			var wgPageName = "IBM_POWER";
			var wgTitle = "IBM POWER";
			var wgArticleId = 60570;
			var wgIsArticle = true;
                        
			var wgUserName = null;
			var wgUserLanguage = "en";
			var wgContentLanguage = "en";
		</script>
		                
		<script type="text/javascript" src="/skins-1.5/common/wikibits.js?1"><!-- wikibits js --></script>
		<script type="text/javascript" src="/w/index.php?title=-&amp;action=raw&amp;gen=js"><!-- site js --></script>
		<style type="text/css">/*<![CDATA[*/
@import "/w/index.php?title=MediaWiki:Common.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=MediaWiki:Monobook.css&usemsgcache=yes&action=raw&ctype=text/css&smaxage=2678400";
@import "/w/index.php?title=-&action=raw&gen=css&maxage=2678400";
/*]]>*/</style>
		<!-- Head Scripts -->
		<script type="text/javascript" src="/skins-1.5/common/ajax.js"></script>
	</head>
<body  class="mediawiki ns-0 ltr">
	<div id="globalWrapper">
		<div id="column-content">
	<div id="content">
		<a name="top" id="top"></a>
		<div id="siteNotice"><div style="text-align:right; font-size:80%">Your <b><a  class="extiw" title="wikimedia:Fundraising">continued donations</a></b> keep Wikipedia running!&nbsp;&nbsp;&nbsp;&nbsp;</div>
</div>		<h1 class="firstHeading">IBM POWER</h1>
		<div id="bodyContent">
			<h3 id="siteSub">From Wikipedia, the free encyclopedia</h3>
			<div id="contentSub">(Redirected from <a  title="POWER">POWER</a>)</div>
									<div id="jump-to-nav">Jump to: <a >navigation</a>, <a >search</a></div>			<!-- start content -->
			<p><br />
<b>POWER</b> is a <a href="/wiki/RISC.html" title="RISC">RISC</a> <a href="/wiki/Instruction_set_architecture.html" title="Instruction set architecture">instruction set architecture</a> designed by <a href="/wiki/International_Business_Machines.html" title="International Business Machines">IBM</a>. The name is a <a href="/wiki/Backronym.html" title="Backronym">backronym</a> for <i><b>P</b>erformance <b>O</b>ptimization <b>W</b>ith <b>E</b>nhanced <b>R</b>ISC</i>. The POWER architecture was used to develop the <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> architecture, used in later <a href="/wiki/Apple_Macintosh.html" title="Apple Macintosh">Apple Macintosh</a> computers, some IBM workstations, as well as a number of embedded applications.</p>
<p>POWER is also the name of a series of microprocessors that implements the instruction set architecture. The POWER series microprocessors are used as the main CPU in many of IBM's servers, minicomputers, workstations, and supercomputers. The <a href="/wiki/POWER3.html" title="POWER3">POWER3</a> and subsequent microprocessors in the POWER series all implement the full <a href="/wiki/64-bit.html" title="64-bit">64-bit</a> <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> architecture. The POWER3 and above don't implement any of the old POWER instructions that were removed from the ISA when the PowerPC ISA came out or any of the POWER2 extensions such as lfq or stfq.</p>
<p>IBM also is encouraging other developers and manufacturers to use the POWER architecture or any other derivative of it through the <a  class="external text" title="http://www.power.org/">Power.org</a> community; this includes all of PowerPC and Cell.</p>
<p>Appendix E of <a  class="external text" title="ftp://www6.software.ibm.com/software/developer/library/es-ppcbook1.zip">Book I: PowerPC User Instruction Set Architecture</a> of <a  class="external text" title="http://www-128.ibm.com/developerworks/eserver/library/es-archguide-v2.html">PowerPC Architecture Book, Version 2.02</a> describes the differences between the POWER and POWER2 instruction set architectures and the version of the PowerPC instruction set architecture implemented by the POWER5.</p>
<table id="toc" class="toc" summary="Contents">
<tr>
<td>
<div id="toctitle">
<h2>Contents</h2>
</div>
<ul>
<li class="toclevel-1"><a ><span class="tocnumber">1</span> <span class="toctext">History</span></a>
<ul>
<li class="toclevel-2"><a ><span class="tocnumber">1.1</span> <span class="toctext">The 801 project</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.2</span> <span class="toctext">1982 Research Project “Cheetah”</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.3</span> <span class="toctext">The America Project</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.4</span> <span class="toctext">PowerPC</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.5</span> <span class="toctext">POWER2</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.6</span> <span class="toctext">Amazon</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.7</span> <span class="toctext">POWER3</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.8</span> <span class="toctext">POWER4</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.9</span> <span class="toctext">POWER5</span></a></li>
<li class="toclevel-2"><a ><span class="tocnumber">1.10</span> <span class="toctext">POWER6 and POWER7</span></a></li>
</ul>
</li>
<li class="toclevel-1"><a ><span class="tocnumber">2</span> <span class="toctext">The architecture</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">3</span> <span class="toctext">Implementations</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">4</span> <span class="toctext">Derivative CPUs</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">5</span> <span class="toctext">References</span></a></li>
<li class="toclevel-1"><a ><span class="tocnumber">6</span> <span class="toctext">External links</span></a></li>
</ul>
</td>
</tr>
</table>
<p><script type="text/javascript">
//<![CDATA[
 if (window.showTocToggle) { var tocShowText = "show"; var tocHideText = "hide"; showTocToggle(); } 
//]]>
</script></p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: History">edit</a>]</div>
<p><a name="History" id="History"></a></p>
<h2>History</h2>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The 801 project">edit</a>]</div>
<p><a name="The_801_project" id="The_801_project"></a></p>
<h3>The 801 project</h3>
<p>In 1974, <a href="/wiki/IBM.html" title="IBM">IBM</a> started a project with a design objective of creating a large telephone-switching network with a potential capacity to deal with at least 300 calls per second. It was projected that 20,000 machine instructions would be required to handle each call while maintaining a real-time response, so a processor speed 12 MIPS was deemed necessary. This requirement was extremely ambitious for the time, but it was realised that much of the complexity of contemporary CPUs could be dispensed with, since this machine would need only to perform I/O, branches, add register-register, move data between registers and memory, and would have no need for special instructions to perform heavy arithmetic.</p>
<p>This simple design philosophy, whereby each step of a complex operation is specified explicitly by a single machine instruction, and all instructions are required to complete in the same constant time, would later come to be known as <a href="/wiki/RISC.html" title="RISC">RISC</a>.</p>
<p>By 1975 the telephone switch project was canceled without a prototype. From the estimates from simulations produced in the project's first year, however, it looked as if the processor being designed for this project could be a very promising general-purpose processor, so work continued at <a href="/wiki/Thomas_J._Watson_Research_Center.html" title="Thomas J. Watson Research Center">Thomas J. Watson Research Center</a> building #801, on the "<a href="/wiki/IBM_801.html" title="IBM 801">801</a>" project.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: 1982 Research Project “Cheetah”">edit</a>]</div>
<p><a name="1982_Research_Project_.E2.80.9CCheetah.E2.80.9D"></a></p>
<h3>1982 Research Project “Cheetah”</h3>
<p>For 2 years at the Watson Research Center the superscalar limits of the “801” design were explored, such as the feasibility of implementing the “801” design using multiple functional units to improve performance, similar to what had been done in the IBM <a href="/wiki/System/360.html" title="System/360">System/360</a> Model 91 and the <a href="/wiki/CDC_6600.html" title="CDC 6600">CDC 6600</a> (although the Model 91 had been based on a CISC design). To determine if a RISC machine could maintain multiple instructions per cycle, or what design changes need to be made to the “801” design to allow for a multiple-execution-unit “801” design.</p>
<p>To increase performance “Cheetah” had separate branch, fixed-point, and floating-point execution units. Many changes were made to the “801” design to allow for a multiple-execution-unit design. "Cheetah" was originally planned to be manufactured using <a href="/wiki/Bipolar_junction_transistor.html" title="Bipolar junction transistor">bipolar</a> <a href="/wiki/Emitter_coupled_logic.html" title="Emitter coupled logic">ECL</a> technology, but by 1984 <a href="/wiki/CMOS.html" title="CMOS">CMOS</a> afforded an increase in the level of circuit integration while improving transistor-logic performance.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The America Project">edit</a>]</div>
<p><a name="The_America_Project" id="The_America_Project"></a></p>
<h3>The America Project</h3>
<p>In 1985, research on a second-generation RISC architecture started at the IBM Thomas J. Watson Research Center, producing the "AMERICA architecture"; in 1986, IBM Austin started developing the <a href="/wiki/RS/6000.html" title="RS/6000">RS/6000</a> series, based on that architecture.</p>
<p>In 1990, the first computers from IBM to incorporate the POWER Architecture were called the "RISC System/6000" or RS/6000. These RS/6000 computers were divided into two classes, <a href="/wiki/Workstation.html" title="Workstation">workstations</a> and <a href="/wiki/Server_%28computing%29.html" title="Server (computing)">servers</a>, and hence introduced as the POWERstation and POWERserver. The RS/6000 CPU, called the RIOS (later "RIOS I" or "<a  class="new" title="POWER1">POWER1</a>") was composed of 11 discrete chips - instruction cache, fixed-point unit, floating-point unit, 4 data cache units, storage control unit, 2 input/output units, and clock.</p>
<p>A single-chip implementation of RIOS, RSC (for "<a href="/wiki/RISC_Single_Chip.html" title="RISC Single Chip">RISC Single Chip</a>"), was developed for lower-end RS/6000's; the first machines using RSC were released in 1992.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: PowerPC">edit</a>]</div>
<p><a name="PowerPC" id="PowerPC"></a></p>
<h3>PowerPC</h3>
<p><i>Main article: <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a></i></p>
<p>IBM realized that they might be able to make POWER a high-volume architecture by making and selling chips to other system manufacturers. They approached <a href="/wiki/Apple_Computer.html" title="Apple Computer">Apple</a> with the goal of collaborating on the development of a family of single-chip microprocessors based on the POWER architecture. Soon after, Apple, as one of <a href="/wiki/Motorola.html" title="Motorola">Motorola</a>'s largest customers of desktop-class microprocessors, asked Motorola to join the discussions because of their long relationship, their more extensive experience with manufacturing high-volume microprocessors than IBM and to serve as a second source for the <a href="/wiki/Microprocessor.html" title="Microprocessor">microprocessors</a>. This three-way collaboration became known as the <a href="/wiki/AIM_alliance.html" title="AIM alliance">AIM alliance</a>, for <b>A</b>pple, <b>I</b>BM, <b>M</b>otorola.</p>
<p>The result of this was the <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> architecture, a modified version of the POWER architecture. The PowerPC architecture added single-precision floating point instructions and general register-to-register multiply and divide instructions, and removed some POWER features such as the specialized multiply and divide instructions using the MQ register. It also added a 64-bit version of the architecture.</p>
<p>The first PowerPC chip was the <a href="/wiki/PowerPC_601.html" title="PowerPC 601">PowerPC 601</a>, based on the RSC. See the <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> page for more information on PowerPC.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: POWER2">edit</a>]</div>
<p><a name="POWER2" id="POWER2"></a></p>
<h3>POWER2</h3>
<p>In 1993, IBM came out with a successor to the original RIOS/POWER1 processor, the <a href="/wiki/POWER2.html" title="POWER2">POWER2</a>. It added a second fixed-point unit and a second <a href="/wiki/FPU.html" title="FPU">floating-point unit</a>. New instructions were also added to the instruction set:</p>
<ul>
<li>Quad-word storage instructions. The quad-word load instruction moves two adjacent double-precision values into two adjacent floating-point registers.</li>
<li>Hardware square root instruction.</li>
<li>Floating-point to integer conversion instructions.</li>
</ul>
<p>In 1996, they came out with a single-chip implementation of POWER2, P2SC ("POWER2 Super Chip").</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Amazon">edit</a>]</div>
<p><a name="Amazon" id="Amazon"></a></p>
<h3>Amazon</h3>
<p>In 1990, the <a href="/wiki/AS/400.html" title="AS/400">AS/400</a> engineering team at IBM were designing a RISC instruction set to replace the CISC instruction set of the existing AS/400 computers. Their original design was a variant of the existing "IMPI" instruction set, extended to 64-bits and given some RISC instructions to speed up the more computationally intensive commercial applications that were being put on AS/400's. IBM management wanted them to use PowerPC, but they resisted, arguing that PowerPC wasn't adequate for the commercial applications on the AS/400. Eventually, an extension to the PowerPC instruction set, called "Amazon", was developed.</p>
<p>At the same time, the RS/6000 developers didn't want to use PowerPC processors for their high-end machines, believing that they needed some of the capabilities in the POWER2 instruction set not present in PowerPC. Amazon was extended to support those features as well, so that processors could be designed for use in both high-end RS/6000 and AS/400 machines.</p>
<p>The project to develop the first such processor was "Belatrix" (the name of a star in the Orion constellation, also called the "Amazon Star"). The Belatrix project was very ambitious, and was eventually terminated. IBM Austin (the home of the RS/6000's) then started developing a 64-bit PowerPC processor with the POWER2 extensions, the POWER3, IBM Rochester (the home of the AS/400's) started developing the first of the high-end 64-bit PowerPC processors with AS/400 extensions, and IBM Endicott started developing a low-end single-chip PowerPC processor with AS/400 extensions.</p>
<p>The "Muskie" high-end multi-chip AS/400 PowerPC processor and "Cobra" single-chip AS/400 PowerPC processor came out in 1995.</p>
<p>In 1997, the "Apache" processor, developed at IBM Rochester, was released. It was used in RS/6000's under the name <a href="/wiki/RS64.html" title="RS64">RS64</a>, and in AS/400's as well, as were its RS64 successors.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: POWER3">edit</a>]</div>
<p><a name="POWER3" id="POWER3"></a></p>
<h3>POWER3</h3>
<p>In 1997, <a href="/wiki/POWER3.html" title="POWER3">POWER3</a> was released. It was originally called the PowerPC 630 but some executive had said there was going to be another POWER so it was renamed<sup title="The text in the vicinity of this tag needs citation." class="noprint">[<a  title="Wikipedia:Citing sources"><i>citation&#160;needed</i></a>]</sup>. It implemented the 64-bit PowerPC instruction set, including all of the optional instructions of the ISA (at the time), and had two floating-point units, three fixed-point units, and two load-store units. All subsequent POWER processors implemented the full 32-bit and 64-bit PowerPC instruction sets, so that there were no longer any IBM processors that implemented only POWER or only POWER2.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: POWER4">edit</a>]</div>
<p><a name="POWER4" id="POWER4"></a></p>
<h3>POWER4</h3>
<p>In 2001, <a href="/wiki/POWER4.html" title="POWER4">POWER4</a> was released. It was, again, a full 64-bit PowerPC processor; it also had the AS/400 extensions, and was used in both RS/6000 and AS/400 systems, replacing both POWER3 and the RS64 processors. There was a new ISA release at this point called the PowerPC2.00 ISA which added a couple of extensions to the ISA, like a mfcr that also took a field argument.</p>
<p>In 2002, the <a href="/wiki/PowerPC_G5.html" title="PowerPC G5">PowerPC 970</a>, derived from POWER4, with an added VMX (<a href="/wiki/AltiVec.html" title="AltiVec">AltiVec</a>) unit, was released; it was used in Apple <a href="/wiki/Power_Mac_G5.html" title="Power Mac G5">Power Mac G5</a> systems, the first 64-bit Macintosh systems, as well as in RS/6000's.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: POWER5">edit</a>]</div>
<p><a name="POWER5" id="POWER5"></a></p>
<h3>POWER5</h3>
<p>In 2005, <a href="/wiki/POWER5.html" title="POWER5">POWER5</a> was released. It is a <a href="/wiki/Multi-core_%28computing%29.html" title="Multi-core (computing)">dual-core</a> processor with support for <a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">simultaneous multithreading</a> with two threads, so it implements 4 logical processors. The POWER5 added more instructions to the ISA and there was a release of the ISA called PowerPC2.01.</p>
<p>The POWER5+ added even more instructions and there was a new release of the ISA 2.02.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: POWER6 and POWER7">edit</a>]</div>
<p><a name="POWER6_and_POWER7" id="POWER6_and_POWER7"></a></p>
<h3>POWER6 and POWER7</h3>
<p><a href="/wiki/POWER6.html" title="POWER6">POWER6</a> and <a href="/wiki/POWER7.html" title="POWER7">POWER7</a> are successors to POWER5, and are currently under development. POWER6 adds VMX to the POWER series; this is the biggest change to POWER series of processor since the POWER3 change over to PowerPC64.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: The architecture">edit</a>]</div>
<p><a name="The_architecture" id="The_architecture"></a></p>
<h2>The architecture</h2>
<div class="thumb tright">
<div style="width:302px;"><a  class="internal" title="POWER Architecture history"><img src="http://upload.wikimedia.org/wikipedia/en/thumb/8/86/POWERhistoryfamilydiagram.png/300px-POWERhistoryfamilydiagram.png" alt="POWER Architecture history" width="300" height="132" longdesc="/wiki/Image:POWERhistoryfamilydiagram.png" /></a>
<div class="thumbcaption">
<div class="magnify" style="float:right"><a  class="internal" title="Enlarge"><img src="/skins-1.5/common/images/magnify-clip.png" width="15" height="11" alt="Enlarge" /></a></div>
POWER Architecture history</div>
</div>
</div>
<p>The POWER design is descended directly from the earlier 801 CPU, widely considered to be the first true RISC chip design. The 801 was used in a number of applications inside IBM hardware, but did not become publicly known until they released the poorly-performing <a href="/wiki/IBM_PC/RT.html" title="IBM PC/RT">IBM PC/RT</a> in the mid-1980s.</p>
<p>At about the same time the PC/RT was being released, IBM started the <i>America Project</i>, to design the most powerful CPU on the market. They were interested primarily in fixing two problems in the 801 design:</p>
<ul>
<li>the 801 required all instructions to complete in one <a href="/wiki/Clock_cycle.html" title="Clock cycle">clock cycle</a>, which eliminated <a href="/wiki/Floating_point.html" title="Floating point">floating point</a> instructions</li>
<li>although the decoder was <a href="/wiki/Pipeline_%28computer%29.html" title="Pipeline (computer)">pipelined</a> as a side effect of these single-cycle operations, they didn't use <a href="/wiki/Superscalar.html" title="Superscalar">superscalar</a> effects</li>
</ul>
<p><a href="/wiki/Floating_point.html" title="Floating point">Floating point</a> became a focus for the America Project, and IBM was able to use new algorithms developed in the early 1980s that could support 64-bit double-precision multiplies and divides in a single cycle. The FPU portion of the design was separate from the instruction decoder and integer parts, allowing the decoder to send instructions to both the <a href="/wiki/Floating_point_unit.html" title="Floating point unit">FPU</a> and <a href="/wiki/ALU.html" title="ALU">ALU</a> (integer) <a href="/wiki/Execution_unit.html" title="Execution unit">execution units</a> at the same time. IBM complemented this with a complex instruction decoder which could be fetching one instruction, decoding another, and sending one to the <a href="/wiki/ALU.html" title="ALU">ALU</a> and <a href="/wiki/Floating_point_unit.html" title="Floating point unit">FPU</a> at the same time, resulting in one of the first <a href="/wiki/Superscalar.html" title="Superscalar">superscalar</a> CPU designs in use.</p>
<p>The system used thirty-two 32-bit <a href="/wiki/Integer.html" title="Integer">integer</a> <a href="/wiki/Processor_register.html" title="Processor register">registers</a> and another thirty-two 64-bit floating point registers, each in their own unit. The branch unit also included a number of "private" registers for its own use, including the <a href="/wiki/Program_counter.html" title="Program counter">program counter</a>.</p>
<p>The 801 was a simple design, and an overcorrection to its simplicity resulted in the POWER design being more complex than most RISC CPUs. For instance, the POWER (and PowerPC) <a href="/wiki/Instruction_set.html" title="Instruction set">instruction set</a> includes over 100 op-codes of variable length, many of which are variations on others. This compares (for instance) with the <a href="/wiki/ARM_architecture.html" title="ARM architecture">ARM</a> which has only 34 instructions.</p>
<p>Another interesting feature of the architecture is a <i>virtual address</i> system which maps all addresses into a 52-bit space. In this way applications can share memory in a "flat" 32-bit space, and all of the programs can have different blocks of 32-bits each.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Implementations">edit</a>]</div>
<p><a name="Implementations" id="Implementations"></a></p>
<h2>Implementations</h2>
<p>The first <b><a  class="new" title="POWER1">POWER1</a></b> CPUs consisted of three units; branch, integer and floating point. These were wired together on a largish motherboard to produce a single system. POWER1 was used primarily in the <a href="/wiki/RS/6000.html" title="RS/6000">RS/6000</a> series of workstations. The RSC was a single-chip version of POWER1 (the "SC" stands for "Single Chip"), also used in RS/6000's.</p>
<p><b><a href="/wiki/POWER2.html" title="POWER2">POWER2</a></b> was a product-improved POWER1 and was the longest-lived of the POWER series, released in 1993 and still used five years later. It added a second floating-point unit, 256 KiB of cache and 128-bit floating point math.</p>
<p><b><a href="/wiki/POWER3.html" title="POWER3">POWER3</a></b> followed in 1998, moving to a full <a href="/wiki/64-bit.html" title="64-bit">64-bit</a> implementation, while remaining completely compatible with the POWER instruction set. This had been one of the goals of the PowerPC project and the POWER3 was the first of the IBM processors to take advantage of it. It also added a third <a href="/wiki/Arithmetic_logic_unit.html" title="Arithmetic logic unit">ALU</a> and a second instruction decoder, for a total of eight functional units.</p>
<p>The <b><a href="/wiki/POWER4.html" title="POWER4">POWER4</a></b> series places two complete CPU cores (otherwise similar to the POWER3) on a single chip, speeds it up, and adds high-speed connections to up to three additional pairs of POWER4 CPUs. They can be placed together on a <a href="/wiki/Motherboard.html" title="Motherboard">motherboard</a> to produce an 8-CPU <a href="/wiki/Symmetric_multiprocessing.html" title="Symmetric multiprocessing">SMP</a> building block. When processing requires high throughput instead of high code complexity, one of a pair of cores can be turned off so that the remaining cores have the entire bus and <a href="/wiki/L3_cache.html" title="L3 cache">L3 cache</a> to themselves. The POWER4, even in single form, is considered by many to be the most powerful CPU available.</p>
<p>In 2003, IBM introduced a "very heavy modified" single CPU core version of the POWER4 called the <a href="/wiki/PowerPC_970.html" title="PowerPC 970">PowerPC 970</a>. It was employed in a generation of <a href="/wiki/Apple_Computer.html" title="Apple Computer">Apple</a> desktop computers, the <a href="/wiki/Power_Mac_G5.html" title="Power Mac G5">G5</a>.</p>
<p>IBM rolled out the <b><a href="/wiki/POWER5.html" title="POWER5">POWER5</a></b> processor in 2004. The 1.9 GHz version posted the highest <a href="/wiki/Uniprocessor.html" title="Uniprocessor">uniprocessor</a> <a href="/wiki/SPECfp.html" title="SPECfp">SPECfp</a> score of any shipping chip. The POWER5 powers the i5 and p5 eServers. Improvements in the POWER5 over the POWER4 include: a larger L2 cache, a memory controller on the chip, <a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">simultaneous multithreading</a> which appears to the operating system as multiple CPUs, advanced power management, dedicated single-tasking mode, <a href="/wiki/Hypervisor.html" title="Hypervisor">Hypervisor</a> (virtualization technology), and eFuse (hardware re-routing around faults). <a href="/wiki/Ravi_Arimilli.html" title="Ravi Arimilli">Ravi Arimilli</a>, IBM's chief microprocessor designer has said: "The POWER5 chip is more of a midrange design that can drive up to the high end and then down to things like blades." IBM servers built with the POWER5 processor offer virtualization features: logical partitioning and micro partitioning. Up to ten LPARs (logical partitions) can be created for each CPU, the biggest 64-Way system can run 256 independent operating systems. Memory, CPU-Power and I/O can be dynamically moved between partitions. <i>See also</i> <a href="/wiki/Linux_on_Power.html" title="Linux on Power">Linux on Power</a>.</p>
<p><a href="/wiki/As_of_2005.html" title="As of 2005">As of 2005</a>, development of <b><a href="/wiki/POWER6.html" title="POWER6">POWER6</a></b> and <b><a href="/wiki/POWER7.html" title="POWER7">POWER7</a></b> variants is underway.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: Derivative CPUs">edit</a>]</div>
<p><a name="Derivative_CPUs" id="Derivative_CPUs"></a></p>
<h2>Derivative CPUs</h2>
<p>The first <a href="/wiki/PowerPC.html" title="PowerPC">PowerPC</a> processor, the <a href="/wiki/PowerPC_601.html" title="PowerPC 601">PowerPC 601</a>, was essentially an RSC CPU with some of the more basic instructions emulated in <a href="/wiki/Microcode.html" title="Microcode">microcode</a>, using a bus interface based on the <a href="/wiki/Motorola_88000.html" title="Motorola 88000">Motorola 88000</a> design. This allowed IBM to use the CPU in a number of workstation machines, changing only the motherboard. Since then the PowerPC and POWER architectures have diverged somewhat, but remain mostly compatible at the instruction level.</p>
<p>The IBM <a href="/wiki/RS64.html" title="RS64">RS64</a> family of processors is based on PowerPC (and thus POWER) and has been used in the <a href="/wiki/RS/6000.html" title="RS/6000">RS/6000</a> and <a href="/wiki/AS/400.html" title="AS/400">AS/400</a> product lines. It is optimized for commercial workloads, and does not have the floating point power expected in the POWER line. It was replaced by the POWER4.</p>
<p>The IBM "Gekko" processor is a modified <a href="/wiki/PowerPC_G3.html" title="PowerPC G3">PowerPC 750CXe</a>, used in the <a href="/wiki/Nintendo_GameCube.html" title="Nintendo GameCube">Nintendo GameCube</a>. IBM is developing a PowerPC processor for the successor to the GameCube, <a href="/wiki/Wii.html" title="Wii">Wii</a>.</p>
<p>The <a href="/wiki/Cell_%28microprocessor%29.html" title="Cell (microprocessor)">Cell processor</a> is also derived from the POWER architecture with a simple, high frequency, <a href="/wiki/Simultaneous_multithreading.html" title="Simultaneous multithreading">multithreaded</a> core, coupled to eight independent <a href="/wiki/Vector_processor.html" title="Vector processor">vector processors</a>. Intended to power the <a href="/wiki/Sony.html" title="Sony">Sony</a> <a href="/wiki/PlayStation_3.html" title="PlayStation 3">PlayStation 3</a>, the Cell appears to dramatically outperform -- albeit only at very specific tasks -- all desktop processors on the market today, and has generated intense interest in the industry.</p>
<p>The <a href="/wiki/Xbox_360.html" title="Xbox 360">Xbox 360</a>, the latest generation of <a href="/wiki/Microsoft.html" title="Microsoft">Microsoft</a>'s gaming console, uses triple-core PowerPC <a href="/wiki/Xenon_%28processor%29.html" title="Xenon (processor)">"Xenon" processor</a> clocked at 3.2 GHz <sup id="_ref-0" class="reference"><a  title="">[1]</a></sup>.</p>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: References">edit</a>]</div>
<p><a name="References" id="References"></a></p>
<h2>References</h2>
<ul>
<li><a  class="external text" title="http://domino.research.ibm.com/tchjr/journalindex.nsf/ResVolumes?OpenView&amp;Start=1&amp;Count=1000&amp;Expand=16.1#16.1">IBM Journal of R&amp;D, Volume 34, Issue 1 (1990)</a> - IBM Journal of Research and Development issue on the original RS/6000</li>
<li><cite style="font-style:normal">John Cocke and Victoria Markstein (1990). "<a  class="external text" title="http://www.research.ibm.com/journal/rd/341/ibmrd3401C.pdf">The evolution of RISC technology at IBM</a>". <i>IBM Journal of Research and Development</i> <b>34</b> (1): 4-11. <a href="/wiki/International_Standard_Serial_Number.html" title="International Standard Serial Number">ISSN</a> <a  class="external text" title="http://dispatch.opac.ddb.de/DB=1.1/LNG=EN/CMD?ACT=SRCHA&amp;IKT=8&amp;TRM=0018-8646">0018-8646</a>. Retrieved on <a href="/wiki/2006.html" title="2006">2006</a>-<a href="/wiki/July_21.html" title="July 21">07-21</a>.</cite></li>
<li>Anderson, S.; Bell, R.; Hague, J.; et al. (1998). "<i><a  class="external text" title="http://www.redbooks.ibm.com/pubs/pdfs/redbooks/sg245155.pdf">RS/6000 Scientific and Technical Computing: POWER3 Introduction and Tuning Guide</a></i>". IBM Corp.  - gives more information about POWER1, POWER2, and POWER3</li>
<li><cite class="book" style="font-style:normal">Soltis, Frank G. (1997). <i>Inside the AS/400: Featuring the AS/400e Series, 2nd Edition</i>. 29th Street Press, pp.13-48. <a  class="internal">ISBN 1-882419-66-9</a>.</cite></li>
<li><a  class="external text" title="http://www.ibm.com/servers/eserver/pseries/hardware/whitepapers/power/ppc_arch.html">PowerPC Architecture</a>, an IBM article giving POWER and PowerPC history</li>
<li><a  class="external text" title="http://www.ibm.com/servers/eserver/pseries/hardware/whitepapers/power/ppc_601.html">PowerPC 601 Microprocessor</a>, an IBM white paper on the 601</li>
</ul>
<ol class="references">
<li id="_note-0"><b><a  title="">^</a></b> <a  class="external text" title="http://www-128.ibm.com/developerworks/power/library/pa-fpfxbox/">IBM Developerworks - Xenon processor reference</a></li>
</ol>
<div class="editsection" style="float:right;margin-left:5px;">[<a  title="Edit section: External links">edit</a>]</div>
<p><a name="External_links" id="External_links"></a></p>
<h2>External links</h2>
<ul>
<li><a  class="external text" title="http://www.ibm.com/chips/power/">IBM Power Architecture</a> - Official IBM website</li>
<li><a  class="external text" title="http://www.ibm.com/systems/linux/power/">Linux on Power</a></li>
<li><a  class="external text" title="http://www.ibm.com/collaboration/wiki/display/LinuxP/">Linux on Power WIKI</a></li>
<li><a  class="external text" title="http://www.ibm.com/developerworks/power">IBM Power Architecture weekly magazine</a></li>
<li><a  class="external text" title="http://www.power.org/">Power.org</a></li>
<li><a  class="external text" title="http://www.ibm.com/developerworks/power/library/pa-powerppl/">POWER to the people</a> - an IBM history of POWER and PowerPC</li>
<li><a  class="external text" title="http://www.the400squadron.com/amug/200406/NotPowerPC.htm">When Is PowerPC Not PowerPC?</a> - History of the POWER Architecture by <a href="/wiki/Frank_Soltis.html" title="Frank Soltis">Frank Soltis</a></li>
<li><a  class="external text" title="http://www.nersc.gov/vendor_docs/ibm/asm/migrating_source.htm#be6c5d1351jeff">Migrating Source Programs</a></li>
<li><a  class="external text" title="http://www-128.ibm.com/developerworks/library/pa-expert1.html">Meet the experts: John McCalpin</a> - interesting discussion on power5 and beyond</li>
</ul>
<p><br /></p>
<div style="clear:both;" class="NavFrame">
<div class="NavHead" style="background-color:#CCCCFF;"><b><a href="/wiki/IBM.html" title="IBM">IBM</a></b></div>
<div class="NavContent" style="font-size:90%;">
<p><b>Hardware Products</b>: <a href="/wiki/Cell_microprocessor.html" title="Cell microprocessor">Cell microprocessor</a> | <a href="/wiki/Apache_Derby.html" title="Apache Derby">Cloudscape</a> | <a href="/wiki/IBM_mainframe.html" title="IBM mainframe">Mainframe</a> | <a href="/wiki/IBM_PC.html" title="IBM PC">PC</a> | <strong class="selflink">POWER</strong><br />
<b>Software Products</b>: <a href="/wiki/AIX_operating_system.html" title="AIX operating system">AIX</a> | <a href="/wiki/IBM_DB2.html" title="IBM DB2">DB2</a> | <a href="/wiki/Lotus_Notes.html" title="Lotus Notes">Lotus Notes</a> | <a href="/wiki/OS/2.html" title="OS/2">OS/2</a> | <a href="/wiki/WebSphere.html" title="WebSphere">WebSphere</a> | <a href="/wiki/IBM_Workplace.html" title="IBM Workplace">Workplace</a><br />
<b>See also</b>: <a href="/wiki/IBM_India.html" title="IBM India">IBM India</a> | <a href="/wiki/IBM_PC_compatible.html" title="IBM PC compatible">IBM PC compatible</a> | <a href="/wiki/IBM_Public_License.html" title="IBM Public License">IBM Public License</a> | <a href="/wiki/List_of_IBM_acquisitions_and_spinoffs.html" title="List of IBM acquisitions and spinoffs">List of IBM acquisitions and spinoffs</a> | <a href="/wiki/List_of_IBM_products.html" title="List of IBM products">List of IBM products</a></p>
<p><b>Annual Revenue</b>: <a  class="image" title=""><img src="http://upload.wikimedia.org/wikipedia/commons/thumb/5/50/Green_Arrow_Up.svg/10px-Green_Arrow_Up.svg.png" alt="" width="10" height="10" longdesc="/wiki/Image:Green_Arrow_Up.svg" /></a>$91.1 billion <a href="/wiki/USD.html" title="USD">USD</a> (<a href="/wiki/Fiscal_year.html" title="Fiscal year">FY</a> 2005) | <b>Employees</b>: 329,373 (2005) | <b>Stock Symbol</b>: <a href="/wiki/New_York_Stock_Exchange.html" title="New York Stock Exchange">NYSE</a>: <a  class="external text" title="http://www.nyse.com/about/listed/lcddata.html?ticker=IBM">IBM</a> | <b>Website</b>: <a  class="external text" title="http://www.ibm.com">www.ibm.com</a></p>
</div>
</div>

<!-- 
Pre-expand include size: 9627 bytes
Post-expand include size: 3793 bytes
Template argument size: 2182 bytes
Maximum: 2048000 bytes
-->

<!-- Saved in parser cache with key enwiki:pcache:idhash:60570-0!1!0!default!!en!2 and timestamp 20060910140835 -->
<div class="printfooter">
Retrieved from "<a </div>
			<div id="catlinks"><p class='catlinks'><a  title="Special:Categories">Categories</a>: <span dir='ltr'><a  title="Category:Articles with unsourced statements">Articles with unsourced statements</a></span> | <span dir='ltr'><a  title="Category:IBM hardware">IBM hardware</a></span> | <span dir='ltr'><a  title="Category:Microprocessors">Microprocessors</a></span> | <span dir='ltr'><a  title="Category:POWER architecture">POWER architecture</a></span></p></div>			<!-- end content -->
			<div class="visualClear"></div>
		</div>
	</div>
		</div>
		<div id="column-one">
	<div id="p-cactions" class="portlet">
		<h5>Views</h5>
		<ul>
				 <li id="ca-nstab-main" class="selected"><a href="/wiki/IBM_POWER.html">Article</a></li>
				 <li id="ca-talk"><a >Discussion</a></li>
				 <li id="ca-edit"><a >Edit this page</a></li>
				 <li id="ca-history"><a >History</a></li>
		</ul>
	</div>
	<div class="portlet" id="p-personal">
		<h5>Personal tools</h5>
		<div class="pBody">
			<ul>
				<li id="pt-login"><a >Sign in / create account</a></li>
			</ul>
		</div>
	</div>
	<div class="portlet" id="p-logo">
		<a style="background-image: url(/images/wiki-en.png);" href="/wiki/Main_Page.html" title="Main Page"></a>
	</div>
	<script type="text/javascript"> if (window.isMSIE55) fixalpha(); </script>
		<div class='portlet' id='p-navigation'>
		<h5>Navigation</h5>
		<div class='pBody'>
			<ul>
				<li id="n-mainpage"><a href="/wiki/Main_Page.html">Main Page</a></li>
				<li id="n-portal"><a >Community Portal</a></li>
				<li id="n-Featured-articles"><a >Featured articles</a></li>
				<li id="n-currentevents"><a >Current events</a></li>
				<li id="n-recentchanges"><a >Recent changes</a></li>
				<li id="n-randompage"><a >Random article</a></li>
				<li id="n-help"><a >Help</a></li>
				<li id="n-contact"><a >Contact Wikipedia</a></li>
				<li id="n-sitesupport"><a >Donations</a></li>
			</ul>
		</div>
	</div>
		<div id="p-search" class="portlet">
		<h5><label for="searchInput">Search</label></h5>
		<div id="searchBody" class="pBody">
			<form action="/wiki/Special:Search" id="searchform"><div>
				<input id="searchInput" name="search" type="text" accesskey="f" value="" />
				<input type='submit' name="go" class="searchButton" id="searchGoButton"	value="Go" />&nbsp;
				<input type='submit' name="fulltext" class="searchButton" value="Search" />
			</div></form>
		</div>
	</div>
	<div class="portlet" id="p-tb">
		<h5>Toolbox</h5>
		<div class="pBody">
			<ul>
				<li id="t-whatlinkshere"><a >What links here</a></li>
				<li id="t-recentchangeslinked"><a >Related changes</a></li>
<li id="t-upload"><a >Upload file</a></li>
<li id="t-specialpages"><a >Special pages</a></li>
				<li id="t-print"><a >Printable version</a></li>				<li id="t-permalink"><a >Permanent link</a></li><li id="t-cite"><a >Cite this article</a></li>			</ul>
		</div>
	</div>
	<div id="p-lang" class="portlet">
		<h5>In other languages</h5>
		<div class="pBody">
			<ul>
				<li class="interwiki-de"><a >Deutsch</a></li>
				<li class="interwiki-es"><a >Español</a></li>
				<li class="interwiki-fr"><a >Français</a></li>
				<li class="interwiki-it"><a >Italiano</a></li>
				<li class="interwiki-ja"><a >日本語</a></li>
				<li class="interwiki-pl"><a >Polski</a></li>
				<li class="interwiki-ru"><a >Русский</a></li>
				<li class="interwiki-zh"><a >中文</a></li>
			</ul>
		</div>
	</div>
		</div><!-- end of the left (by default at least) column -->
			<div class="visualClear"></div>
			<div id="footer">
				<div id="f-poweredbyico"><a ><img src="/skins-1.5/common/images/poweredby_mediawiki_88x31.png" alt="MediaWiki" /></a></div>
				<div id="f-copyrightico"><a ><img src="/images/wikimedia-button.png" border="0" alt="Wikimedia Foundation"/></a></div>
			<ul id="f-list">
				<li id="lastmod"> This page was last modified 12:40, 9 September 2006.</li>
				<li id="copyright">All text is available under the terms of the <a class='internal'  title="Wikipedia:Text of the GNU Free Documentation License">GNU Free Documentation License</a>. (See <b><a class='internal'  title="Wikipedia:Copyrights">Copyrights</a></b> for details.) <br /> Wikipedia&reg; is a registered trademark of the Wikimedia Foundation, Inc.<br /></li>
				<li id="privacy"><a  title="wikimedia:Privacy policy">Privacy policy</a></li>
				<li id="about"><a  title="Wikipedia:About">About Wikipedia</a></li>
				<li id="disclaimer"><a  title="Wikipedia:General disclaimer">Disclaimers</a></li>
			</ul>
		</div>
		
	
		<script type="text/javascript">if (window.runOnloadHook) runOnloadHook();</script>
</div>
<!-- Served by srv18 in 0.171 secs. --></body></html>
