<!doctype html>
<html><!-- InstanceBegin template="/Templates/en.dwt" codeOutsideHTMLIsLocked="false" -->
	<head>
		<!--声明当前的页面的编码集-->
		<meta charset="utf-8"/>
		<!-- InstanceBeginEditable name="head" --> 
  <title>Generation 3 USRP Build Documentation</title> 
  <meta name="Description" content="The company's main business software-defined radio, cognitive radio, the Universal Software Radio, USRP design and sales." /> 
  <meta name="Keywords" content="" /> 
  <!-- InstanceEndEditable -->
		<meta name="renderer" content="webkit">
		<meta http-equiv="X-UA-Compatible" content="IE=edge,chrome=1" >
        <link rel="stylesheet" type="text/css" href="../../../css/general.css"/>
        <link rel="shortcut icon" href="../../../../favicon.ico" type="image/x-icon" />
		<!-- InstanceBeginEditable name="link" --> 
  <link rel="stylesheet" type="text/css" href="../../../css/css.css" /> 
  <!-- InstanceEndEditable -->
	</head>
<body>
	<div class="show">
    	<!--head start-->
        <div class="head">
            <div class="top-wraper">
	       		<div class="top">
	        		<span class="top-name">MicroElectronics (Beijing), Inc.</span>
	        		<span class="top-tel"><a href="../../../../index.html">中文版</a>&nbsp;&nbsp;|&nbsp;&nbsp;English</span>
				</div>
        	</div>
            <div class="head-bottom">
                <a class="logo" href="../../../index.html"></a>
                <div class="head_right">
                    <ul>
                        <li><a href="../../product/usrp_x_xilie.html">USRP X Series</a></li>
                        <li><a href="../../product/usrp_wangkou_xilie.html">USRP Networked Series</a></li>
                        <li class="HRT_right"><a href="../../product/usrp_ziban_xilie.html">Daughterboards</a></li>
                    </ul>
                </div>
            </div>
        </div>
		<!--menu-->
		<div class="menus">
			<ul class="menu">
				<li><a class="menu_son" href="../../../index.html">Home</a></li>
				<li><a class="menu_son" href="../../product/product.html">Products</a></li>
				<li><a class="menu_son" href="../../software/software.html">SDR Software</a></li>
				<li><a class="menu_son" href="../faq.html">Documents</a></li>
				<li><a class="menu_son" href="../../applications/applications.html">Applications</a></li>
				<li><a class="menu_son" href="../../contact_us/contact_us.html">Contact Us</a></li>
				<li><a class="menu_son menu_6" href="../../join_us/join_us.html">About Us</a></li>
			</ul>
		</div>
        <!--head end-->
        
        <!-- InstanceBeginEditable name="content" --> 
   <div class="faq_mingxi"> 
    <div class="middle"> 
     <div class="tab"> 
      <a href="../faq.html">Documents</a> &raquo; 
      <span>Generation 3 USRP Build Documentation</span>
     </div> 
     <div class="content box_shadow"> 
      <div class="box"> 
       <p class="content_title">Generation 3 USRP Build Documentation</p> 
       <hr /> 
       <div class="contents"> 
        <div class="textblock"> 
         <h2>Dependencies and Requirements</h2> 
         <h3>Dependencies</h3> 
         <p>The USRP FPGA build system requires a UNIX-like environment with the following dependencies</p> 
         <ul> 
          <li><a href="http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/vivado-design-tools/2015-4.html">Xilinx Vivado 2015.4</a> (For 7 Series FPGAs)</li> 
          <li><a href="http://www.xilinx.com/support/download/index.html/content/xilinx/en/downloadNav/design-tools/v2012_4---14_7.html">Xilinx ISE 14.7</a> (For all other FPGAs)</li> 
          <li><a href="https://www.gnu.org/software/make/">GNU Make 3.6+</a></li> 
          <li><a href="https://www.gnu.org/software/bash/">GNU Bash 4.0+</a></li> 
          <li><a href="https://www.python.org/">Python 2.7.x</a></li> 
          <li><a href="http://www.stack.nl/~dimitri/doxygen/index.html">Doxygen</a> (Optional: To build the manual)</li> 
          <li><a href="https://www.mentor.com/products/fv/modelsim/">ModelSim</a> (Optional: For simulation)</li> 
         </ul> 
         <h3>What FPGA does my USRP have?</h3> 
         <ul> 
          <li>USRP B200: Spartan 6 XC6SLX75</li> 
          <li>USRP B200mini: Spartan 6 XC6SLX75</li> 
          <li>USRP B210: Spartan 6 XC6SLX150</li> 
          <li>USRP X300: Kintex 7 XC7K325T (7 Series)</li> 
          <li>USRP X310: Kintex 7 XC7K410T (7 Series)</li> 
          <li>USRP E310: Zynq-7000 XC7Z020 (7 Series)</li> 
         </ul> 
         <h3>Requirements</h3> 
         <ul> 
          <li><a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx2015_4/ug973-vivado-release-notes-install-license.pdf">Xilinx Vivado Release Notes</a></li> 
          <li><a href="http://www.xilinx.com/support/documentation/sw_manuals/xilinx14_7/irn.pdf">Xilinx ISE Platform Requirements</a></li> 
         </ul> 
         <h2>Build Environment Setup</h2> 
         <h3>Download and Install Xilinx Tools</h3> 
         <p>Download and install Xilinx Vivado or Xilinx ISE based on the target USRP.</p> 
         <ul> 
          <li>The recommended installation directory is <code>/opt/Xilinx/</code> for Linux and <code>C:\Xilinx</code> in Windows</li> 
          <li>Please check the Xilinx Requirements document above for the FPGA technology used by your USRP device.</li> 
          <li>You may need to acquire a synthesis and implementation license from Xilinx to build some USRP designs.</li> 
          <li>You may need to acquire a simulation license from Xilinx to run some testbenches</li> 
         </ul> 
         <h3>Download and Install ModelSim (Optional)</h3> 
         <p>Download and install Mentor ModelSim using the link above.</p> 
         <ul> 
          <li>The recommended installation directory is <code>/opt/mentor/modelsim</code> for Linux and <code>C:\mentor\modelsim</code> in Windows</li> 
          <li>Supported versions are PE, DE, SE, DE-64 and SE-64</li> 
          <li>You may need to acquire a license from Mentor Graphics to run ModelSim</li> 
         </ul> 
         <h3>Setting up build dependencies on Ubuntu</h3> 
         <p>You can install all the dependencies through the package manager: </p> 
         <pre class="fragment">sudo apt-get install python bash build-essential doxygen
</pre> 
         <p>Your actual command may differ.</p> 
         <h3>Setting up build dependencies on Fedora</h3> 
         <p>You can install all the dependencies through the package manager: </p> 
         <pre class="fragment">sudo yum -y install python bash make doxygen
</pre> 
         <p>Your actual command may differ.</p> 
         <h3>Setting up build dependencies on Windows (using Cygwin)</h3> 
         <p><b>NOTE</b>: Windows is only supported with Vivado. The build system does not support Xilinx ISE in Windows.</p> 
         <p>Download the latest version on <a href="https://cygwin.com/install.html">Cygwin</a> (64-bit is preferred on a 64-bit OS) and install it using <a href="http://x.cygwin.com/docs/ug/setup-cygwin-x-installing.html">these instructions</a>. The following additional packages are also required and can be selected in the GUI installer </p> 
         <pre class="fragment">python patch patchutils bash make doxygen
</pre> 
         <h2>Build Instructions (Xilinx Vivado only)</h2> 
         <h3>Makefile based Builder</h3> 
         <ul> 
          <li>Navigate to <code>usrp3/top/{project}</code> where project is: 
           <ul> 
            <li>x300: For USRP X300 and USRP X310</li> 
            <li>e300: For USRP E310</li> 
           </ul> </li> 
          <li>To add vivado to the PATH and to setup up the Ettus Xilinx build environment run 
           <ul> 
            <li><code>source setupenv.sh</code> (If Vivado is installed in the default path /opt/Xilinx/Vivado) <em>OR</em></li> 
            <li><code>source setupenv.sh --vivado-path=&lt;VIVADO_PATH&gt;</code> (where VIVADO_PATH is a non-default installation path)</li> 
           </ul> </li> 
          <li>To build a binary configuration bitstream run <code>make &lt;target&gt;</code> where the target is specific to each product. To get a list of supported targets run <code>make help</code>.</li> 
          <li>The build output will be specific to the product and will be located in the <code>usrp3/top/{project}/build</code> directory. Run <code>make help</code> for more information.</li> 
         </ul> 
         <h3>Environment Utilies</h3> 
         <p>The build environment also defines many ease-of-use utilites. Please use the <a class="el" href="md_usrp3_vivado_env_utils.html">Vivado Utility Reference</a> page for a list and usage information</p> 
         <h2>Build Instructions (Xilinx ISE only)</h2> 
         <h3>Makefile based Builder</h3> 
         <ul> 
          <li>To add xtclsh to the PATH and to setup up the Xilinx build environment run 
           <ul> 
            <li><code>source &lt;install_dir&gt;/Xilinx/14.7/ISE_DS/settings64.sh</code> (64-bit platform)</li> 
            <li><code>source &lt;install_dir&gt;/Xilinx/14.7/ISE_DS/settings32.sh</code> (32-bit platform)</li> 
           </ul> </li> 
          <li>Navigate to <code>usrp3/top/{project}</code> where project is: 
           <ul> 
            <li>b200: For USRP B200 and USRP B210</li> 
            <li>b200mini: For USRP B200mini</li> 
           </ul> </li> 
          <li>To build a binary configuration bitstream run <code>make &lt;target&gt;</code> where the target is specific to each product. To get a list of supported targets run <code>make help</code>.</li> 
          <li>The build output will be specific to the product and will be located in the <code>usrp3/top/{project}/build</code> directory. Run <code>make help</code> for more information.</li> 
         </ul> 
         <h2>Targets and Outputs</h2> 
         <h3>B2x0 Targets and Outputs</h3> 
         <h4>Supported Targets</h4> 
         <ul> 
          <li>B200: Builds the USRP B200 design.</li> 
          <li>B210: Builds the USRP B210 design.</li> 
         </ul> 
         <h4>Outputs</h4> 
         <ul> 
          <li><code>build/usrp_&lt;product&gt;_fpga.bit</code> : Configuration bitstream with header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga.bin</code> : Configuration bitstream without header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga.syr</code> : Xilinx system report</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga.twr</code> : Xilinx timing report</li> 
         </ul> 
         <h3>X3x0 Targets and Outputs</h3> 
         <h4>Supported Targets</h4> 
         <ul> 
          <li>X310_1G: USRP X310. 1GigE on both SFP+ ports. DRAM TX FIFO (experimental!).</li> 
          <li>X300_1G: USRP X300. 1GigE on both SFP+ ports. DRAM TX FIFO (experimental!).</li> 
          <li>X310_HG: USRP X310. 1GigE on SFP+ Port0, 10Gig on SFP+ Port1. DRAM TX FIFO (experimental!).</li> 
          <li>X300_HG: USRP X300. 1GigE on SFP+ Port0, 10Gig on SFP+ Port1. DRAM TX FIFO (experimental!).</li> 
          <li>X310_XG: USRP X310. 10GigE on both SFP+ ports. DRAM TX FIFO (experimental!).</li> 
          <li>X300_XG: USRP X300. 10GigE on both SFP+ ports. DRAM TX FIFO (experimental!).</li> 
          <li>X310_HGS: USRP X310. 1GigE on SFP+ Port0, 10Gig on SFP+ Port1. SRAM TX FIFO.</li> 
          <li>X300_HGS: USRP X300. 1GigE on SFP+ Port0, 10Gig on SFP+ Port1. SRAM TX FIFO.</li> 
          <li>X310_XGS: USRP X310. 10GigE on both SFP+ ports. SRAM TX FIFO.</li> 
          <li>X300_XGS: USRP X300. 10GigE on both SFP+ ports. SRAM TX FIFO.</li> 
         </ul> 
         <h4>Outputs</h4> 
         <ul> 
          <li><code>build/usrp_&lt;product&gt;_fpga_&lt;image_type&gt;.bit</code> : Configuration bitstream with header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga_&lt;image_type&gt;.bin</code> : Configuration bitstream without header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga_&lt;image_type&gt;.lvbitx</code> : Configuration bitstream for PCIe (NI-RIO)</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga_&lt;image_type&gt;.rpt</code> : System, utilization and timing summary report</li> 
         </ul> 
         <h3>E310 Targets and Outputs</h3> 
         <h4>Supported Targets</h4> 
         <ul> 
          <li>E310: Builds the USRP E310 design.</li> 
         </ul> 
         <h4>Outputs</h4> 
         <ul> 
          <li><code>build/usrp_&lt;product&gt;_fpga.bit</code> : Configuration bitstream with header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga.bin</code> : Configuration bitstream without header</li> 
          <li><code>build/usrp_&lt;product&gt;_fpga.rpt</code> : System, utilization and timing summary report</li> 
         </ul> 
         <h3>Additional Build Options</h3> 
         <p>It is possible to make a target and specific additional options in the form VAR=VALUE in the command. For example: <code>make B210 PROJECT_ONLY=1</code></p> 
         <p>Here are the supported options:</p> 
         <ul> 
          <li><code>PROJECT_ONLY=1</code> : Only create a Xilinx project for the specified target(s). Useful for use with the ISE GUI. (<em>NOTE</em>: this option is only valid for Xilinx ISE)</li> 
          <li><code>EXPORT_ONLY=1</code> : Export build targets from a GUI build to the build directory. Requires the project in build-*_* to be built. (<em>NOTE</em>: this option is only valid for Xilinx ISE)</li> 
          <li><code>GUI=1</code> : Run the Vivado build in GUI mode instead of batch mode. After the build is complete, Vivado provides an option to save the fully configured project for customization (<em>NOTE</em>: this option is only valid for Xilinx Vivado) </li> 
         </ul> 
        </div> 
       </div>
      </div> 
     </div> 
    </div> 
   </div> 
   <!-- InstanceEndEditable --> 
        
        
        <div class="foot-wrapper">
            <div class="footer">
                <div class="bottombar">
                    <div class="bottombar-list1">
                        <h4>Contact Us</h4>
                        <ul>
                            <li><b>Add&nbsp;&nbsp;:</b>&nbsp;&nbsp;10A Zhongguancun South Blvd.,Yinhai Bldg. Rm.710s, Haidian, Beijing 100081, China</li>
                            <li><b>Email:</b>&nbsp;&nbsp;sales@microembedded.com</li>
                            <li><b>Tel&nbsp;&nbsp;:</b>&nbsp;&nbsp;010-62416824(9:00-5:30)</li>
                            <li><b>Phone:</b>&nbsp;&nbsp;152-1082-2019</li>
                            <li><b>Fax&nbsp;&nbsp;:</b>&nbsp;&nbsp;010-62416834</li>
                        </ul>
                    </div>
                    <div class="bottombar-list2">
                        <h4>Products</h4>
                        <ul>
                            <li><a href="../../product/usrp_usb_xilie.html">USRP USB Series</a></li>
                            <li><a href="../../product/usrp_wangkou_xilie.html">USRP Networked Series</a></li>
                            <li><a href="../../product/usrp_qianrushi_xilie.html">USRP Embedded Series</a></li>
                            <li><a href="../../product/usrp_x_xilie.html">USRP X Series</a></li>
                        </ul>
                    </div>
                    <div class="bottombar-list3">
                        <h4>About Us</h4>
                        <ul>
                            <li><a href="../../contact_us/contact_us.html">Contact Us</a></li>
                            <li><a href="../../join_us/join_us.html">About Us</a></li>
                        </ul>
                    </div>
                </div>
                <div class="beian">©2009 MicroEmbedded    备案信息：京ICP备15049573号    京公网安备：110108904713</div>
            </div>
        </div>
        <!--foot end-->
    </div>
<script charset="utf-8" src="http://wpa.b.qq.com/cgi/wpa.php"></script>
<div class="cebian">
	<!--<div id="BizQQWPA" class="qq"></div>-->
	<div class="tel"><div class="tel_num" id="tel_num">010-62416824</div><div class="tel_pic" id="tel_pic"></div></div>
    <!--<div class="youhui_a" id="youhui_a">
        <p class="youhui_a_title">微嵌 - 产品活动信息</p>
        <hr />
        <p>为大学生毕业设计，推出USRP1套件，现特价优惠！</p>
        <a href="../en/youhui.html">详&nbsp;&nbsp;&nbsp;&nbsp;情</a>
    </div>-->
</div>
<!--js-->
<!--Start of Tawk.to Script-->
<script type="text/javascript">
var Tawk_API=Tawk_API||{}, Tawk_LoadStart=new Date();
(function(){
var s1=document.createElement("script"),s0=document.getElementsByTagName("script")[0];
s1.async=true;
s1.src='https://embed.tawk.to/5763a9d70e138a3e688e94d5/default';
s1.charset='UTF-8';
s1.setAttribute('crossorigin','*');
s0.parentNode.insertBefore(s1,s0);
})();
</script>
<!--End of Tawk.to Script-->
<script type="text/javascript" src="../../../js/jquery-1.11.1.min.js"></script>
<script type="text/javascript">
    <!--BizQQWPA.addCustom({aty: '0', a: '0', nameAccount: 800028546, selector: 'BizQQWPA'});-->
    $(function(){
        $("#youhui_a").animate({
            left:0
        });  
    });
</script>
<!-- InstanceBeginEditable name="js" --> 
  <!-- InstanceEndEditable -->
<script type="text/javascript">
(function(){
    var bp = document.createElement('script');
    var curProtocol = window.location.protocol.split(':')[0];
    if (curProtocol === 'https') {
        bp.src = 'https://zz.bdstatic.com/linksubmit/push.js';        
    }
    else {
        bp.src = 'http://push.zhanzhang.baidu.com/push.js';
    }
    var s = document.getElementsByTagName("script")[0];
    s.parentNode.insertBefore(bp, s);
})();
</script>
</body>
<!-- InstanceEnd --></html>
