-------------------------------------------------------------------
-- System Generator version 2022.2 VHDL source file.
--
-- Copyright(C) 2022 by Xilinx, Inc.  All rights reserved.  This
-- text/file contains proprietary, confidential information of Xilinx,
-- Inc., is distributed under license from Xilinx, Inc., and may be used,
-- copied and/or disclosed only pursuant to the terms of a valid license
-- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
-- this text/file solely for design, simulation, implementation and
-- creation of design files limited to Xilinx devices or technologies.
-- Use with non-Xilinx devices or technologies is expressly prohibited
-- and immediately terminates your license unless covered by a separate
-- agreement.
--
-- Xilinx is providing this design, code, or information "as is" solely
-- for use in developing programs and solutions for Xilinx devices.  By
-- providing this design, code, or information as one possible
-- implementation of this feature, application or standard, Xilinx is
-- making no representation that this implementation is free from any
-- claims of infringement.  You are responsible for obtaining any rights
-- you may require for your implementation.  Xilinx expressly disclaims
-- any warranty whatsoever with respect to the adequacy of the
-- implementation, including but not limited to warranties of
-- merchantability or fitness for a particular purpose.
--
-- Xilinx products are not intended for use in life support appliances,
-- devices, or systems.  Use in such applications is expressly prohibited.
--
-- Any modifications that are made to the source code are done at the user's
-- sole risk and will be unsupported.
--
-- This copyright and support notice must be retained as part of this
-- text at all times.  (c) Copyright 1995-2022 Xilinx, Inc.  All rights
-- reserved.
-------------------------------------------------------------------

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
--
--  Filename      : xlregister.vhd
--
--  Description   : VHDL description of an arbitrary wide register.
--                  Unlike the delay block, an initial value is
--                  specified and is considered valid at the start
--                  of simulation.  The register is only one word
--                  deep.
--
--  Mod. History  : Removed valid bit logic from wrapper.
--                : Changed VHDL to use a bit_vector generic for its
--
---------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity peak_detector_xlregister is

   generic (d_width          : integer := 5;          -- Width of d input
            init_value       : bit_vector := b"00");  -- Binary init value string

   port (d   : in std_logic_vector (d_width-1 downto 0);
         rst : in std_logic_vector(0 downto 0) := "0";
         en  : in std_logic_vector(0 downto 0) := "1";
         ce  : in std_logic;
         clk : in std_logic;
         q   : out std_logic_vector (d_width-1 downto 0));

end peak_detector_xlregister;

architecture behavior of peak_detector_xlregister is

   component synth_reg_w_init
      generic (width      : integer;
               init_index : integer;
               init_value : bit_vector;
               latency    : integer);
      port (i   : in std_logic_vector(width-1 downto 0);
            ce  : in std_logic;
            clr : in std_logic;
            clk : in std_logic;
            o   : out std_logic_vector(width-1 downto 0));
   end component; -- end synth_reg_w_init

   -- synthesis translate_off
   signal real_d, real_q           : real;    -- For debugging info ports
   -- synthesis translate_on
   signal internal_clr             : std_logic;
   signal internal_ce              : std_logic;

begin

   internal_clr <= rst(0) and ce;
   internal_ce  <= en(0) and ce;

   -- Synthesizable behavioral model
   synth_reg_inst : synth_reg_w_init
      generic map (width      => d_width,
                   init_index => 2,
                   init_value => init_value,
                   latency    => 1)
      port map (i   => d,
                ce  => internal_ce,
                clr => internal_clr,
                clk => clk,
                o   => q);

end architecture behavior;


library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_b875eb6c7e is
  port (
    input_port : in std_logic_vector((16 - 1) downto 0);
    output_port : out std_logic_vector((16 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_b875eb6c7e;
architecture behavior of sysgen_reinterpret_b875eb6c7e
is
  signal input_port_1_40: signed((16 - 1) downto 0);
  signal output_port_5_5_force: unsigned((16 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_signed(input_port);
  output_port_5_5_force <= signed_to_unsigned(input_port_1_40);
  output_port <= unsigned_to_std_logic_vector(output_port_5_5_force);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_56dc5679ac is
  port (
    input_port : in std_logic_vector((1 - 1) downto 0);
    output_port : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_56dc5679ac;
architecture behavior of sysgen_reinterpret_56dc5679ac
is
  signal input_port_1_40: boolean;
  signal output_port_7_5_convert: unsigned((1 - 1) downto 0);
begin
  input_port_1_40 <= ((input_port) = "1");
  output_port_7_5_convert <= u2u_cast(std_logic_vector_to_unsigned(boolean_to_vector(input_port_1_40)), 0, 1, 0);
  output_port <= unsigned_to_std_logic_vector(output_port_7_5_convert);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
--
--  Filename      : xlslice.vhd
--
--  Description   : VHDL description of a block that sets the output to a
--                  specified range of the input bits. The output is always
--                  set to an unsigned type with it's binary point at zero.
--
---------------------------------------------------------------------

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.std_logic_arith.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity peak_detector_xlslice is
    generic (
        new_msb      : integer := 9;           -- position of new msb
        new_lsb      : integer := 1;           -- position of new lsb
        x_width      : integer := 16;          -- Width of x input
        y_width      : integer := 8);          -- Width of y output
    port (
        x : in std_logic_vector (x_width-1 downto 0);
        y : out std_logic_vector (y_width-1 downto 0));
end peak_detector_xlslice;

architecture behavior of peak_detector_xlslice is
begin
    y <= x(new_msb downto new_lsb);
end  behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_4171fa8991 is
  port (
    op : out std_logic_vector((14 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_4171fa8991;
architecture behavior of sysgen_constant_4171fa8991
is
begin
  op <= "10000000000000";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_logical_38a5424d30 is
  port (
    d0 : in std_logic_vector((14 - 1) downto 0);
    d1 : in std_logic_vector((14 - 1) downto 0);
    y : out std_logic_vector((14 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_logical_38a5424d30;
architecture behavior of sysgen_logical_38a5424d30
is
  signal d0_1_24: std_logic_vector((14 - 1) downto 0);
  signal d1_1_27: std_logic_vector((14 - 1) downto 0);
  type array_type_latency_pipe_5_26 is array (0 to (1 - 1)) of std_logic_vector((14 - 1) downto 0);
  signal latency_pipe_5_26: array_type_latency_pipe_5_26 := (
    0 => "00000000000000");
  signal latency_pipe_5_26_front_din: std_logic_vector((14 - 1) downto 0);
  signal latency_pipe_5_26_back: std_logic_vector((14 - 1) downto 0);
  signal latency_pipe_5_26_push_front_pop_back_en: std_logic;
  signal fully_2_1_bit: std_logic_vector((14 - 1) downto 0);
begin
  d0_1_24 <= d0;
  d1_1_27 <= d1;
  latency_pipe_5_26_back <= latency_pipe_5_26(0);
  proc_latency_pipe_5_26: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (latency_pipe_5_26_push_front_pop_back_en = '1')) then
        latency_pipe_5_26(0) <= latency_pipe_5_26_front_din;
      end if;
    end if;
  end process proc_latency_pipe_5_26;
  fully_2_1_bit <= d0_1_24 xor d1_1_27;
  latency_pipe_5_26_front_din <= fully_2_1_bit;
  latency_pipe_5_26_push_front_pop_back_en <= '1';
  y <= latency_pipe_5_26_back;
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_negate_7cf071ca87 is
  port (
    ip : in std_logic_vector((16 - 1) downto 0);
    op : out std_logic_vector((17 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_negate_7cf071ca87;
architecture behavior of sysgen_negate_7cf071ca87
is
  signal ip_18_25: signed((16 - 1) downto 0);
  type array_type_op_mem_48_20 is array (0 to (1 - 1)) of signed((17 - 1) downto 0);
  signal op_mem_48_20: array_type_op_mem_48_20 := (
    0 => "00000000000000000");
  signal op_mem_48_20_front_din: signed((17 - 1) downto 0);
  signal op_mem_48_20_back: signed((17 - 1) downto 0);
  signal op_mem_48_20_push_front_pop_back_en: std_logic;
  signal cast_35_24: signed((17 - 1) downto 0);
  signal internal_ip_35_9_neg: signed((17 - 1) downto 0);
  signal internal_ip_join_30_1: signed((17 - 1) downto 0);
begin
  ip_18_25 <= std_logic_vector_to_signed(ip);
  op_mem_48_20_back <= op_mem_48_20(0);
  proc_op_mem_48_20: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (op_mem_48_20_push_front_pop_back_en = '1')) then
        op_mem_48_20(0) <= op_mem_48_20_front_din;
      end if;
    end if;
  end process proc_op_mem_48_20;
  cast_35_24 <= s2s_cast(ip_18_25, 14, 17, 14);
  internal_ip_35_9_neg <=  -cast_35_24;
  proc_if_30_1: process (internal_ip_35_9_neg)
  is
  begin
    if false then
      internal_ip_join_30_1 <= std_logic_vector_to_signed("00000000000000000");
    else 
      internal_ip_join_30_1 <= internal_ip_35_9_neg;
    end if;
  end process proc_if_30_1;
  op_mem_48_20_front_din <= internal_ip_join_30_1;
  op_mem_48_20_push_front_pop_back_en <= '1';
  op <= signed_to_std_logic_vector(op_mem_48_20_back);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_mcode_block_de97dfc667 is
  port (
    x : in std_logic_vector((16 - 1) downto 0);
    xdelay : in std_logic_vector((16 - 1) downto 0);
    xnoise : in std_logic_vector((16 - 1) downto 0);
    en : in std_logic_vector((1 - 1) downto 0);
    x_m_xnoise : in std_logic_vector((16 - 1) downto 0);
    xdelay_m_xnoise : in std_logic_vector((16 - 1) downto 0);
    xmin : in std_logic_vector((16 - 1) downto 0);
    xmax : in std_logic_vector((16 - 1) downto 0);
    pkd : out std_logic_vector((1 - 1) downto 0);
    cmp_en : out std_logic_vector((1 - 1) downto 0);
    cmp_rst : out std_logic_vector((1 - 1) downto 0);
    state_out : out std_logic_vector((3 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_mcode_block_de97dfc667;
architecture behavior of sysgen_mcode_block_de97dfc667
is
  signal x_12_54: signed((16 - 1) downto 0);
  signal xdelay_12_57: signed((16 - 1) downto 0);
  signal xnoise_12_65: signed((16 - 1) downto 0);
  signal en_12_73: boolean;
  signal x_m_xnoise_12_77: signed((16 - 1) downto 0);
  signal xdelay_m_xnoise_12_89: signed((16 - 1) downto 0);
  signal xmin_12_106: signed((16 - 1) downto 0);
  signal xmax_12_112: signed((16 - 1) downto 0);
  signal state_15_23_next: unsigned((3 - 1) downto 0);
  signal state_15_23: unsigned((3 - 1) downto 0) := "000";
  signal pkd_i_16_23_next: boolean;
  signal pkd_i_16_23: boolean := false;
  signal cmp_rst_i_17_27_next: boolean;
  signal cmp_rst_i_17_27: boolean := false;
  signal cmp_en_i_18_26_next: boolean;
  signal cmp_en_i_18_26: boolean := false;
  signal rel_25_8: boolean;
  signal state_join_25_5: unsigned((3 - 1) downto 0);
  signal rel_36_16: boolean;
  signal state_join_36_13: unsigned((3 - 1) downto 0);
  signal rel_48_16: boolean;
  signal state_join_48_13: unsigned((3 - 1) downto 0);
  signal rel_62_16: boolean;
  signal rel_62_30: boolean;
  signal bool_62_16: boolean;
  signal rel_64_21: boolean;
  signal state_join_62_13: unsigned((3 - 1) downto 0);
  signal rel_67_16: boolean;
  signal rel_67_30: boolean;
  signal bool_67_16: boolean;
  signal pkd_i_join_67_13: boolean;
  signal pkd_i_join_29_5: boolean;
  signal state_join_29_5: unsigned((3 - 1) downto 0);
  signal cmp_en_i_join_29_5: boolean;
  signal cmp_rst_i_join_29_5: boolean;
begin
  x_12_54 <= std_logic_vector_to_signed(x);
  xdelay_12_57 <= std_logic_vector_to_signed(xdelay);
  xnoise_12_65 <= std_logic_vector_to_signed(xnoise);
  en_12_73 <= ((en) = "1");
  x_m_xnoise_12_77 <= std_logic_vector_to_signed(x_m_xnoise);
  xdelay_m_xnoise_12_89 <= std_logic_vector_to_signed(xdelay_m_xnoise);
  xmin_12_106 <= std_logic_vector_to_signed(xmin);
  xmax_12_112 <= std_logic_vector_to_signed(xmax);
  proc_state_15_23: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if (ce = '1') then
        state_15_23 <= state_15_23_next;
      end if;
    end if;
  end process proc_state_15_23;
  proc_pkd_i_16_23: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if (ce = '1') then
        pkd_i_16_23 <= pkd_i_16_23_next;
      end if;
    end if;
  end process proc_pkd_i_16_23;
  proc_cmp_rst_i_17_27: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if (ce = '1') then
        cmp_rst_i_17_27 <= cmp_rst_i_17_27_next;
      end if;
    end if;
  end process proc_cmp_rst_i_17_27;
  proc_cmp_en_i_18_26: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if (ce = '1') then
        cmp_en_i_18_26 <= cmp_en_i_18_26_next;
      end if;
    end if;
  end process proc_cmp_en_i_18_26;
  rel_25_8 <= en_12_73 = false;
  proc_if_25_5: process (rel_25_8, state_15_23)
  is
  begin
    if rel_25_8 then
      state_join_25_5 <= std_logic_vector_to_unsigned("000");
    else 
      state_join_25_5 <= state_15_23;
    end if;
  end process proc_if_25_5;
  rel_36_16 <= x_12_54 > xnoise_12_65;
  proc_if_36_13: process (rel_36_16, state_join_25_5)
  is
  begin
    if rel_36_16 then
      state_join_36_13 <= std_logic_vector_to_unsigned("010");
    else 
      state_join_36_13 <= state_join_25_5;
    end if;
  end process proc_if_36_13;
  rel_48_16 <= x_12_54 < xdelay_m_xnoise_12_89;
  proc_if_48_13: process (rel_48_16, state_join_25_5)
  is
  begin
    if rel_48_16 then
      state_join_48_13 <= std_logic_vector_to_unsigned("100");
    else 
      state_join_48_13 <= state_join_25_5;
    end if;
  end process proc_if_48_13;
  rel_62_16 <= x_12_54 < xnoise_12_65;
  rel_62_30 <= xdelay_12_57 < xnoise_12_65;
  bool_62_16 <= rel_62_16 and rel_62_30;
  rel_64_21 <= x_m_xnoise_12_77 > xdelay_12_57;
  proc_if_62_13: process (bool_62_16, rel_64_21, state_join_25_5)
  is
  begin
    if bool_62_16 then
      state_join_62_13 <= std_logic_vector_to_unsigned("001");
    elsif rel_64_21 then
      state_join_62_13 <= std_logic_vector_to_unsigned("010");
    else 
      state_join_62_13 <= state_join_25_5;
    end if;
  end process proc_if_62_13;
  rel_67_16 <= x_12_54 >= xmin_12_106;
  rel_67_30 <= x_12_54 <= xmax_12_112;
  bool_67_16 <= rel_67_16 and rel_67_30;
  proc_if_67_13: process (bool_67_16, pkd_i_16_23)
  is
  begin
    if bool_67_16 then
      pkd_i_join_67_13 <= true;
    else 
      pkd_i_join_67_13 <= pkd_i_16_23;
    end if;
  end process proc_if_67_13;
  proc_switch_29_5: process (cmp_en_i_18_26, cmp_rst_i_17_27, pkd_i_16_23, pkd_i_join_67_13, state_join_25_5, state_join_36_13, state_join_48_13, state_join_62_13)
  is
  begin
    case state_join_25_5 is 
      when "000" =>
        pkd_i_join_29_5 <= false;
        state_join_29_5 <= std_logic_vector_to_unsigned("001");
        cmp_en_i_join_29_5 <= false;
        cmp_rst_i_join_29_5 <= true;
      when "001" =>
        pkd_i_join_29_5 <= false;
        state_join_29_5 <= state_join_36_13;
        cmp_en_i_join_29_5 <= false;
        cmp_rst_i_join_29_5 <= true;
      when "010" =>
        pkd_i_join_29_5 <= false;
        state_join_29_5 <= std_logic_vector_to_unsigned("011");
        cmp_en_i_join_29_5 <= false;
        cmp_rst_i_join_29_5 <= true;
      when "011" =>
        pkd_i_join_29_5 <= false;
        state_join_29_5 <= state_join_48_13;
        cmp_en_i_join_29_5 <= true;
        cmp_rst_i_join_29_5 <= false;
      when "100" =>
        pkd_i_join_29_5 <= true;
        state_join_29_5 <= std_logic_vector_to_unsigned("101");
        cmp_en_i_join_29_5 <= false;
        cmp_rst_i_join_29_5 <= false;
      when "101" =>
        pkd_i_join_29_5 <= pkd_i_join_67_13;
        state_join_29_5 <= state_join_62_13;
        cmp_en_i_join_29_5 <= false;
        cmp_rst_i_join_29_5 <= false;
      when others =>
        pkd_i_join_29_5 <= pkd_i_16_23;
        state_join_29_5 <= std_logic_vector_to_unsigned("000");
        cmp_en_i_join_29_5 <= cmp_en_i_18_26;
        cmp_rst_i_join_29_5 <= cmp_rst_i_17_27;
    end case;
  end process proc_switch_29_5;
  state_15_23_next <= state_join_29_5;
  pkd_i_16_23_next <= pkd_i_join_29_5;
  cmp_rst_i_17_27_next <= cmp_rst_i_join_29_5;
  cmp_en_i_18_26_next <= cmp_en_i_join_29_5;
  pkd <= boolean_to_vector(pkd_i_16_23);
  cmp_en <= boolean_to_vector(cmp_en_i_18_26);
  cmp_rst <= boolean_to_vector(cmp_rst_i_17_27);
  state_out <= unsigned_to_std_logic_vector(state_15_23);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_mcode_block_528dae7611 is
  port (
    x : in std_logic_vector((16 - 1) downto 0);
    rst : in std_logic_vector((1 - 1) downto 0);
    en : in std_logic_vector((1 - 1) downto 0);
    xmax : out std_logic_vector((16 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_mcode_block_528dae7611;
architecture behavior of sysgen_mcode_block_528dae7611
is
  signal x_11_34: signed((16 - 1) downto 0);
  signal rst_11_37: boolean;
  signal en_11_42: boolean;
  signal xmax_i_12_24_next: signed((16 - 1) downto 0);
  signal xmax_i_12_24: signed((16 - 1) downto 0) := "0000000000000000";
  signal xmax_i_12_24_rst: std_logic;
  signal xmax_i_12_24_en: std_logic;
  signal rel_17_8: boolean;
  signal rel_19_13: boolean;
  signal rel_19_28: boolean;
  signal bool_19_13: boolean;
  signal xmax_i_join_17_5: signed((16 - 1) downto 0);
  signal xmax_i_join_17_5_en: std_logic;
  signal xmax_i_join_17_5_rst: std_logic;
begin
  x_11_34 <= std_logic_vector_to_signed(x);
  rst_11_37 <= ((rst) = "1");
  en_11_42 <= ((en) = "1");
  proc_xmax_i_12_24: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (xmax_i_12_24_rst = '1')) then
        xmax_i_12_24 <= "0000000000000000";
      elsif ((ce = '1') and (xmax_i_12_24_en = '1')) then 
        xmax_i_12_24 <= xmax_i_12_24_next;
      end if;
    end if;
  end process proc_xmax_i_12_24;
  rel_17_8 <= rst_11_37 = true;
  rel_19_13 <= en_11_42 = true;
  rel_19_28 <= xmax_i_12_24 < x_11_34;
  bool_19_13 <= rel_19_13 and rel_19_28;
  proc_if_17_5: process (bool_19_13, rel_17_8, x_11_34)
  is
  begin
    if rel_17_8 then
      xmax_i_join_17_5_rst <= '1';
    elsif bool_19_13 then
      xmax_i_join_17_5_rst <= '0';
    else 
      xmax_i_join_17_5_rst <= '0';
    end if;
    if bool_19_13 then
      xmax_i_join_17_5_en <= '1';
    else 
      xmax_i_join_17_5_en <= '0';
    end if;
    xmax_i_join_17_5 <= x_11_34;
  end process proc_if_17_5;
  xmax_i_12_24_next <= x_11_34;
  xmax_i_12_24_rst <= xmax_i_join_17_5_rst;
  xmax_i_12_24_en <= xmax_i_join_17_5_en;
  xmax <= signed_to_std_logic_vector(xmax_i_12_24);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_d3ac20869d is
  port (
    op : out std_logic_vector((10 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_d3ac20869d;
architecture behavior of sysgen_constant_d3ac20869d
is
begin
  op <= "0000000000";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_constant_97bcd651c6 is
  port (
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_constant_97bcd651c6;
architecture behavior of sysgen_constant_97bcd651c6
is
begin
  op <= "1";
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_0c5f44f606 is
  port (
    input_port : in std_logic_vector((10 - 1) downto 0);
    output_port : out std_logic_vector((10 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_0c5f44f606;
architecture behavior of sysgen_reinterpret_0c5f44f606
is
  signal input_port_1_40: unsigned((10 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_unsigned(input_port);
  output_port <= unsigned_to_std_logic_vector(input_port_1_40);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_relational_384ec697c6 is
  port (
    a : in std_logic_vector((10 - 1) downto 0);
    b : in std_logic_vector((10 - 1) downto 0);
    op : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_relational_384ec697c6;
architecture behavior of sysgen_relational_384ec697c6
is
  signal a_1_31: unsigned((10 - 1) downto 0);
  signal b_1_34: unsigned((10 - 1) downto 0);
  type array_type_op_mem_37_22 is array (0 to (1 - 1)) of boolean;
  signal op_mem_37_22: array_type_op_mem_37_22 := (
    0 => false);
  signal op_mem_37_22_front_din: boolean;
  signal op_mem_37_22_back: boolean;
  signal op_mem_37_22_push_front_pop_back_en: std_logic;
  signal result_12_3_rel: boolean;
begin
  a_1_31 <= std_logic_vector_to_unsigned(a);
  b_1_34 <= std_logic_vector_to_unsigned(b);
  op_mem_37_22_back <= op_mem_37_22(0);
  proc_op_mem_37_22: process (clk)
  is
    variable i: integer;
  begin
    if (clk'event and (clk = '1')) then
      if ((ce = '1') and (op_mem_37_22_push_front_pop_back_en = '1')) then
        op_mem_37_22(0) <= op_mem_37_22_front_din;
      end if;
    end if;
  end process proc_op_mem_37_22;
  result_12_3_rel <= a_1_31 = b_1_34;
  op_mem_37_22_front_din <= result_12_3_rel;
  op_mem_37_22_push_front_pop_back_en <= '1';
  op <= boolean_to_vector(op_mem_37_22_back);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library xpm;
use xpm.vcomponents.all;
library IEEE;
use IEEE.std_logic_1164.all;

entity peak_detector_xlspram is
   generic(width_addr        : integer := -1;
           width             : integer := -1;
           mem_size          : integer := 0;
           write_mode_a      : string  := "no_change";
           mem_init_file     : string  := "none";
           read_reset_val    : string  := "0";
           mem_type          : string  := "auto";
           init_value        : bit_vector := b"00";
           xpm_lat            : integer := 1;
           latency           : integer := 0);
   port(data_in: in std_logic_vector(width-1 downto 0);
        addr: in std_logic_vector(width_addr-1 downto 0);
        we: in std_logic_vector(0 downto 0);
        en: in std_logic_vector(0 downto 0);
        rst: in std_logic_vector(0 downto 0);
        ce: in std_logic;
        clk: in std_logic;
        data_out: out std_logic_vector(width-1 downto 0)
);

end peak_detector_xlspram;

architecture behavior of peak_detector_xlspram is
signal a_en: std_logic_vector(0 downto 0);
signal a_we: std_logic_vector(0 downto 0);
signal a_rst: std_logic_vector(0 downto 0);
signal xpm_rst: std_logic_vector(0 downto 0);
signal core_data_out, lat_data_out, dly_data_out: std_logic_vector(width-1 downto 0);

component synth_reg
    generic (
      width: integer;
      latency: integer
    );
    port (
      i: in std_logic_vector(width - 1 downto 0);
      ce: in std_logic;
      clr: in std_logic;
      clk: in std_logic;
      o: out std_logic_vector(width - 1 downto 0)
    );
  end component;

component synth_reg_w_init
  generic (width      : integer;
  init_index : integer;
  init_value : bit_vector;
  latency    : integer);
  port (i   : in std_logic_vector(width-1 downto 0);
  ce  : in std_logic;
  clr : in std_logic;
  clk : in std_logic;
  o   : out std_logic_vector(width-1 downto 0));
end component; -- end synth_reg_w_init

begin
a_en(0) <= en(0) and ce;
a_we(0) <= we(0) and ce;
a_rst(0) <= rst(0) and ce;
data_out <= dly_data_out;

  rst_test: if (latency > 1) generate
     xpm_rst(0) <= '0';
  end generate;
  rst_test_2:if (latency <= 1) generate
     xpm_rst(0) <= rst(0) and ce;
  end generate; 


xpm_memory_spram_inst : xpm_memory_spram

generic map (
   -- Common module generics
     MEMORY_SIZE        => mem_size,        --positive integer
     MEMORY_PRIMITIVE   => mem_type,
     MEMORY_INIT_FILE   => mem_init_file,
     MEMORY_INIT_PARAM  => "",
     USE_MEM_INIT       => 1,
     WAKEUP_TIME        => "disable_sleep",
     MESSAGE_CONTROL    => 0,

     -- Port A module generics
     WRITE_DATA_WIDTH_A => width,
     READ_DATA_WIDTH_A  => width,
     BYTE_WRITE_WIDTH_A => width,
     ADDR_WIDTH_A       => width_addr,
     READ_RESET_VALUE_A => read_reset_val,
     READ_LATENCY_A     => xpm_lat,
     WRITE_MODE_A       => write_mode_a
 )
 port map (
     -- Common module ports
     sleep          =>  '0',
     -- Port A module ports
     clka           =>  clk,
     rsta           =>  xpm_rst(0),
     ena            =>  a_en(0),
     regcea         =>  ce,
	  wea            =>  a_we,
	  addra          =>  addr,
	  dina           =>  data_in,
	  injectsbiterra =>  '0',  --do not change
	  injectdbiterra =>  '0',  --do not change
	  douta          =>  core_data_out,
	  sbiterra       =>  open, --do not change
	  dbiterra       =>  open  --do not change
);

latency_test:if (latency > 2)  generate
  reg1: synth_reg
    generic map (
    width => width,
    latency => latency - 2
    )
    port map (
    i => core_data_out,
    ce => a_en(0),
    clr => '0',
    clk => clk,
    o => lat_data_out
    );
  reg2: synth_reg_w_init
    generic map (width      => width,
    init_index => 2,
    init_value => init_value,
    latency    => 1)
    port map (i   => lat_data_out,
    ce  => a_en(0),
    clr => a_rst(0),
    clk => clk,
    o   => dly_data_out);
  end generate;

  latency_2 : if (latency = 2) generate
  reg3: synth_reg_w_init
    generic map (width      => width,
    init_index => 2,
    init_value => init_value,
    latency    => 1)
    port map (i   => core_data_out,
    ce  => a_en(0),
    clr => a_rst(0),
    clk => clk,
    o   => dly_data_out);
  end generate;

  latency_1 : if (latency<=1) generate
  dly_data_out <= core_data_out;
  end generate;
end behavior;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_mcode_block_7981bf2648 is
  port (
    x : in std_logic_vector((1 - 1) downto 0);
    y : out std_logic_vector((1 - 1) downto 0);
    re : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_mcode_block_7981bf2648;
architecture behavior of sysgen_mcode_block_7981bf2648
is
  signal x_1_38: unsigned((1 - 1) downto 0);
  signal ff_2_17_next: unsigned((1 - 1) downto 0);
  signal ff_2_17: unsigned((1 - 1) downto 0) := "0";
  signal rel_5_5: boolean;
  signal rel_5_15: boolean;
  signal bool_5_5: boolean;
  signal re_join_5_2: boolean;
begin
  x_1_38 <= std_logic_vector_to_unsigned(x);
  proc_ff_2_17: process (clk)
  is
  begin
    if (clk'event and (clk = '1')) then
      if (ce = '1') then
        ff_2_17 <= ff_2_17_next;
      end if;
    end if;
  end process proc_ff_2_17;
  rel_5_5 <= ff_2_17 = std_logic_vector_to_unsigned("0");
  rel_5_15 <= x_1_38 = std_logic_vector_to_unsigned("1");
  bool_5_5 <= rel_5_5 and rel_5_15;
  proc_if_5_2: process (bool_5_5)
  is
  begin
    if bool_5_5 then
      re_join_5_2 <= true;
    else 
      re_join_5_2 <= false;
    end if;
  end process proc_if_5_2;
  ff_2_17_next <= x_1_38;
  y <= unsigned_to_std_logic_vector(ff_2_17);
  re <= boolean_to_vector(re_join_5_2);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_4b904b009a is
  port (
    input_port : in std_logic_vector((1 - 1) downto 0);
    output_port : out std_logic_vector((1 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_4b904b009a;
architecture behavior of sysgen_reinterpret_4b904b009a
is
  signal input_port_1_40: unsigned((1 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_unsigned(input_port);
  output_port <= unsigned_to_std_logic_vector(input_port_1_40);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

--$Header: /devl/xcs/repo/env/Jobs/sysgen/src/xbs/blocks/xlconvert/hdl/xlconvert.vhd,v 1.1 2004/11/22 00:17:30 rosty Exp $
---------------------------------------------------------------------
--
--  Filename      : xlconvert.vhd
--
--  Description   : VHDL description of a fixed point converter block that
--                  converts the input to a new output type.

--
---------------------------------------------------------------------


---------------------------------------------------------------------
--
--  Entity        : xlconvert
--
--  Architecture  : behavior
--
--  Description   : Top level VHDL description of fixed point conver block.
--
---------------------------------------------------------------------


library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity convert_func_call_peak_detector_xlconvert is
    generic (
        din_width    : integer := 16;            -- Width of input
        din_bin_pt   : integer := 4;             -- Binary point of input
        din_arith    : integer := xlUnsigned;    -- Type of arith of input
        dout_width   : integer := 8;             -- Width of output
        dout_bin_pt  : integer := 2;             -- Binary point of output
        dout_arith   : integer := xlUnsigned;    -- Type of arith of output
        quantization : integer := xlTruncate;    -- xlRound or xlTruncate
        overflow     : integer := xlWrap);       -- xlSaturate or xlWrap
    port (
        din : in std_logic_vector (din_width-1 downto 0);
        result : out std_logic_vector (dout_width-1 downto 0));
end convert_func_call_peak_detector_xlconvert ;

architecture behavior of convert_func_call_peak_detector_xlconvert is
begin
    -- Convert to output type and do saturation arith.
    result <= convert_type(din, din_width, din_bin_pt, din_arith,
                           dout_width, dout_bin_pt, dout_arith,
                           quantization, overflow);
end behavior;


library IEEE;
use IEEE.std_logic_1164.all;
library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;


entity peak_detector_xlconvert  is
    generic (
        din_width    : integer := 16;            -- Width of input
        din_bin_pt   : integer := 4;             -- Binary point of input
        din_arith    : integer := xlUnsigned;    -- Type of arith of input
        dout_width   : integer := 8;             -- Width of output
        dout_bin_pt  : integer := 2;             -- Binary point of output
        dout_arith   : integer := xlUnsigned;    -- Type of arith of output
        en_width     : integer := 1;
        en_bin_pt    : integer := 0;
        en_arith     : integer := xlUnsigned;
        bool_conversion : integer :=0;           -- if one, convert ufix_1_0 to
                                                 -- bool
        latency      : integer := 0;             -- Ouput delay clk cycles
        quantization : integer := xlTruncate;    -- xlRound or xlTruncate
        overflow     : integer := xlWrap);       -- xlSaturate or xlWrap
    port (
        din : in std_logic_vector (din_width-1 downto 0);
        en  : in std_logic_vector (en_width-1 downto 0);
        ce  : in std_logic;
        clr : in std_logic;
        clk : in std_logic;
        dout : out std_logic_vector (dout_width-1 downto 0));

end peak_detector_xlconvert ;

architecture behavior of peak_detector_xlconvert  is

    component synth_reg
        generic (width       : integer;
                 latency     : integer);
        port (i       : in std_logic_vector(width-1 downto 0);
              ce      : in std_logic;
              clr     : in std_logic;
              clk     : in std_logic;
              o       : out std_logic_vector(width-1 downto 0));
    end component;

    component convert_func_call_peak_detector_xlconvert 
        generic (
            din_width    : integer := 16;            -- Width of input
            din_bin_pt   : integer := 4;             -- Binary point of input
            din_arith    : integer := xlUnsigned;    -- Type of arith of input
            dout_width   : integer := 8;             -- Width of output
            dout_bin_pt  : integer := 2;             -- Binary point of output
            dout_arith   : integer := xlUnsigned;    -- Type of arith of output
            quantization : integer := xlTruncate;    -- xlRound or xlTruncate
            overflow     : integer := xlWrap);       -- xlSaturate or xlWrap
        port (
            din : in std_logic_vector (din_width-1 downto 0);
            result : out std_logic_vector (dout_width-1 downto 0));
    end component;


    -- synthesis translate_off
--    signal real_din, real_dout : real;    -- For debugging info ports
    -- synthesis translate_on
    signal result : std_logic_vector(dout_width-1 downto 0);
    signal internal_ce : std_logic;

begin

    -- Debugging info for internal full precision variables
    -- synthesis translate_off
--     real_din <= to_real(din, din_bin_pt, din_arith);
--     real_dout <= to_real(dout, dout_bin_pt, dout_arith);
    -- synthesis translate_on

    internal_ce <= ce and en(0);

    bool_conversion_generate : if (bool_conversion = 1)
    generate
      result <= din;
    end generate; --bool_conversion_generate

    std_conversion_generate : if (bool_conversion = 0)
    generate
      -- Workaround for XST bug
      convert : convert_func_call_peak_detector_xlconvert 
        generic map (
          din_width   => din_width,
          din_bin_pt  => din_bin_pt,
          din_arith   => din_arith,
          dout_width  => dout_width,
          dout_bin_pt => dout_bin_pt,
          dout_arith  => dout_arith,
          quantization => quantization,
          overflow     => overflow)
        port map (
          din => din,
          result => result);
    end generate; --std_conversion_generate

    latency_test : if (latency > 0) generate
        reg : synth_reg
            generic map (
              width => dout_width,
              latency => latency
            )
            port map (
              i => result,
              ce => internal_ce,
              clr => clr,
              clk => clk,
              o => dout
            );
    end generate;

    latency0 : if (latency = 0)
    generate
        dout <= result;
    end generate latency0;

end  behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;
entity sysgen_reinterpret_bae48be5e4 is
  port (
    input_port : in std_logic_vector((16 - 1) downto 0);
    output_port : out std_logic_vector((16 - 1) downto 0);
    clk : in std_logic;
    ce : in std_logic;
    clr : in std_logic);
end sysgen_reinterpret_bae48be5e4;
architecture behavior of sysgen_reinterpret_bae48be5e4
is
  signal input_port_1_40: unsigned((16 - 1) downto 0);
  signal output_port_5_5_force: signed((16 - 1) downto 0);
begin
  input_port_1_40 <= std_logic_vector_to_unsigned(input_port);
  output_port_5_5_force <= unsigned_to_signed(input_port_1_40);
  output_port <= signed_to_std_logic_vector(output_port_5_5_force);
end behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

-------------------------------------------------------------------
 -- System Generator VHDL source file.
 --
 -- Copyright(C) 2018 by Xilinx, Inc.  All rights reserved.  This
 -- text/file contains proprietary, confidential information of Xilinx,
 -- Inc., is distributed under license from Xilinx, Inc., and may be used,
 -- copied and/or disclosed only pursuant to the terms of a valid license
 -- agreement with Xilinx, Inc.  Xilinx hereby grants you a license to use
 -- this text/file solely for design, simulation, implementation and
 -- creation of design files limited to Xilinx devices or technologies.
 -- Use with non-Xilinx devices or technologies is expressly prohibited
 -- and immediately terminates your license unless covered by a separate
 -- agreement.
 --
 -- Xilinx is providing this design, code, or information "as is" solely
 -- for use in developing programs and solutions for Xilinx devices.  By
 -- providing this design, code, or information as one possible
 -- implementation of this feature, application or standard, Xilinx is
 -- making no representation that this implementation is free from any
 -- claims of infringement.  You are responsible for obtaining any rights
 -- you may require for your implementation.  Xilinx expressly disclaims
 -- any warranty whatsoever with respect to the adequacy of the
 -- implementation, including but not limited to warranties of
 -- merchantability or fitness for a particular purpose.
 --
 -- Xilinx products are not intended for use in life support appliances,
 -- devices, or systems.  Use in such applications is expressly prohibited.
 --
 -- Any modifications that are made to the source code are done at the user's
 -- sole risk and will be unsupported.
 --
 -- This copyright and support notice must be retained as part of this
 -- text at all times.  (c) Copyright 1995-2018 Xilinx, Inc.  All rights
 -- reserved.
 -------------------------------------------------------------------
 library IEEE;
 use IEEE.std_logic_1164.all;
 use IEEE.std_logic_arith.all;

entity peak_detector_xladdsub is 
   generic (
     core_name0: string := "";
     a_width: integer := 16;
     a_bin_pt: integer := 4;
     a_arith: integer := xlUnsigned;
     c_in_width: integer := 16;
     c_in_bin_pt: integer := 4;
     c_in_arith: integer := xlUnsigned;
     c_out_width: integer := 16;
     c_out_bin_pt: integer := 4;
     c_out_arith: integer := xlUnsigned;
     b_width: integer := 8;
     b_bin_pt: integer := 2;
     b_arith: integer := xlUnsigned;
     s_width: integer := 17;
     s_bin_pt: integer := 4;
     s_arith: integer := xlUnsigned;
     rst_width: integer := 1;
     rst_bin_pt: integer := 0;
     rst_arith: integer := xlUnsigned;
     en_width: integer := 1;
     en_bin_pt: integer := 0;
     en_arith: integer := xlUnsigned;
     full_s_width: integer := 17;
     full_s_arith: integer := xlUnsigned;
     mode: integer := xlAddMode;
     extra_registers: integer := 0;
     latency: integer := 0;
     quantization: integer := xlTruncate;
     overflow: integer := xlWrap;
     c_latency: integer := 0;
     c_output_width: integer := 17;
     c_has_c_in : integer := 0;
     c_has_c_out : integer := 0
   );
   port (
     a: in std_logic_vector(a_width - 1 downto 0);
     b: in std_logic_vector(b_width - 1 downto 0);
     c_in : in std_logic_vector (0 downto 0) := "0";
     ce: in std_logic;
     clr: in std_logic := '0';
     clk: in std_logic;
     rst: in std_logic_vector(rst_width - 1 downto 0) := "0";
     en: in std_logic_vector(en_width - 1 downto 0) := "1";
     c_out : out std_logic_vector (0 downto 0);
     s: out std_logic_vector(s_width - 1 downto 0)
   );
 end peak_detector_xladdsub;
 
 architecture behavior of peak_detector_xladdsub is 
 component synth_reg
 generic (
 width: integer := 16;
 latency: integer := 5
 );
 port (
 i: in std_logic_vector(width - 1 downto 0);
 ce: in std_logic;
 clr: in std_logic;
 clk: in std_logic;
 o: out std_logic_vector(width - 1 downto 0)
 );
 end component;
 
 function format_input(inp: std_logic_vector; old_width, delta, new_arith,
 new_width: integer)
 return std_logic_vector
 is
 variable vec: std_logic_vector(old_width-1 downto 0);
 variable padded_inp: std_logic_vector((old_width + delta)-1 downto 0);
 variable result: std_logic_vector(new_width-1 downto 0);
 begin
 vec := inp;
 if (delta > 0) then
 padded_inp := pad_LSB(vec, old_width+delta);
 result := extend_MSB(padded_inp, new_width, new_arith);
 else
 result := extend_MSB(vec, new_width, new_arith);
 end if;
 return result;
 end;
 
 constant full_s_bin_pt: integer := fractional_bits(a_bin_pt, b_bin_pt);
 constant full_a_width: integer := full_s_width;
 constant full_b_width: integer := full_s_width;
 
 signal full_a: std_logic_vector(full_a_width - 1 downto 0);
 signal full_b: std_logic_vector(full_b_width - 1 downto 0);
 signal core_s: std_logic_vector(full_s_width - 1 downto 0);
 signal conv_s: std_logic_vector(s_width - 1 downto 0);
 signal temp_cout : std_logic;
 signal internal_clr: std_logic;
 signal internal_ce: std_logic;
 signal extra_reg_ce: std_logic;
 signal override: std_logic;
 signal logic1: std_logic_vector(0 downto 0);


 component peak_detector_c_addsub_v12_0_i0
    port ( 
    a: in std_logic_vector(17 - 1 downto 0);
    clk: in std_logic:= '0';
    ce: in std_logic:= '0';
    s: out std_logic_vector(c_output_width - 1 downto 0);
    b: in std_logic_vector(17 - 1 downto 0) 
 		  ); 
 end component;

begin
 internal_clr <= (clr or (rst(0))) and ce;
 internal_ce <= ce and en(0);
 logic1(0) <= '1';
 addsub_process: process (a, b, core_s)
 begin
 full_a <= format_input (a, a_width, b_bin_pt - a_bin_pt, a_arith,
 full_a_width);
 full_b <= format_input (b, b_width, a_bin_pt - b_bin_pt, b_arith,
 full_b_width);
 conv_s <= convert_type (core_s, full_s_width, full_s_bin_pt, full_s_arith,
 s_width, s_bin_pt, s_arith, quantization, overflow);
 end process addsub_process;


 comp0: if ((core_name0 = "peak_detector_c_addsub_v12_0_i0")) generate 
  core_instance0:peak_detector_c_addsub_v12_0_i0
   port map ( 
         a => full_a,
         clk => clk,
         ce => internal_ce,
         s => core_s,
         b => full_b
  ); 
   end generate;

latency_test: if (extra_registers > 0) generate
 override_test: if (c_latency > 1) generate
 override_pipe: synth_reg
 generic map (
 width => 1,
 latency => c_latency
 )
 port map (
 i => logic1,
 ce => internal_ce,
 clr => internal_clr,
 clk => clk,
 o(0) => override);
 extra_reg_ce <= ce and en(0) and override;
 end generate override_test;
 no_override: if ((c_latency = 0) or (c_latency = 1)) generate
 extra_reg_ce <= ce and en(0);
 end generate no_override;
 extra_reg: synth_reg
 generic map (
 width => s_width,
 latency => extra_registers
 )
 port map (
 i => conv_s,
 ce => extra_reg_ce,
 clr => internal_clr,
 clk => clk,
 o => s
 );
 cout_test: if (c_has_c_out = 1) generate
 c_out_extra_reg: synth_reg
 generic map (
 width => 1,
 latency => extra_registers
 )
 port map (
 i(0) => temp_cout,
 ce => extra_reg_ce,
 clr => internal_clr,
 clk => clk,
 o => c_out
 );
 end generate cout_test;
 end generate;
 
 latency_s: if ((latency = 0) or (extra_registers = 0)) generate
 s <= conv_s;
 end generate latency_s;
 latency0: if (((latency = 0) or (extra_registers = 0)) and
 (c_has_c_out = 1)) generate
 c_out(0) <= temp_cout;
 end generate latency0;
 tie_dangling_cout: if (c_has_c_out = 0) generate
 c_out <= "0";
 end generate tie_dangling_cout;
 end architecture behavior;

library xil_defaultlib;
use xil_defaultlib.conv_pkg.all;

---------------------------------------------------------------------
 --
 --  Filename      : xlcounter_rst.vhd
 --
 --  Created       : 1/31/01
 --  Modified      :
 --
 --  Description   : VHDL wrapper for a counter. This wrapper
 --                  uses the Binary Counter CoreGenerator core.
 --
 ---------------------------------------------------------------------
 
 
 ---------------------------------------------------------------------
 --
 --  Entity        : xlcounter
 --
 --  Architecture  : behavior
 --
 --  Description   : Top level VHDL description of a counter.
 --
 ---------------------------------------------------------------------
 
 library IEEE;
 use IEEE.std_logic_1164.all;

entity peak_detector_xlcounter_free is 
   generic (
     core_name0: string := "";
     op_width: integer := 5;
     op_arith: integer := xlSigned
   );
   port (
     ce: in std_logic;
     clr: in std_logic;
     clk: in std_logic;
     op: out std_logic_vector(op_width - 1 downto 0);
     up: in std_logic_vector(0 downto 0) := (others => '0');
     load: in std_logic_vector(0 downto 0) := (others => '0');
     din: in std_logic_vector(op_width - 1 downto 0) := (others => '0');
     en: in std_logic_vector(0 downto 0);
     rst: in std_logic_vector(0 downto 0)
   );
 end peak_detector_xlcounter_free;
 
 architecture behavior of peak_detector_xlcounter_free is


 component peak_detector_c_counter_binary_v12_0_i0
    port ( 
      clk: in std_logic;
      ce: in std_logic;
      SINIT: in std_logic;
      load: in std_logic;
      l: in std_logic_vector(op_width - 1 downto 0);
      q: out std_logic_vector(op_width - 1 downto 0) 
 		  ); 
 end component;

-- synthesis translate_off
   constant zeroVec: std_logic_vector(op_width - 1 downto 0) := (others => '0');
   constant oneVec: std_logic_vector(op_width - 1 downto 0) := (others => '1');
   constant zeroStr: string(1 to op_width) :=
     std_logic_vector_to_bin_string(zeroVec);
   constant oneStr: string(1 to op_width) :=
     std_logic_vector_to_bin_string(oneVec);
 -- synthesis translate_on
 
   signal core_sinit: std_logic;
   signal core_ce: std_logic;
   signal op_net: std_logic_vector(op_width - 1 downto 0);
 begin
   core_ce <= ce and en(0);
   core_sinit <= (clr or rst(0)) and ce;
   op <= op_net;


 comp0: if ((core_name0 = "peak_detector_c_counter_binary_v12_0_i0")) generate 
  core_instance0:peak_detector_c_counter_binary_v12_0_i0
   port map ( 
        clk => clk,
        ce => core_ce,
        SINIT => core_sinit,
        load => load(0),
        l => din,
        q => op_net
  ); 
   end generate;

end behavior;

