Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

reconfigurable_peripherials_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_0
reconfigurable_peripherials_0 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use axi_hwicap_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_0

********************************************************************************
At Local date and time: Tue Jul 01 12:44:31 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 37.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Tue Jul 01 12:47:47 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   54 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Assigned Driver generic 1.00.a for instance fan_controller_0
fan_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
fan_controller_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Assigned Driver generic 1.00.a for instance fan_controller_0
fan_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use axi_hwicap_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: fan_controller_0
fan_controller_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance fan_controller_0
fan_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Deleting External port : fan_controller_0_S_AXI_ACLK_pin 
Deleting Internal port fan_controller_0:S_AXI_ACLK 
Deleting External port : fan_controller_0_S_AXI_ARESETN_pin 
Deleting Internal port fan_controller_0:S_AXI_ARESETN 
Deleting External port : fan_controller_0_S_AXI_AWADDR_pin 
Deleting Internal port fan_controller_0:S_AXI_AWADDR 
Deleting External port : fan_controller_0_S_AXI_AWVALID_pin 
Deleting Internal port fan_controller_0:S_AXI_AWVALID 
Deleting External port : fan_controller_0_S_AXI_WDATA_pin 
Deleting Internal port fan_controller_0:S_AXI_WDATA 
Deleting External port : fan_controller_0_S_AXI_WSTRB_pin 
Deleting Internal port fan_controller_0:S_AXI_WSTRB 
Deleting External port : fan_controller_0_S_AXI_WVALID_pin 
Deleting Internal port fan_controller_0:S_AXI_WVALID 
Deleting External port : fan_controller_0_S_AXI_BREADY_pin 
Deleting Internal port fan_controller_0:S_AXI_BREADY 
Deleting External port : fan_controller_0_S_AXI_ARADDR_pin 
Deleting Internal port fan_controller_0:S_AXI_ARADDR 
Deleting External port : fan_controller_0_S_AXI_ARVALID_pin 
Deleting Internal port fan_controller_0:S_AXI_ARVALID 
Deleting External port : fan_controller_0_S_AXI_RREADY_pin 
Deleting Internal port fan_controller_0:S_AXI_RREADY 
Deleting External port : fan_controller_0_S_AXI_ARREADY_pin 
Deleting Internal port fan_controller_0:S_AXI_ARREADY 
Deleting External port : fan_controller_0_S_AXI_RDATA_pin 
Deleting Internal port fan_controller_0:S_AXI_RDATA 
Deleting External port : fan_controller_0_S_AXI_RRESP_pin 
Deleting Internal port fan_controller_0:S_AXI_RRESP 
Deleting External port : fan_controller_0_S_AXI_RVALID_pin 
Deleting Internal port fan_controller_0:S_AXI_RVALID 
Deleting External port : fan_controller_0_S_AXI_WREADY_pin 
Deleting Internal port fan_controller_0:S_AXI_WREADY 
Deleting External port : fan_controller_0_S_AXI_BRESP_pin 
Deleting Internal port fan_controller_0:S_AXI_BRESP 
Deleting External port : fan_controller_0_S_AXI_BVALID_pin 
Deleting Internal port fan_controller_0:S_AXI_BVALID 
Deleting External port : fan_controller_0_S_AXI_AWREADY_pin 
Deleting Internal port fan_controller_0:S_AXI_AWREADY 
fan_controller_0 has been deleted from the project
Assigned Driver generic 1.00.a for instance fan_controller_0
fan_controller_0 has been added to the project
WARNING:EDK:2137 - Peripheral fan_controller_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use axi_hwicap_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: fan_controller_0
The project's MHS file has changed on disk.
The project's MHS file has changed on disk.
ERROR:EDK:4085 - IPNAME: fan_controller, INSTANCE: fan_controller_0 - PORT Fan_Ctrl not found in the MPD - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 225 
WARNING:UtilitiesC:159 - Message file "usenglish/_SSNAME.msg" wasn't found.
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui

********************************************************************************
At Local date and time: Mon Jul 07 11:16:48 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:839 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 200: Type std_logic does not match with the integer literal
ERROR:HDLCompiler:839 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 204: Type std_logic does not match with the integer literal
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131: Unit <imp> ignored due to previous errors.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Mon Jul 07 11:18:27 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 39.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jul 07 13:19:58 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:20:11 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

ERROR:ConstraintSystem:59 - Constraint <NET sm_fan_pwm_net_vcc LOC = "L26"  |>
   [system.ucf(13)]: NET "sm_fan_pwm_net_vcc" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem - A target design object for the Locate constraint
   '<NET sm_fan_pwm_net_vcc LOC = "L26"  |> [system.ucf(13)]' could not be found
   and so the Locate constraint will be removed.

ERROR:ConstraintSystem:59 - Constraint <IOSTANDARD = "LVCMOS25";>
   [system.ucf(13)]: NET "sm_fan_pwm_net_vcc" not found.  Please verify that:
   1. The specified design element actually exists in the original design.
   2. The specified object is spelled correctly in the constraint source file.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     3
  Number of warnings:   7

Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   54 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:27:11 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:27:34 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:27:38 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
EXCEPTION:Xdm:ModelImp.c:55:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile file='C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_6'
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 308.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:35:26 2014
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  54 sec
Total CPU time to NGDBUILD completion:   54 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:37:05 2014
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  55 sec
Total CPU time to NGDBUILD completion:   54 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:41:51 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:41:53 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:47:10 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:47:14 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 299.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 07 13:53:17 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   53 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jul 07 15:29:11 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:839 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 101: Type std_logic does not match with the integer literal
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 84: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:839 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 138: Type std_logic_vector does not match with the integer literal
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/fan_controller_v1_00_a/hdl/vhdl/user_logic.vhd" Line 131: Unit <imp> ignored due to previous errors.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Mon Jul 07 15:31:54 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 29.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 07 16:23:37 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 32.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Jul 09 11:55:13 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Wed Jul 09 11:55:17 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 309.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Mon Jul 14 09:55:32 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 14 09:56:56 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 14 09:57:03 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 12:06:19 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 12:06:23 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 311.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 14 13:46:30 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 13:46:34 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 305.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 14 14:15:16 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 14:15:19 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 295.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 14 15:28:48 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 14 15:28:55 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 15:28:57 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 318.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Mon Jul 14 16:15:43 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Mon Jul 14 16:15:52 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Mon Jul 14 16:16:33 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
Ioa_WriteBlif(): Cannot open the output file "C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_7.gz".
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 300.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Jul 20 10:41:07 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Jul 20 10:41:11 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
197 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 208 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 303.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

axi_hwicap_0 has been deleted from the project

********************************************************************************
At Local date and time: Wed Jul 23 16:24:03 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 207 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 44.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Jul 23 16:26:04 2014
 make -f system.make bits started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:     1
  Number of warnings:   6

Total REAL time to NGDBUILD completion:  53 sec
Total CPU time to NGDBUILD completion:   52 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!

********************************************************************************
At Local date and time: Wed Jul 23 16:38:19 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 207 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...
ERROR:EDK:1405 - File not found in any repository
   'reconfigurable_peripherials_v1_00_a/hdl/verilog/rp.v'
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jul 23 16:39:29 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 207 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 62: <reconfigurable_peripherials_v1_00_a> is not declared.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 84: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Unit <imp> ignored due to previous errors.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_clock_generator_0_wrapper.ngc] Error 2
Done!
Overriding Xilinx file <TextEditor.cfg> with local file <C:/Xilinx/14.6/ISE_DS/EDK/data/TextEditor.cfg>

********************************************************************************
At Local date and time: Wed Jul 23 16:41:06 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 6 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:806 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 62: Syntax error near "use".
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/verilog/rp.v" Line 4: Unit <rp> ignored due to previous errors.
ERROR:HDLCompiler:104 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 62: Cannot find <rp> in library <reconfigurable_peripherials_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 84: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Unit <imp> ignored due to previous errors.
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jul 23 16:45:19 2014
 make -f system.make netlist started...
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Wed Jul 23 17:11:23 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!
Assigned Driver hwicap 8.01.a for instance axi_hwicap_0
axi_hwicap_0 has been added to the project
ERROR:EDK - axi_hwicap_0 (axi_hwicap) - 
The EOS_IN port has to be connected to a valid EOS signal.
 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PARAMETER: C_BASEADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PARAMETER: C_HIGHADDR - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a value in the MHS. 
WARNING:EDK:2137 - Peripheral axi_hwicap_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk - ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in the MHS. 
INFO:EDK - Use RS232_Uart_1 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: axi_hwicap_0

********************************************************************************
At Local date and time: Wed Jul 23 17:12:09 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
ERROR:EDK:4125 - IPNAME: axi_hwicap, INSTANCE: axi_hwicap_0, PORT: ICAP_Clk -
   ASSIGNMENT=REQUIRE is defined in the MPD. You must specify a connection in
   the MHS. 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
Error in overriding syslevel props. 

Checking platform address map ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jul 23 17:13:52 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 40 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 53 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 60 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 76 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
92 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 144
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 167 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 180
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 198 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 208 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
ERROR:HDLCompiler:806 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 62: Syntax error near "use".
ERROR:HDLCompiler:104 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 62: Cannot find <rp> in library <reconfigurable_peripherials_v1_00_a>. Please ensure that the library was compiled, and that a library and a use clause are present in the VHDL file.
ERROR:HDLCompiler:854 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 84: Unit <user_logic> ignored due to previous errors.
ERROR:HDLCompiler:374 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 130: Entity <user_logic> is not yet compiled.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 136: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 137: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 138: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 139: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 142: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 147: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 148: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 149: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 150: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 151: <std_logic_vector> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 152: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 153: <std_logic> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 165: <slv_reg0> is not declared.
ERROR:HDLCompiler:69 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166: <slv_reg1> is not declared.
ERROR:HDLCompiler:192 - "C:/Users/ECE/Documents/PR_Project_XADC/pcores/reconfigurable_peripherials_v1_00_a/hdl/vhdl/user_logic.vhd" Line 166: Actual of formal out port reg_1 cannot be an expression
ERROR:EDK - xst: unknown error occurred.
ERROR:EDK:546 - Aborting XST flow execution!

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 144 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Wed Jul 23 17:16:40 2014
 make -f system.make clean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
rm -f implementation/system.bit
rm -f implementation/system.ncd
rm -f implementation/system_bd.bmm 
rm -f implementation/system_map.ncd 
rm -f implementation/download.bit 
rm -f __xps/system_bits
rm -rf implementation synthesis xst hdl
rm -rf xst.srp system.srp
rm -f __xps/ise/_xmsgs/bitinit.xmsgs
rm -rf __xps/ps7_instance.mhs
rm -rf simulation/behavioral
rm -f simgen.log
rm -f __xps/ise/_xmsgs/simgen.xmsgs
rm -f _impact.cmd
Done!

********************************************************************************
At Local date and time: Wed Jul 23 17:16:47 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 40 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 53 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 60 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 69 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 76 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 85 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
92 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
115 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 128 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 144
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
152 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 167 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 180
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 198 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 208 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
219 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 53 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 69 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 92 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 128 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 144 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 180 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 219 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 320.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sun Jul 27 13:10:28 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_wrapper.ngc implementation/system_microblaze_0_bram_block_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Jul 27 13:10:57 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 7 slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 330.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_1
reconfigurable_peripherials_1 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_1
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_2
reconfigurable_peripherials_2 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_2
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_3
reconfigurable_peripherials_3 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_3
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_4
reconfigurable_peripherials_4 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_4
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_5
reconfigurable_peripherials_5 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_5
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_6
reconfigurable_peripherials_6 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_6
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_7
reconfigurable_peripherials_7 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_7
reconfigurable_peripherials_1 has been deleted from the project
reconfigurable_peripherials_2 has been deleted from the project
reconfigurable_peripherials_3 has been deleted from the project
reconfigurable_peripherials_4 has been deleted from the project
reconfigurable_peripherials_5 has been deleted from the project
reconfigurable_peripherials_6 has been deleted from the project
reconfigurable_peripherials_7 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_1
reconfigurable_peripherials_1 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_1
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_2
reconfigurable_peripherials_2 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_2 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_2
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_3
reconfigurable_peripherials_3 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_3 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_3
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_4
reconfigurable_peripherials_4 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_4 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_4
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_5
reconfigurable_peripherials_5 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_5 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_5
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_6
reconfigurable_peripherials_6 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_6 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_6
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_7
reconfigurable_peripherials_7 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_7 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_7
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_8
reconfigurable_peripherials_8 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_8 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect bus interface S_AXI to axi4lite_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_8
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_9
reconfigurable_peripherials_9 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_9 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver generic 1.00.a for instance axi2axi_connector_1
Assigned Driver generic 1.00.a for instance axi_interconnect_1
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Create new axi2axi_connector IP instance axi2axi_connector_1
INFO:EDK - Create new axi_interconnect IP instance axi_interconnect_1
INFO:EDK - Connect port INTERCONNECT_ARESETN in axi_interconnect_1 to port INTERCONNECT_ARESETN in proc_sys_reset_0
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_9
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_10
reconfigurable_peripherials_10 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_10 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_0 as reference
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_10
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_11
reconfigurable_peripherials_11 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_11 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_11
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_12
reconfigurable_peripherials_12 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_12 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_12
Assigned Driver generic 1.00.a for instance reconfigurable_peripherials_13
reconfigurable_peripherials_13 has been added to the project
WARNING:EDK:2137 - Peripheral reconfigurable_peripherials_13 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff) reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72420000-0x7242ffff) reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72440000-0x7244ffff) reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x72460000-0x7246ffff) reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff) reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK - Use reconfigurable_peripherials_10 as reference
INFO:EDK - Connect bus interface S_AXI to axi_interconnect_1
INFO:EDK - Connect clock port S_AXI_ACLK to clk_100_0000MHz
INFO:EDK - External IO port grouping doneINFO:EDK - Generate address successfully
INFO:EDK - Successfully finished auto bus connection for IP instance: reconfigurable_peripherials_13

********************************************************************************
At Local date and time: Thu Aug 14 21:57:21 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl:BRAM_Clk_A. Clock DRCs will not be performed on this
   core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 1.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 229 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 238 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 247 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 256 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 265 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 274 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 283 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 292 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 301 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi2axi_connector_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 336 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 345 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 354 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 363 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 328 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_interconnect_1_wrappe
r/system_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 114.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 15 00:33:05 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri Aug 15 00:33:45 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 1 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 1 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl -
   tcl is overriding PARAMETER C_MASK value to 0x40000000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl.jpg.....
Rasterizing microblaze_0_bram_block.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_1.jpg.....
Rasterizing reconfigurable_peripherials_2.jpg.....
Rasterizing reconfigurable_peripherials_3.jpg.....
Rasterizing reconfigurable_peripherials_4.jpg.....
Rasterizing reconfigurable_peripherials_5.jpg.....
Rasterizing reconfigurable_peripherials_6.jpg.....
Rasterizing reconfigurable_peripherials_7.jpg.....
Rasterizing reconfigurable_peripherials_8.jpg.....
Rasterizing reconfigurable_peripherials_9.jpg.....
Rasterizing axi2axi_connector_1.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing reconfigurable_peripherials_10.jpg.....
Rasterizing reconfigurable_peripherials_11.jpg.....
Rasterizing reconfigurable_peripherials_12.jpg.....
Rasterizing reconfigurable_peripherials_13.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
.... Copying flowfile C:/Xilinx/14.6/ISE_DS/ISE/xilinx/data/fpga.flw into
working directory C:/Users/ECE/Documents/PR_Project_XADC/implementation 

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_interconnect_1
_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi2axi_connector_
1_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_1_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_2_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_3_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_4_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_5_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_6_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_7_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_8_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_9_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_10_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_11_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_12_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_13_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_interconnect_1
_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_1/reconfigurable_peripherials_1/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_2/reconfigurable_peripherials_2/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_3/reconfigurable_peripherials_3/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_4/reconfigurable_peripherials_4/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_5/reconfigurable_peripherials_5/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_6/reconfigurable_peripherials_6/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_7/reconfigurable_peripherials_7/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_8/reconfigurable_peripherials_8/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_9/reconfigurable_peripherials_9/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_10/reconfigurable_peripherials_10/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_11/reconfigurable_peripherials_11/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_12/reconfigurable_peripherials_12/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_13/reconfigurable_peripherials_13/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    14
  Number of warnings:   9

Total REAL time to NGDBUILD completion: 1 min  3 sec
Total CPU time to NGDBUILD completion:  1 min  2 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 15 00:53:39 2014
 make -f system.make exporttosdk started...
"*********************************************"
"Running Xilinx Implementation tools.."
"*********************************************"
xflow -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
Release 14.6 - Xflow P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
xflow.exe -wd implementation -p xc7k325tffg900-2 -implement xflow.opt system.ngc
 
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Using Flow File: C:/Users/ECE/Documents/PR_Project_XADC/implementation/fpga.flw
 
Using Option File(s): 
 C:/Users/ECE/Documents/PR_Project_XADC/implementation/xflow.opt 

Creating Script File ... 

#----------------------------------------------#
# Starting program ngdbuild
# ngdbuild -p xc7k325tffg900-2 -nt timestamp -bm system.bmm
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" -uc
system.ucf system.ngd 
#----------------------------------------------#
Release 14.6 - ngdbuild P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngdbuild.exe -p
xc7k325tffg900-2 -nt timestamp -bm system.bmm
C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc -uc system.ucf
system.ngd

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system.ngc" ...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_xadc_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_rs232_uart_1_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_proc_sys_reset_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_clock_generator_0_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_interconnect_1
_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_i_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_d_bra
m_ctrl_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi2axi_connector_
1_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_debug_module_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_iic_main_wrapper.n
gc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_0_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_fan_controller_0_w
rapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_1_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_2_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_3_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_4_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_5_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_6_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_7_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_8_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_9_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_10_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_11_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_12_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_reconfigurable_per
ipherials_13_wrapper.ngc"...
Loading design module
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_bram_
block_wrapper.ngc"...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_ilmb_
wrapper.ncf" to module "microblaze_0_ilmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_dlmb_
wrapper.ncf" to module "microblaze_0_dlmb"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi4lite_0_wrapper
.ncf" to module "axi4lite_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_interconnect_1
_wrapper.ncf" to module "axi_interconnect_1"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_microblaze_0_wrapp
er.ncf" to module "microblaze_0"...
Checking Constraint Associations...
Applying constraints in
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/system_axi_hwicap_0_wrapp
er.ncf" to module "axi_hwicap_0"...
Checking Constraint Associations...
Gathering constraint information from source properties...
Done.

Annotating constraints to design from ucf file "system.ucf" ...
Resolving constraint associations...
Checking Constraint Associations...
WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi_interconnect_1/axi_interconnect_1\/si_converter_b
   ank\/gen_conv_slot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_IN
   V_0 TNM = FFS:axi_interconnect_1_reset...>: No instances of type FFS were
   found under block
   "axi_interconnect_1/axi_interconnect_1/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:135 - Constraint <INST
   /system/EXPANDED/system/axi4lite_0/axi4lite_0\/si_converter_bank\/gen_conv_sl
   ot[0].clock_conv_inst\/interconnect_aresetn_resync<2>_inv1_INV_0 TNM =
   FFS:axi4lite_0_reset_resync>: No instances of type FFS were found under block
   "axi4lite_0/axi4lite_0/si_converter_bank/gen_conv_slot[0].clock_conv_inst/interconnect_aresetn_resync<2>_inv1_INV_0" (type=INV).

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP axi4lite_0_reset_source = FFS
   PADS CPUS;>: CPUS "*" does not match any design objects.

WARNING:ConstraintSystem:58 - Constraint <TIMEGRP
   axi_interconnect_1_reset_source = FFS PADS CPUS;>: CPUS "*" does not match
   any design objects.

WARNING:ConstraintSystem:194 - The TNM 'axi_interconnect_1_reset_resync', does
   not directly or indirectly drive any flip-flops, latches and/or RAMs and is
   not actively used by any referencing constraint.

WARNING:ConstraintSystem:194 - The TNM 'axi4lite_0_reset_resync', does not
   directly or indirectly drive any flip-flops, latches and/or RAMs and is not
   actively used by any referencing constraint.

INFO:ConstraintSystem:178 - TNM 'sys_clk_pin', used in period specification
   'TS_sys_clk_pin', was traced into MMCME2_ADV instance
   clock_generator_0/MMCM1_INST/MMCM_ADV_inst. The following new TNM groups and
   period specifications were generated at the MMCME2_ADV output(s): 
   CLKOUT0: <TIMESPEC TS_clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0 =
   PERIOD "clock_generator_0_clock_generator_0_SIG_MMCM1_CLKOUT0" TS_sys_clk_pin
   * 0.5 HIGH 50>

Done...

Processing BMM file "system.bmm" ...

Checking expanded design ...
WARNING:NgdBuild:486 - Attribute "CLOCK_HOLD" is not allowed on symbol
   "clock_generator_0/MMCM1_INST/MMCM_ADV_inst" of type "MMCME2_ADV".  This
   attribute will be ignored.
WARNING:NgdBuild:443 - SFF primitive
   'microblaze_0/microblaze_0/MicroBlaze_Core_I/Performance.Decode_I/Using_FPGA.
   Gen_Bits[27].MEM_EX_Result_Inst' has unconnected output pin
WARNING:NgdBuild:443 - SFF primitive
   'IIC_MAIN/IIC_MAIN/X_IIC/X_AXI_IPIF_SSP1/X_SOFT_RESET/FF_WRACK' has
   unconnected output pin
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_0/reconfigurable_peripherials_0/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_1/reconfigurable_peripherials_1/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_2/reconfigurable_peripherials_2/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_3/reconfigurable_peripherials_3/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_4/reconfigurable_peripherials_4/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_5/reconfigurable_peripherials_5/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_6/reconfigurable_peripherials_6/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_7/reconfigurable_peripherials_7/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_8/reconfigurable_peripherials_8/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_9/reconfigurable_peripherials_9/USER_LOGIC_I/rp_
   instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_10/reconfigurable_peripherials_10/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_11/reconfigurable_peripherials_11/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_12/reconfigurable_peripherials_12/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.
ERROR:NgdBuild:604 - logical block
   'reconfigurable_peripherials_13/reconfigurable_peripherials_13/USER_LOGIC_I/r
   p_instance' with type 'rp' could not be resolved. A pin name misspelling can
   cause this, a missing edif or ngc file, case mismatch between the block name
   and the edif or ngc file name, or the misspelling of a type name. Symbol 'rp'
   is not supported in target 'kintex7'.

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGDBUILD Design Results Summary:
  Number of errors:    14
  Number of warnings:   9

Total REAL time to NGDBUILD completion: 1 min  2 sec
Total CPU time to NGDBUILD completion:  1 min  2 sec

One or more errors were found during NGDBUILD.  No NGD file will be written.

Writing NGDBUILD log file "system.bld"...
ERROR:Xflow - Program ngdbuild returned error code 2. Aborting flow execution...
make: *** [__xps/system_routed] Error 1
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Aug 15 12:43:56 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Fri Aug 15 12:44:25 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Fri Aug 15 12:44:25 2014
 xsdk.exe -hwspec C:\Users\ECE\Documents\PR_Project_XADC\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Wed Aug 20 09:26:13 2014
 make -f system.make exporttosdk started...
make: Nothing to be done for `exporttosdk'.
Done!

********************************************************************************
At Local date and time: Wed Aug 20 09:26:13 2014
 xsdk.exe -hwspec C:\Users\ECE\Documents\PR_Project_XADC\SDK\SDK_Export\hw\system.xml started...
Xilinx Software Development Kit
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

bram_block_0 has been added to the project
Assigned Driver bram 3.02.a for instance bram_cntlr_0
bram_cntlr_0 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
Assigned Driver bram 3.02.a for instance bram_cntlr_1
bram_cntlr_1 has been added to the project
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_0 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_0 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - bram_cntlr_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral bram_cntlr_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_i_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_i_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_i_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_i_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_i_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_i_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_i_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_i_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_1_i_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_1_i_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_1_d_bram_ctrl (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_1_d_bram_ctrl is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_0_i_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
ERROR:EDK - microblaze_0_d_bram_ctrl_1 (lmb_bram_if_cntlr) - Invalid lmb_bram_if_cntlr parameter:
You must set the value for C_BASEADDR and C_HIGHADDR 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_d_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 
WARNING:EDK:2137 - Peripheral microblaze_0_i_bram_ctrl_1 is not accessible from any processor in the system. Check Bus Interface connections and address parameters. 

********************************************************************************
At Local date and time: Sun Sep 07 14:02:45 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl_0	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl_0	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_0 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
ERROR:EDK:3900 - issued from TCL procedure "check_cache_bus" line 279
   microblaze_0 (microblaze) - The ICACHE M_AXI_IC bus interface is unconnected.
   The MicroBlaze processor requires that the bus interface is connected when
   the ICACHE is enabled. 
ERROR:EDK:440 - platgen failed with errors!
make: *** [implementation/system_proc_sys_reset_0_wrapper.ngc] Error 2
Done!

********************************************************************************
At Local date and time: Sun Sep 07 14:03:19 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl_0	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl_0	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_0 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 114 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 151 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 207 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 229 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 238 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 247 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 256 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 265 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 274 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 283 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 292 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 301 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 310 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 328 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 336 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 345 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 354 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 363 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 372 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
INSTANCE:microblaze_0_d_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
EXCEPTION:Xdm:ModelImp.c:55:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile file='C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_6'
INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 229 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 238 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 247 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 256 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 265 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 274 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 283 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 292 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 301 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 336 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 345 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 354 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 363 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 372 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 379 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 388 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 133.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Sun Sep 07 14:07:10 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_bram_block_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_1.jpg.....
Rasterizing reconfigurable_peripherials_2.jpg.....
Rasterizing reconfigurable_peripherials_3.jpg.....
Rasterizing reconfigurable_peripherials_4.jpg.....
Rasterizing reconfigurable_peripherials_5.jpg.....
Rasterizing reconfigurable_peripherials_6.jpg.....
Rasterizing reconfigurable_peripherials_7.jpg.....
Rasterizing reconfigurable_peripherials_8.jpg.....
Rasterizing reconfigurable_peripherials_9.jpg.....
Rasterizing axi2axi_connector_1.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing reconfigurable_peripherials_10.jpg.....
Rasterizing reconfigurable_peripherials_11.jpg.....
Rasterizing reconfigurable_peripherials_12.jpg.....
Rasterizing reconfigurable_peripherials_13.jpg.....
Rasterizing microblaze_0_bram_block_1.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_1.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!

********************************************************************************
At Local date and time: Sun Sep 07 15:59:41 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!

********************************************************************************
At Local date and time: Sun Sep 07 15:59:53 2014
 make -f system.make netlistclean started...
rm -f implementation/system.ngc
rm -f implementation/system_proc_sys_reset_0_wrapper.ngc implementation/system_microblaze_0_ilmb_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_0_wrapper.ngc implementation/system_microblaze_0_dlmb_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_0_wrapper.ngc implementation/system_microblaze_0_bram_block_0_wrapper.ngc implementation/system_microblaze_0_wrapper.ngc implementation/system_debug_module_wrapper.ngc implementation/system_clock_generator_0_wrapper.ngc implementation/system_axi4lite_0_wrapper.ngc implementation/system_rs232_uart_1_wrapper.ngc implementation/system_iic_main_wrapper.ngc implementation/system_axi_xadc_0_wrapper.ngc implementation/system_reconfigurable_peripherials_0_wrapper.ngc implementation/system_fan_controller_0_wrapper.ngc implementation/system_axi_hwicap_0_wrapper.ngc implementation/system_reconfigurable_peripherials_1_wrapper.ngc implementation/system_reconfigurable_peripherials_2_wrapper.ngc implementation/system_reconfigurable_peripherials_3_wrapper.ngc implementation/system_reconfigurable_peripherials_4_wrapper.ngc implementation/system_reconfigurable_peripherials_5_wrapper.ngc implementation/system_reconfigurable_peripherials_6_wrapper.ngc implementation/system_reconfigurable_peripherials_7_wrapper.ngc implementation/system_reconfigurable_peripherials_8_wrapper.ngc implementation/system_reconfigurable_peripherials_9_wrapper.ngc implementation/system_axi2axi_connector_1_wrapper.ngc implementation/system_axi_interconnect_1_wrapper.ngc implementation/system_reconfigurable_peripherials_10_wrapper.ngc implementation/system_reconfigurable_peripherials_11_wrapper.ngc implementation/system_reconfigurable_peripherials_12_wrapper.ngc implementation/system_reconfigurable_peripherials_13_wrapper.ngc implementation/system_microblaze_0_bram_block_1_wrapper.ngc implementation/system_microblaze_0_d_bram_ctrl_1_wrapper.ngc implementation/system_microblaze_0_i_bram_ctrl_1_wrapper.ngc
rm -f platgen.log
rm -f __xps/ise/_xmsgs/platgen.xmsgs
rm -f implementation/system.bmm
rm -rf implementation/cache
Done!

********************************************************************************
At Local date and time: Sun Sep 07 15:59:58 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl_0	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl_0	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_0 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 372 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 1.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:proc_sys_reset_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 39 - Running XST synthesis
INSTANCE:microblaze_0_ilmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 52 - Running XST synthesis
INSTANCE:microblaze_0_i_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Running XST
synthesis
INSTANCE:microblaze_0_dlmb - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 68 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
EXCEPTION:Xdm:ModelImp.c:55:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile file='C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_6'
INSTANCE:microblaze_0_d_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Running XST
synthesis
INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Running XST
synthesis
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:debug_module - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
114 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 127 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi4lite_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:rs232_uart_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
151 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:iic_main - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 166 -
Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_xadc_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179
- Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 197 - Running XST
synthesis
EXCEPTION:Xdm:ModelImp.c:55:$Id: ModelImp.c,v 1.28 2009/06/12 19:55:28 jdl Exp $ - Xdm_Exception::CannotWriteFile file='C:\Users\ECE\Documents\PR_Project_XADC\synthesis\xst_temp_dir\\xil_6'
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 207 - Running XST synthesis
INSTANCE:axi_hwicap_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
218 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 229 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 238 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 247 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 256 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 265 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 274 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 283 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 292 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 301 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi2axi_connector_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 310 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:axi_interconnect_1 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 328 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 336 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 345 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 354 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 363 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 372 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 379 - Running XST
synthesis
INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 388 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_ilmb_wrapper INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_ilmb_wrapper.ngc
../system_microblaze_0_ilmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_ilmb_wrapper
/system_microblaze_0_ilmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_ilmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_ilmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_dlmb_wrapper INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_dlmb_wrapper.ngc
../system_microblaze_0_dlmb_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_dlmb_wrapper
/system_microblaze_0_dlmb_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_dlmb_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_dlmb_wrapper.blc"...

NGCBUILD done.
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 127 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi4lite_0_wrapper INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 143 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi4lite_0_wrapper.ngc
../system_axi4lite_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi4lite_0_wrapper/system
_axi4lite_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi4lite_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi4lite_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_xadc_0_wrapper INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 179 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_xadc_0_wrapper.ngc
../system_axi_xadc_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_xadc_0_wrapper/system
_axi_xadc_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_xadc_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_xadc_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_hwicap_0_wrapper INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 218 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_axi_hwicap_0_wrapper.ngc
../system_axi_hwicap_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_hwicap_0_wrapper/syst
em_axi_hwicap_0_wrapper.ngc" ...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_1.ngc"...
Loading design module
"../system_axi_hwicap_0_wrapper_fifo_generator_v9_3_2.ngc"...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_hwicap_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_hwicap_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_axi_interconnect_1_wrapper INSTANCE:axi_interconnect_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 328 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd ..
system_axi_interconnect_1_wrapper.ngc ../system_axi_interconnect_1_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/axi_interconnect_1_wrappe
r/system_axi_interconnect_1_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_axi_interconnect_1_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_axi_interconnect_1_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 397.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Sep 13 13:30:51 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl_0	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl_0	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_0 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 146 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 154 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 169 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 182 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 200 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 210 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 221 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 232 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 241 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 250 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 259 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 268 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 277 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 286 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 295 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 304 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 313 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 331 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 339 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 348 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 357 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 366 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 375 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 382 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 391 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 375 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 130 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:microblaze_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
91 - Running XST synthesis
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 130 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 200 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 210 - Running XST synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 232 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 241 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 250 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 259 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 268 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 277 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 286 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 295 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 304 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 339 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 348 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 357 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 366 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_microblaze_0_wrapper INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_microblaze_0_wrapper.ngc
../system_microblaze_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/microblaze_0_wrapper/syst
em_microblaze_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_microblaze_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_microblaze_0_wrapper.blc"...

NGCBUILD done.
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 130 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  4 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 126.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Sat Sep 13 13:38:09 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_bram_block_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_1.jpg.....
Rasterizing reconfigurable_peripherials_2.jpg.....
Rasterizing reconfigurable_peripherials_3.jpg.....
Rasterizing reconfigurable_peripherials_4.jpg.....
Rasterizing reconfigurable_peripherials_5.jpg.....
Rasterizing reconfigurable_peripherials_6.jpg.....
Rasterizing reconfigurable_peripherials_7.jpg.....
Rasterizing reconfigurable_peripherials_8.jpg.....
Rasterizing reconfigurable_peripherials_9.jpg.....
Rasterizing axi2axi_connector_1.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing reconfigurable_peripherials_10.jpg.....
Rasterizing reconfigurable_peripherials_11.jpg.....
Rasterizing reconfigurable_peripherials_12.jpg.....
Rasterizing reconfigurable_peripherials_13.jpg.....
Rasterizing microblaze_0_bram_block_1.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_1.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.

start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
start xmd -opt etc\xmd_microblaze_0.opt -lp \cygdrive\c\Users\ECE\Documents\PR_Project_XADC\
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Sep 26 10:21:39 2014
 make -f system.make netlist started...
"****************************************************"
"Creating system netlist for hardware specification.."
"****************************************************"
platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default    -msg __xps/ise/xmsgprops.lst -parallel yes system.mhs

Release 14.6 - platgen Xilinx EDK 14.6 Build EDK_P.68d
 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.


Command Line: platgen -p xc7k325tffg900-2 -lang vhdl -intstyle default -msg
__xps/ise/xmsgprops.lst -parallel yes system.mhs 

WARNING:EDK - INFO:Security:71 - If a license for part 'xc7k325t' is available,
   it will be possible to use 'XPS_TDP' instead of 'XPS'.
   WARNING:Security:42 - Your software subscription period has lapsed. Your
   current version of Xilinx tools will continue to function, but you no longer
   qualify for Xilinx software updates or new releases.


Parse C:/Users/ECE/Documents/PR_Project_XADC/system.mhs ...

Read MPD definitions ...

Overriding IP level properties ...
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ENDIANNESS value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 198 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ICACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 339 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_USE_FSL value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 369 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 
orig_family is kintex7
INFO:EDK:4130 - IPNAME: axi_hwicap, INSTANCE:axi_hwicap_0 - tcl is overriding
   PARAMETER C_FAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_hwicap_v2_03_a\d
   ata\axi_hwicap_v2_1_0.mpd line 94 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_BASEFAMILY value to kintex7 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 81 

Computing clock values...
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_0:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_i_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 
INFO:EDK:740 - Cannot determine the input clock associated with port :
   microblaze_0_d_bram_ctrl_1:BRAM_Clk_A. Clock DRCs will not be performed on
   this core and cores connected to it. 

Performing IP level DRCs on properties...

Running DRC Tcl procedures for OPTION IPLEVEL_DRC_PROC...

**************************************************************************

For axi_hwicap v2.03.a... 
Checking the C_INCLUDE_STARTUP parameter...

With present configuration, the PORT EOS_IN is unconnected.

With present configuration, the STARTUP primitive would be used in the AXI
HWICAP core.

**************************************************************************
Address Map for Processor microblaze_0
  (0000000000-0x0001ffff) microblaze_0_d_bram_ctrl_0	microblaze_0_dlmb
  (0000000000-0x0001ffff) microblaze_0_i_bram_ctrl_0	microblaze_0_ilmb
  (0x00020000-0x0003ffff) microblaze_0_d_bram_ctrl_1	microblaze_0_dlmb
  (0x00020000-0x0003ffff) microblaze_0_i_bram_ctrl_1	microblaze_0_ilmb
  (0x40200000-0x4020ffff) axi_hwicap_0	axi4lite_0
  (0x40600000-0x4060ffff) RS232_Uart_1	axi4lite_0
  (0x40800000-0x4080ffff) IIC_MAIN	axi4lite_0
  (0x41400000-0x4140ffff) debug_module	axi4lite_0
  (0x71a00000-0x71a0ffff) fan_controller_0	axi4lite_0
  (0x72400000-0x7240ffff)
reconfigurable_peripherials_10	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72420000-0x7242ffff)
reconfigurable_peripherials_11	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72440000-0x7244ffff)
reconfigurable_peripherials_12	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x72460000-0x7246ffff)
reconfigurable_peripherials_13	axi4lite_0->axi2axi_connector_1->axi_interconnect
_1
  (0x7b000000-0x7b00ffff) reconfigurable_peripherials_0	axi4lite_0
  (0x7b020000-0x7b02ffff) reconfigurable_peripherials_1	axi4lite_0
  (0x7b040000-0x7b04ffff) reconfigurable_peripherials_2	axi4lite_0
  (0x7b060000-0x7b06ffff) reconfigurable_peripherials_3	axi4lite_0
  (0x7b080000-0x7b08ffff) reconfigurable_peripherials_4	axi4lite_0
  (0x7b0a0000-0x7b0affff) reconfigurable_peripherials_5	axi4lite_0
  (0x7b0c0000-0x7b0cffff) reconfigurable_peripherials_6	axi4lite_0
  (0x7b0e0000-0x7b0effff) reconfigurable_peripherials_7	axi4lite_0
  (0x7b100000-0x7b10ffff) reconfigurable_peripherials_8	axi4lite_0
  (0x7b120000-0x7b12ffff)
reconfigurable_peripherials_9	axi4lite_0->axi2axi_connector_1->axi_interconnect_
1
  (0x7e200000-0x7e20ffff) axi_xadc_0	axi4lite_0
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_ilmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: lmb_v10, INSTANCE:microblaze_0_dlmb - tool is overriding
   PARAMETER C_LMB_NUM_SLAVES value to 2 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_v10_v2_00_b\data
   \lmb_v10_v2_1_0.mpd line 82 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_0 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 
INFO:EDK:4130 - IPNAME: bram_block, INSTANCE:microblaze_0_bram_block_1 - tool is
   overriding PARAMETER C_MEMSIZE value to 0x20000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\bram_block_v1_00_a\d
   ata\bram_block_v2_1_0.mpd line 78 

Checking platform address map ...

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...

Running UPDATE Tcl procedures for OPTION PLATGEN_SYSLEVEL_UPDATE_PROC...
INFO: Setting timing constaints for microblaze_0_ilmb.
INFO: The microblaze_0_ilmb core has constraints automatically generated by XPS
in implementation/microblaze_0_ilmb_wrapper/microblaze_0_ilmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0_dlmb.
INFO: The microblaze_0_dlmb core has constraints automatically generated by XPS
in implementation/microblaze_0_dlmb_wrapper/microblaze_0_dlmb_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: Setting timing constaints for microblaze_0.
INFO: The microblaze_0 core has constraints automatically generated by XPS in
implementation/microblaze_0_wrapper/microblaze_0_wrapper.ucf.
It can be overridden by constraints placed in the system.ucf file.

INFO: No asynchronous clock conversions in axi_interconnect axi4lite_0.
INFO: No asynchronous clock conversions in axi_interconnect axi_interconnect_1.

Modify defaults ...

Creating stub ...

Processing licensed instances ...
Completion time: 0.00 seconds

Creating hardware output directories ...

Managing hardware (BBD-specified) netlist files ...

Managing cache ...
IPNAME:proc_sys_reset INSTANCE:proc_sys_reset_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 39 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_ilmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 52 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 59 - Copying cache
implementation netlist
IPNAME:lmb_v10 INSTANCE:microblaze_0_dlmb -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 68 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 75 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - Copying cache
implementation netlist
IPNAME:microblaze INSTANCE:microblaze_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 91 - Copying cache
implementation netlist
IPNAME:mdm INSTANCE:debug_module -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 117 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi4lite_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 147 - Copying cache
implementation netlist
IPNAME:axi_uartlite INSTANCE:rs232_uart_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 155 - Copying cache
implementation netlist
IPNAME:axi_iic INSTANCE:iic_main -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 170 - Copying cache
implementation netlist
IPNAME:axi_xadc INSTANCE:axi_xadc_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 183 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 201 - Copying cache
implementation netlist
IPNAME:fan_controller INSTANCE:fan_controller_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 211 - Copying cache
implementation netlist
IPNAME:axi_hwicap INSTANCE:axi_hwicap_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 222 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 233 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 242 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 251 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 260 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 269 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 278 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 287 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 296 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 305 - Copying cache
implementation netlist
IPNAME:axi2axi_connector INSTANCE:axi2axi_connector_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 314 - Copying cache
implementation netlist
IPNAME:axi_interconnect INSTANCE:axi_interconnect_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 332 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 340 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 349 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 358 - Copying cache
implementation netlist
IPNAME:reconfigurable_peripherials INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 367 - Copying cache
implementation netlist
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 376 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_d_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 383 - Copying cache
implementation netlist
IPNAME:lmb_bram_if_cntlr INSTANCE:microblaze_0_i_bram_ctrl_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 392 - Copying cache
implementation netlist

Elaborating instances ...
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 84 - elaborating IP
IPNAME:bram_block INSTANCE:microblaze_0_bram_block_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 376 - elaborating IP
IPNAME:clock_generator INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 131 - elaborating IP
ClkGen elaborate status: PASSED
----------------------------------------
----------------------------------------

Writing HDL for elaborated instances ...

Inserting wrapper level ...
Completion time: 0.00 seconds

Constructing platform-level connectivity ...
Completion time: 0.00 seconds

Writing (top-level) BMM ...

Writing (top-level and wrappers) HDL ...

Generating synthesis project file ...

Running XST synthesis ...

INFO:EDK:4211 - The following instances are synthesized with XST. The MPD option
   IMP_NETLIST=TRUE indicates that a NGC file is to be produced using XST
   synthesis. IMP_NETLIST=FALSE (default) instances are not synthesized. 
INFO:EDK:4194 - Running XST parallelly on 4 processors
INSTANCE:clock_generator_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 131 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 201 - Running XST
synthesis
INSTANCE:fan_controller_0 - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs
line 211 - Running XST synthesis
INSTANCE:reconfigurable_peripherials_1 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 233 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_2 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 242 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_3 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 251 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_4 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 260 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_5 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 269 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_6 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 278 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_7 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 287 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_8 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 296 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_9 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 305 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_10 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 340 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_11 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 349 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
INSTANCE:reconfigurable_peripherials_12 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 358 - Running XST
synthesis
INSTANCE:reconfigurable_peripherials_13 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 367 - Running XST
synthesis
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Running NGCBUILD ...
IPNAME:system_clock_generator_0_wrapper INSTANCE:clock_generator_0 -
C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line 131 - Running NGCBUILD
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>

Command Line: C:\Xilinx\14.6\ISE_DS\ISE\bin\nt64\unwrapped\ngcbuild.exe -p
xc7k325tffg900-2 -intstyle silent -i -sd .. system_clock_generator_0_wrapper.ngc
../system_clock_generator_0_wrapper

Reading NGO file
"C:/Users/ECE/Documents/PR_Project_XADC/implementation/clock_generator_0_wrapper
/system_clock_generator_0_wrapper.ngc" ...

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

NGCBUILD Design Results Summary:
  Number of errors:     0
  Number of warnings:   0

Writing NGC file "../system_clock_generator_0_wrapper.ngc" ...
Total REAL time to NGCBUILD completion:  5 sec
Total CPU time to NGCBUILD completion:   4 sec

Writing NGCBUILD log file "../system_clock_generator_0_wrapper.blc"...

NGCBUILD done.
INFO:EDK:3509 - NCF files should not be modified as they will be regenerated.
   If any constraint needs to be overridden, this should be done by modifying
   the data/system.ucf file.

Rebuilding cache ...

Total run time: 95.00 seconds
"Running synthesis..."
cd synthesis & synthesis.cmd
"xst -ifn "system_xst.scr" -intstyle silent"
"Running XST synthesis ..."
PMSPEC -- Overriding Xilinx file
<C:/Xilinx/14.6/ISE_DS/EDK/kintex7/data/kintex7.acd> with local file
<C:/Xilinx/14.6/ISE_DS/ISE/kintex7/data/kintex7.acd>
"XST completed"
Done!

********************************************************************************
At Local date and time: Fri Sep 26 11:27:06 2014
 make -f system.make netlist started...
make: Nothing to be done for `netlist'.
Done!
Xilinx Platform Studio (XPS)
Xilinx EDK 14.6 Build EDK_P.68d
Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.


********************************************************************************
At Local date and time: Fri Sep 26 18:09:49 2014
 make -f system.make exporttosdk started...
IF NOT EXIST "SDK\SDK_Export\hw" @mkdir "SDK\SDK_Export\hw"
psf2Edward -inp system.xmp -exit_on_error -dont_add_loginfo -make_inst_lower -edwver 1.2 -xml SDK\SDK_Export\hw/system.xml 
Release 14.6 - psf2Edward EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

Checking platform configuration ...
IPNAME: lmb_v10, INSTANCE: microblaze_0_ilmb - 1 master(s) : 2 slave(s) 
IPNAME: lmb_v10, INSTANCE: microblaze_0_dlmb - 1 master(s) : 2 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi4lite_0 - 1 master(s) : 16 slave(s) 
IPNAME: axi_interconnect, INSTANCE: axi_interconnect_1 - 1 master(s) : 5
slave(s) 

Checking port drivers...

Performing Clock DRCs...

Performing Reset DRCs...

Overriding system level properties...
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXP_pin, CONNECTOR: axi_xadc_0_VAUXP -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   23 
WARNING:EDK:4181 - PORT: axi_xadc_0_VAUXN_pin, CONNECTOR: axi_xadc_0_VAUXN -
   floating connection - C:\Users\ECE\Documents\PR_Project_XADC\system.mhs line
   24 
WARNING:EDK:4181 - PORT: M_AXI_AWREGION, CONNECTOR:
   axi_interconnect_1_S_AWREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 198 
WARNING:EDK:4181 - PORT: M_AXI_ARREGION, CONNECTOR:
   axi_interconnect_1_S_ARREGION - floating connection -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi2axi_connector_v1
   _00_a\data\axi2axi_connector_v2_1_0.mpd line 223 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi4lite_0.

INFO: Setting C_RANGE_CHECK = ON for axi_interconnect axi_interconnect_1.
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_0 -
   tcl is overriding PARAMETER C_MASK value to 0x40020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_D_AXI value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 232 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_ADDR_TAG_BITS value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 337 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_DCACHE_ADDR_TAG value to 0 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 367 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 402 
INFO:EDK:4130 - IPNAME: microblaze, INSTANCE:microblaze_0 - tcl is overriding
   PARAMETER C_USE_EXT_NM_BRK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\microblaze_v8_50_b\d
   ata\microblaze_v2_1_0.mpd line 403 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi4lite_0 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: axi_interconnect, INSTANCE:axi_interconnect_1 - tcl is
   overriding PARAMETER C_RANGE_CHECK value to 1 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\axi_interconnect_v1_
   06_a\data\axi_interconnect_v2_1_0.mpd line 149 
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_d_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 

Running system level update procedures...

Running UPDATE Tcl procedures for OPTION SYSLEVEL_UPDATE_PROC...

Running system level DRCs...

Performing System level DRCs on properties...

Running DRC Tcl procedures for OPTION SYSLEVEL_DRC_PROC...
INFO:EDK:4130 - IPNAME: lmb_bram_if_cntlr, INSTANCE:microblaze_0_i_bram_ctrl_1 -
   tcl is overriding PARAMETER C_MASK value to 0x02020000 -
   C:\Xilinx\14.6\ISE_DS\EDK\hw\XilinxProcessorIPLib\pcores\lmb_bram_if_cntlr_v3
   _10_c\data\lmb_bram_if_cntlr_v2_1_0.mpd line 92 
Conversion to XML complete.
xdsgen -inp system.xmp -report SDK\SDK_Export\hw/system.html  -make_docs_local
Release 14.6 - xdsgen EDK_P.68d (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=proc_sys_reset;v=v3_00_a;d=proc_sy
   s_reset.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_v10;v=v2_00_b;d=pg087-lmb-v10.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=mdm;v=v2_10_a;d=pg062-mdm.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=clock_generator;v=v4_03_a;d=clock_
   generator.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_uartlite;v=v1_02_a;d=axi_uartl
   ite_ds741.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_iic;v=v1_02_a;d=axi_iic_ds756.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_xadc;v=v1_00_a;d=pg019_axi_xad
   c.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_hwicap;v=v2_03_a;d=ds817_axi_h
   wicap.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi2axi_connector;v=v1_00_a;d=ds80
   3_axi2axi_connector.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=axi_interconnect;v=v1_06_a;d=ds768
   _axi_interconnect.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=bram_block;v=v1_00_a;d=bram_block.
   pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
WARNING:EDK:878 - Could not find IP doc
   http://www.xilinx.com/cgi-bin/docs/ipdoc?c=lmb_bram_if_cntlr;v=v3_10_c;d=pg06
   1-lmb-bram-if-cntlr.pdf
Generated Block Diagram.
Rasterizing proc_sys_reset_0.jpg.....
Rasterizing microblaze_0_ilmb.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_dlmb.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_0.jpg.....
Rasterizing microblaze_0_bram_block_0.jpg.....
Rasterizing microblaze_0.jpg.....
Rasterizing debug_module.jpg.....
Rasterizing clock_generator_0.jpg.....
Rasterizing axi4lite_0.jpg.....
Rasterizing RS232_Uart_1.jpg.....
Rasterizing IIC_MAIN.jpg.....
Rasterizing axi_xadc_0.jpg.....
Rasterizing reconfigurable_peripherials_0.jpg.....
Rasterizing fan_controller_0.jpg.....
Rasterizing axi_hwicap_0.jpg.....
Rasterizing reconfigurable_peripherials_1.jpg.....
Rasterizing reconfigurable_peripherials_2.jpg.....
Rasterizing reconfigurable_peripherials_3.jpg.....
Rasterizing reconfigurable_peripherials_4.jpg.....
Rasterizing reconfigurable_peripherials_5.jpg.....
Rasterizing reconfigurable_peripherials_6.jpg.....
Rasterizing reconfigurable_peripherials_7.jpg.....
Rasterizing reconfigurable_peripherials_8.jpg.....
Rasterizing reconfigurable_peripherials_9.jpg.....
Rasterizing axi2axi_connector_1.jpg.....
Rasterizing axi_interconnect_1.jpg.....
Rasterizing reconfigurable_peripherials_10.jpg.....
Rasterizing reconfigurable_peripherials_11.jpg.....
Rasterizing reconfigurable_peripherials_12.jpg.....
Rasterizing reconfigurable_peripherials_13.jpg.....
Rasterizing microblaze_0_bram_block_1.jpg.....
Rasterizing microblaze_0_d_bram_ctrl_1.jpg.....
Rasterizing microblaze_0_i_bram_ctrl_1.jpg.....
Rasterizing system_blkd.jpg.....
Report generated.
Report generation completed.
""
"WARNING: The option to export bit and bmm files to SDK is set to false. Existing bit and bmm files in the SDK\SDK_Export\hw directory (if any) will be deleted."
""
Done!
bram_block_0 has been added to the project
bram_block_0 has been deleted from the project
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
Writing filter settings....
Done writing filter settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.filters
Done writing Tab View settings to:
	C:\Users\ECE\Documents\PR_Project_XADC\etc\system.gui
