

================================================================
== Vitis HLS Report for 'divide_Pipeline_NORMALIZE'
================================================================
* Date:           Thu Dec 19 08:56:05 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        rsa.prj
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  8.50 ns|  5.352 ns|     2.30 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute)  |  Interval | Pipeline|
    |   min   |   max   |    min    |    max   | min | max |   Type  |
    +---------+---------+-----------+----------+-----+-----+---------+
    |        3|       34|  25.500 ns|  0.289 us|    3|   34|       no|
    +---------+---------+-----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |             |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        |  Loop Name  |   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+
        |- NORMALIZE  |        1|       32|         1|          1|          1|  1 ~ 32|       yes|
        +-------------+---------+---------+----------+-----------+-----------+--------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|     93|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     94|    -|
|Register         |        -|    -|      83|      -|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    0|      83|    187|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    0|      ~0|     ~0|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-------------------------+----------+----+---+----+------------+------------+
    |      Variable Name      | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-------------------------+----------+----+---+----+------------+------------+
    |d_1_fu_170_p2            |         +|   0|  0|  14|           7|           3|
    |magic_3_fu_176_p2        |         +|   0|  0|  14|           7|           2|
    |ap_condition_213         |       and|   0|  0|   2|           1|           1|
    |ap_condition_71          |       and|   0|  0|   2|           1|           1|
    |ap_condition_78          |       and|   0|  0|   2|           1|           1|
    |icmp_ln1064_1_fu_147_p2  |      icmp|   0|  0|  28|          63|           1|
    |icmp_ln1064_fu_128_p2    |      icmp|   0|  0|  29|          64|           1|
    |ap_enable_pp0            |       xor|   0|  0|   2|           1|           2|
    +-------------------------+----------+----+---+----+------------+------------+
    |Total                    |          |   0|  0|  93|         145|          12|
    +-------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +---------------------------------------+----+-----------+-----+-----------+
    |                  Name                 | LUT| Input Size| Bits| Total Bits|
    +---------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                            |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1                |   9|          2|    1|          2|
    |ap_phi_mux_UnifiedRetVal_phi_fu_88_p6  |  20|          4|    2|          8|
    |ap_return                              |   9|          2|    2|          4|
    |d_fu_68                                |   9|          2|    7|         14|
    |d_out                                  |  20|          4|    7|         28|
    |magic_fu_64                            |   9|          2|    7|         14|
    |vn_V_1_fu_60                           |   9|          2|   64|        128|
    +---------------------------------------+----+-----------+-----+-----------+
    |Total                                  |  94|         20|   91|        200|
    +---------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------+----+----+-----+-----------+
    |           Name          | FF | LUT| Bits| Const Bits|
    +-------------------------+----+----+-----+-----------+
    |ap_CS_fsm                |   1|   0|    1|          0|
    |ap_done_reg              |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1  |   1|   0|    1|          0|
    |ap_return_preg           |   2|   0|    2|          0|
    |d_fu_68                  |   7|   0|    7|          0|
    |magic_fu_64              |   7|   0|    7|          0|
    |vn_V_1_fu_60             |  64|   0|   64|          0|
    +-------------------------+----+----+-----+-----------+
    |Total                    |  83|   0|   83|          0|
    +-------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+--------------+-----+-----+------------+---------------------------+--------------+
|   RTL Ports  | Dir | Bits|  Protocol  |       Source Object       |    C Type    |
+--------------+-----+-----+------------+---------------------------+--------------+
|ap_clk        |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_rst        |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_start      |   in|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_done       |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_idle       |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_ready      |  out|    1|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|ap_return     |  out|    2|  ap_ctrl_hs|  divide_Pipeline_NORMALIZE|  return value|
|vn_V          |   in|   64|     ap_none|                       vn_V|        scalar|
|d_out         |  out|    7|      ap_vld|                      d_out|       pointer|
|d_out_ap_vld  |  out|    1|      ap_vld|                      d_out|       pointer|
+--------------+-----+-----+------------+---------------------------+--------------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 2
IsDatapathOnly: 2
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.58>
ST_1 : Operation 4 [1/1] (0.00ns)   --->   "%vn_V_1 = alloca i32 1"   --->   Operation 4 'alloca' 'vn_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%magic = alloca i32 1"   --->   Operation 5 'alloca' 'magic' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%d = alloca i32 1"   --->   Operation 6 'alloca' 'd' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%vn_V_read = read i64 @_ssdm_op_Read.ap_auto.i64, i64 %vn_V"   --->   Operation 7 'read' 'vn_V_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 64, i7 %d"   --->   Operation 8 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 9 [1/1] (1.58ns)   --->   "%store_ln0 = store i7 0, i7 %magic"   --->   Operation 9 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 10 [1/1] (1.58ns)   --->   "%store_ln0 = store i64 %vn_V_read, i64 %vn_V_1"   --->   Operation 10 'store' 'store_ln0' <Predicate = true> <Delay = 1.58>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit572"   --->   Operation 11 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.35>
ST_2 : Operation 12 [1/1] (0.00ns)   --->   "%magic_2 = load i7 %magic" [./bignum.h:123]   --->   Operation 12 'load' 'magic_2' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 13 [1/1] (0.00ns)   --->   "%specpipeline_ln0 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 1, i32 0, void @p_str"   --->   Operation 13 'specpipeline' 'specpipeline_ln0' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 14 [1/1] (0.00ns)   --->   "%tmp = bitselect i1 @_ssdm_op_BitSelect.i1.i7.i32, i7 %magic_2, i32 6" [./bignum.h:123]   --->   Operation 14 'bitselect' 'tmp' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 15 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 1, i64 32, i64 16"   --->   Operation 15 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 16 [1/1] (0.00ns)   --->   "%br_ln123 = br i1 %tmp, void %.split22, void %_ZNK6BignumILi32ELi64EE5blockEi.exit572..loopexit105.loopexit_crit_edge.exitStub" [./bignum.h:123]   --->   Operation 16 'br' 'br_ln123' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%vn_V_1_load_1 = load i64 %vn_V_1"   --->   Operation 17 'load' 'vn_V_1_load_1' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%specloopname_ln1810 = specloopname void @_ssdm_op_SpecLoopName, void @empty_15"   --->   Operation 18 'specloopname' 'specloopname_ln1810' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 19 [1/1] (2.77ns)   --->   "%icmp_ln1064 = icmp_eq  i64 %vn_V_1_load_1, i64 0"   --->   Operation 19 'icmp' 'icmp_ln1064' <Predicate = (!tmp)> <Delay = 2.77> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 20 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln1064, void, void %.split22..loopexit105.loopexit_crit_edge.exitStub" [./bignum.h:125]   --->   Operation 20 'br' 'br_ln125' <Predicate = (!tmp)> <Delay = 0.00>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%vn_V_1_load = load i64 %vn_V_1"   --->   Operation 21 'load' 'vn_V_1_load' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 22 [1/1] (0.00ns)   --->   "%tmp_11 = partselect i63 @_ssdm_op_PartSelect.i63.i64.i32.i32, i64 %vn_V_1_load_1, i32 1, i32 63"   --->   Operation 22 'partselect' 'tmp_11' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 23 [1/1] (2.78ns)   --->   "%icmp_ln1064_1 = icmp_eq  i63 %tmp_11, i63 0"   --->   Operation 23 'icmp' 'icmp_ln1064_1' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 2.78> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 2.77> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%br_ln125 = br i1 %icmp_ln1064_1, void, void %.loopexit105.split.loop.exit184.exitStub" [./bignum.h:125]   --->   Operation 24 'br' 'br_ln125' <Predicate = (!tmp & !icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%d_load = load i7 %d" [./bignum.h:127]   --->   Operation 25 'load' 'd_load' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 26 [1/1] (0.00ns)   --->   "%vn_V_2 = partselect i62 @_ssdm_op_PartSelect.i62.i64.i32.i32, i64 %vn_V_1_load, i32 2, i32 63"   --->   Operation 26 'partselect' 'vn_V_2' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%zext_ln1043 = zext i62 %vn_V_2"   --->   Operation 27 'zext' 'zext_ln1043' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (1.87ns)   --->   "%d_1 = add i7 %d_load, i7 126" [./bignum.h:127]   --->   Operation 28 'add' 'd_1' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 29 [1/1] (1.87ns)   --->   "%magic_3 = add i7 %magic_2, i7 2" [./bignum.h:123]   --->   Operation 29 'add' 'magic_3' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.87> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 1.87> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 30 [1/1] (1.58ns)   --->   "%store_ln127 = store i7 %d_1, i7 %d" [./bignum.h:127]   --->   Operation 30 'store' 'store_ln127' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 31 [1/1] (1.58ns)   --->   "%store_ln123 = store i7 %magic_3, i7 %magic" [./bignum.h:123]   --->   Operation 31 'store' 'store_ln123' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 32 [1/1] (1.58ns)   --->   "%store_ln1043 = store i64 %zext_ln1043, i64 %vn_V_1"   --->   Operation 32 'store' 'store_ln1043' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 1.58>
ST_2 : Operation 33 [1/1] (0.00ns)   --->   "%br_ln0 = br void %_ZNK6BignumILi32ELi64EE5blockEi.exit572"   --->   Operation 33 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln1064 & !icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 34 [1/1] (0.00ns)   --->   "%d_load_3 = load i7 %d"   --->   Operation 34 'load' 'd_load_3' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 35 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_3"   --->   Operation 35 'write' 'write_ln0' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 0.00>
ST_2 : Operation 36 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 36 'br' 'br_ln0' <Predicate = (!tmp & !icmp_ln1064 & icmp_ln1064_1)> <Delay = 1.70>
ST_2 : Operation 37 [1/1] (0.00ns)   --->   "%d_load_2 = load i7 %d"   --->   Operation 37 'load' 'd_load_2' <Predicate = (!tmp & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_2"   --->   Operation 38 'write' 'write_ln0' <Predicate = (!tmp & icmp_ln1064)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 39 'br' 'br_ln0' <Predicate = (!tmp & icmp_ln1064)> <Delay = 1.70>
ST_2 : Operation 40 [1/1] (0.00ns)   --->   "%d_load_1 = load i7 %d"   --->   Operation 40 'load' 'd_load_1' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 41 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i7P0A, i7 %d_out, i7 %d_load_1"   --->   Operation 41 'write' 'write_ln0' <Predicate = (tmp)> <Delay = 0.00>
ST_2 : Operation 42 [1/1] (1.70ns)   --->   "%br_ln0 = br void %UnifiedReturnBlock"   --->   Operation 42 'br' 'br_ln0' <Predicate = (tmp)> <Delay = 1.70>
ST_2 : Operation 43 [1/1] (0.00ns)   --->   "%UnifiedRetVal = phi i2 0, void %_ZNK6BignumILi32ELi64EE5blockEi.exit572..loopexit105.loopexit_crit_edge.exitStub, i2 1, void %.loopexit105.split.loop.exit184.exitStub, i2 2, void %.split22..loopexit105.loopexit_crit_edge.exitStub"   --->   Operation 43 'phi' 'UnifiedRetVal' <Predicate = (icmp_ln1064_1) | (icmp_ln1064) | (tmp)> <Delay = 0.00>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%ret_ln0 = ret i2 %UnifiedRetVal"   --->   Operation 44 'ret' 'ret_ln0' <Predicate = (icmp_ln1064_1) | (icmp_ln1064) | (tmp)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ vn_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ d_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
vn_V_1              (alloca           ) [ 011]
magic               (alloca           ) [ 011]
d                   (alloca           ) [ 011]
vn_V_read           (read             ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
store_ln0           (store            ) [ 000]
br_ln0              (br               ) [ 000]
magic_2             (load             ) [ 000]
specpipeline_ln0    (specpipeline     ) [ 000]
tmp                 (bitselect        ) [ 011]
empty               (speclooptripcount) [ 000]
br_ln123            (br               ) [ 000]
vn_V_1_load_1       (load             ) [ 000]
specloopname_ln1810 (specloopname     ) [ 000]
icmp_ln1064         (icmp             ) [ 011]
br_ln125            (br               ) [ 000]
vn_V_1_load         (load             ) [ 000]
tmp_11              (partselect       ) [ 000]
icmp_ln1064_1       (icmp             ) [ 011]
br_ln125            (br               ) [ 000]
d_load              (load             ) [ 000]
vn_V_2              (partselect       ) [ 000]
zext_ln1043         (zext             ) [ 000]
d_1                 (add              ) [ 000]
magic_3             (add              ) [ 000]
store_ln127         (store            ) [ 000]
store_ln123         (store            ) [ 000]
store_ln1043        (store            ) [ 000]
br_ln0              (br               ) [ 000]
d_load_3            (load             ) [ 000]
write_ln0           (write            ) [ 000]
br_ln0              (br               ) [ 000]
d_load_2            (load             ) [ 000]
write_ln0           (write            ) [ 000]
br_ln0              (br               ) [ 000]
d_load_1            (load             ) [ 000]
write_ln0           (write            ) [ 000]
br_ln0              (br               ) [ 000]
UnifiedRetVal       (phi              ) [ 000]
ret_ln0             (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="vn_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="vn_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="d_out">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="d_out"/></StgValue>
</bind>
</comp>

<comp id="4" class="1001" name="const_4">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="6" class="1001" name="const_6">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i64"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="p_str"/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i7.i32"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_15"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i63.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i62.i64.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i7P0A"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1004" name="vn_V_1_fu_60">
<pin_list>
<pin id="61" dir="0" index="0" bw="1" slack="0"/>
<pin id="62" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="vn_V_1/1 "/>
</bind>
</comp>

<comp id="64" class="1004" name="magic_fu_64">
<pin_list>
<pin id="65" dir="0" index="0" bw="1" slack="0"/>
<pin id="66" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="magic/1 "/>
</bind>
</comp>

<comp id="68" class="1004" name="d_fu_68">
<pin_list>
<pin id="69" dir="0" index="0" bw="1" slack="0"/>
<pin id="70" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="d/1 "/>
</bind>
</comp>

<comp id="72" class="1004" name="vn_V_read_read_fu_72">
<pin_list>
<pin id="73" dir="0" index="0" bw="64" slack="0"/>
<pin id="74" dir="0" index="1" bw="64" slack="0"/>
<pin id="75" dir="1" index="2" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="vn_V_read/1 "/>
</bind>
</comp>

<comp id="78" class="1004" name="grp_write_fu_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="0" slack="0"/>
<pin id="80" dir="0" index="1" bw="7" slack="0"/>
<pin id="81" dir="0" index="2" bw="7" slack="0"/>
<pin id="82" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/2 write_ln0/2 write_ln0/2 "/>
</bind>
</comp>

<comp id="85" class="1005" name="UnifiedRetVal_reg_85">
<pin_list>
<pin id="86" dir="0" index="0" bw="2" slack="2147483647"/>
<pin id="87" dir="1" index="1" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opset="UnifiedRetVal (phireg) "/>
</bind>
</comp>

<comp id="88" class="1004" name="UnifiedRetVal_phi_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="91" dir="0" index="2" bw="1" slack="0"/>
<pin id="92" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="93" dir="0" index="4" bw="2" slack="0"/>
<pin id="94" dir="0" index="5" bw="0" slack="2147483647"/>
<pin id="95" dir="1" index="6" bw="2" slack="2147483647"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="UnifiedRetVal/2 "/>
</bind>
</comp>

<comp id="99" class="1004" name="store_ln0_store_fu_99">
<pin_list>
<pin id="100" dir="0" index="0" bw="7" slack="0"/>
<pin id="101" dir="0" index="1" bw="7" slack="0"/>
<pin id="102" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="104" class="1004" name="store_ln0_store_fu_104">
<pin_list>
<pin id="105" dir="0" index="0" bw="1" slack="0"/>
<pin id="106" dir="0" index="1" bw="7" slack="0"/>
<pin id="107" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="109" class="1004" name="store_ln0_store_fu_109">
<pin_list>
<pin id="110" dir="0" index="0" bw="64" slack="0"/>
<pin id="111" dir="0" index="1" bw="64" slack="0"/>
<pin id="112" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="114" class="1004" name="magic_2_load_fu_114">
<pin_list>
<pin id="115" dir="0" index="0" bw="7" slack="1"/>
<pin id="116" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="magic_2/2 "/>
</bind>
</comp>

<comp id="117" class="1004" name="tmp_fu_117">
<pin_list>
<pin id="118" dir="0" index="0" bw="1" slack="0"/>
<pin id="119" dir="0" index="1" bw="7" slack="0"/>
<pin id="120" dir="0" index="2" bw="4" slack="0"/>
<pin id="121" dir="1" index="3" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp/2 "/>
</bind>
</comp>

<comp id="125" class="1004" name="vn_V_1_load_1_load_fu_125">
<pin_list>
<pin id="126" dir="0" index="0" bw="64" slack="1"/>
<pin id="127" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vn_V_1_load_1/2 "/>
</bind>
</comp>

<comp id="128" class="1004" name="icmp_ln1064_fu_128">
<pin_list>
<pin id="129" dir="0" index="0" bw="64" slack="0"/>
<pin id="130" dir="0" index="1" bw="64" slack="0"/>
<pin id="131" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="134" class="1004" name="vn_V_1_load_load_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="64" slack="1"/>
<pin id="136" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="vn_V_1_load/2 "/>
</bind>
</comp>

<comp id="137" class="1004" name="tmp_11_fu_137">
<pin_list>
<pin id="138" dir="0" index="0" bw="63" slack="0"/>
<pin id="139" dir="0" index="1" bw="64" slack="0"/>
<pin id="140" dir="0" index="2" bw="1" slack="0"/>
<pin id="141" dir="0" index="3" bw="7" slack="0"/>
<pin id="142" dir="1" index="4" bw="63" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_11/2 "/>
</bind>
</comp>

<comp id="147" class="1004" name="icmp_ln1064_1_fu_147">
<pin_list>
<pin id="148" dir="0" index="0" bw="63" slack="0"/>
<pin id="149" dir="0" index="1" bw="63" slack="0"/>
<pin id="150" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/2 "/>
</bind>
</comp>

<comp id="153" class="1004" name="d_load_load_fu_153">
<pin_list>
<pin id="154" dir="0" index="0" bw="7" slack="1"/>
<pin id="155" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="vn_V_2_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="62" slack="0"/>
<pin id="158" dir="0" index="1" bw="64" slack="0"/>
<pin id="159" dir="0" index="2" bw="3" slack="0"/>
<pin id="160" dir="0" index="3" bw="7" slack="0"/>
<pin id="161" dir="1" index="4" bw="62" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="vn_V_2/2 "/>
</bind>
</comp>

<comp id="166" class="1004" name="zext_ln1043_fu_166">
<pin_list>
<pin id="167" dir="0" index="0" bw="62" slack="0"/>
<pin id="168" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln1043/2 "/>
</bind>
</comp>

<comp id="170" class="1004" name="d_1_fu_170">
<pin_list>
<pin id="171" dir="0" index="0" bw="7" slack="0"/>
<pin id="172" dir="0" index="1" bw="2" slack="0"/>
<pin id="173" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="d_1/2 "/>
</bind>
</comp>

<comp id="176" class="1004" name="magic_3_fu_176">
<pin_list>
<pin id="177" dir="0" index="0" bw="7" slack="0"/>
<pin id="178" dir="0" index="1" bw="3" slack="0"/>
<pin id="179" dir="1" index="2" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="magic_3/2 "/>
</bind>
</comp>

<comp id="182" class="1004" name="store_ln127_store_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="7" slack="0"/>
<pin id="184" dir="0" index="1" bw="7" slack="1"/>
<pin id="185" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln127/2 "/>
</bind>
</comp>

<comp id="187" class="1004" name="store_ln123_store_fu_187">
<pin_list>
<pin id="188" dir="0" index="0" bw="7" slack="0"/>
<pin id="189" dir="0" index="1" bw="7" slack="1"/>
<pin id="190" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln123/2 "/>
</bind>
</comp>

<comp id="192" class="1004" name="store_ln1043_store_fu_192">
<pin_list>
<pin id="193" dir="0" index="0" bw="62" slack="0"/>
<pin id="194" dir="0" index="1" bw="64" slack="1"/>
<pin id="195" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1043/2 "/>
</bind>
</comp>

<comp id="197" class="1004" name="d_load_3_load_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="7" slack="1"/>
<pin id="199" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load_3/2 "/>
</bind>
</comp>

<comp id="201" class="1004" name="d_load_2_load_fu_201">
<pin_list>
<pin id="202" dir="0" index="0" bw="7" slack="1"/>
<pin id="203" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load_2/2 "/>
</bind>
</comp>

<comp id="205" class="1004" name="d_load_1_load_fu_205">
<pin_list>
<pin id="206" dir="0" index="0" bw="7" slack="1"/>
<pin id="207" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="d_load_1/2 "/>
</bind>
</comp>

<comp id="209" class="1005" name="vn_V_1_reg_209">
<pin_list>
<pin id="210" dir="0" index="0" bw="64" slack="0"/>
<pin id="211" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opset="vn_V_1 "/>
</bind>
</comp>

<comp id="217" class="1005" name="magic_reg_217">
<pin_list>
<pin id="218" dir="0" index="0" bw="7" slack="0"/>
<pin id="219" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="magic "/>
</bind>
</comp>

<comp id="224" class="1005" name="d_reg_224">
<pin_list>
<pin id="225" dir="0" index="0" bw="7" slack="0"/>
<pin id="226" dir="1" index="1" bw="7" slack="0"/>
</pin_list>
<bind>
<opset="d "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="63"><net_src comp="4" pin="0"/><net_sink comp="60" pin=0"/></net>

<net id="67"><net_src comp="4" pin="0"/><net_sink comp="64" pin=0"/></net>

<net id="71"><net_src comp="4" pin="0"/><net_sink comp="68" pin=0"/></net>

<net id="76"><net_src comp="6" pin="0"/><net_sink comp="72" pin=0"/></net>

<net id="77"><net_src comp="0" pin="0"/><net_sink comp="72" pin=1"/></net>

<net id="83"><net_src comp="52" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="84"><net_src comp="2" pin="0"/><net_sink comp="78" pin=1"/></net>

<net id="96"><net_src comp="54" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="97"><net_src comp="56" pin="0"/><net_sink comp="88" pin=2"/></net>

<net id="98"><net_src comp="58" pin="0"/><net_sink comp="88" pin=4"/></net>

<net id="103"><net_src comp="8" pin="0"/><net_sink comp="99" pin=0"/></net>

<net id="108"><net_src comp="10" pin="0"/><net_sink comp="104" pin=0"/></net>

<net id="113"><net_src comp="72" pin="2"/><net_sink comp="109" pin=0"/></net>

<net id="122"><net_src comp="20" pin="0"/><net_sink comp="117" pin=0"/></net>

<net id="123"><net_src comp="114" pin="1"/><net_sink comp="117" pin=1"/></net>

<net id="124"><net_src comp="22" pin="0"/><net_sink comp="117" pin=2"/></net>

<net id="132"><net_src comp="125" pin="1"/><net_sink comp="128" pin=0"/></net>

<net id="133"><net_src comp="36" pin="0"/><net_sink comp="128" pin=1"/></net>

<net id="143"><net_src comp="38" pin="0"/><net_sink comp="137" pin=0"/></net>

<net id="144"><net_src comp="125" pin="1"/><net_sink comp="137" pin=1"/></net>

<net id="145"><net_src comp="4" pin="0"/><net_sink comp="137" pin=2"/></net>

<net id="146"><net_src comp="40" pin="0"/><net_sink comp="137" pin=3"/></net>

<net id="151"><net_src comp="137" pin="4"/><net_sink comp="147" pin=0"/></net>

<net id="152"><net_src comp="42" pin="0"/><net_sink comp="147" pin=1"/></net>

<net id="162"><net_src comp="44" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="163"><net_src comp="134" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="164"><net_src comp="46" pin="0"/><net_sink comp="156" pin=2"/></net>

<net id="165"><net_src comp="40" pin="0"/><net_sink comp="156" pin=3"/></net>

<net id="169"><net_src comp="156" pin="4"/><net_sink comp="166" pin=0"/></net>

<net id="174"><net_src comp="153" pin="1"/><net_sink comp="170" pin=0"/></net>

<net id="175"><net_src comp="48" pin="0"/><net_sink comp="170" pin=1"/></net>

<net id="180"><net_src comp="114" pin="1"/><net_sink comp="176" pin=0"/></net>

<net id="181"><net_src comp="50" pin="0"/><net_sink comp="176" pin=1"/></net>

<net id="186"><net_src comp="170" pin="2"/><net_sink comp="182" pin=0"/></net>

<net id="191"><net_src comp="176" pin="2"/><net_sink comp="187" pin=0"/></net>

<net id="196"><net_src comp="166" pin="1"/><net_sink comp="192" pin=0"/></net>

<net id="200"><net_src comp="197" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="204"><net_src comp="201" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="208"><net_src comp="205" pin="1"/><net_sink comp="78" pin=2"/></net>

<net id="212"><net_src comp="60" pin="1"/><net_sink comp="209" pin=0"/></net>

<net id="213"><net_src comp="209" pin="1"/><net_sink comp="109" pin=1"/></net>

<net id="214"><net_src comp="209" pin="1"/><net_sink comp="125" pin=0"/></net>

<net id="215"><net_src comp="209" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="216"><net_src comp="209" pin="1"/><net_sink comp="192" pin=1"/></net>

<net id="220"><net_src comp="64" pin="1"/><net_sink comp="217" pin=0"/></net>

<net id="221"><net_src comp="217" pin="1"/><net_sink comp="104" pin=1"/></net>

<net id="222"><net_src comp="217" pin="1"/><net_sink comp="114" pin=0"/></net>

<net id="223"><net_src comp="217" pin="1"/><net_sink comp="187" pin=1"/></net>

<net id="227"><net_src comp="68" pin="1"/><net_sink comp="224" pin=0"/></net>

<net id="228"><net_src comp="224" pin="1"/><net_sink comp="99" pin=1"/></net>

<net id="229"><net_src comp="224" pin="1"/><net_sink comp="153" pin=0"/></net>

<net id="230"><net_src comp="224" pin="1"/><net_sink comp="182" pin=1"/></net>

<net id="231"><net_src comp="224" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="232"><net_src comp="224" pin="1"/><net_sink comp="201" pin=0"/></net>

<net id="233"><net_src comp="224" pin="1"/><net_sink comp="205" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: d_out | {2 }
 - Input state : 
	Port: divide_Pipeline_NORMALIZE : vn_V | {1 }
  - Chain level:
	State 1
		store_ln0 : 1
		store_ln0 : 1
	State 2
		tmp : 1
		br_ln123 : 2
		icmp_ln1064 : 1
		br_ln125 : 2
		tmp_11 : 1
		icmp_ln1064_1 : 2
		br_ln125 : 3
		vn_V_2 : 1
		zext_ln1043 : 2
		d_1 : 1
		magic_3 : 1
		store_ln127 : 2
		store_ln123 : 2
		store_ln1043 : 3
		write_ln0 : 1
		write_ln0 : 1
		write_ln0 : 1
		UnifiedRetVal : 1
		ret_ln0 : 2


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|----------------------|---------|---------|
| Operation|    Functional Unit   |    FF   |   LUT   |
|----------|----------------------|---------|---------|
|   icmp   |  icmp_ln1064_fu_128  |    0    |    29   |
|          | icmp_ln1064_1_fu_147 |    0    |    28   |
|----------|----------------------|---------|---------|
|    add   |      d_1_fu_170      |    0    |    14   |
|          |    magic_3_fu_176    |    0    |    14   |
|----------|----------------------|---------|---------|
|   read   | vn_V_read_read_fu_72 |    0    |    0    |
|----------|----------------------|---------|---------|
|   write  |    grp_write_fu_78   |    0    |    0    |
|----------|----------------------|---------|---------|
| bitselect|      tmp_fu_117      |    0    |    0    |
|----------|----------------------|---------|---------|
|partselect|     tmp_11_fu_137    |    0    |    0    |
|          |     vn_V_2_fu_156    |    0    |    0    |
|----------|----------------------|---------|---------|
|   zext   |  zext_ln1043_fu_166  |    0    |    0    |
|----------|----------------------|---------|---------|
|   Total  |                      |    0    |    85   |
|----------|----------------------|---------|---------|

Memories:
N/A

* Register list:
+--------------------+--------+
|                    |   FF   |
+--------------------+--------+
|UnifiedRetVal_reg_85|    2   |
|      d_reg_224     |    7   |
|    magic_reg_217   |    7   |
|   vn_V_1_reg_209   |   64   |
+--------------------+--------+
|        Total       |   80   |
+--------------------+--------+

* Multiplexer (MUX) list: 
|-----------------|------|------|------|--------||---------||---------|
|       Comp      |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------|------|------|------|--------||---------||---------|
| grp_write_fu_78 |  p2  |   3  |   7  |   21   ||    14   |
|-----------------|------|------|------|--------||---------||---------|
|      Total      |      |      |      |   21   ||  1.7073 ||    14   |
|-----------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   85   |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    1   |    -   |   14   |
|  Register |    -   |   80   |    -   |
+-----------+--------+--------+--------+
|   Total   |    1   |   80   |   99   |
+-----------+--------+--------+--------+
