#! /c/Source/iverilog-install/bin/vvp
:ivl_version "12.0 (devel)" "(s20150603-1110-g18392a46)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision + 0;
:vpi_module "D:\iverilog\lib\ivl\system.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_sys.vpi";
:vpi_module "D:\iverilog\lib\ivl\vhdl_textio.vpi";
:vpi_module "D:\iverilog\lib\ivl\v2005_math.vpi";
:vpi_module "D:\iverilog\lib\ivl\va_math.vpi";
S_0000027bc2b467a0 .scope module, "test_bench" "test_bench" 2 1;
 .timescale 0 0;
v0000027bc2ba0d90_0 .var "clock", 0 0;
S_0000027bc2b30a50 .scope module, "boot" "start" 2 4, 3 1 0, S_0000027bc2b467a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
P_0000027bc2b4da10 .param/l "A_in" 0 3 8, +C4<00000000000000000000000000001010>;
P_0000027bc2b4da48 .param/l "A_out" 0 3 9, +C4<00000000000000000000000000001110>;
P_0000027bc2b4da80 .param/l "B_in" 0 3 8, +C4<00000000000000000000000000001011>;
P_0000027bc2b4dab8 .param/l "B_out" 0 3 9, +C4<00000000000000000000000000001111>;
P_0000027bc2b4daf0 .param/l "C_in" 0 3 8, +C4<00000000000000000000000000001100>;
P_0000027bc2b4db28 .param/l "C_out" 0 3 9, +C4<00000000000000000000000000010000>;
P_0000027bc2b4db60 .param/l "D_in" 0 3 8, +C4<00000000000000000000000000001101>;
P_0000027bc2b4db98 .param/l "D_out" 0 3 9, +C4<00000000000000000000000000010001>;
P_0000027bc2b4dbd0 .param/l "IR_in" 0 3 9, +C4<00000000000000000000000000010100>;
P_0000027bc2b4dc08 .param/l "MAR_in" 0 3 9, +C4<00000000000000000000000000010010>;
P_0000027bc2b4dc40 .param/l "MBR_out" 0 3 9, +C4<00000000000000000000000000010011>;
P_0000027bc2b4dc78 .param/l "N" 0 3 4, +C4<00000000000000000000000000000111>;
P_0000027bc2b4dcb0 .param/l "SZ" 0 3 4, +C4<00000000000000000000000000010110>;
P_0000027bc2b4dce8 .param/l "WMFC" 0 3 7, +C4<00000000000000000000000000001000>;
P_0000027bc2b4dd20 .param/l "add" 0 3 6, +C4<00000000000000000000000000000000>;
P_0000027bc2b4dd58 .param/l "andd" 0 3 6, +C4<00000000000000000000000000000100>;
P_0000027bc2b4dd90 .param/l "comp" 0 3 6, +C4<00000000000000000000000000000001>;
P_0000027bc2b4ddc8 .param/l "endd" 0 3 9, +C4<000000000000000000000000000010101>;
P_0000027bc2b4de00 .param/l "increment" 0 3 7, +C4<00000000000000000000000000000111>;
P_0000027bc2b4de38 .param/l "orr" 0 3 6, +C4<00000000000000000000000000000101>;
P_0000027bc2b4de70 .param/l "pN" 0 3 4, +C4<00000000000000000000000010000000>;
P_0000027bc2b4dea8 .param/l "pc_out" 0 3 7, +C4<00000000000000000000000000000110>;
P_0000027bc2b4dee0 .param/l "rnw" 0 3 7, +C4<00000000000000000000000000001001>;
P_0000027bc2b4df18 .param/l "select_decoder" 0 3 9, +C4<00000000000000000000000000010101>;
P_0000027bc2b4df50 .param/l "sub" 0 3 6, +C4<00000000000000000000000000000010>;
P_0000027bc2b4df88 .param/l "xorr" 0 3 6, +C4<00000000000000000000000000000011>;
v0000027bc2ba06b0_0 .net "CS_bus", 21 0, v0000027bc2b40030_0;  1 drivers
v0000027bc2ba1b50_0 .net "MFC", 0 0, L_0000027bc2b45480;  1 drivers
RS_0000027bc2b4f048 .resolv tri, L_0000027bc2ba0e30, L_0000027bc2ba5560, L_0000027bc2b45330, L_0000027bc2b45640;
v0000027bc2ba0a70_0 .net8 "bus", 7 0, RS_0000027bc2b4f048;  4 drivers
v0000027bc2ba1290_0 .net "clk", 0 0, v0000027bc2ba0d90_0;  1 drivers
o0000027bc2b4f948 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
v0000027bc2ba1510_0 .net "ins", 7 0, o0000027bc2b4f948;  0 drivers
v0000027bc2ba22d0_0 .net "out_CAR", 6 0, v0000027bc2b40f30_0;  1 drivers
v0000027bc2ba1650_0 .net "out_IR", 7 0, v0000027bc2b40170_0;  1 drivers
v0000027bc2ba0c50_0 .net "out_MAR", 7 0, L_0000027bc2b44df0;  1 drivers
v0000027bc2ba2370_0 .net "out_NAG", 6 0, L_0000027bc2ba4fc0;  1 drivers
v0000027bc2ba07f0_0 .net "out_dec", 6 0, L_0000027bc2ba3bc0;  1 drivers
v0000027bc2ba0bb0_0 .net "out_ram", 7 0, L_0000027bc2b44990;  1 drivers
v0000027bc2ba0890_0 .net "out_store", 21 0, L_0000027bc2ba4020;  1 drivers
L_0000027bc2ba1330 .part v0000027bc2b40030_0, 7, 1;
L_0000027bc2ba1bf0 .part v0000027bc2b40030_0, 6, 1;
L_0000027bc2ba4d40 .part v0000027bc2b40030_0, 18, 1;
L_0000027bc2ba4de0 .part v0000027bc2b40030_0, 19, 1;
L_0000027bc2ba5060 .part v0000027bc2b40030_0, 20, 1;
L_0000027bc2ba47a0 .part v0000027bc2b40030_0, 8, 1;
L_0000027bc2ba3ee0 .part v0000027bc2b40030_0, 9, 1;
L_0000027bc2ba3d00 .part v0000027bc2b40030_0, 21, 1;
L_0000027bc2ba5880 .part v0000027bc2b40030_0, 21, 1;
S_0000027bc2b30be0 .scope module, "IR" "register_2" 3 24, 4 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
o0000027bc2b4f018 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000027bc2b45640 .functor BUFT 8, o0000027bc2b4f018, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027bc2b412f0_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
; Elide local net with no drivers, v0000027bc2b402b0_0 name=_ivl_0
v0000027bc2b3fdb0_0 .net8 "ibus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2b40850_0 .net8 "obus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2b40990_0 .net "r_in", 0 0, L_0000027bc2ba5060;  1 drivers
L_0000027bc2c400d0 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bc2b40a30_0 .net "r_out", 0 0, L_0000027bc2c400d0;  1 drivers
v0000027bc2b400d0_0 .var "val_in", 7 0;
v0000027bc2b40170_0 .var "val_out", 7 0;
v0000027bc2b40350_0 .net "value", 7 0, v0000027bc2b40170_0;  alias, 1 drivers
E_0000027bc2b01220 .event posedge, v0000027bc2b412f0_0;
S_0000027bc2b30d70 .scope module, "MAR" "register_2" 3 22, 4 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "r_in";
    .port_info 1 /INPUT 1 "r_out";
    .port_info 2 /INPUT 1 "CLK";
    .port_info 3 /INPUT 8 "ibus";
    .port_info 4 /OUTPUT 8 "obus";
    .port_info 5 /OUTPUT 8 "value";
L_0000027bc2b44df0 .functor BUFZ 8, v0000027bc2b403f0_0, C4<00000000>, C4<00000000>, C4<00000000>;
o0000027bc2b4f288 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
L_0000027bc2b45330 .functor BUFT 8, o0000027bc2b4f288, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027bc2b3fc70_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
; Elide local net with no drivers, v0000027bc2b41110_0 name=_ivl_0
v0000027bc2b3fe50_0 .net8 "ibus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2b411b0_0 .net8 "obus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2b40ad0_0 .net "r_in", 0 0, L_0000027bc2ba4d40;  1 drivers
L_0000027bc2c40088 .functor BUFT 1, C4<0>, C4<0>, C4<0>, C4<0>;
v0000027bc2b40210_0 .net "r_out", 0 0, L_0000027bc2c40088;  1 drivers
v0000027bc2b40d50_0 .var "val_in", 7 0;
v0000027bc2b403f0_0 .var "val_out", 7 0;
v0000027bc2b40b70_0 .net "value", 7 0, L_0000027bc2b44df0;  alias, 1 drivers
S_0000027bc2b101d0 .scope module, "RAM" "ram" 3 25, 5 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "MAR";
    .port_info 1 /INPUT 1 "enable";
    .port_info 2 /INPUT 8 "bus";
    .port_info 3 /INPUT 1 "rnw";
    .port_info 4 /OUTPUT 8 "MBR";
    .port_info 5 /OUTPUT 1 "MFC";
L_0000027bc2b45480 .functor BUFZ 1, v0000027bc2b40df0_0, C4<0>, C4<0>, C4<0>;
L_0000027bc2b44990 .functor BUFZ 8, v0000027bc2b40530_0, C4<00000000>, C4<00000000>, C4<00000000>;
v0000027bc2b3fb30_0 .net "MAR", 7 0, L_0000027bc2b44df0;  alias, 1 drivers
v0000027bc2b40c10_0 .net "MBR", 7 0, L_0000027bc2b44990;  alias, 1 drivers
v0000027bc2b40490_0 .net "MFC", 0 0, L_0000027bc2b45480;  alias, 1 drivers
v0000027bc2b41390_0 .net8 "bus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2b40530_0 .var "data_out", 7 0;
v0000027bc2b40cb0_0 .net "enable", 0 0, L_0000027bc2ba47a0;  1 drivers
v0000027bc2b3f4f0 .array "memo", 0 7, 15 0;
v0000027bc2b3f6d0_0 .net "rnw", 0 0, L_0000027bc2ba3ee0;  1 drivers
v0000027bc2b40df0_0 .var "tmp", 0 0;
E_0000027bc2b01de0 .event negedge, v0000027bc2b40cb0_0;
E_0000027bc2b013a0 .event posedge, v0000027bc2b40cb0_0;
S_0000027bc2b10360 .scope module, "car" "CAR" 3 29, 6 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 7 "val_in";
    .port_info 2 /OUTPUT 7 "addr";
P_0000027bc2b01a60 .param/l "N" 0 6 1, +C4<00000000000000000000000000000111>;
v0000027bc2b3fef0_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
v0000027bc2b3f590_0 .net "addr", 6 0, v0000027bc2b40f30_0;  alias, 1 drivers
v0000027bc2b40e90_0 .net "val_in", 6 0, L_0000027bc2ba4fc0;  alias, 1 drivers
v0000027bc2b40f30_0 .var "val_out", 6 0;
S_0000027bc2b104f0 .scope module, "cbr" "CBR" 3 31, 7 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 22 "val_in";
    .port_info 2 /OUTPUT 22 "CS_bus";
P_0000027bc2b014e0 .param/l "SZ" 0 7 1, +C4<00000000000000000000000000010110>;
v0000027bc2b3f630_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
v0000027bc2b3f770_0 .net "CS_bus", 21 0, v0000027bc2b40030_0;  alias, 1 drivers
v0000027bc2b40030_0 .var "val", 21 0;
v0000027bc2b3f810_0 .net "val_in", 21 0, L_0000027bc2ba4020;  alias, 1 drivers
E_0000027bc2b01ae0 .event negedge, v0000027bc2b412f0_0;
S_0000027bc2c3dad0 .scope module, "control_unit" "cu" 3 21, 8 3 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "CLK";
    .port_info 1 /INPUT 8 "ins";
    .port_info 2 /OUTPUT 22 "CS_bus";
P_0000027bc2ba0010 .param/l "A_in" 0 8 13, +C4<00000000000000000000000000001010>;
P_0000027bc2ba0048 .param/l "A_out" 0 8 14, +C4<00000000000000000000000000001110>;
P_0000027bc2ba0080 .param/l "B_in" 0 8 13, +C4<00000000000000000000000000001011>;
P_0000027bc2ba00b8 .param/l "B_out" 0 8 14, +C4<00000000000000000000000000001111>;
P_0000027bc2ba00f0 .param/l "C_in" 0 8 13, +C4<00000000000000000000000000001100>;
P_0000027bc2ba0128 .param/l "C_out" 0 8 14, +C4<00000000000000000000000000010000>;
P_0000027bc2ba0160 .param/l "D_in" 0 8 13, +C4<00000000000000000000000000001101>;
P_0000027bc2ba0198 .param/l "D_out" 0 8 14, +C4<00000000000000000000000000010001>;
P_0000027bc2ba01d0 .param/l "IR_in" 0 8 14, +C4<00000000000000000000000000010100>;
P_0000027bc2ba0208 .param/l "MAR_in" 0 8 14, +C4<00000000000000000000000000010010>;
P_0000027bc2ba0240 .param/l "MBR_out" 0 8 14, +C4<00000000000000000000000000010011>;
P_0000027bc2ba0278 .param/l "SZ" 0 8 3, +C4<00000000000000000000000000010110>;
P_0000027bc2ba02b0 .param/l "WMFC" 0 8 12, +C4<00000000000000000000000000001000>;
P_0000027bc2ba02e8 .param/l "add" 0 8 11, +C4<00000000000000000000000000000000>;
P_0000027bc2ba0320 .param/l "andd" 0 8 11, +C4<00000000000000000000000000000100>;
P_0000027bc2ba0358 .param/l "comp" 0 8 11, +C4<00000000000000000000000000000001>;
P_0000027bc2ba0390 .param/l "endd" 0 8 14, +C4<000000000000000000000000000010101>;
P_0000027bc2ba03c8 .param/l "increment" 0 8 12, +C4<00000000000000000000000000000111>;
P_0000027bc2ba0400 .param/l "orr" 0 8 11, +C4<00000000000000000000000000000101>;
P_0000027bc2ba0438 .param/l "pc_out" 0 8 12, +C4<00000000000000000000000000000110>;
P_0000027bc2ba0470 .param/l "rnw" 0 8 12, +C4<00000000000000000000000000001001>;
P_0000027bc2ba04a8 .param/l "sub" 0 8 11, +C4<00000000000000000000000000000010>;
P_0000027bc2ba04e0 .param/l "xorr" 0 8 11, +C4<00000000000000000000000000000011>;
v0000027bc2b3f8b0_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
v0000027bc2b3fa90_0 .net "CS_bus", 21 0, v0000027bc2b40030_0;  alias, 1 drivers
v0000027bc2b39910_0 .net "ins", 7 0, o0000027bc2b4f948;  alias, 0 drivers
v0000027bc2b39b90_0 .net "msb", 3 0, L_0000027bc2ba1470;  1 drivers
v0000027bc2b395f0_0 .net "rd", 1 0, L_0000027bc2ba1c90;  1 drivers
v0000027bc2b39730_0 .net "rs", 1 0, L_0000027bc2ba3c60;  1 drivers
L_0000027bc2ba1470 .part o0000027bc2b4f948, 4, 4;
L_0000027bc2ba1c90 .part o0000027bc2b4f948, 2, 2;
L_0000027bc2ba3c60 .part o0000027bc2b4f948, 0, 2;
S_0000027bc2c3dc60 .scope module, "dec" "decoder" 3 27, 9 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "ins";
    .port_info 1 /OUTPUT 7 "addr";
P_0000027bc2b01b60 .param/l "N" 0 9 1, +C4<00000000000000000000000000000111>;
v0000027bc2b39a50_0 .net *"_ivl_1", 3 0, L_0000027bc2ba51a0;  1 drivers
L_0000027bc2c401a8 .functor BUFT 1, C4<0000100>, C4<0>, C4<0>, C4<0>;
v0000027bc2b38e70_0 .net/2u *"_ivl_10", 6 0, L_0000027bc2c401a8;  1 drivers
v0000027bc2b38fb0_0 .net *"_ivl_2", 6 0, L_0000027bc2ba3f80;  1 drivers
L_0000027bc2c40118 .functor BUFT 1, C4<000>, C4<0>, C4<0>, C4<0>;
v0000027bc2b39050_0 .net *"_ivl_5", 2 0, L_0000027bc2c40118;  1 drivers
L_0000027bc2c40160 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000027bc2ba0ed0_0 .net/2u *"_ivl_6", 6 0, L_0000027bc2c40160;  1 drivers
v0000027bc2ba0570_0 .net *"_ivl_8", 6 0, L_0000027bc2ba43e0;  1 drivers
v0000027bc2ba20f0_0 .net "addr", 6 0, L_0000027bc2ba3bc0;  alias, 1 drivers
v0000027bc2ba13d0_0 .net "ins", 7 0, v0000027bc2b40170_0;  alias, 1 drivers
L_0000027bc2ba51a0 .part v0000027bc2b40170_0, 4, 4;
L_0000027bc2ba3f80 .concat [ 4 3 0 0], L_0000027bc2ba51a0, L_0000027bc2c40118;
L_0000027bc2ba43e0 .arith/sum 7, L_0000027bc2ba3f80, L_0000027bc2c40160;
L_0000027bc2ba3bc0 .arith/mult 7, L_0000027bc2ba43e0, L_0000027bc2c401a8;
S_0000027bc2c3ddf0 .scope module, "mbr" "MBR" 3 23, 10 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 8 "val_in";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "MBR_out";
    .port_info 3 /OUTPUT 8 "obus";
v0000027bc2ba2410_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
v0000027bc2ba0930_0 .net "MBR_out", 0 0, L_0000027bc2ba4de0;  1 drivers
o0000027bc2b4fc78 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000027bc2ba1a10_0 name=_ivl_0
v0000027bc2ba11f0_0 .net8 "obus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2ba2190_0 .net "val_in", 7 0, L_0000027bc2b44990;  alias, 1 drivers
v0000027bc2ba1ab0_0 .var "val_out", 7 0;
L_0000027bc2ba5560 .functor MUXZ 8, o0000027bc2b4fc78, v0000027bc2ba1ab0_0, L_0000027bc2ba4de0, C4<>;
S_0000027bc2b145c0 .scope module, "nag" "NAG" 3 28, 11 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /INPUT 7 "decoder";
    .port_info 2 /INPUT 1 "reset";
    .port_info 3 /INPUT 1 "select_decoder";
    .port_info 4 /INPUT 1 "CLK";
    .port_info 5 /OUTPUT 7 "next_addr";
P_0000027bc2b01e20 .param/l "N" 0 11 1, +C4<00000000000000000000000000000111>;
v0000027bc2ba1d30_0 .net "CAR", 6 0, v0000027bc2b40f30_0;  alias, 1 drivers
v0000027bc2ba0610_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
L_0000027bc2c401f0 .functor BUFT 1, C4<0000000>, C4<0>, C4<0>, C4<0>;
v0000027bc2ba1dd0_0 .net/2u *"_ivl_0", 6 0, L_0000027bc2c401f0;  1 drivers
L_0000027bc2c40238 .functor BUFT 1, C4<0000001>, C4<0>, C4<0>, C4<0>;
v0000027bc2ba2050_0 .net/2u *"_ivl_2", 6 0, L_0000027bc2c40238;  1 drivers
v0000027bc2ba0f70_0 .net *"_ivl_4", 6 0, L_0000027bc2ba4980;  1 drivers
v0000027bc2ba1830_0 .net *"_ivl_6", 6 0, L_0000027bc2ba4200;  1 drivers
v0000027bc2ba0750_0 .net "decoder", 6 0, L_0000027bc2ba3bc0;  alias, 1 drivers
v0000027bc2ba10b0_0 .net "next_addr", 6 0, L_0000027bc2ba4fc0;  alias, 1 drivers
v0000027bc2ba15b0_0 .net "reset", 0 0, L_0000027bc2ba3d00;  1 drivers
v0000027bc2ba1f10_0 .net "select_decoder", 0 0, L_0000027bc2ba5880;  1 drivers
L_0000027bc2ba4980 .arith/sum 7, v0000027bc2b40f30_0, L_0000027bc2c40238;
L_0000027bc2ba4200 .functor MUXZ 7, L_0000027bc2ba4980, L_0000027bc2ba3bc0, L_0000027bc2ba5880, C4<>;
L_0000027bc2ba4fc0 .functor MUXZ 7, L_0000027bc2ba4200, L_0000027bc2c401f0, L_0000027bc2ba3d00, C4<>;
S_0000027bc2b14750 .scope module, "program_counter" "pc" 3 20, 12 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "increment";
    .port_info 1 /INPUT 1 "CLK";
    .port_info 2 /INPUT 1 "pc_out";
    .port_info 3 /OUTPUT 8 "bus";
v0000027bc2ba1fb0_0 .net "CLK", 0 0, v0000027bc2ba0d90_0;  alias, 1 drivers
o0000027bc2b4ffd8 .functor BUFZ 8, C4<zzzzzzzz>; HiZ drive
; Elide local net with no drivers, v0000027bc2ba09d0_0 name=_ivl_0
v0000027bc2ba1010_0 .var "addr_in", 7 0;
v0000027bc2ba0b10_0 .var "addr_out", 7 0;
v0000027bc2ba2230_0 .net8 "bus", 7 0, RS_0000027bc2b4f048;  alias, 4 drivers
v0000027bc2ba16f0_0 .net "increment", 0 0, L_0000027bc2ba1330;  1 drivers
v0000027bc2ba1150_0 .net "pc_out", 0 0, L_0000027bc2ba1bf0;  1 drivers
L_0000027bc2ba0e30 .functor MUXZ 8, o0000027bc2b4ffd8, v0000027bc2ba0b10_0, L_0000027bc2ba1bf0, C4<>;
S_0000027bc2b148e0 .scope module, "store" "control_store" 3 30, 13 1 0, S_0000027bc2b30a50;
 .timescale 0 0;
    .port_info 0 /INPUT 7 "CAR";
    .port_info 1 /OUTPUT 22 "CBR";
P_0000027bc2ba3540 .param/l "A_in" 0 13 9, +C4<00000000000000000000000000001010>;
P_0000027bc2ba3578 .param/l "A_out" 0 13 10, +C4<00000000000000000000000000001110>;
P_0000027bc2ba35b0 .param/l "B_in" 0 13 9, +C4<00000000000000000000000000001011>;
P_0000027bc2ba35e8 .param/l "B_out" 0 13 10, +C4<00000000000000000000000000001111>;
P_0000027bc2ba3620 .param/l "C_in" 0 13 9, +C4<00000000000000000000000000001100>;
P_0000027bc2ba3658 .param/l "C_out" 0 13 10, +C4<00000000000000000000000000010000>;
P_0000027bc2ba3690 .param/l "D_in" 0 13 9, +C4<00000000000000000000000000001101>;
P_0000027bc2ba36c8 .param/l "D_out" 0 13 10, +C4<00000000000000000000000000010001>;
P_0000027bc2ba3700 .param/l "IR_in" 0 13 10, +C4<00000000000000000000000000010100>;
P_0000027bc2ba3738 .param/l "MAR_in" 0 13 10, +C4<00000000000000000000000000010010>;
P_0000027bc2ba3770 .param/l "MBR_out" 0 13 10, +C4<00000000000000000000000000010011>;
P_0000027bc2ba37a8 .param/l "N" 0 13 1, +C4<00000000000000000000000000000111>;
P_0000027bc2ba37e0 .param/l "SZ" 0 13 1, +C4<00000000000000000000000000010110>;
P_0000027bc2ba3818 .param/l "WMFC" 0 13 8, +C4<00000000000000000000000000001000>;
P_0000027bc2ba3850 .param/l "add" 0 13 7, +C4<00000000000000000000000000000000>;
P_0000027bc2ba3888 .param/l "andd" 0 13 7, +C4<00000000000000000000000000000100>;
P_0000027bc2ba38c0 .param/l "comp" 0 13 7, +C4<00000000000000000000000000000001>;
P_0000027bc2ba38f8 .param/l "endd" 0 13 10, +C4<000000000000000000000000000010101>;
P_0000027bc2ba3930 .param/l "fetch" 0 13 12, +C4<00000000000000000000000000000000>;
P_0000027bc2ba3968 .param/l "increment" 0 13 8, +C4<00000000000000000000000000000111>;
P_0000027bc2ba39a0 .param/l "n" 0 13 5, +C4<00000000000000000000000000000100>;
P_0000027bc2ba39d8 .param/l "orr" 0 13 7, +C4<00000000000000000000000000000101>;
P_0000027bc2ba3a10 .param/l "pN" 0 13 1, +C4<00000000000000000000000010000000>;
P_0000027bc2ba3a48 .param/l "pc_out" 0 13 8, +C4<00000000000000000000000000000110>;
P_0000027bc2ba3a80 .param/l "rnw" 0 13 8, +C4<00000000000000000000000000001001>;
P_0000027bc2ba3ab8 .param/l "select_decoder" 0 13 10, +C4<00000000000000000000000000010101>;
P_0000027bc2ba3af0 .param/l "sub" 0 13 7, +C4<00000000000000000000000000000010>;
P_0000027bc2ba3b28 .param/l "xorr" 0 13 7, +C4<00000000000000000000000000000011>;
v0000027bc2ba1e70_0 .net "CAR", 6 0, v0000027bc2b40f30_0;  alias, 1 drivers
v0000027bc2ba0cf0_0 .net "CBR", 21 0, L_0000027bc2ba4020;  alias, 1 drivers
v0000027bc2ba1790_0 .net *"_ivl_0", 127 0, L_0000027bc2ba5920;  1 drivers
v0000027bc2ba1970_0 .var/i "i", 31 0;
v0000027bc2ba18d0 .array "ins_mem", 0 21, 127 0;
L_0000027bc2ba5920 .array/port v0000027bc2ba18d0, v0000027bc2b40f30_0;
L_0000027bc2ba4020 .part L_0000027bc2ba5920, 0, 22;
    .scope S_0000027bc2b14750;
T_0 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2ba1010_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2ba0b10_0, 0, 8;
    %end;
    .thread T_0;
    .scope S_0000027bc2b14750;
T_1 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2ba16f0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_1.0, 8;
    %load/vec4 v0000027bc2ba0b10_0;
    %addi 1, 0, 8;
    %assign/vec4 v0000027bc2ba1010_0, 0;
T_1.0 ;
    %load/vec4 v0000027bc2ba1010_0;
    %assign/vec4 v0000027bc2ba0b10_0, 0;
    %jmp T_1;
    .thread T_1;
    .scope S_0000027bc2c3dad0;
T_2 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2b3fa90_0;
    %parti/s 1, 8, 5;
    %pad/u 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_2.0, 4;
    %load/vec4 v0000027bc2b3fa90_0;
    %parti/s 1, 21, 6;
    %flag_set/vec4 8;
    %jmp/0xz  T_2.2, 8;
T_2.2 ;
T_2.0 ;
    %jmp T_2;
    .thread T_2;
    .scope S_0000027bc2b30d70;
T_3 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2b40d50_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2b403f0_0, 0, 8;
    %end;
    .thread T_3;
    .scope S_0000027bc2b30d70;
T_4 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2b40ad0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %load/vec4 v0000027bc2b3fe50_0;
    %assign/vec4 v0000027bc2b40d50_0, 0;
T_4.0 ;
    %load/vec4 v0000027bc2b40d50_0;
    %assign/vec4 v0000027bc2b403f0_0, 0;
    %jmp T_4;
    .thread T_4;
    .scope S_0000027bc2c3ddf0;
T_5 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2ba2190_0;
    %assign/vec4 v0000027bc2ba1ab0_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0000027bc2b30be0;
T_6 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2b400d0_0, 0, 8;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2b40170_0, 0, 8;
    %end;
    .thread T_6;
    .scope S_0000027bc2b30be0;
T_7 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2b40990_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_7.0, 8;
    %load/vec4 v0000027bc2b3fdb0_0;
    %assign/vec4 v0000027bc2b400d0_0, 0;
T_7.0 ;
    %load/vec4 v0000027bc2b400d0_0;
    %assign/vec4 v0000027bc2b40170_0, 0;
    %jmp T_7;
    .thread T_7;
    .scope S_0000027bc2b101d0;
T_8 ;
    %pushi/vec4 0, 0, 8;
    %store/vec4 v0000027bc2b40530_0, 0, 8;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bc2b40df0_0, 0, 1;
    %end;
    .thread T_8;
    .scope S_0000027bc2b101d0;
T_9 ;
    %pushi/vec4 1, 0, 16;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4a v0000027bc2b3f4f0, 4, 0;
    %end;
    .thread T_9;
    .scope S_0000027bc2b101d0;
T_10 ;
    %wait E_0000027bc2b013a0;
    %load/vec4 v0000027bc2b3f6d0_0;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0000027bc2b3fb30_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %load/vec4a v0000027bc2b3f4f0, 4;
    %pad/u 8;
    %store/vec4 v0000027bc2b40530_0, 0, 8;
    %jmp T_10.1;
T_10.0 ;
    %load/vec4 v0000027bc2b41390_0;
    %pad/u 16;
    %load/vec4 v0000027bc2b3fb30_0;
    %parti/s 4, 0, 2;
    %pad/u 5;
    %ix/vec4 4;
    %store/vec4a v0000027bc2b3f4f0, 4, 0;
T_10.1 ;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0000027bc2b40df0_0, 0, 1;
    %jmp T_10;
    .thread T_10;
    .scope S_0000027bc2b101d0;
T_11 ;
    %wait E_0000027bc2b01de0;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bc2b40df0_0, 0, 1;
    %jmp T_11;
    .thread T_11;
    .scope S_0000027bc2b10360;
T_12 ;
    %pushi/vec4 0, 0, 7;
    %store/vec4 v0000027bc2b40f30_0, 0, 7;
    %end;
    .thread T_12;
    .scope S_0000027bc2b10360;
T_13 ;
    %wait E_0000027bc2b01220;
    %load/vec4 v0000027bc2b40e90_0;
    %assign/vec4 v0000027bc2b40f30_0, 0;
    %jmp T_13;
    .thread T_13;
    .scope S_0000027bc2b148e0;
T_14 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0000027bc2ba1970_0, 0, 32;
T_14.0 ;
    %load/vec4 v0000027bc2ba1970_0;
    %cmpi/s 100, 0, 32;
    %jmp/0xz T_14.1, 5;
    %pushi/vec4 0, 0, 128;
    %ix/getv/s 4, v0000027bc2ba1970_0;
    %store/vec4a v0000027bc2ba18d0, 4, 0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0000027bc2ba1970_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %store/vec4 v0000027bc2ba1970_0, 0, 32;
    %jmp T_14.0;
T_14.1 ;
    %end;
    .thread T_14;
    .scope S_0000027bc2b148e0;
T_15 ;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 6, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 7, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 18, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 9, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 8, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 19, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 20, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %pushi/vec4 1, 0, 1;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %flag_mov 8, 4;
    %ix/load 5, 21, 0;
    %flag_set/imm 4, 0;
    %flag_or 4, 8;
    %store/vec4a v0000027bc2ba18d0, 4, 5;
    %end;
    .thread T_15;
    .scope S_0000027bc2b104f0;
T_16 ;
    %pushi/vec4 0, 0, 22;
    %store/vec4 v0000027bc2b40030_0, 0, 22;
    %end;
    .thread T_16;
    .scope S_0000027bc2b104f0;
T_17 ;
    %wait E_0000027bc2b01ae0;
    %load/vec4 v0000027bc2b3f810_0;
    %store/vec4 v0000027bc2b40030_0, 0, 22;
    %jmp T_17;
    .thread T_17;
    .scope S_0000027bc2b467a0;
T_18 ;
    %vpi_call 2 8 "$dumpfile", "dump.vcd" {0 0 0};
    %vpi_call 2 9 "$dumpvars" {0 0 0};
    %end;
    .thread T_18;
    .scope S_0000027bc2b467a0;
T_19 ;
    %delay 200, 0;
    %vpi_call 2 12 "$finish" {0 0 0};
    %end;
    .thread T_19;
    .scope S_0000027bc2b467a0;
T_20 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0000027bc2ba0d90_0, 0, 1;
    %delay 5, 0;
T_20.0 ;
    %delay 5, 0;
    %load/vec4 v0000027bc2ba0d90_0;
    %inv;
    %store/vec4 v0000027bc2ba0d90_0, 0, 1;
    %jmp T_20.0;
    %end;
    .thread T_20;
# The file index is used to find the file name in the following table.
:file_names 14;
    "N/A";
    "<interactive>";
    "testbench.v";
    "start.v";
    "register_2.v";
    "ram.v";
    "CAR.v";
    "CBR.v";
    "cu.v";
    "decoder.v";
    "MBR.v";
    "NAG.v";
    "pc.v";
    "control_store.v";
