{
	"finish__design__instance__count__class:antenna_cell": 3,
	"finish__design__instance__area__class:antenna_cell": 16.9344,
	"finish__design__instance__count__class:buffer": 2,
	"finish__design__instance__area__class:buffer": 180.634,
	"finish__design__instance__count__class:clock_buffer": 4,
	"finish__design__instance__area__class:clock_buffer": 440.294,
	"finish__design__instance__count__class:timing_repair_buffer": 22,
	"finish__design__instance__area__class:timing_repair_buffer": 863.654,
	"finish__design__instance__count__class:inverter": 4,
	"finish__design__instance__area__class:inverter": 124.186,
	"finish__design__instance__count__class:sequential_cell": 18,
	"finish__design__instance__area__class:sequential_cell": 1738.6,
	"finish__design__instance__count__class:multi_input_combinational_cell": 49,
	"finish__design__instance__area__class:multi_input_combinational_cell": 2243.81,
	"finish__design__instance__count": 102,
	"finish__design__instance__area": 5608.11,
	"finish__timing__setup__tns": 0,
	"finish__timing__setup__ws": 7.95553,
	"finish__clock__skew__setup": 0.00192352,
	"finish__clock__skew__hold": 0.00192352,
	"finish__timing__drv__max_slew_limit": 0.797877,
	"finish__timing__drv__max_slew": 0,
	"finish__timing__drv__max_cap_limit": 0.970336,
	"finish__timing__drv__max_cap": 0,
	"finish__timing__drv__max_fanout_limit": 0,
	"finish__timing__drv__max_fanout": 0,
	"finish__timing__drv__setup_violation_count": 0,
	"finish__timing__drv__hold_violation_count": 0,
	"finish__power__internal__total": 0.0100777,
	"finish__power__switching__total": 0.00439208,
	"finish__power__leakage__total": 4.44765e-07,
	"finish__power__total": 0.0144702,
	"finish__design__io": 22,
	"finish__design__die__area": 783544,
	"finish__design__core__area": 773970,
	"finish__design__instance__count": 1154,
	"finish__design__instance__area": 11546.4,
	"finish__design__instance__count__stdcell": 1154,
	"finish__design__instance__area__stdcell": 11546.4,
	"finish__design__instance__count__macros": 0,
	"finish__design__instance__area__macros": 0,
	"finish__design__instance__count__padcells": 0,
	"finish__design__instance__area__padcells": 0,
	"finish__design__instance__count__cover": 0,
	"finish__design__instance__area__cover": 0,
	"finish__design__instance__utilization": 0.0149185,
	"finish__design__instance__utilization__stdcell": 0.0149185,
	"finish__design__rows": 174,
	"finish__design__rows:GF018hv5v_green_sc9": 174,
	"finish__design__sites": 274224,
	"finish__design__sites:GF018hv5v_green_sc9": 274224,
	"finish__flow__warnings__count": 9,
	"finish__flow__errors__count": 0
}