vendor_name = ModelSim
source_file = 1, C:/You Tube - Meu Canal/ZZZ FPGA curso/FPGA_001_Introdução_QuartusII_Novo_Projeto/FPGA001_WR_Files/my_and.vhd
source_file = 1, C:/You Tube - Meu Canal/ZZZ FPGA curso/FPGA_001_Introdução_QuartusII_Novo_Projeto/FPGA001_WR_Files/Waveform.vwf
source_file = 1, C:/You Tube - Meu Canal/ZZZ FPGA curso/FPGA_001_Introdução_QuartusII_Novo_Projeto/FPGA001_WR_Files/db/my_and.cbx.xml
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/prmtvs_p.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_b.vhd
source_file = 1, c:/altera/13.0sp1/quartus/libraries/vhdl/ieee/timing_p.vhd
design_name = my_and
instance = comp, \b~I , b, my_and, 1
instance = comp, \a~I , a, my_and, 1
instance = comp, \o~0 , o~0, my_and, 1
instance = comp, \o~I , o, my_and, 1
