datasheet,question,ground_truth,baseline model_output,few shot model_output,ft model output,ft few_shot model output,baseline cosine_similarity,ft cosine_similarity,few_shot cosine_similarity,ft few_shot cosine_similarity
QN9080x,What is the description of STAT register from QDEC0 peripheral for QN908XC microcontroller?,QDEC is running,396. STAT - QDEC status register (offset = 0x24) bit description ........................... 356,QDEC status register (offset = 0x24) bit description ........................... 356,396. STAT - QDEC status register (offset = 0x24) bit description ........................... 356,QDEC status register (offset = 0x24) bit description ........................... 356,0.45109853,0.45109853,0.58412147,0.58412147
QN9080x,List all the fields of RES register from SCT0 peripheral for QN908XC microcontroller.,"O0RES, O1RES, O2RES, O3RES, O4RES, O5RES, O6RES, O7RES, O8RES, O9RES, O10RES, O11RES, O12RES, O13RES, O14RES, O15RES","RES0, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141, RES142, RES143, RES144, RES145, RES","RES0, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141, RES142, RES143, RES144, RES145, RES","RES0, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141, RES142, RES143, RES144, RES145, RES","RES0, RES1, RES2, RES3, RES4, RES5, RES6, RES7, RES8, RES9, RES10, RES11, RES12, RES13, RES14, RES15, RES16, RES17, RES18, RES19, RES20, RES21, RES22, RES23, RES24, RES25, RES26, RES27, RES28, RES29, RES30, RES31, RES32, RES33, RES34, RES35, RES36, RES37, RES38, RES39, RES40, RES41, RES42, RES43, RES44, RES45, RES46, RES47, RES48, RES49, RES50, RES51, RES52, RES53, RES54, RES55, RES56, RES57, RES58, RES59, RES60, RES61, RES62, RES63, RES64, RES65, RES66, RES67, RES68, RES69, RES70, RES71, RES72, RES73, RES74, RES75, RES76, RES77, RES78, RES79, RES80, RES81, RES82, RES83, RES84, RES85, RES86, RES87, RES88, RES89, RES90, RES91, RES92, RES93, RES94, RES95, RES96, RES97, RES98, RES99, RES100, RES101, RES102, RES103, RES104, RES105, RES106, RES107, RES108, RES109, RES110, RES111, RES112, RES113, RES114, RES115, RES116, RES117, RES118, RES119, RES120, RES121, RES122, RES123, RES124, RES125, RES126, RES127, RES128, RES129, RES130, RES131, RES132, RES133, RES134, RES135, RES136, RES137, RES138, RES139, RES140, RES141, RES142, RES143, RES144, RES145, RES",0.52103686,0.52103686,0.52103686,0.52103686
QN9080x,What is the bit_offset of TXDATA field from FIFOWR register from SPI0 peripheral for QN908XC microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
QN9080x,What is the bit_width of UINV_STOP field from MOU_CTRL register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the size of SCTCAPCTRL[3] register from SCT0 peripheral for QN908XC microcontroller?,32,166,16,166,16,0.5448339,0.5448339,0.69824684,0.69824684
QN9080x,What is the description of LU_STOP field from MOU_CTRL register from FSP peripheral for QN908XC microcontroller?,Stop at LU,Stop LU from sending data to FSP,LU_STOP,Stop LU from sending data to FSP,LU_STOP,0.5113553,0.5113553,0.79332566,0.79332566
QN9080x,What is the bit_offset of EP0OUT field from INTSTAT register from USB0 peripheral for QN908XC microcontroller?,0,0x10,0,0x10,0,0.6226061,0.6226061,1.0000001,1.0000001
QN9080x,What is the bit_width of PA20_WAKEUP_LVL field from PIO_WAKEUP_LVL0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of ENCC field from CTCR register from CTIMER1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of DIVVAL field from DIV register from SPI1 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of USARTPRESENT field from PSELID register from FLEXCOMM1 peripheral for QN908XC microcontroller?,4,28,16,28,16,0.5567951,0.5567951,0.63828933,0.63828933
QN9080x,What is the bit_offset of RXNOTEMPTY field from FIFOSTAT register from USART1 peripheral for QN908XC microcontroller?,6,0x1,0x10,0x1,0x10,0.3533599,0.3533599,0.38158977,0.38158977
QN9080x,List all the registers of FLASH peripheral for QN908XC microcontroller.,"INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INTEN, INT_STAT, INTCLR, LOCK_STAT0, LOCK_STAT1, LOCK_STAT2, LOCK_STAT3, LOCK_STAT4, LOCK_STAT5, LOCK_STAT6, LOCK_STAT7, LOCK_STAT8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, ERR_INFOH2, ERR_INFOH3, DEBUG_PASSWORD, ERASE_PASSWORD","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, RST_SW_SET, RST_SW_CLR, CLK_DIS, CLK_EN, CLK_CTRL, SYS_STAT, SYS_TICK, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP]","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, RST_SW_SET, RST_SW_CLR, CLK_DIS, CLK_EN, CLK_CTRL, SYS_STAT, SYS_TICK, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP]","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP",0.8718996,0.8718996,0.9242255,0.9242255
QN9080x,What is the description of TE_MODE field from TE_CTRL register from FSP peripheral for QN908XC microcontroller?,TE compute mode,TE mode select.,TE Mode.,TE mode select.,TE Mode.,0.622875,0.622875,0.67484283,0.67484283
QN9080x,What is the bit_offset of EOT field from FIFOWR register from SPI0 peripheral for QN908XC microcontroller?,20,0x00000001,0,0x00000001,0,0.21807176,0.21807176,0.5008252,0.5008252
QN9080x,What is the description of ACC_R field from ACC_R register from QDEC1 peripheral for QN908XC microcontroller?,ACC RO snapshot when END event is valid,ACC snapshot register (offset = 0x010) bit description 10:0 ACC ACC snapshot when SAMPLE_END interrupt is valid 31:11 RESERVED - Reset value Access 0x0 R - -,ACC ACC snapshot when SAMPLE_END interrupt is valid 31:11 RESERVED - Reset value Access 0x0 R - -,ACC snapshot register (offset = 0x010) bit description 10:0 ACC ACC snapshot when SAMPLE_END interrupt is valid 31:11 RESERVED - Reset value Access 0x0 R - -,ACC ACC snapshot when SAMPLE_END interrupt is valid 31:11 RESERVED - Reset value Access 0x0 R - -,0.58036804,0.58036804,0.6048241,0.6048241
QN9080x,What is the description of OSR register from USART1 peripheral for QN908XC microcontroller?,Oversample selection register for asynchronous communication.,OSR_USART1 register description.,OSR,OSR_USART1 register description.,OSR,0.22409222,0.22409222,0.12919162,0.12919162
QN9080x,What is the bit_width of EMC0 field from EMR register from CTIMER2 peripheral for QN908XC microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
QN9080x,What is the size of CR[2] register from CTIMER3 peripheral for QN908XC microcontroller?,32,16,1,16,1,0.69824684,0.69824684,0.49268645,0.49268645
QN9080x,What is the bit_offset of CLR_FC3_RST field from RST_SW_CLR register from SYSCON peripheral for QN908XC microcontroller?,3,24,24,24,24,0.60801494,0.60801494,0.60801494,0.60801494
QN9080x,What is the bit_width of SPOL3 field from CFG register from SPI0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of MSTARBLOSS field from INTSTAT register from I2C1 peripheral for QN908XC microcontroller?,Master Arbitration Loss flag.,Master arbitration lost interrupt status bit. Set by the MSTARBLOSS bit of the INTSTAT register. Cleared by writing 1 to the MSTARBLOSS bit of the INTSTAT register. Accessing other bits in this register always returns 0. Accessing other registers always returns 0.,Master arbitration loss interrupt status bit.,Master arbitration lost interrupt status bit. Set by the MSTARBLOSS bit of the INTSTAT register. Cleared by writing 1 to the MSTARBLOSS bit of the INTSTAT register. Accessing other bits in this register always returns 0. Accessing other registers always returns 0.,Master arbitration loss interrupt status bit.,0.41508424,0.41508424,0.66158926,0.66158926
QN9080x,What is the bit_offset of TIF_CLK_SEL field from DP_TEST_CTRL register from BLEDP peripheral for QN908XC microcontroller?,8,20,12,20,12,0.6506514,0.6506514,0.75970125,0.75970125
QN9080x,What is the bit_offset of FIR_CH2_COEF_BASE field from FIR_CFG_CH2 register from FSP peripheral for QN908XC microcontroller?,0,0x080,0x00000004,0x080,0x00000004,0.5672025,0.5672025,0.57949173,0.57949173
QN9080x,What is the bit_offset of PWMEN2 field from PWMC register from CTIMER0 peripheral for QN908XC microcontroller?,2,24,12,24,12,0.60712874,0.60712874,0.6423191,0.6423191
QN9080x,What is the bit_offset of TXIDLEEN field from INTENSET register from USART1 peripheral for QN908XC microcontroller?,3,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,15,0x100000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,15,0.37409192,0.37409192,0.6004617,0.6004617
QN9080x,What is the bit_offset of QDEC_EN field from CTRL register from QDEC1 peripheral for QN908XC microcontroller?,0,0x00000001,0,0x00000001,0,0.56888604,0.56888604,1.0000001,1.0000001
QN9080x,What is the size of CH_CFG register from ADC peripheral for QN908XC microcontroller?,32,0x0c,0x40,0x0c,0x40,0.27727488,0.27727488,0.46943313,0.46943313
QN9080x,What is the description of FSP_OPTION field from CHIP_ID register from SYSCON peripheral for QN908XC microcontroller?,fsp bond indicator,FSP_OPTION,FSP Option.,FSP_OPTION,FSP Option.,0.5333873,0.5333873,0.51474136,0.51474136
QN9080x,What is the description of SCTMATCHREL[0] register from SCT0 peripheral for QN908XC microcontroller?,SCT match reload value register,SCT match reload registers 0 to 9 (REGMODEn bit: 0),SCT0 Match Reload Register 0.,SCT match reload registers 0 to 9 (REGMODEn bit: 0),SCT0 Match Reload Register 0.,0.7983086,0.7983086,0.85042703,0.85042703
QN9080x,What is the bit_width of O2RES field from RES register from SCT0 peripheral for QN908XC microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
QN9080x,What is the bit_width of FIR_DAT7_FX field from FIR_DAT7_FX register from FSP peripheral for QN908XC microcontroller?,32,32,16,32,16,0.9999999,0.9999999,0.69824684,0.69824684
QN9080x,What is the bit_offset of MEM0_DIS field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller?,0,24,0,24,0,0.43377078,0.43377078,1.0000001,1.0000001
QN9080x,List all the fields of CFG register from USART0 peripheral for QN908XC microcontroller.,"ENABLE, DATALEN, PARITYSEL, STOPLEN, MODE32K, LINMODE, CTSEN, SYNCEN, CLKPOL, SYNCMST, LOOP, OETA, AUTOADDR, OESEL, OEPOL, RXPOL, TXPOL","128000000, 128000001, 128000002, 128000003, 128000004, 128000005, 128000006, 128000007, 128000008, 128000009, 128000010, 128000011, 128000012, 128000013, 128000014, 128000015, 128000016, 128000017, 128000018, 128000019, 128000020, 128000021, 128000022, 128000023, 128000024, 128000025, 128000026, 128000027, 128000028, 128000029, 128000030, 128000031, 128000032, 128000033, 128000034, 128000035, 128000036, 128000037, 128000038, 128000039, 128000040, 128000041, 128000042, 128000043, 128000044, 128000045, 128000046, 128000047, 128000048, 128000049, 128000050, 128000051, 128000052, 128000053, 128000054, 128000055, 128000056, 128000057, 128000058, 128000059, 128000060, 128000061, 128000062, 128000063, 128000064, 128000065, 128000066, 128000067, 128000068, 12800006","MONNACK, MONRXDAT, MONRXDATEN, MONRXDATENPOL, MONRXDATENPOLINV, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINV","128000000, 128000001, 128000002, 128000003, 128000004, 128000005, 128000006, 128000007, 128000008, 128000009, 128000010, 128000011, 128000012, 128000013, 128000014, 128000015, 128000016, 128000017, 128000018, 128000019, 128000020, 128000021, 128000022, 128000023, 128000024, 128000025, 128000026, 128000027, 128000028, 128000029, 128000030, 128000031, 128000032, 128000033, 128000034, 128000035, 128000036, 128000037, 128000038, 128000039, 128000040, 128000041, 128000042, 128000043, 128000044, 128000045, 128000046, 128000047, 128000048, 128000049, 128000050, 128000051, 128000052, 128000053, 128000054, 128000055, 128000056, 128000057, 128000058, 128000059, 128000060, 128000061, 128000062, 128000063, 128000064, 128000065, 128000066, 128000067, 128000068, 12800006","MONNACK, MONRXDAT, MONRXDATEN, MONRXDATENPOL, MONRXDATENPOLINV, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINVEN, MONRXDATENPOLINV",0.1805506,0.1805506,0.22839382,0.22839382
QN9080x,What is the bit_offset of PB02_CAP_OUT field from PIO_CAP_OUT1 register from SYSCON peripheral for QN908XC microcontroller?,2,0x40000002,12,0x40000002,12,0.35511398,0.35511398,0.6423191,0.6423191
QN9080x,What is the bit_width of FIR_CH0_TAP_LEN field from FIR_CFG_CH0 register from FSP peripheral for QN908XC microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
QN9080x,What is the description of SET_DAC_RST field from RST_SW_SET register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to set DAC interface reset,Set DAC reset.,Set DAC Reset.,Set DAC reset.,Set DAC Reset.,0.71269643,0.71269643,0.71269643,0.71269643
QN9080x,What is the bit_width of STARTMSK_H field from START register from SCT0 peripheral for QN908XC microcontroller?,16,16,1,16,1,1.0,1.0,0.4854614,0.4854614
QN9080x,What is the bit_offset of TXERR field from FIFOINTSTAT register from SPI0 peripheral for QN908XC microcontroller?,0,15,0x01,15,0x01,0.36881483,0.36881483,0.666072,0.666072
QN9080x,What is the description of DAT_RDY_INTEN field from INTEN register from ADC peripheral for QN908XC microcontroller?,1 to enable Data ready interrupt,DATA Ready Interrupt Enable,Data Ready Interrupt Enable.,DATA Ready Interrupt Enable,Data Ready Interrupt Enable.,0.9146304,0.9146304,0.9023285,0.9023285
QN9080x,What is the description of MATCH field from MR[3] register from CTIMER1 peripheral for QN908XC microcontroller?,Timer counter match value.,0x1,MATCH3,0x1,MATCH3,0.2120664,0.2120664,0.30099574,0.30099574
QN9080x,What is the bit_width of OESEL field from CFG register from USART1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of FIR_BUF_CLR_ALL field from FIR_CFG_CH0 register from FSP peripheral for QN908XC microcontroller?,clear all FIR buffer,Clear all FIR buffer 0.,Clear All FIR Buffer 0.,Clear all FIR buffer 0.,Clear All FIR Buffer 0.,0.9043242,0.9043242,0.9043242,0.9043242
QN9080x,What is the description of PA09_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA09 drive strength register,PIO0_DRV configuration for PIO0_9.,PIO0_DRV Configuration.,PIO0_DRV configuration for PIO0_9.,PIO0_DRV Configuration.,0.3693661,0.3693661,0.31464154,0.31464154
QN9080x,What is the description of STATUS1 register from FLASH peripheral for QN908XC microcontroller?,no description available,STATUS1 Flash block 0 status register.,Status register 1.,STATUS1 Flash block 0 status register.,Status register 1.,0.19505396,0.19505396,0.23817398,0.23817398
QN9080x,What is the bit_width of CLK_TIM0_EN field from CLK_EN register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,List all the fields of ANTENNA_MAP67 register from BLEDP peripheral for QN908XC microcontroller.,"SWITCH_MAP_7, SWITCH_MAP_6","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0-15 ANTENNA_MAP67[0],"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,",0-15 ANTENNA_MAP67[0],0.20808773,0.20808773,0.4457198,0.4457198
QN9080x,What is the description of O15RES field from RES register from SCT0 peripheral for QN908XC microcontroller?,Effect of simultaneous set and clear on output 15.,Oversample resolution select register.,OC15 Resolution Select.,Oversample resolution select register.,OC15 Resolution Select.,0.2152437,0.2152437,0.23501183,0.23501183
QN9080x,What is the description of CAPn_L field from SCTCAP[4] register from SCT0 peripheral for QN908XC microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",SCT capture registers 0 to 9 (REGMODEn bit: 1),Capture Low Value of Capture Channel n.,SCT capture registers 0 to 9 (REGMODEn bit: 1),Capture Low Value of Capture Channel n.,0.52426976,0.52426976,0.2789216,0.2789216
QN9080x,What is the bit_width of DP_INTERRUPT field from DP_INT register from BLEDP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of CLK_DAC_EN field from CLK_EN register from SYSCON peripheral for QN908XC microcontroller?,14,21,20,21,20,0.7991169,0.7991169,0.68577504,0.68577504
QN9080x,What is the description of DAC_INT_STAT field from INT_STAT register from DAC peripheral for QN908XC microcontroller?,DAC all interrupt status,DAC interrupt status register (offset = 0x24) bit description,DAC interrupt status register (offset = 0x24) bit description,DAC interrupt status register (offset = 0x24) bit description,DAC interrupt status register (offset = 0x24) bit description,0.7332358,0.7332358,0.7332358,0.7332358
QN9080x,What is the description of PROP_PREAMBLE_WEN field from ANT_PDU_DATA0 register from BLEDP peripheral for QN908XC microcontroller?,when high enable manual prop mode preamble.,Preamble enable for 2M data rate.,Preamble Enable.,Preamble enable for 2M data rate.,Preamble Enable.,0.4874157,0.4874157,0.6664567,0.6664567
QN9080x,What is the description of PWMC register from CTIMER2 peripheral for QN908XC microcontroller?,PWM Control Register. The PWMCON enables PWM mode for the external match pins.,PWM Control register (offset = 0x074) bit description,PWM Control register,PWM Control register (offset = 0x074) bit description,PWM Control register,0.50172794,0.50172794,0.6754902,0.6754902
QN9080x,What is the size of FIR_CFG_CH1 register from FSP peripheral for QN908XC microcontroller?,32,0x10,32,0x10,32,0.29422534,0.29422534,0.9999999,0.9999999
QN9080x,What is the description of HP_CFO_EN field from DP_FUNCTION_CTRL register from BLEDP peripheral for QN908XC microcontroller?,when hp mode cfo estimation enable,Enable manual fine agc gain,HP_CFO_EN,Enable manual fine agc gain,HP_CFO_EN,0.28954488,0.28954488,0.6040274,0.6040274
QN9080x,What is the bit_offset of FPU1_CALC_OUT_ERR_INT field from INT register from FSP peripheral for QN908XC microcontroller?,17,29,20,29,20,0.6517888,0.6517888,0.69325936,0.69325936
QN9080x,What is the bit_width of MIN_SEL field from SE_CTRL register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,List all the fields of PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller.,"PA00_CAP_OE, PA01_CAP_OE, PA02_CAP_OE, PA03_CAP_OE, PA04_CAP_OE, PA05_CAP_OE, PA06_CAP_OE, PA07_CAP_OE, PA08_CAP_OE, PA09_CAP_OE, PA10_CAP_OE, PA11_CAP_OE, PA12_CAP_OE, PA13_CAP_OE, PA14_CAP_OE, PA15_CAP_OE, PA16_CAP_OE, PA17_CAP_OE, PA18_CAP_OE, PA19_CAP_OE, PA20_CAP_OE, PA21_CAP_OE, PA22_CAP_OE, PA23_CAP_OE, PA24_CAP_OE, PA25_CAP_OE, PA26_CAP_OE, PA27_CAP_OE, PA28_CAP_OE, PA29_CAP_OE, PA30_CAP_OE, PA31_CAP_OE","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN","PIN0, PIN1, PIN2, PIN3, PIN4, PIN5, PIN6, PIN7, PIN8, PIN9, PIN10, PIN11, PIN12, PIN13, PIN14, PIN15, PIN16, PIN17, PIN18, PIN19, PIN20, PIN21, PIN22, PIN23, PIN24, PIN25, PIN26, PIN27, PIN28, PIN29, PIN30, PIN31, PIN32, PIN33, PIN34, PIN35, PIN36, PIN37, PIN38, PIN39, PIN40, PIN41, PIN42, PIN43, PIN44, PIN45, PIN46, PIN47, PIN48, PIN49, PIN50, PIN51, PIN52, PIN53, PIN54, PIN55, PIN56, PIN57, PIN58, PIN59, PIN60, PIN61, PIN62, PIN63, PIN64, PIN65, PIN66, PIN67, PIN68, PIN69, PIN70, PIN71, PIN72, PIN73, PIN74, PIN75, PIN76, PIN77, PIN78, PIN79, PIN80, PIN81, PIN82, PIN83, PIN84, PIN85, PIN86, PIN87, PIN88, PIN89, PIN90, PIN91, PIN92, PIN93, PIN94, PIN95, PIN96, PIN97, PIN98, PIN99, PIN100, PIN101, PIN102, PIN103, PIN104, PIN105, PIN106, PIN107, PIN108, PIN109, PIN110, PIN111, PIN112, PIN113, PIN114, PIN115, PIN116, PIN117, PIN118, PIN119, PIN120, PIN121, PIN122, PIN123, PIN124, PIN125, PIN126, PIN127, PIN128, PIN129, PIN130, PIN131, PIN132, PIN133, PIN134, PIN135, PIN136, PIN137, PIN138, PIN139, PIN140, PIN141, PIN142, PIN143, PIN144, PIN145, PIN",0.5279729,0.5279729,0.5279729,0.5279729
QN9080x,What is the description of PA11_WAKEUP_EN field from PIO_WAKEUP_EN0 register from SYSCON peripheral for QN908XC microcontroller?,no description available,11 of 496,11] as wakeup source,11 of 496,11] as wakeup source,0.14418603,0.14418603,0.122265615,0.122265615
QN9080x,What is the bit_width of TX_DLY_DAC_1M field from CAL_DLY register from CALIB peripheral for QN908XC microcontroller?,2,1 8,10,1 8,10,0.5383265,0.5383265,0.6143246,0.6143246
QN9080x,What is the bit_offset of SETENRL field from SIENR register from PINT peripheral for QN908XC microcontroller?,0,31,0,31,0,0.3966772,0.3966772,1.0000001,1.0000001
QN9080x,What is the description of CLR_TIM2_RST field from RST_SW_CLR register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to clear CTIMER2 reset,CLR_TIM2_RST,CLR_TIM2_RST.,CLR_TIM2_RST,CLR_TIM2_RST.,0.36224118,0.36224118,0.3408445,0.3408445
QN9080x,What is the bit_width of TX_EN field from SYS_STAT register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of TOMIN field from TIMEOUT register from I2C1 peripheral for QN908XC microcontroller?,0,15,0x10,15,0x10,0.36881483,0.36881483,0.6226061,0.6226061
QN9080x,What is the bit_offset of SADISABLE field from SLVADR[0] register from I2C1 peripheral for QN908XC microcontroller?,0,0x184C,0x10,0x184C,0x10,0.58904123,0.58904123,0.6226061,0.6226061
QN9080x,What is the bit_width of DMAEN field from CTRL register from SPIFI0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of TE_PTS field from TE_CTRL register from FSP peripheral for QN908XC microcontroller?,4,0x10,0x0,0x10,0x0,0.34322658,0.34322658,0.31070983,0.31070983
QN9080x,What is the bit_offset of MATCHn_L field from SCTMATCH[3] register from SCT0 peripheral for QN908XC microcontroller?,0,0x0,0x020 + bit_offset * 8 + 0x820 + 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0x0,0x020 + bit_offset * 8 + 0x820 + 0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.7222648,0.7222648,0.3380015,0.3380015
QN9080x,What is the size of KVCO_MEAN register from CALIB peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the bit_width of MATCH field from MR[0] register from CTIMER1 peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the description of MIN_SEL field from SE_CTRL register from FSP peripheral for QN908XC microcontroller?,Minimum value selection,DACA minimum value selection,MIN_SEL,DACA minimum value selection,MIN_SEL,0.7314023,0.7314023,0.37190008,0.37190008
QN9080x,What is the description of INI_RD_EN register from FLASH peripheral for QN908XC microcontroller?,flash initial read register,Flash initial read enable register.,Flash initial read enable register.,Flash initial read enable register.,Flash initial read enable register.,0.9340276,0.9340276,0.9340276,0.9340276
QN9080x,What is the bit_width of MSTPENDINGCLR field from INTENCLR register from I2C0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of CLR_RTC_RST field from RST_SW_CLR register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to clear RTC reset,Clear RTC reset.,CLR_RTC_RST Clear RTC Reset.,Clear RTC reset.,CLR_RTC_RST Clear RTC Reset.,0.8406519,0.8406519,0.7841412,0.7841412
QN9080x,What is the bit_offset of COR_X_OFFSET field from COR_OFFSET register from FSP peripheral for QN908XC microcontroller?,0,0x090,0x00,0x090,0x00,0.5781971,0.5781971,0.7006788,0.7006788
QN9080x,What is the bit_width of CAPCONn_L field from SCTCAPCTRL[0] register from SCT0 peripheral for QN908XC microcontroller?,16,15,15,15,15,0.8802326,0.8802326,0.8802326,0.8802326
QN9080x,What is the bit_width of CAPCONn_H field from SCTCAPCTRL[9] register from SCT0 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of RXLVL field from FIFOINTENSET register from SPI1 peripheral for QN908XC microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
QN9080x,What is the description of ID field from ID register from I2C1 peripheral for QN908XC microcontroller?,Unique module identifier for this IP block.,I2C-bus module identification register,I2C1 ID Code.,I2C-bus module identification register,I2C1 ID Code.,0.43477625,0.43477625,0.38744384,0.38744384
QN9080x,What is the bit_width of EP7OUT field from INTSTAT register from USB0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of PTS field from SAMP_CTRL register from QDEC1 peripheral for QN908XC microcontroller?,total sample points 0~11 total 12modes cf. 8.2,PTS field from SAMP_CTRL register from QDEC1 peripheral for QN908XC microcontroller.,PTS Sample Enable.,PTS field from SAMP_CTRL register from QDEC1 peripheral for QN908XC microcontroller.,PTS Sample Enable.,0.14854053,0.14854053,0.3430291,0.3430291
QN9080x,What is the bit_offset of PTS field from SAMP_CTRL register from QDEC0 peripheral for QN908XC microcontroller?,8,0x02,0x02,0x02,0x02,0.32104933,0.32104933,0.32104933,0.32104933
QN9080x,What is the description of TE_PAUSE_LVL field from TE_CTRL register from FSP peripheral for QN908XC microcontroller?,Transfer Engine stop level for debug use only.,TE Pause Level Select.,TE Pause Level.,TE Pause Level Select.,TE Pause Level.,0.32642865,0.32642865,0.3187328,0.3187328
QN9080x,What is the bit_width of SE_DONE_INT field from INT register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PGA_GAIN field from CFG[0] register from ADC peripheral for QN908XC microcontroller?,0,0x00,0,0x00,0,0.7006788,0.7006788,1.0000001,1.0000001
QN9080x,What is the description of MONCLKSTR field from CFG register from I2C1 peripheral for QN908XC microcontroller?,Monitor function Clock Stretching.,Clock Monitor Clock Strength Select Register (offset = 0x00c) bit description.,Clock Stretching Enable.,Clock Monitor Clock Strength Select Register (offset = 0x00c) bit description.,Clock Stretching Enable.,0.4874538,0.4874538,0.7962388,0.7962388
QN9080x,List all the fields of FREQ_DOMAIN_CTRL3 register from BLEDP peripheral for QN908XC microcontroller.,"XCORR_PAR_TH3, XCORR_PAR_TH2, XCORR_PAR_TH1, XCORR_PAR_TH0","FREQ_DOMAIN_CTRL3, FREQ_DOMAIN_CTRL2, FREQ_DOMAIN_CTRL1, FREQ_DOMAIN_CTRL0, FREQ_DOMAIN_CTRL3_PINLOC, FREQ_DOMAIN_CTRL2_PINLOC, FREQ_DOMAIN_CTRL1_PINLOC, FREQ_DOMAIN_CTRL0_PINLOC, FREQ_DOMAIN_CTRL3_PULL_CTRL, FREQ_DOMAIN_CTRL2_PULL_CTRL, FREQ_DOMAIN_CTRL1_PULL_CTRL, FREQ_DOMAIN_CTRL0_PULL_CTRL, FREQ_DOMAIN_CTRL3_DRIVE_CTRL, FREQ_DOMAIN_CTRL2_DRIVE_CTRL, FREQ_DOMAIN_CTRL1_DRIVE_CTRL, FREQ_DOMAIN_CTRL0_DRIVE_CTRL, FREQ_DOMAIN_CTRL3_SLEW_CTRL, FREQ_DOMAIN_CTRL2_SLEW_CTRL, FREQ_DOMAIN_CTRL1_SLEW_CTRL, FREQ_DOMAIN_CTRL0_SLEW_CTRL, FREQ_DOMAIN_CTRL3_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL2_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL1_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL0_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL3_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL2_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL1_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL0_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL3_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL2_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL1_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL0_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL3_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL2_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL1_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL0_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL3_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL2_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL1_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL0_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL3_PULL_CTRL_VAL_VAL, FREQ_DOMAIN_CTRL2_PULL_CTRL_VAL_VAL, FREQ_DOMAIN","FREQ_DOMAIN_CTRL3, FREQ_DOMAIN_CTRL2, FREQ_DOMAIN_CTRL1, FREQ_DOMAIN_CTRL0, FREQ_DOMAIN_CTRL3_EN, FREQ_DOMAIN_CTRL2_EN, FREQ_DOMAIN_CTRL1_EN, FREQ_DOMAIN_CTRL0_EN, FREQ_DOMAIN_CTRL3_DIS, FREQ_DOMAIN_CTRL2_DIS, FREQ_DOMAIN_CTRL1_DIS, FREQ_DOMAIN_CTRL0_DIS, FREQ_DOMAIN_CTRL3_SEL, FREQ_DOMAIN_CTRL2_SEL, FREQ_DOMAIN_CTRL1_SEL, FREQ_DOMAIN_CTRL0_SEL, FREQ_DOMAIN_CTRL3_POL, FREQ_DOMAIN_CTRL2_POL, FREQ_DOMAIN_CTRL1_POL, FREQ_DOMAIN_CTRL0_POL, FREQ_DOMAIN_CTRL3_INV, FREQ_DOMAIN_CTRL2_INV, FREQ_DOMAIN_CTRL1_INV, FREQ_DOMAIN_CTRL0_INV, FREQ_DOMAIN_CTRL3_SEL_POL, FREQ_DOMAIN_CTRL2_SEL_POL, FREQ_DOMAIN_CTRL1_SEL_POL, FREQ_DOMAIN_CTRL0_SEL_POL, FREQ_DOMAIN_CTRL3_SEL_INV, FREQ_DOMAIN_CTRL2_SEL_INV, FREQ_DOMAIN_CTRL1_SEL_INV, FREQ_DOMAIN_CTRL0_SEL_INV, FREQ_DOMAIN_CTRL3_POL_INV, FREQ_DOMAIN_CTRL2_POL_INV, FREQ_DOMAIN_CTRL1_POL_INV, FREQ_DOMAIN_CTRL0_POL_INV, FREQ_DOMAIN_CTRL3_SEL_POL_INV, FREQ_DOMAIN_CTRL2_SEL_POL_INV, FREQ_DOMAIN_CTRL1_SEL_POL_INV, FREQ_DOMAIN_CTRL0_SEL_POL_INV, FREQ_DOMAIN_CTRL3_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL2_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL1_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL0_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL3_POL_INV_POL_INV, FREQ_DOMAIN_CTRL2_POL_INV_POL_INV, FREQ_DOMAIN_CTRL1_POL_INV_POL_INV, FREQ_DOMAIN_","FREQ_DOMAIN_CTRL3, FREQ_DOMAIN_CTRL2, FREQ_DOMAIN_CTRL1, FREQ_DOMAIN_CTRL0, FREQ_DOMAIN_CTRL3_PINLOC, FREQ_DOMAIN_CTRL2_PINLOC, FREQ_DOMAIN_CTRL1_PINLOC, FREQ_DOMAIN_CTRL0_PINLOC, FREQ_DOMAIN_CTRL3_PULL_CTRL, FREQ_DOMAIN_CTRL2_PULL_CTRL, FREQ_DOMAIN_CTRL1_PULL_CTRL, FREQ_DOMAIN_CTRL0_PULL_CTRL, FREQ_DOMAIN_CTRL3_DRIVE_CTRL, FREQ_DOMAIN_CTRL2_DRIVE_CTRL, FREQ_DOMAIN_CTRL1_DRIVE_CTRL, FREQ_DOMAIN_CTRL0_DRIVE_CTRL, FREQ_DOMAIN_CTRL3_SLEW_CTRL, FREQ_DOMAIN_CTRL2_SLEW_CTRL, FREQ_DOMAIN_CTRL1_SLEW_CTRL, FREQ_DOMAIN_CTRL0_SLEW_CTRL, FREQ_DOMAIN_CTRL3_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL2_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL1_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL0_DRIVE_STRENGTH, FREQ_DOMAIN_CTRL3_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL2_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL1_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL0_PULL_CTRL_VAL, FREQ_DOMAIN_CTRL3_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL2_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL1_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL0_DRIVE_CTRL_VAL, FREQ_DOMAIN_CTRL3_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL2_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL1_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL0_SLEW_CTRL_VAL, FREQ_DOMAIN_CTRL3_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL2_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL1_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL0_DRIVE_STRENGTH_VAL, FREQ_DOMAIN_CTRL3_PULL_CTRL_VAL_VAL, FREQ_DOMAIN_CTRL2_PULL_CTRL_VAL_VAL, FREQ_DOMAIN","FREQ_DOMAIN_CTRL3, FREQ_DOMAIN_CTRL2, FREQ_DOMAIN_CTRL1, FREQ_DOMAIN_CTRL0, FREQ_DOMAIN_CTRL3_EN, FREQ_DOMAIN_CTRL2_EN, FREQ_DOMAIN_CTRL1_EN, FREQ_DOMAIN_CTRL0_EN, FREQ_DOMAIN_CTRL3_DIS, FREQ_DOMAIN_CTRL2_DIS, FREQ_DOMAIN_CTRL1_DIS, FREQ_DOMAIN_CTRL0_DIS, FREQ_DOMAIN_CTRL3_SEL, FREQ_DOMAIN_CTRL2_SEL, FREQ_DOMAIN_CTRL1_SEL, FREQ_DOMAIN_CTRL0_SEL, FREQ_DOMAIN_CTRL3_POL, FREQ_DOMAIN_CTRL2_POL, FREQ_DOMAIN_CTRL1_POL, FREQ_DOMAIN_CTRL0_POL, FREQ_DOMAIN_CTRL3_INV, FREQ_DOMAIN_CTRL2_INV, FREQ_DOMAIN_CTRL1_INV, FREQ_DOMAIN_CTRL0_INV, FREQ_DOMAIN_CTRL3_SEL_POL, FREQ_DOMAIN_CTRL2_SEL_POL, FREQ_DOMAIN_CTRL1_SEL_POL, FREQ_DOMAIN_CTRL0_SEL_POL, FREQ_DOMAIN_CTRL3_SEL_INV, FREQ_DOMAIN_CTRL2_SEL_INV, FREQ_DOMAIN_CTRL1_SEL_INV, FREQ_DOMAIN_CTRL0_SEL_INV, FREQ_DOMAIN_CTRL3_POL_INV, FREQ_DOMAIN_CTRL2_POL_INV, FREQ_DOMAIN_CTRL1_POL_INV, FREQ_DOMAIN_CTRL0_POL_INV, FREQ_DOMAIN_CTRL3_SEL_POL_INV, FREQ_DOMAIN_CTRL2_SEL_POL_INV, FREQ_DOMAIN_CTRL1_SEL_POL_INV, FREQ_DOMAIN_CTRL0_SEL_POL_INV, FREQ_DOMAIN_CTRL3_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL2_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL1_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL0_SEL_INV_POL_INV, FREQ_DOMAIN_CTRL3_POL_INV_POL_INV, FREQ_DOMAIN_CTRL2_POL_INV_POL_INV, FREQ_DOMAIN_CTRL1_POL_INV_POL_INV, FREQ_DOMAIN_",0.46863014,0.46863014,0.47503114,0.47503114
QN9080x,What is the address_offset of SCTCAP[2] register from SCT0 peripheral for QN908XC microcontroller?,0x108,0x090,0x094,0x090,0x094,0.82820743,0.82820743,0.8084035,0.8084035
QN9080x,What is the bit_offset of TX_INT field from STAT register from PROP peripheral for QN908XC microcontroller?,4,0x01,0x02,0x01,0x02,0.36302927,0.36302927,0.33470687,0.33470687
QN9080x,What is the bit_width of MATCHn_H field from SCTMATCH[8] register from SCT0 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of ADC_DIS field from PMU_CTRL1 register from SYSCON peripheral for QN908XC microcontroller?,7,20,12,20,12,0.5739974,0.5739974,0.7221885,0.7221885
QN9080x,What is the description of VCO_BM_TXFIL field from LO0 register from CALIB peripheral for QN908XC microcontroller?,Set the bias current of the TX filter,VCO_BM_TXFIL,VCO_BM_TXFIL,VCO_BM_TXFIL,VCO_BM_TXFIL,0.27032945,0.27032945,0.27032945,0.27032945
QN9080x,What is the bit_width of BLE_FREQ_HOP field from SYS_STAT register from SYSCON peripheral for QN908XC microcontroller?,1,8,16,8,16,0.605199,0.605199,0.4854614,0.4854614
QN9080x,What is the description of SLVCONTINUE field from SLVCTL register from I2C1 peripheral for QN908XC microcontroller?,Slave Continue.,SLVCONTINUE slave continue.,SLVCONTINUE slave continue.,SLVCONTINUE slave continue.,SLVCONTINUE slave continue.,0.7905929,0.7905929,0.7905929,0.7905929
QN9080x,What is the description of CTIMER3 peripheral for QN908XC microcontroller?,timer,Counter-Timer Module 3,Counter-Timer 3,Counter-Timer Module 3,Counter-Timer 3,0.7455189,0.7455189,0.82016677,0.82016677
QN9080x,What is the description of APERTURE field from ID register from SPI0 peripheral for QN908XC microcontroller?,"Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture.","Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture 0x00 11:8 MINOR_REV minor revision of module implementation, starting at 0. Minor revision of module - implementation, starting at 0. Software compatibility is expected between minor revisions 15:12 MAJOR_REV major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions 31:16 ID unique module identifier for this IP block 0xE020",Aperture,"Aperture: encoded as (aperture size/4K) -1, so 0x00 means a 4K aperture 0x00 11:8 MINOR_REV minor revision of module implementation, starting at 0. Minor revision of module - implementation, starting at 0. Software compatibility is expected between minor revisions 15:12 MAJOR_REV major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions 31:16 ID unique module identifier for this IP block 0xE020",Aperture,0.8191314,0.8191314,0.6076343,0.6076343
QN9080x,What is the address_offset of PSELID register from FLEXCOMM1 peripheral for QN908XC microcontroller?,0xff8,0xFF8,0xFF8,0xFF8,0xFF8,1.0,1.0,1.0,1.0
QN9080x,What is the description of ANA_CTRL0 register from SYSCON peripheral for QN908XC microcontroller?,crystal and PA register,Crystal and PA register,Crystal and PA register,Crystal and PA register,Crystal and PA register,1.0,1.0,1.0,1.0
QN9080x,What is the description of PRGMH_EN field from SMART_CTRL register from FLASH peripheral for QN908XC microcontroller?,It enable High 256KB Flash write operation;,PRGMH_EN (o 1 Conﬁgure PRGM H_CYCLE conﬁgure DMA to move data from other memory to page 0 of block 0 by no DMA request method N0 DMA Done Y Software read the written data from address Dx3100xxxx AII DATA are the Expeﬂed value Write Successfully e number ofmn‘es is up to t .elined (hreshold by soﬁwar Erase Page 0 of block 0,PRGMH_EN (o 1 Configure PRGMH_CYCLE Configure DMA to move data from other memory to page 0 of block 1 by no DMA request method N0 DMA Done Y Software read the written data from address Dx3100xxxx AII DATA are the Expeﬂed value Write Successfully e number ofmn‘es is up to t .elined (hreshold by soﬁwar Erase Page 0 of block 0,PRGMH_EN (o 1 Conﬁgure PRGM H_CYCLE conﬁgure DMA to move data from other memory to page 0 of block 0 by no DMA request method N0 DMA Done Y Software read the written data from address Dx3100xxxx AII DATA are the Expeﬂed value Write Successfully e number ofmn‘es is up to t .elined (hreshold by soﬁwar Erase Page 0 of block 0,PRGMH_EN (o 1 Configure PRGMH_CYCLE Configure DMA to move data from other memory to page 0 of block 1 by no DMA request method N0 DMA Done Y Software read the written data from address Dx3100xxxx AII DATA are the Expeﬂed value Write Successfully e number ofmn‘es is up to t .elined (hreshold by soﬁwar Erase Page 0 of block 0,0.2957425,0.2957425,0.2969312,0.2969312
QN9080x,What is the bit_width of CR1INT field from IR register from CTIMER3 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PO_ALL_DONE_INT_STAT field from INT_STAT register from CALIB peripheral for QN908XC microcontroller?,8,20,20,20,20,0.6506514,0.6506514,0.6506514,0.6506514
QN9080x,What is the description of PMODE field from ISEL register from PINT peripheral for QN908XC microcontroller?,Selects the interrupt mode for each pin interrupt. Bit n configures the pin interrupt selected in PINTSELn. 0 = Edge sensitive 1 = Level sensitive,IOMODE,Pin mode register,IOMODE,Pin mode register,0.11640717,0.11640717,0.49360812,0.49360812
QN9080x,What is the bit_offset of START field from STAT register from USART0 peripheral for QN908XC microcontroller?,12,0x00000001,16,0x00000001,16,0.206376,0.206376,0.76053506,0.76053506
QN9080x,What is the bit_offset of RRF_BM_LNA field from RRF1 register from CALIB peripheral for QN908XC microcontroller?,18,0x00000001,15,0x00000001,15,0.14966169,0.14966169,0.80835736,0.80835736
QN9080x,What is the bit_offset of PA03_WAKEUP_LVL field from PIO_WAKEUP_LVL0 register from SYSCON peripheral for QN908XC microcontroller?,3,24,2,24,2,0.60801494,0.60801494,0.86652684,0.86652684
QN9080x,What is the description of MR3R field from MCR register from CTIMER1 peripheral for QN908XC microcontroller?,Reset on MR3: the TC will be reset if MR3 matches it. 0 = disabled. 1 = enabled.,Match Register 3 Read Value Register (offset = 0x018) bit description,Mask for Match Channel 3.,Match Register 3 Read Value Register (offset = 0x018) bit description,Mask for Match Channel 3.,0.24823835,0.24823835,0.17224246,0.17224246
QN9080x,What is the bit_width of CAPCONn_H field from SCTCAPCTRL[7] register from SCT0 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of SLVIDX field from STAT register from I2C0 peripheral for QN908XC microcontroller?,12,0x18,0x18,0x18,0x18,0.3750989,0.3750989,0.3750989,0.3750989
QN9080x,List all the fields of CH_CFG register from ADC peripheral for QN908XC microcontroller.,CH_CFG,"CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, CH16, CH17, CH18, CH19, CH20, CH21, CH22, CH23, CH24, CH25, CH26, CH27, CH28, CH29, CH30, CH31, CH32, CH33, CH34, CH35, CH36, CH37, CH38, CH39, CH40, CH41, CH42, CH43, CH44, CH45, CH46, CH47, CH48, CH49, CH50, CH51, CH52, CH53, CH54, CH55, CH56, CH57, CH58, CH59, CH60, CH61, CH62, CH63, CH64, CH65, CH66, CH67, CH68, CH69, CH70, CH71, CH72, CH73, CH74, CH75, CH76, CH77, CH78, CH79, CH80, CH81, CH82, CH83, CH84, CH85, CH86, CH87, CH88, CH89, CH90, CH91, CH92, CH93, CH94, CH95, CH96, CH97, CH98, CH99, CH100, CH101, CH102, CH103, CH104, CH105, CH106, CH107, CH108, CH109, CH110, CH111, CH112, CH113, CH114, CH115, CH116, CH117, CH118, CH119, CH120, CH121, CH122, CH123, CH124, CH125, CH126, CH127, CH128, CH129, CH130, CH131, CH132, CH133, CH134, CH135, CH136, CH137, CH138, CH139, CH140, CH141, CH142, CH143, CH144, CH145, CH146, CH147, CH148, CH149, CH150, CH151, CH152, CH153, CH154, CH155, CH156, CH157, CH158, CH159, CH160, CH161, CH162, CH163, CH164, CH165, CH166, CH167, CH168, CH169, CH170, CH171, CH172, CH173, CH174, CH17","SIG_INV_EN, DATA_FORMAT, CH_IDX_EN, VREFO_EN, SRST_DIS, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERV","CH0, CH1, CH2, CH3, CH4, CH5, CH6, CH7, CH8, CH9, CH10, CH11, CH12, CH13, CH14, CH15, CH16, CH17, CH18, CH19, CH20, CH21, CH22, CH23, CH24, CH25, CH26, CH27, CH28, CH29, CH30, CH31, CH32, CH33, CH34, CH35, CH36, CH37, CH38, CH39, CH40, CH41, CH42, CH43, CH44, CH45, CH46, CH47, CH48, CH49, CH50, CH51, CH52, CH53, CH54, CH55, CH56, CH57, CH58, CH59, CH60, CH61, CH62, CH63, CH64, CH65, CH66, CH67, CH68, CH69, CH70, CH71, CH72, CH73, CH74, CH75, CH76, CH77, CH78, CH79, CH80, CH81, CH82, CH83, CH84, CH85, CH86, CH87, CH88, CH89, CH90, CH91, CH92, CH93, CH94, CH95, CH96, CH97, CH98, CH99, CH100, CH101, CH102, CH103, CH104, CH105, CH106, CH107, CH108, CH109, CH110, CH111, CH112, CH113, CH114, CH115, CH116, CH117, CH118, CH119, CH120, CH121, CH122, CH123, CH124, CH125, CH126, CH127, CH128, CH129, CH130, CH131, CH132, CH133, CH134, CH135, CH136, CH137, CH138, CH139, CH140, CH141, CH142, CH143, CH144, CH145, CH146, CH147, CH148, CH149, CH150, CH151, CH152, CH153, CH154, CH155, CH156, CH157, CH158, CH159, CH160, CH161, CH162, CH163, CH164, CH165, CH166, CH167, CH168, CH169, CH170, CH171, CH172, CH173, CH174, CH17","SIG_INV_EN, DATA_FORMAT, CH_IDX_EN, VREFO_EN, SRST_DIS, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERV",0.35353354,0.35353354,0.43329442,0.43329442
QN9080x,What is the bit_offset of TXERR field from FIFOINTENCLR register from USART0 peripheral for QN908XC microcontroller?,0,29,20,29,20,0.36826158,0.36826158,0.5008252,0.5008252
QN9080x,What is the bit_width of MR2S field from MCR register from CTIMER2 peripheral for QN908XC microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
QN9080x,What is the bit_offset of VCOA_FSM field from STATUS register from CALIB peripheral for QN908XC microcontroller?,9,0x00000001,0x00000001,0x00000001,0x00000001,0.22575465,0.22575465,0.22575465,0.22575465
QN9080x,What is the bit_width of PA08_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of RXERR field from FIFOSTAT register from USART1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of SCTMATCH[8] register from SCT0 peripheral for QN908XC microcontroller?,0x120,0x108,0x10c,0x108,0x10c,0.7972135,0.7972135,0.74770725,0.74770725
QN9080x,What is the description of PA24_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA24 digital input enable,2.5.26 Pad input enable register 1,PA24_IE.,2.5.26 Pad input enable register 1,PA24_IE.,0.33233416,0.33233416,0.5647934,0.5647934
QN9080x,What is the bit_offset of SSA field from STAT register from SPI0 peripheral for QN908XC microcontroller?,4,0x0,0x0,0x0,0x0,0.31070983,0.31070983,0.31070983,0.31070983
QN9080x,What is the description of MR1R field from MCR register from CTIMER1 peripheral for QN908XC microcontroller?,Reset on MR1: the TC will be reset if MR1 matches it. 0 = disabled. 1 = enabled.,Match Register 1 Reset Value Select. 0: disabled. 1: enabled.,Mask for Match Channel 1. 0: Disabled. 1: Enabled.,Match Register 1 Reset Value Select. 0: disabled. 1: enabled.,Mask for Match Channel 1. 0: Disabled. 1: Enabled.,0.6321408,0.6321408,0.40258718,0.40258718
QN9080x,What is the bit_offset of DIO_OEN field from IOMODE register from FLEXCOMM1 peripheral for QN908XC microcontroller?,1,12,16,12,16,0.58160675,0.58160675,0.4854614,0.4854614
QN9080x,What is the bit_width of SPIPRESENT field from PSELID register from FLEXCOMM3 peripheral for QN908XC microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
QN9080x,What is the size of CTRL2 register from AGC peripheral for QN908XC microcontroller?,32,0x180,0x10,0x180,0x10,0.32426858,0.32426858,0.29422534,0.29422534
QN9080x,What is the description of SIZE field from FIFOCFG register from SPI1 peripheral for QN908XC microcontroller?,"FIFO size configuration. This is a read-only field. 0x1 = FIFO is configured as 8 entries of 16 bits. 0x0, 0x2, 0x3 = not applicable to SPI.",256,16-bit FIFO size.,256,16-bit FIFO size.,0.21491718,0.21491718,0.63689244,0.63689244
QN9080x,What is the bit_offset of PRVAL field from PR register from CTIMER2 peripheral for QN908XC microcontroller?,0,0x00000002,0x104,0x00000002,0x104,0.55011487,0.55011487,0.6058867,0.6058867
QN9080x,What is the bit_width of SYNCMST field from CFG register from USART1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of REF_CAL_DONE_INT field from INT_RAW register from CALIB peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of SCTMATCHREL[3] register from SCT0 peripheral for QN908XC microcontroller?,0x20c,0x104,0x104,0x104,0x104,0.7108198,0.7108198,0.7108198,0.7108198
QN9080x,What is the bit_offset of PARITYERR field from FIFORDNOPOP register from USART0 peripheral for QN908XC microcontroller?,14,28,28,28,28,0.73490614,0.73490614,0.73490614,0.73490614
QN9080x,What is the bit_offset of MR1INT field from IR register from CTIMER3 peripheral for QN908XC microcontroller?,1,12,12,12,12,0.58160675,0.58160675,0.58160675,0.58160675
QN9080x,What is the address_offset of CORDIC_T0UN_ILOL register from FSP peripheral for QN908XC microcontroller?,0x17c,0x17C,0x17C,0x17C,0x17C,1.0000002,1.0000002,1.0000002,1.0000002
QN9080x,What is the bit_offset of SCLTIMEOUT field from STAT register from I2C1 peripheral for QN908XC microcontroller?,25,15,15,15,15,0.73797274,0.73797274,0.73797274,0.73797274
QN9080x,What is the address_offset of VCOF_CNT_UP register from CALIB peripheral for QN908XC microcontroller?,0x834,0x094,0x094,0x094,0x094,0.7958828,0.7958828,0.7958828,0.7958828
QN9080x,What is the size of SLVADR[0] register from I2C1 peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,List all the fields of SCTMATCHREL[7] register from SCT0 peripheral for QN908XC microcontroller.,"RELOADn_L, RELOADn_H","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15","0, 1, 2, 3, 4, 5, 6, 7, 8, 9, 10, 11, 12, 13, 14, 15, 16, 17, 18, 19, 20, 21, 22, 23, 24, 25, 26, 27, 28, 29, 30, 31, 32, 33, 34, 35, 36, 37, 38, 39, 40, 41, 42, 43, 44, 45, 46, 47, 48, 49, 50, 51, 52, 53, 54, 55, 56, 57, 58, 59, 60, 61, 62, 63, 64, 65, 66, 67, 68, 69, 70, 71, 72, 73, 74, 75, 76, 77, 78, 79, 80, 81, 82, 83, 84, 85, 86, 87, 88, 89, 90, 91, 92, 93, 94, 95, 96, 97, 98, 99, 100, 101, 102, 103, 104, 105, 106, 107, 108, 109, 110, 111, 112, 113, 114, 115, 116, 117, 118, 119, 120, 121, 122, 123, 124, 125, 126, 127, 128, 129, 130, 131, 132, 133, 134, 135, 136, 137, 138, 139, 140, 141, 142, 143, 144, 145, 146, 147, 148, 149, 150, 151, 152, 153, 154, 155, 156, 157, 158, 159, 160, 161, 162, 163, 164, 165, 166, 167, 168, 169, 170, 171, 172, 173, 174, 17","MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15, MATCHREL14, MATCHREL13, MATCHREL12, MATCHREL11, MATCHREL10, MATCHREL9, MATCHREL8, MATCHREL7, MATCHREL6, MATCHREL5, MATCHREL4, MATCHREL3, MATCHREL2, MATCHREL1, MATCHREL0, MATCHREL15",0.12063973,0.12063973,0.14289322,0.14289322
QN9080x,What is the bit_offset of PA09_WAKEUP_LVL field from PIO_WAKEUP_LVL0 register from SYSCON peripheral for QN908XC microcontroller?,9,20,24,20,24,0.57320404,0.57320404,0.6268993,0.6268993
QN9080x,What is the description of AIN9 field from INPUT register from SCT0 peripheral for QN908XC microcontroller?,Input 9 state. Input 9 state on the last SCT clock edge.,"AIN9 Pin Input State. 0 indicates that pin is low, 1 indicates that pin is high.",AIN9 Pin State.,"AIN9 Pin Input State. 0 indicates that pin is low, 1 indicates that pin is high.",AIN9 Pin State.,0.42854157,0.42854157,0.42522752,0.42522752
QN9080x,List all the fields of MR[3] register from CTIMER1 peripheral for QN908XC microcontroller.,MATCH,"EV_SEL, EV_POL, EV_EN, EV_EDGE, EV_MODE, EV_IEN, EV_PINCFG, EV_PINSEL, EV_SYNC, EV_TSEL, EV_TSTART, EV_TSTOP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC",0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,"EV_SEL, EV_POL, EV_EN, EV_EDGE, EV_MODE, EV_IEN, EV_PINCFG, EV_PINSEL, EV_SYNC, EV_TSEL, EV_TSTART, EV_TSTOP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC, EV_TINCP, EV_TDEC",0x000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000,0.08226937,0.08226937,0.20455137,0.20455137
QN9080x,What is the description of STAT register from AGC peripheral for QN908XC microcontroller?,AGC status register,SYS_STAT,Status register.,SYS_STAT,Status register.,0.23956165,0.23956165,0.63537204,0.63537204
QN9080x,What is the bit_offset of LEN field from FIFOWR register from SPI0 peripheral for QN908XC microcontroller?,24,0x100,0x100,0x100,0x100,0.17684984,0.17684984,0.17684984,0.17684984
QN9080x,What is the bit_width of CLK_TIM2_DIS field from CLK_DIS register from SYSCON peripheral for QN908XC microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
QN9080x,What is the description of PA14_PULL field from PIO_PULL_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA14 pull control register,Pull control for PA14 pin. 0x00 = No pull. 0x01 = Pull down. 0x02 = Pull up. 0x03 = Reserved. 0x04-0x07 = Pull down with resistor 120 Ohm. 0x08-0x0b = Pull up with resistor 120 Ohm. 0x0c-0x0f = Pull down with resistor 330 Ohm. 0x10-0x13 = Pull up with resistor 330 Ohm. 0x14-0x17 = Pull down with resistor 670 Ohm. 0x18-0x1b = Pull up with resistor 670 Ohm. 0x1c-0x1f = Pull down with resistor 1.2k Ohm. 0x20-0x23 = Pull up with resistor 1.2k Ohm. 0x24-0x27 = Pull down with resistor 2.2k Ohm. 0x28-0x2b = Pull up with resistor 2.2k Ohm. 0x2c-0x2f = Pull down with resistor 4.7k Ohm. 0x30-0x33 = Pull up with resistor 4.7k Ohm. 0x34-0x37 = Pull down with resistor 9.3k Ohm. 0x38-0x3b = Pull up with resistor 9.3k Ohm. 0x3c-0x3f = Pull down with resistor 19.5k Ohm. 0x40-0x43 = Pull up with resistor 19.5k Ohm. 0x44-0x47 = Pull down with resistor 39k Ohm. 0x48-0x4b = Pull up with resistor 39k Ohm. 0x4c-0x4f = Pull down with resistor 100k Ohm. 0x50-0x53 = Pull up with resistor 100k Ohm. 0x54-0x57 = Pull down with resistor 220k Ohm. 0x58-0x5b = Pull up with resistor 220k Ohm. 0x5c-0x5f = Pull down with resistor 440k Ohm. 0x60-0x63 = Pull up with resistor 440k Ohm. 0x64-0x67 = Pull down with resistor 820k Ohm. 0x68-0x6b = Pull up with resistor 820k Ohm. 0x6c-0x6f = Pull down with resistor 1.6M Ohm. 0x70-0x73 = Pull up with resistor 1.6M Ohm. 0x74-0x77 = Pull down with resistor 3.2M Ohm. 0,PA14 pull control register,Pull control for PA14 pin. 0x00 = No pull. 0x01 = Pull down. 0x02 = Pull up. 0x03 = Reserved. 0x04-0x07 = Pull down with resistor 120 Ohm. 0x08-0x0b = Pull up with resistor 120 Ohm. 0x0c-0x0f = Pull down with resistor 330 Ohm. 0x10-0x13 = Pull up with resistor 330 Ohm. 0x14-0x17 = Pull down with resistor 670 Ohm. 0x18-0x1b = Pull up with resistor 670 Ohm. 0x1c-0x1f = Pull down with resistor 1.2k Ohm. 0x20-0x23 = Pull up with resistor 1.2k Ohm. 0x24-0x27 = Pull down with resistor 2.2k Ohm. 0x28-0x2b = Pull up with resistor 2.2k Ohm. 0x2c-0x2f = Pull down with resistor 4.7k Ohm. 0x30-0x33 = Pull up with resistor 4.7k Ohm. 0x34-0x37 = Pull down with resistor 9.3k Ohm. 0x38-0x3b = Pull up with resistor 9.3k Ohm. 0x3c-0x3f = Pull down with resistor 19.5k Ohm. 0x40-0x43 = Pull up with resistor 19.5k Ohm. 0x44-0x47 = Pull down with resistor 39k Ohm. 0x48-0x4b = Pull up with resistor 39k Ohm. 0x4c-0x4f = Pull down with resistor 100k Ohm. 0x50-0x53 = Pull up with resistor 100k Ohm. 0x54-0x57 = Pull down with resistor 220k Ohm. 0x58-0x5b = Pull up with resistor 220k Ohm. 0x5c-0x5f = Pull down with resistor 440k Ohm. 0x60-0x63 = Pull up with resistor 440k Ohm. 0x64-0x67 = Pull down with resistor 820k Ohm. 0x68-0x6b = Pull up with resistor 820k Ohm. 0x6c-0x6f = Pull down with resistor 1.6M Ohm. 0x70-0x73 = Pull up with resistor 1.6M Ohm. 0x74-0x77 = Pull down with resistor 3.2M Ohm. 0,PA14 pull control register,0.622002,0.622002,1.0,1.0
QN9080x,What is the description of DP_INTERRUPT field from DP_INT register from BLEDP peripheral for QN908XC microcontroller?,datapath interrupt,Interrupt status register,DP_INTERRUPT,Interrupt status register,DP_INTERRUPT,0.49831516,0.49831516,0.5669992,0.5669992
QN9080x,What is the bit_width of PA00_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of PRGML_EN field from SMART_CTRL register from FLASH peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of INP field from DMA_ITRIG_INMUX[7] register from INPUTMUX peripheral for QN908XC microcontroller?,5,1,1,1,1,0.6379259,0.6379259,0.6379259,0.6379259
QN9080x,What is the description of CAPCONn_H field from SCTCAPCTRL[8] register from SCT0 peripheral for QN908XC microcontroller?,"If bit m is one, event m causes the CAPn_H (UNIFY = 0) register to be loaded (event 0 = bit 16, event 1 = bit 17, etc.). The number of bits = number of match/captures in this SCT.",156,Capacitive Sense Pin Configuration.,156,Capacitive Sense Pin Configuration.,0.1236875,0.1236875,0.25629115,0.25629115
QN9080x,What is the description of EMC3 field from EMR register from CTIMER1 peripheral for QN908XC microcontroller?,External Match Control 3. Determines the functionality of External Match 3.,EMC3 - EMC3 Input/Output Control Field from EMR Register,EMC3,EMC3 - EMC3 Input/Output Control Field from EMR Register,EMC3,0.25565305,0.25565305,0.2978993,0.2978993
QN9080x,What is the address_offset of STAT register from RNG peripheral for QN908XC microcontroller?,0x4,0x04,0x04,0x04,0x04,0.9548875,0.9548875,0.9548875,0.9548875
QN9080x,What is the description of VCO_MOD_STAT register from CALIB peripheral for QN908XC microcontroller?,no description available,VCO_MOD_STAT - SCT VCO modulation status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,VCO Modulation Status Register.,VCO_MOD_STAT - SCT VCO modulation status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,VCO Modulation Status Register.,0.102028295,0.102028295,0.11645384,0.11645384
QN9080x,What is the bit_offset of CC field from CTL register from USART1 peripheral for QN908XC microcontroller?,8,7,10,7,10,0.8124255,0.8124255,0.70526737,0.70526737
QN9080x,What is the bit_width of SLVPENDING field from INTSTAT register from I2C0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of FREQ_DOMAIN_CTRL6 register from BLEDP peripheral for QN908XC microcontroller?,0x64,0x100,0x100,0x100,0x100,0.6620207,0.6620207,0.6620207,0.6620207
QN9080x,What is the bit_offset of SADISABLE field from SLVADR[0] register from I2C1 peripheral for QN908XC microcontroller?,0,0x184C,0x10,0x184C,0x10,0.58904123,0.58904123,0.6226061,0.6226061
QN9080x,What is the bit_width of PWMEN3 field from PWMC register from CTIMER1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the size of FIFOINTENCLR register from USART0 peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the description of PPF_DCCAL2_I field from DC_CODE register from CALIB peripheral for QN908XC microcontroller?,Power on DC calibration i code,DCCAL2 Current Compensation Value for PPF Channel,DCCAL2 Current Source Amplitude Compensation Value for PPF Channel.,DCCAL2 Current Compensation Value for PPF Channel,DCCAL2 Current Source Amplitude Compensation Value for PPF Channel.,0.3700529,0.3700529,0.33928022,0.33928022
QN9080x,What is the bit_width of CORDIC_T0UN_ILOX_DST field from CORDIC_T0UN_ILOX register from FSP peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of MATCH field from MR[2] register from CTIMER1 peripheral for QN908XC microcontroller?,0,0x20,0x10,0x20,0x10,0.67146206,0.67146206,0.6226061,0.6226061
QN9080x,What is the bit_width of FPU0_CALC_OUT_ERR_INT field from INT register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of CORDIC_T0UN_IXOL_DST field from CORDIC_T0UN_IXOL register from FSP peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the size of SCTCAPCTRL[0] register from SCT0 peripheral for QN908XC microcontroller?,32,166,16,166,16,0.5448339,0.5448339,0.69824684,0.69824684
QN9080x,What is the description of FLAG field from EVFLAG register from SCT0 peripheral for QN908XC microcontroller?,"Bit n is one if event n has occurred since reset or a 1 was last written to this bit (event 0 = bit 0, event 1 = bit 1, etc.). The number of bits = number of events in this SCT.",EVFLAG - SCT event flag register (offset = 0x0F4) bit description,SCT0 Event Flag.,EVFLAG - SCT event flag register (offset = 0x0F4) bit description,SCT0 Event Flag.,0.51367116,0.51367116,0.43687558,0.43687558
QN9080x,What is the description of PA31_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA31 digital input enable,"1/128 CCLK, SMCLK, TIMER, USART0, USART1, USART2, USART3, I2S0, I2S1, PDM, ACMP0, ACMP1, ADC0, ADC1, DAC0, DAC1, I2C0, I2C1, SPI0, SPI1, SPI2, SPI3, CAN0, CAN1, TWI0, TWI1, TWI2, TWI3, UART0, UART1, UART2, UART3, USB, USBB, USBC, USBD, USBE, USBF, USBH, USBJ, USBK, USBL, USBM, USBN, USBO, USBP, USBQ, USBR, USBS, USBT, USBU, USBV, USBW, USBX, USBY, USBZ, PIO0_0, PIO0_1, PIO0_2, PIO0_3, PIO0_4, PIO0_5, PIO0_6, PIO0_7, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_15, PIO0_16, PIO0_17, PIO0_18, PIO0_19, PIO0_20, PIO0_21, PIO0_22, PIO0_23, PIO0_24, PIO0_25, PIO0_26, PIO0_27, PIO0_28, PIO0_29, PIO0_30, PIO0_31, PIO1_0, PIO1_1, PIO1_2, PIO1_3, PIO1_4, PIO1_5, PIO1_6, PIO1_7, PIO1_8, PIO1_9, PIO1_10, PIO1_11, PIO1_12, PIO1_13, PIO1_14, PIO1_15, PIO1_16, PIO1_17, PIO1_18, PIO1_19, PIO1_20, PIO1_21, PIO1_22, PIO1_23, PIO1_24, PIO1_25, PIO1_26, PIO1_27, PIO1_28, PIO1_29, PIO1_30, PIO1_31, PIO2_0, PIO2_1, PIO2_2, PIO2_3, PIO2_4, PIO2_5, PIO2_6, PIO2_7, PIO2_8, PIO2_9, PIO2_10, PIO2_11, PIO2_12, PIO2_13, PIO2_14, PIO2_15, PIO2_16, PIO2_17, PIO2_18, PIO2_19, PIO",PA31 Input Enable.,"1/128 CCLK, SMCLK, TIMER, USART0, USART1, USART2, USART3, I2S0, I2S1, PDM, ACMP0, ACMP1, ADC0, ADC1, DAC0, DAC1, I2C0, I2C1, SPI0, SPI1, SPI2, SPI3, CAN0, CAN1, TWI0, TWI1, TWI2, TWI3, UART0, UART1, UART2, UART3, USB, USBB, USBC, USBD, USBE, USBF, USBH, USBJ, USBK, USBL, USBM, USBN, USBO, USBP, USBQ, USBR, USBS, USBT, USBU, USBV, USBW, USBX, USBY, USBZ, PIO0_0, PIO0_1, PIO0_2, PIO0_3, PIO0_4, PIO0_5, PIO0_6, PIO0_7, PIO0_8, PIO0_9, PIO0_10, PIO0_11, PIO0_12, PIO0_13, PIO0_14, PIO0_15, PIO0_16, PIO0_17, PIO0_18, PIO0_19, PIO0_20, PIO0_21, PIO0_22, PIO0_23, PIO0_24, PIO0_25, PIO0_26, PIO0_27, PIO0_28, PIO0_29, PIO0_30, PIO0_31, PIO1_0, PIO1_1, PIO1_2, PIO1_3, PIO1_4, PIO1_5, PIO1_6, PIO1_7, PIO1_8, PIO1_9, PIO1_10, PIO1_11, PIO1_12, PIO1_13, PIO1_14, PIO1_15, PIO1_16, PIO1_17, PIO1_18, PIO1_19, PIO1_20, PIO1_21, PIO1_22, PIO1_23, PIO1_24, PIO1_25, PIO1_26, PIO1_27, PIO1_28, PIO1_29, PIO1_30, PIO1_31, PIO2_0, PIO2_1, PIO2_2, PIO2_3, PIO2_4, PIO2_5, PIO2_6, PIO2_7, PIO2_8, PIO2_9, PIO2_10, PIO2_11, PIO2_12, PIO2_13, PIO2_14, PIO2_15, PIO2_16, PIO2_17, PIO2_18, PIO2_19, PIO",PA31 Input Enable.,0.13062863,0.13062863,0.94006276,0.94006276
QN9080x,What is the description of LOCK_STAT3 register from FLASH peripheral for QN908XC microcontroller?,no description available,LOCK_STAT3 register 387,LOCK_STAT3,LOCK_STAT3 register 387,LOCK_STAT3,0.11749174,0.11749174,0.16354026,0.16354026
QN9080x,What is the bit_offset of RX_SLOPE field from VCOF_CNT_SLOPE register from CALIB peripheral for QN908XC microcontroller?,24,0x0,0x0,0x0,0x0,0.17981979,0.17981979,0.17981979,0.17981979
QN9080x,What is the description of INTTYPESET field from INTTYPESET register from GPIOB peripheral for QN908XC microcontroller?,interrupt type set,GPIO Interrupt Type Set register (offset = 0x28) bit description,GPIO Interrupt Type Set register (offset = 0x28) bit description,GPIO Interrupt Type Set register (offset = 0x28) bit description,GPIO Interrupt Type Set register (offset = 0x28) bit description,0.6180266,0.6180266,0.6180266,0.6180266
QN9080x,What is the bit_offset of PA22_FUNC field from PIO_FUNC_CFG2 register from SYSCON peripheral for QN908XC microcontroller?,24,22,22,22,22,0.8043566,0.8043566,0.8043566,0.8043566
QN9080x,What is the bit_width of PA16_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563
QN9080x,What is the description of TXDIS field from CTL register from USART1 peripheral for QN908XC microcontroller?,Transmit Disable.,TXDIS transmit disable 0x0 transmitter is not disabled; USART transmitter is disabled after any character currently being transmitted is complete. This feature can be used to facilitate software flow control,Transmit disable.,TXDIS transmit disable 0x0 transmitter is not disabled; USART transmitter is disabled after any character currently being transmitted is complete. This feature can be used to facilitate software flow control,Transmit disable.,0.6767616,0.6767616,1.0,1.0
QN9080x,What is the bit_width of ACTIVEERRINT field from INTSTAT register from DMA0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,List all the fields of ERRINT0 register from DMA0 peripheral for QN908XC microcontroller.,ERR,"INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK_STAT_17, LOCK_STAT_18, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, ERR_INFOH2, ERR_INFOH3, DEBUG_PASSWORD, ERASE_PASSWORD, PATTERN_MATCH_EN, PATTERN_MATCH_EN_SET, PATTERN_MATCH_EN_CLR, PATTERN_MATCH_EN_TOGGLE, PATTERN_MATCH_EN_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK_STAT_17, LOCK_STAT_18, LOCK_STAT_19, LOCK_STAT_20, LOCK_STAT_21, LOCK_STAT_22, LOCK_STAT_23, LOCK_STAT_24, LOCK_STAT_25, LOCK_STAT_26, LOCK_STAT_27, LOCK_STAT_28, LOCK_STAT_29, LOCK_STAT_30, LOCK_STAT_31, ERR_INFOH0, ERR_INFOH1, ERR_INFOH2, ERR_INFOH3, DEBUG_PASSWORD, ERASE_PASSWORD, STATUS0, STATUS1, STATUS2, STATUS3, STATUS4, STATUS5, STATUS6, STATUS7, STATUS8, STATUS9, STATUS10, STATUS11, STATUS12, STATUS13, STATUS14, STATUS15, STATUS16, STATUS17, STATUS18, STATUS19, STATUS20, STATUS21, STATUS22, STATUS23, STATUS24, STATUS25, STATUS26, STATUS27, STATUS28, STATUS29, STATUS30, STATUS31, TXERR0, TXERR1, TXERR2, TXERR3, RXERR0, RXERR1, RXERR2, RXERR3, TXLVL0, TXLVL1, TXLVL2, TXLVL3, RXLVL0, RXLVL1, RXLVL2, RXLVL3, TXERR, RXERR, TXLVL, RXLVL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK_STAT_17, LOCK_STAT_18, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, ERR_INFOH2, ERR_INFOH3, DEBUG_PASSWORD, ERASE_PASSWORD, PATTERN_MATCH_EN, PATTERN_MATCH_EN_SET, PATTERN_MATCH_EN_CLR, PATTERN_MATCH_EN_TOGGLE, PATTERN_MATCH_EN_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_CLR, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_TOGGLE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE, PATTERN_MATCH_EN_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_OVERRIDE_SET, PATTERN_MATCH_EN","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK_STAT_17, LOCK_STAT_18, LOCK_STAT_19, LOCK_STAT_20, LOCK_STAT_21, LOCK_STAT_22, LOCK_STAT_23, LOCK_STAT_24, LOCK_STAT_25, LOCK_STAT_26, LOCK_STAT_27, LOCK_STAT_28, LOCK_STAT_29, LOCK_STAT_30, LOCK_STAT_31, ERR_INFOH0, ERR_INFOH1, ERR_INFOH2, ERR_INFOH3, DEBUG_PASSWORD, ERASE_PASSWORD, STATUS0, STATUS1, STATUS2, STATUS3, STATUS4, STATUS5, STATUS6, STATUS7, STATUS8, STATUS9, STATUS10, STATUS11, STATUS12, STATUS13, STATUS14, STATUS15, STATUS16, STATUS17, STATUS18, STATUS19, STATUS20, STATUS21, STATUS22, STATUS23, STATUS24, STATUS25, STATUS26, STATUS27, STATUS28, STATUS29, STATUS30, STATUS31, TXERR0, TXERR1, TXERR2, TXERR3, RXERR0, RXERR1, RXERR2, RXERR3, TXLVL0, TXLVL1, TXLVL2, TXLVL3, RXLVL0, RXLVL1, RXLVL2, RXLVL3, TXERR, RXERR, TXLVL, RXLVL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, LOCK_STAT_9, LOCK_STAT_10, LOCK_STAT_11, LOCK_STAT_12, LOCK_STAT_13, LOCK_STAT_14, LOCK_STAT_15, LOCK_STAT_16, LOCK",0.0767252,0.0767252,0.05800103,0.05800103
QN9080x,List all the fields of CR[2] register from CTIMER1 peripheral for QN908XC microcontroller.,CAP,"RST_SW_SET, RST_SW_CLR, CLK_DIS, CLK_EN, CLK_CTRL, SYS_STAT, SYS_TICK, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RES","CAPTURE0, CAPTURE1, CAPTURE2, CAPTURE3, CAPTURE4, CAPTURE5, CAPTURE6, CAPTURE7, CAPTURE8, CAPTURE9, CAPTURE10, CAPTURE11, CAPTURE12, CAPTURE13, CAPTURE14, CAPTURE15, COMPARE0, COMPARE1, COMPARE2, COMPARE3, COMPARE4, COMPARE5, COMPARE6, COMPARE7, COMPARE8, COMPARE9, COMPARE10, COMPARE11, COMPARE12, COMPARE13, COMPARE14, COMPARE15, PERIOD0, PERIOD1, PERIOD2, PERIOD3, PERIOD4, PERIOD5, PERIOD6, PERIOD7, PERIOD8, PERIOD9, PERIOD10, PERIOD11, PERIOD12, PERIOD13, PERIOD14, PERIOD15, EDSEL0, EDSEL1, EDSEL2, EDSEL3, EDSEL4, EDSEL5, EDSEL6, EDSEL7, EDSEL8, EDSEL9, EDSEL10, EDSEL11, EDSEL12, EDSEL13, EDSEL14, EDSEL15, ICEVCTRL, ICEDGE, ICEVCTRL2, ICEDGE2, ICEDGE3, ICEDGE4, ICEDGE5, ICEDGE6, ICEDGE7, ICEDGE8, ICEDGE9, ICEDGE10, ICEDGE11, ICEDGE12, ICEDGE13, ICEDGE14, ICEDGE15, ICTRL, ICTRL2, ICTRL3, ICTRL4, ICTRL5, ICTRL6, ICTRL7, ICTRL8, ICTRL9, ICTRL10, ICTRL11, ICTRL12, ICTRL13, ICTRL14, ICTRL15, IEN0, IEN1, IEN2, IEN3, IEN4, IEN5, IEN6, IEN7, IEN8, IEN9, IEN10, IEN11, IEN12, IEN13, IEN14, IEN15, IFS0, IFS1, IFS2, IFS3, IFS4, IFS5, IFS6, IFS7, IFS8, IFS9, IFS10, IFS11, IFS12, IFS13, IFS14, IFS15, IFC0, IFC1, IFC2, IFC3, IFC4, IFC5, IFC6, IFC7, IFC8, IFC9, IFC10, IFC11, IFC12, IFC13, IFC1","RST_SW_SET, RST_SW_CLR, CLK_DIS, CLK_EN, CLK_CTRL, SYS_STAT, SYS_TICK, SRAM_CTRL, CHIP_ID, ANA_CTRL0, XTAL_CTRL, BUCK, FC_FRG, IO_CAP, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RESERVED, RES","CAPTURE0, CAPTURE1, CAPTURE2, CAPTURE3, CAPTURE4, CAPTURE5, CAPTURE6, CAPTURE7, CAPTURE8, CAPTURE9, CAPTURE10, CAPTURE11, CAPTURE12, CAPTURE13, CAPTURE14, CAPTURE15, COMPARE0, COMPARE1, COMPARE2, COMPARE3, COMPARE4, COMPARE5, COMPARE6, COMPARE7, COMPARE8, COMPARE9, COMPARE10, COMPARE11, COMPARE12, COMPARE13, COMPARE14, COMPARE15, PERIOD0, PERIOD1, PERIOD2, PERIOD3, PERIOD4, PERIOD5, PERIOD6, PERIOD7, PERIOD8, PERIOD9, PERIOD10, PERIOD11, PERIOD12, PERIOD13, PERIOD14, PERIOD15, EDSEL0, EDSEL1, EDSEL2, EDSEL3, EDSEL4, EDSEL5, EDSEL6, EDSEL7, EDSEL8, EDSEL9, EDSEL10, EDSEL11, EDSEL12, EDSEL13, EDSEL14, EDSEL15, ICEVCTRL, ICEDGE, ICEVCTRL2, ICEDGE2, ICEDGE3, ICEDGE4, ICEDGE5, ICEDGE6, ICEDGE7, ICEDGE8, ICEDGE9, ICEDGE10, ICEDGE11, ICEDGE12, ICEDGE13, ICEDGE14, ICEDGE15, ICTRL, ICTRL2, ICTRL3, ICTRL4, ICTRL5, ICTRL6, ICTRL7, ICTRL8, ICTRL9, ICTRL10, ICTRL11, ICTRL12, ICTRL13, ICTRL14, ICTRL15, IEN0, IEN1, IEN2, IEN3, IEN4, IEN5, IEN6, IEN7, IEN8, IEN9, IEN10, IEN11, IEN12, IEN13, IEN14, IEN15, IFS0, IFS1, IFS2, IFS3, IFS4, IFS5, IFS6, IFS7, IFS8, IFS9, IFS10, IFS11, IFS12, IFS13, IFS14, IFS15, IFC0, IFC1, IFC2, IFC3, IFC4, IFC5, IFC6, IFC7, IFC8, IFC9, IFC10, IFC11, IFC12, IFC13, IFC1",0.20193619,0.20193619,0.17770818,0.17770818
QN9080x,What is the bit_width of PA00_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of SETCLR11 field from OUTPUTDIRCTRL register from SCT0 peripheral for QN908XC microcontroller?,22,0x11) bit description . . . . . . . . . . . . . . . . . . . .413,11,0x11) bit description . . . . . . . . . . . . . . . . . . . .413,11,0.3327573,0.3327573,0.5711142,0.5711142
QN9080x,What is the description of I2SPRESENT field from PSELID register from FLEXCOMM3 peripheral for QN908XC microcontroller?,I 2S present indicator. This field is Read-only.,"SPI master or slave, with up to four slave selects",SPI present indicator; this field is read-only.,"SPI master or slave, with up to four slave selects",SPI present indicator; this field is read-only.,0.045128744,0.045128744,0.77522504,0.77522504
QN9080x,What is the bit_width of MATCH field from MR[3] register from CTIMER2 peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the bit_width of PA05_XTAL_OE field from PIO_WAKEUP_EN1 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of LO_DIS field from PMU_CTRL2 register from SYSCON peripheral for QN908XC microcontroller?,1 to switch off LO power,Disable Low Power Mode,Disable Low Power Mode,Disable Low Power Mode,Disable Low Power Mode,0.472714,0.472714,0.472714,0.472714
QN9080x,What is the bit_width of MATCHn_H field from SCTMATCH[2] register from SCT0 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of SAMPLE_END field from INT register from QDEC0 peripheral for QN908XC microcontroller?,1,28,0x01,28,0x01,0.47213537,0.47213537,0.4743936,0.4743936
QN9080x,What is the description of PPF_PDVTH_LOW field from CTRL2 register from AGC peripheral for QN908XC microcontroller?,PPF peak detect threshold select,PPF_PDVTH_LOW,PPF_PDVTH_LOW,PPF_PDVTH_LOW,PPF_PDVTH_LOW,0.39692533,0.39692533,0.39692533,0.39692533
QN9080x,What is the bit_width of PA02_FUNC field from PIO_FUNC_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,3,4,2,4,2,0.8587829,0.8587829,0.86652684,0.86652684
QN9080x,What is the bit_width of RC_TIM field from CTRL register from CALIB peripheral for QN908XC microcontroller?,2,10,16,10,16,0.6143246,0.6143246,0.5123863,0.5123863
QN9080x,What is the bit_offset of SET_DP_RST field from RST_SW_SET register from SYSCON peripheral for QN908XC microcontroller?,29,0x10,0x10,0x10,0x10,0.2316275,0.2316275,0.2316275,0.2316275
QN9080x,What is the size of SCTMATCHREL[1] register from SCT0 peripheral for QN908XC microcontroller?,32,167,16,167,16,0.5485344,0.5485344,0.69824684,0.69824684
QN9080x,What is the description of CLK_DIS register from SYSCON peripheral for QN908XC microcontroller?,clock disable register,Clock Disable register,Clock Disable register,Clock Disable register,Clock Disable register,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of XTAL_RDY field from SYS_MODE_CTRL register from SYSCON peripheral for QN908XC microcontroller?,25,25,28,25,28,0.99999994,0.99999994,0.788435,0.788435
QN9080x,What is the bit_offset of BOR_AMP_EN field from ANA_EN register from SYSCON peripheral for QN908XC microcontroller?,5,28,28,28,28,0.5650222,0.5650222,0.5650222,0.5650222
QN9080x,What is the description of CHF_COEF_IDX field from DP_FUNCTION_CTRL register from BLEDP peripheral for QN908XC microcontroller?,no description available,CHF Coefficient Index,CHF Coefficient Index.,CHF Coefficient Index,CHF Coefficient Index.,0.0003527552,0.0003527552,0.021003988,0.021003988
QN9080x,What is the bit_width of MSTSTART field from MSTCTL register from I2C0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of SE_DONE_INTEN field from INTEN register from FSP peripheral for QN908XC microcontroller?,Statistic engine done interrupt enable,FSP_SE_DONE_INTEN,SE_DONE Interrupt Enable.,FSP_SE_DONE_INTEN,SE_DONE Interrupt Enable.,0.29984307,0.29984307,0.69844526,0.69844526
QN9080x,What is the bit_offset of APERTURE field from ID register from I2C1 peripheral for QN908XC microcontroller?,0,0x00,0x00,0x00,0x00,0.7006788,0.7006788,0.7006788,0.7006788
QN9080x,What is the bit_width of SLVNOTSTR field from INTSTAT register from I2C0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of MAX_ERASE field from SMART_CTRL register from FLASH peripheral for QN908XC microcontroller?,"When smart erase is used, this is the maximum retry number for one erase operation.",28:1 Maximum number of erase cycles before the erase operation is considered failed.,Maximum Number of Erase Cycles,28:1 Maximum number of erase cycles before the erase operation is considered failed.,Maximum Number of Erase Cycles,0.67541194,0.67541194,0.53087604,0.53087604
QN9080x,What is the description of SADISABLE field from SLVADR[2] register from I2C1 peripheral for QN908XC microcontroller?,Slave Address n Disable.,Slave address n disable,Slave address n disable.,Slave address n disable,Slave address n disable.,0.94963175,0.94963175,1.0,1.0
QN9080x,List all the fields of FIFORDNOPOP register from SPI0 peripheral for QN908XC microcontroller.,"RXDATA, RXSSEL0_N, RXSSEL1_N, RXSSEL2_N, RXSSEL3_N, SOT","DATA, RDWR, RD, WR, NOP, POP, PUSH, POPWR, PUSHWR, POPRD, PUSHRD, POPRDWR, PUSHRDWR, POPNOP, PUSHNOP, POPRDNOP, PUSHRDNOP, POPWRNOP, PUSHWRNOP, POPRDWRNOP, PUSHRDWRNOP, POPNOPPOP, PUSHNOPPOP, POPRDNOPPOP, PUSHRDNOPPOP, POPWRNOPPOP, PUSHWRNOPPOP, POPRDWRNOPPOP, PUSHRDWRNOPPOP, POPNOPPOPPOP, PUSHNOPPOPPOP, POPRDNOPPOPPOP, PUSHRDNOPPOPPOP, POPWRNOPPOPPOP, PUSHWRNOPPOPPOP, POPRDWRNOPPOPPOP, PUSHRDWRNOPPOPPOP, POPNOPPOPPOPPOP, PUSHNOPPOPPOPPOP, POPRDNOPPOPPOPPOP, PUSHRDNOPPOPPOPPOP, POPWRNOPPOPPOPPOP, PUSHWRNOPPOPPOPPOP, POPRDWRNOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOP, POPNOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOP, POPWRNOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOPPOP, POPWRNOPPOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOPPOPPOP","DATA, ADDR, CMD, STATUS, TXDATA, RXDATA, TXDATA0, TXDATA1, TXDATA2, TXDATA3, TXDATA4, TXDATA5, TXDATA6, TXDATA7, TXDATA8, TXDATA9, TXDATA10, TXDATA11, TXDATA12, TXDATA13, TXDATA14, TXDATA15, TXDATA16, TXDATA17, TXDATA18, TXDATA19, TXDATA20, TXDATA21, TXDATA22, TXDATA23, TXDATA24, TXDATA25, TXDATA26, TXDATA27, TXDATA28, TXDATA29, TXDATA30, TXDATA31, TXDATA32, TXDATA33, TXDATA34, TXDATA35, TXDATA36, TXDATA37, TXDATA38, TXDATA39, TXDATA40, TXDATA41, TXDATA42, TXDATA43, TXDATA44, TXDATA45, TXDATA46, TXDATA47, TXDATA48, TXDATA49, TXDATA50, TXDATA51, TXDATA52, TXDATA53, TXDATA54, TXDATA55, TXDATA56, TXDATA57, TXDATA58, TXDATA59, TXDATA60, TXDATA61, TXDATA62, TXDATA63, TXDATA64, TXDATA65, TXDATA66, TXDATA67, TXDATA68, TXDATA69, TXDATA70, TXDATA71, TXDATA72, TXDATA73, TXDATA74, TXDATA75, TXDATA76, TXDATA77, TXDATA78, TXDATA79, TXDATA80, TXDATA81, TXDATA82, TXDATA83, TXDATA84, TXDATA85, TXDATA86, TXDATA87, TXDATA88, TXDATA89, TXDATA90, TXDATA91, TXDATA92, TXDATA93, TXDATA94, TXDATA95, TXDATA96, TXDATA97, TXDATA98, TXDATA99, TXDATA100, TXDATA101, TXDATA102, TXDATA103, TXDATA104, TXDATA105, TXDATA106, TXDATA107, TXDATA108, TXDATA109, TXDATA110, TXDATA111, TXDATA112, TXDATA113, TXDATA114, TXDATA115, TXDATA116, TXDATA117, TXDATA118, TXDATA119, TXDATA120, TXDATA121, TXDATA","DATA, RDWR, RD, WR, NOP, POP, PUSH, POPWR, PUSHWR, POPRD, PUSHRD, POPRDWR, PUSHRDWR, POPNOP, PUSHNOP, POPRDNOP, PUSHRDNOP, POPWRNOP, PUSHWRNOP, POPRDWRNOP, PUSHRDWRNOP, POPNOPPOP, PUSHNOPPOP, POPRDNOPPOP, PUSHRDNOPPOP, POPWRNOPPOP, PUSHWRNOPPOP, POPRDWRNOPPOP, PUSHRDWRNOPPOP, POPNOPPOPPOP, PUSHNOPPOPPOP, POPRDNOPPOPPOP, PUSHRDNOPPOPPOP, POPWRNOPPOPPOP, PUSHWRNOPPOPPOP, POPRDWRNOPPOPPOP, PUSHRDWRNOPPOPPOP, POPNOPPOPPOPPOP, PUSHNOPPOPPOPPOP, POPRDNOPPOPPOPPOP, PUSHRDNOPPOPPOPPOP, POPWRNOPPOPPOPPOP, PUSHWRNOPPOPPOPPOP, POPRDWRNOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOP, POPNOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOP, POPWRNOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOPPOP, POPWRNOPPOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOPPOP, PUSHNOPPOPPOPPOPPOPPOPPOP, POPRDNOPPOPPOPPOPPOPPOPPOP, PUSHRDNOPPOPPOPPOPPOPPOPPOP, PUSHWRNOPPOPPOPPOPPOPPOPPOP, POPRDWRNOPPOPPOPPOPPOPPOPPOP, PUSHRDWRNOPPOPPOPPOPPOPPOPPOP, POPNOPPOPPOPPOPPOPPOPPOPPOP","DATA, ADDR, CMD, STATUS, TXDATA, RXDATA, TXDATA0, TXDATA1, TXDATA2, TXDATA3, TXDATA4, TXDATA5, TXDATA6, TXDATA7, TXDATA8, TXDATA9, TXDATA10, TXDATA11, TXDATA12, TXDATA13, TXDATA14, TXDATA15, TXDATA16, TXDATA17, TXDATA18, TXDATA19, TXDATA20, TXDATA21, TXDATA22, TXDATA23, TXDATA24, TXDATA25, TXDATA26, TXDATA27, TXDATA28, TXDATA29, TXDATA30, TXDATA31, TXDATA32, TXDATA33, TXDATA34, TXDATA35, TXDATA36, TXDATA37, TXDATA38, TXDATA39, TXDATA40, TXDATA41, TXDATA42, TXDATA43, TXDATA44, TXDATA45, TXDATA46, TXDATA47, TXDATA48, TXDATA49, TXDATA50, TXDATA51, TXDATA52, TXDATA53, TXDATA54, TXDATA55, TXDATA56, TXDATA57, TXDATA58, TXDATA59, TXDATA60, TXDATA61, TXDATA62, TXDATA63, TXDATA64, TXDATA65, TXDATA66, TXDATA67, TXDATA68, TXDATA69, TXDATA70, TXDATA71, TXDATA72, TXDATA73, TXDATA74, TXDATA75, TXDATA76, TXDATA77, TXDATA78, TXDATA79, TXDATA80, TXDATA81, TXDATA82, TXDATA83, TXDATA84, TXDATA85, TXDATA86, TXDATA87, TXDATA88, TXDATA89, TXDATA90, TXDATA91, TXDATA92, TXDATA93, TXDATA94, TXDATA95, TXDATA96, TXDATA97, TXDATA98, TXDATA99, TXDATA100, TXDATA101, TXDATA102, TXDATA103, TXDATA104, TXDATA105, TXDATA106, TXDATA107, TXDATA108, TXDATA109, TXDATA110, TXDATA111, TXDATA112, TXDATA113, TXDATA114, TXDATA115, TXDATA116, TXDATA117, TXDATA118, TXDATA119, TXDATA120, TXDATA121, TXDATA",0.3678443,0.3678443,0.4745929,0.4745929
QN9080x,List all the fields of DC_CFG register from CALIB peripheral for QN908XC microcontroller.,"PPF_DCCAL2_CFG_I, PPF_DCCAL2_CFG_Q, DC_2NDCAL_DIS, DC_2NDCAL_REQ, PPF_DCCAL_CFG_I, DC_HOP_CAL_BP, PPF_DCCAL_CFG_Q, DC_1STCAL_DIS, DC_1STCAL_REQ","CAL_EN, CAL_RUN, CAL_DONE, CAL_RUN_LP, CAL_DONE_LP, CAL_RUN_LP_DELAY, CAL_DONE_LP_DELAY, CAL_RUN_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, C","DCDC_EN, DCDC_MODE, DCDC_VOLT_SEL, DCDC_VOLT_SEL_BUF, DCDC_VOLT_SEL_BUF_EN, DCDC_VOLT_SEL_BUF_DIS, DCDC_VOLT_SEL_BUF_CLR, DCDC_VOLT_SEL_BUF_SET, DCDC_VOLT_SEL_BUF_TGL, DCDC_VOLT_SEL_BUF_TOG, DCDC_VOLT_SEL_BUF_PULSE, DCDC_VOLT_SEL_BUF_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE_SET, D","CAL_EN, CAL_RUN, CAL_DONE, CAL_RUN_LP, CAL_DONE_LP, CAL_RUN_LP_DELAY, CAL_DONE_LP_DELAY, CAL_RUN_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, CAL_RUN_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP, CAL_DONE_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY_LP_DELAY, C","DCDC_EN, DCDC_MODE, DCDC_VOLT_SEL, DCDC_VOLT_SEL_BUF, DCDC_VOLT_SEL_BUF_EN, DCDC_VOLT_SEL_BUF_DIS, DCDC_VOLT_SEL_BUF_CLR, DCDC_VOLT_SEL_BUF_SET, DCDC_VOLT_SEL_BUF_TGL, DCDC_VOLT_SEL_BUF_TOG, DCDC_VOLT_SEL_BUF_PULSE, DCDC_VOLT_SEL_BUF_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_SET, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_TGL, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_TOG, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE_CLR, DCDC_VOLT_SEL_BUF_PULSE_PULSE_PULSE_PULSE_PULSE_SET, D",0.54138964,0.54138964,0.57081836,0.57081836
QN9080x,What is the description of SLVNOTSTREN field from INTENSET register from I2C1 peripheral for QN908XC microcontroller?,Slave Not Stretching interrupt Enable.,"Slave not stalled. Causes the slave function to NACK the master when the slave is receiving data from the master (Slave Receiver mode) 0 no effect 1 NACK. Causes the slave function to NACK the master when the slave is receiving data from the master (Slave Receiver mode) 2 - - reserved; read value is undefined, only zero should be written - 3 SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 0 the expected next operation in automatic mode is an I2C-bus write 1 the expected next operation in automatic mode is an I2C-bus read 31:10 RESERVED - read value is undefined, only zero should be written -",Slave Not Stretched.,"Slave not stalled. Causes the slave function to NACK the master when the slave is receiving data from the master (Slave Receiver mode) 0 no effect 1 NACK. Causes the slave function to NACK the master when the slave is receiving data from the master (Slave Receiver mode) 2 - - reserved; read value is undefined, only zero should be written - 3 SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 0 the expected next operation in automatic mode is an I2C-bus write 1 the expected next operation in automatic mode is an I2C-bus read 31:10 RESERVED - read value is undefined, only zero should be written -",Slave Not Stretched.,0.40171447,0.40171447,0.6009923,0.6009923
QN9080x,What is the description of BUCK_ISEL field from BUCK register from SYSCON peripheral for QN908XC microcontroller?,buck current bias control,Interrupt Set-Enable Register 0 (offset = 0x100) bit description,BUCK I/O Select,Interrupt Set-Enable Register 0 (offset = 0x100) bit description,BUCK I/O Select,0.02989416,0.02989416,0.40255645,0.40255645
QN9080x,What is the bit_offset of MR0I field from MCR register from CTIMER1 peripheral for QN908XC microcontroller?,0,0,0,0,0,1.0000001,1.0000001,1.0000001,1.0000001
QN9080x,What is the description of COR_X_OFFSET field from COR_OFFSET register from FSP peripheral for QN908XC microcontroller?,COR input X SEQ offset 0-255,COR input X SEQ offset 0-255 0 RW,COR input X SEQ offset 0-255,COR input X SEQ offset 0-255 0 RW,COR input X SEQ offset 0-255,0.96491116,0.96491116,1.0,1.0
QN9080x,What is the description of CLK_FC0_DIS field from CLK_DIS register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to disable FLEXCOMM0 clock,Flexcomm0 Clock Disable,Flexcomm0 Clock Disable,Flexcomm0 Clock Disable,Flexcomm0 Clock Disable,0.90663004,0.90663004,0.90663004,0.90663004
QN9080x,What is the description of MCU_MODE field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller?,"power control of BG, V2I, VREG_A, VREG_D",MCU_MODE field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller.,MCU Mode.,MCU_MODE field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller.,MCU Mode.,0.26295164,0.26295164,0.14758639,0.14758639
QN9080x,What is the bit_offset of MAJOR_REV field from ID register from USART1 peripheral for QN908XC microcontroller?,12,15,12,15,12,0.7611946,0.7611946,1.0000001,1.0000001
QN9080x,What is the description of DEV_INT_EN field from INTEN register from USB0 peripheral for QN908XC microcontroller?,"If this bit is set and the corresponding USB interrupt status bit is set, a HW interrupt is generated on the interrupt line indicated by the corresponding USB interrupt routing bit.",Enable Device Interrupt,Device Interrupt Enable.,Enable Device Interrupt,Device Interrupt Enable.,0.51010835,0.51010835,0.55434704,0.55434704
QN9080x,What is the size of INTSTAT register from I2C1 peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the bit_width of FAGC_GAIN field from RX_FRONT_END_CTRL2 register from BLEDP peripheral for QN908XC microcontroller?,11,10,10,10,10,0.7633587,0.7633587,0.7633587,0.7633587
QN9080x,What is the description of PARITYERR field from FIFORD register from USART1 peripheral for QN908XC microcontroller?,Parity Error status flag. This bit reflects the status for the data it is read along with from the FIFO. This bit will be set when a parity error is detected in a received character.,Parity Error Detected Interrupt Flag.,Parity Error.,Parity Error Detected Interrupt Flag.,Parity Error.,0.5705825,0.5705825,0.5029218,0.5029218
QN9080x,What is the size of MONRXDAT register from I2C1 peripheral for QN908XC microcontroller?,32,0x880,32,0x880,32,0.33181068,0.33181068,0.9999999,0.9999999
QN9080x,What is the description of Major_Rev field from PID register from FLEXCOMM1 peripheral for QN908XC microcontroller?,Major revision of module implementation.,Major revision number.,Major Revision Number.,Major revision number.,Major Revision Number.,0.5195781,0.5195781,0.5195781,0.5195781
QN9080x,What is the bit_offset of FIR_DIS field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller?,17,15,16,15,16,0.86374617,0.86374617,0.87299657,0.87299657
QN9080x,What is the bit_width of CLK_GPIO_EN field from CLK_EN register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of MSTCONTINUE field from MSTCTL register from I2C0 peripheral for QN908XC microcontroller?,Master Continue. This bit is write-only.,MSTCONTINUE - Master continue operation after transfer limit event.,Master Continue.,MSTCONTINUE - Master continue operation after transfer limit event.,Master Continue.,0.52105546,0.52105546,0.72525024,0.72525024
QN9080x,What is the bit_offset of TXLVL field from FIFOINTENSET register from USART1 peripheral for QN908XC microcontroller?,2,0x10,8,0x10,8,0.30776903,0.30776903,0.6382933,0.6382933
QN9080x,What is the description of DPPUEN_B_PHY_SEL field from USB_CFG register from SYSCON peripheral for QN908XC microcontroller?,The control source selection for pull-up resistor,USB_VBUS DCON,DPPUEN_B_PHY_SEL,USB_VBUS DCON,DPPUEN_B_PHY_SEL,0.05792419,0.05792419,0.014376838,0.014376838
QN9080x,What is the description of MOU_SCALEB field from MOU_SCALEB register from FSP peripheral for QN908XC microcontroller?,MOU scale coefficient B,Scaler B value for MOU calculation.,Scaling factor for B channel.,Scaler B value for MOU calculation.,Scaling factor for B channel.,0.8397527,0.8397527,0.47585812,0.47585812
QN9080x,What is the description of FIFOINTSTAT register from USART0 peripheral for QN908XC microcontroller?,FIFO interrupt status register.,USART0 interrupt status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FIFO Interrupt Status Register.,USART0 interrupt status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FIFO Interrupt Status Register.,0.5409131,0.5409131,1.0000001,1.0000001
QN9080x,What is the bit_width of AUTOMATCHREAD field from SLVCTL register from I2C1 peripheral for QN908XC microcontroller?,1,3,3,3,3,0.790561,0.790561,0.790561,0.790561
QN9080x,What is the description of AIN8 field from INPUT register from SCT0 peripheral for QN908XC microcontroller?,Input 8 state. Input 8 state on the last SCT clock edge.,0x000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,AIN8 Input Selection. Selects the input for AIN8. 00: GPIO[0] 01: DAC0 02: DAC1 03: ADC0 04: ADC1 05: ADC2 06: ADC3 07: ADC4 08: ADC5 09: ADC6 10: ADC7 11: ADC8 12: ADC9 13: ADC10 14: ADC11 15: ADC12 16: ADC13 17: ADC14 18: ADC15 19: ADC16 20: ADC17 21: ADC18 22: ADC19 23: ADC20 24: ADC21 25: ADC22 26: ADC23 27: ADC24 28: ADC25 29: ADC26 30: ADC27 31: ADC28 32: ADC29 33: ADC30 34: ADC31 35: ADC32 36: ADC33 37: ADC34 38: ADC35 39: ADC36 40: ADC37 41: ADC38 42: ADC39 43: ADC40 44: ADC41 45: ADC42 46: ADC43 47: ADC44 48: ADC45 49: ADC46 50: ADC47 51: ADC48 52: ADC49 53: ADC50 54: ADC51 55: ADC52 56: ADC53 57: ADC54 58: ADC55 59: ADC56 60: ADC57 61: ADC58 62: ADC59 63: ADC60 64: ADC61 65: ADC62 66: ADC63 67: ADC64 68: ADC65 69: ADC66 70: ADC67 71: ADC68 72: ADC69 73: ADC70 74: ADC71 75: ADC72 76: ADC73 77: ADC74 78: ADC75 79: ADC76 80: ADC77 81: ADC78 82: ADC79 83: ADC80 84: ADC81 85: ADC82 86: ADC83 87: ADC84 88: ADC85 89: ADC86 90: ADC87 91: ADC88 92: ADC89 93: ADC90 94: ADC91 95,0x000) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,AIN8 Input Selection. Selects the input for AIN8. 00: GPIO[0] 01: DAC0 02: DAC1 03: ADC0 04: ADC1 05: ADC2 06: ADC3 07: ADC4 08: ADC5 09: ADC6 10: ADC7 11: ADC8 12: ADC9 13: ADC10 14: ADC11 15: ADC12 16: ADC13 17: ADC14 18: ADC15 19: ADC16 20: ADC17 21: ADC18 22: ADC19 23: ADC20 24: ADC21 25: ADC22 26: ADC23 27: ADC24 28: ADC25 29: ADC26 30: ADC27 31: ADC28 32: ADC29 33: ADC30 34: ADC31 35: ADC32 36: ADC33 37: ADC34 38: ADC35 39: ADC36 40: ADC37 41: ADC38 42: ADC39 43: ADC40 44: ADC41 45: ADC42 46: ADC43 47: ADC44 48: ADC45 49: ADC46 50: ADC47 51: ADC48 52: ADC49 53: ADC50 54: ADC51 55: ADC52 56: ADC53 57: ADC54 58: ADC55 59: ADC56 60: ADC57 61: ADC58 62: ADC59 63: ADC60 64: ADC61 65: ADC62 66: ADC63 67: ADC64 68: ADC65 69: ADC66 70: ADC67 71: ADC68 72: ADC69 73: ADC70 74: ADC71 75: ADC72 76: ADC73 77: ADC74 78: ADC75 79: ADC76 80: ADC77 81: ADC78 82: ADC79 83: ADC80 84: ADC81 85: ADC82 86: ADC83 87: ADC84 88: ADC85 89: ADC86 90: ADC87 91: ADC88 92: ADC89 93: ADC90 94: ADC91 95,0.103140965,0.103140965,0.41732582,0.41732582
QN9080x,What is the bit_offset of FPU0_BUSY field from STATUS register from FSP peripheral for QN908XC microcontroller?,0,0x00000001,0x00000001,0x00000001,0x00000001,0.56888604,0.56888604,0.56888604,0.56888604
QN9080x,What is the bit_offset of QUALMODE0 field from SLVQUAL0 register from I2C0 peripheral for QN908XC microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
QN9080x,What is the description of FIR_CH5_BUF_CLR field from FIR_CFG_CH5 register from FSP peripheral for QN908XC microcontroller?,FIR channel 5 buffer clear,FIR channel 5 buffer clear;,FIR channel 5 buffer clear;,FIR channel 5 buffer clear;,FIR channel 5 buffer clear;,0.990526,0.990526,0.990526,0.990526
QN9080x,List all the fields of PSELID register from FLEXCOMM3 peripheral for QN908XC microcontroller.,"PERSEL, LOCK, USARTPRESENT, SPIPRESENT, I2CPRESENT, I2SPRESENT, SC3W, ID","PERID, PINLOC, SPI, I2S, I2SMODE, I2SSTD, I2SMODESEL, I2SMODECLK, I2SMODEDAT, I2SMODEFRAME, I2SMODECLOCK, I2SMODEMASTER, I2SMODEENABLE, I2SMODETRANSDELAY, I2SMODEFRAMEDELAY, I2SMODEPREDELAY, I2SMODEPOSTDELAY, I2SMODESOT, I2SMODEEOT, I2SMODEEOF, I2SMODERXIGNORE, I2SMODETXINV, I2SMODETXDMA, I2SMODETXDATA, I2SMODETXCTRL, I2SMODETXDATAS, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETX","SPI3, I2C3, UART3, I2S3, USART3, TWI3, SPI4, I2C4, UART4, I2S4, USART4, TWI4, SPI5, I2C5, UART5, I2S5, USART5, TWI5, SPI6, I2C6, UART6, I2S6, USART6, TWI6, SPI7, I2C7, UART7, I2S7, USART7, TWI7, SPI8, I2C8, UART8, I2S8, USART8, TWI8, SPI9, I2C9, UART9, I2S9, USART9, TWI9, SPI10, I2C10, UART10, I2S10, USART10, TWI10, SPI11, I2C11, UART11, I2S11, USART11, TWI11, SPI12, I2C12, UART12, I2S12, USART12, TWI12, SPI13, I2C13, UART13, I2S13, USART13, TWI13, SPI14, I2C14, UART14, I2S14, USART14, TWI14, SPI15, I2C15, UART15, I2S15, USART15, TWI15, SPI16, I2C16, UART16, I2S16, USART16, TWI16, SPI17, I2C17, UART17, I2S17, USART17, TWI17, SPI18, I2C18, UART18, I2S18, USART18, TWI18, SPI19, I2C19, UART19, I2S19, USART19, TWI19, SPI20, I2C20, UART20, I2S20, USART20, TWI20, SPI21, I2C21, UART21, I2S21, USART21, TWI21, SPI22, I2C22, UART22, I2S22, USART22, TWI22, SPI23, I2C23, UART23, I2S23, USART23, TWI23, SPI24, I2C24, UART24, I2S24, USART24, TWI24, SPI25, I2C25, UART25, I2S25, USART25, TWI25, SPI26, I2C26, UART26, I2S26, USART26, TWI26, SPI27, I2C27, UART27, I2S27, USART27, TWI27, SPI28, I2C28","PERID, PINLOC, SPI, I2S, I2SMODE, I2SSTD, I2SMODESEL, I2SMODECLK, I2SMODEDAT, I2SMODEFRAME, I2SMODECLOCK, I2SMODEMASTER, I2SMODEENABLE, I2SMODETRANSDELAY, I2SMODEFRAMEDELAY, I2SMODEPREDELAY, I2SMODEPOSTDELAY, I2SMODESOT, I2SMODEEOT, I2SMODEEOF, I2SMODERXIGNORE, I2SMODETXINV, I2SMODETXDMA, I2SMODETXDATA, I2SMODETXCTRL, I2SMODETXDATAS, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETXDATASEOT, I2SMODETXDATASEOF, I2SMODETXDATASRXIGNORE, I2SMODETXDATASINV, I2SMODETXDATASDMA, I2SMODETXDATASDATA, I2SMODETXDATASFRAME, I2SMODETXDATASPREDELAY, I2SMODETXDATASPOSTDELAY, I2SMODETXDATASSOT, I2SMODETX","SPI3, I2C3, UART3, I2S3, USART3, TWI3, SPI4, I2C4, UART4, I2S4, USART4, TWI4, SPI5, I2C5, UART5, I2S5, USART5, TWI5, SPI6, I2C6, UART6, I2S6, USART6, TWI6, SPI7, I2C7, UART7, I2S7, USART7, TWI7, SPI8, I2C8, UART8, I2S8, USART8, TWI8, SPI9, I2C9, UART9, I2S9, USART9, TWI9, SPI10, I2C10, UART10, I2S10, USART10, TWI10, SPI11, I2C11, UART11, I2S11, USART11, TWI11, SPI12, I2C12, UART12, I2S12, USART12, TWI12, SPI13, I2C13, UART13, I2S13, USART13, TWI13, SPI14, I2C14, UART14, I2S14, USART14, TWI14, SPI15, I2C15, UART15, I2S15, USART15, TWI15, SPI16, I2C16, UART16, I2S16, USART16, TWI16, SPI17, I2C17, UART17, I2S17, USART17, TWI17, SPI18, I2C18, UART18, I2S18, USART18, TWI18, SPI19, I2C19, UART19, I2S19, USART19, TWI19, SPI20, I2C20, UART20, I2S20, USART20, TWI20, SPI21, I2C21, UART21, I2S21, USART21, TWI21, SPI22, I2C22, UART22, I2S22, USART22, TWI22, SPI23, I2C23, UART23, I2S23, USART23, TWI23, SPI24, I2C24, UART24, I2S24, USART24, TWI24, SPI25, I2C25, UART25, I2S25, USART25, TWI25, SPI26, I2C26, UART26, I2S26, USART26, TWI26, SPI27, I2C27, UART27, I2S27, USART27, TWI27, SPI28, I2C28",0.49321273,0.49321273,0.49735862,0.49735862
QN9080x,What is the bit_offset of CNR_GOOD_TH field from DP_AA_ERROR_TH register from BLEDP peripheral for QN908XC microcontroller?,8,28,16,28,16,0.6536318,0.6536318,0.70901346,0.70901346
QN9080x,What is the bit_width of MATCH field from MR[0] register from CTIMER2 peripheral for QN908XC microcontroller?,32,1,1,1,1,0.49268645,0.49268645,0.49268645,0.49268645
QN9080x,What is the size of CNT2_CTRL register from RTC peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the address_offset of VCOF_CNT_SLOPE register from CALIB peripheral for QN908XC microcontroller?,0x30,0x100,0x104,0x100,0x104,0.76425415,0.76425415,0.7074725,0.7074725
QN9080x,What is the address_offset of SCTMATCHREL[6] register from SCT0 peripheral for QN908XC microcontroller?,0x218,0x104,0x104,0x104,0x104,0.7524257,0.7524257,0.7524257,0.7524257
QN9080x,What is the bit_offset of CPOL field from CFG register from SPI0 peripheral for QN908XC microcontroller?,5,15,16,15,16,0.6658839,0.6658839,0.5548755,0.5548755
QN9080x,What is the description of SIN_COS_ILOX register from FSP peripheral for QN908XC microcontroller?,sin &amp; cos input float output fix mode data address register,"ILOX ixed, t= O, u = 1 mode data address register","SIN_COS_ILOX ixed, t= O, u = 1 mode data","ILOX ixed, t= O, u = 1 mode data address register","SIN_COS_ILOX ixed, t= O, u = 1 mode data",0.5060514,0.5060514,0.4900273,0.4900273
QN9080x,List all the fields of EPTOGGLE register from USB0 peripheral for QN908XC microcontroller.,TOGGLE,"INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023,","MONNACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023,","MONNACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_TIME, INI_RD_EN, AUTONACK, SMART_CTRL, TIME_CTRL, ERASE_CTRL, ERAS_",0.26104054,0.26104054,0.17841962,0.17841962
QN9080x,What is the bit_offset of BOD_AMP_EN field from ANA_EN register from SYSCON peripheral for QN908XC microcontroller?,0,0x00000001,20,0x00000001,20,0.56888604,0.56888604,0.5008252,0.5008252
QN9080x,What is the bit_offset of PA13_CAP_OE field from PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller?,13,34,30,34,30,0.6222993,0.6222993,0.63926184,0.63926184
QN9080x,What is the bit_width of FPU1_CALC_OUT_ERR_INTEN field from INTEN register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of CY_SRC_BASE register from FSP peripheral for QN908XC microcontroller?,0x88,0x084,0x080,0x084,0x080,0.84751916,0.84751916,0.76325345,0.76325345
QN9080x,What is the bit_width of MR0S field from MCR register from CTIMER0 peripheral for QN908XC microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563
QN9080x,What is the bit_width of RXLVL field from FIFOSTAT register from USART1 peripheral for QN908XC microcontroller?,5,8,8,8,8,0.7427665,0.7427665,0.7427665,0.7427665
QN9080x,What is the description of PB01_IE field from PIO_IE_CFG1 register from SYSCON peripheral for QN908XC microcontroller?,PB01 digital input enable,PB01 Input Enable.,PB01 Input Enable.,PB01 Input Enable.,PB01 Input Enable.,0.91633445,0.91633445,0.91633445,0.91633445
QN9080x,What is the bit_offset of XCORR_POW_TH2 field from FREQ_DOMAIN_CTRL4 register from BLEDP peripheral for QN908XC microcontroller?,8,12,12,12,12,0.75970125,0.75970125,0.75970125,0.75970125
QN9080x,What is the bit_offset of PA24_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,24,24,24,24,24,0.99999994,0.99999994,0.99999994,0.99999994
QN9080x,What is the description of LOCK_STAT4 register from FLASH peripheral for QN908XC microcontroller?,no description available,Lock status register 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,LOCK_STAT4,Lock status register 4. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,LOCK_STAT4,0.091880456,0.091880456,0.17662275,0.17662275
QN9080x,What is the description of CAP2FE field from CCR register from CTIMER1 peripheral for QN908XC microcontroller?,Falling edge of capture channel 2: a sequence of 1 then 0 causes CR2 to be loaded with the contents of TC. 0 = disabled. 1 = enabled.,"CAP2FE Enable for CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP1",CAP2 Fault Enable.,"CAP2FE Enable for CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP1",CAP2 Fault Enable.,0.23451921,0.23451921,0.39725393,0.39725393
QN9080x,What is the address_offset of CR[0] register from CTIMER3 peripheral for QN908XC microcontroller?,0x2c,0x4,0x400000004,0x4,0x400000004,0.6558797,0.6558797,0.56724584,0.56724584
QN9080x,What is the address_offset of FIR_CFG_CH6 register from FSP peripheral for QN908XC microcontroller?,0xb8,0x0B8,0x0B8,0x0B8,0x0B8,0.9588233,0.9588233,0.9588233,0.9588233
QN9080x,What is the bit_width of PLL48M_RDY field from SYS_MODE_CTRL register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of FIR_DAT3_FL register from FSP peripheral for QN908XC microcontroller?,FIR channel 3 float point data input &amp; output register,FIR channel 3 floating point data,FIR channel 3 floating point data,FIR channel 3 floating point data,FIR channel 3 floating point data,0.7757937,0.7757937,0.7757937,0.7757937
QN9080x,What is the address_offset of SETTRIG0 register from DMA0 peripheral for QN908XC microcontroller?,0x70,0x1000,0x104,0x1000,0x104,0.78881,0.78881,0.74641776,0.74641776
QN9080x,What is the bit_width of INTPIN field from PINTSEL[3] register from INPUTMUX peripheral for QN908XC microcontroller?,5,32,32,32,32,0.54432,0.54432,0.54432,0.54432
QN9080x,What is the bit_offset of RELOADn_H field from SCTMATCHREL[3] register from SCT0 peripheral for QN908XC microcontroller?,16,28,16,28,16,0.66749024,0.66749024,1.0,1.0
QN9080x,What is the description of WRITEL_INTCLR field from INTCLR register from FLASH peripheral for QN908XC microcontroller?,low 256K flash write status interrupt clear,GPIO interrupt type clear register,Write Interrupt Clear Register Bit Description,GPIO interrupt type clear register,Write Interrupt Clear Register Bit Description,0.50995064,0.50995064,0.5079678,0.5079678
QN9080x,What is the description of TXDATA field from FIFOWR register from SPI1 peripheral for QN908XC microcontroller?,Transmit data to the FIFO.,TXDATA - Output data register (offset = 0x10) bit description,TXDATA,TXDATA - Output data register (offset = 0x10) bit description,TXDATA,0.26100692,0.26100692,0.31918663,0.31918663
QN9080x,What is the size of DIV register from SPI0 peripheral for QN908XC microcontroller?,32,302,32,302,32,0.55422914,0.55422914,0.9999999,0.9999999
QN9080x,What is the bit_offset of AGC_RSSI field from BLE_DP_STATUS1 register from BLEDP peripheral for QN908XC microcontroller?,16,0x0~0x1,0x0,0x0~0x1,0x0,0.11927392,0.11927392,0.22618693,0.22618693
QN9080x,What is the bit_width of RXLVL field from FIFOSTAT register from USART0 peripheral for QN908XC microcontroller?,5,4,8,4,8,0.804348,0.804348,0.7427665,0.7427665
QN9080x,What is the address_offset of CTCR register from CTIMER1 peripheral for QN908XC microcontroller?,0x70,0x10c,0x10c,0x10c,0x10c,0.80128384,0.80128384,0.80128384,0.80128384
QN9080x,List all the fields of DMA_ITRIG_INMUX[9] register from INPUTMUX peripheral for QN908XC microcontroller.,INP,"DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T","SADISABLE, SLVADR, AUTONACK, MONNACK, MONRXDAT, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE","DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T","SADISABLE, SLVADR, AUTONACK, MONNACK, MONRXDAT, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE, MONTXTXLEVEL, MONTXTX, MONTXTXEDGE",0.07210952,0.07210952,0.022007715,0.022007715
QN9080x,What is the description of RXLVL field from FIFOTRIG register from USART1 peripheral for QN908XC microcontroller?,"Receive FIFO level trigger point. The RX FIFO level is checked when a new piece of data is received. This field is used only when RXLVLENA = 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode. See Hardware Wake-up control register. 0 = trigger when the RX FIFO has received one entry (is no longer empty). 1 = trigger when the RX FIFO has received two entries. 15 = trigger when the RX FIFO has received 16 entries (has become full).",RXLVL RX FIFO Level Trigger Enable.,RX FIFO Trigger Level.,RXLVL RX FIFO Level Trigger Enable.,RX FIFO Trigger Level.,0.6314106,0.6314106,0.6578014,0.6578014
QN9080x,List all the fields of PIO_DRV_CFG2 register from SYSCON peripheral for QN908XC microcontroller.,"PA06_DRV_EXTRA, PA11_DRV_EXTRA, PA19_DRV_EXTRA, PA26_DRV_EXTRA, PA27_DRV_EXTRA","PAD0, PAD1, PAD2, PAD3, PAD4, PAD5, PAD6, PAD7, PAD8, PAD9, PAD10, PAD11, PAD12, PAD13, PAD14, PAD15, PAD16, PAD17, PAD18, PAD19, PAD20, PAD21, PAD22, PAD23, PAD24, PAD25, PAD26, PAD27, PAD28, PAD29, PAD30, PAD31, PAD32, PAD33, PAD34, PAD35, PAD36, PAD37, PAD38, PAD39, PAD40, PAD41, PAD42, PAD43, PAD44, PAD45, PAD46, PAD47, PAD48, PAD49, PAD50, PAD51, PAD52, PAD53, PAD54, PAD55, PAD56, PAD57, PAD58, PAD59, PAD60, PAD61, PAD62, PAD63, PAD64, PAD65, PAD66, PAD67, PAD68, PAD69, PAD70, PAD71, PAD72, PAD73, PAD74, PAD75, PAD76, PAD77, PAD78, PAD79, PAD80, PAD81, PAD82, PAD83, PAD84, PAD85, PAD86, PAD87, PAD88, PAD89, PAD90, PAD91, PAD92, PAD93, PAD94, PAD95, PAD96, PAD97, PAD98, PAD99, PAD100, PAD101, PAD102, PAD103, PAD104, PAD105, PAD106, PAD107, PAD108, PAD109, PAD110, PAD111, PAD112, PAD113, PAD114, PAD115, PAD116, PAD117, PAD118, PAD119, PAD120, PAD121, PAD122, PAD123, PAD124, PAD125, PAD126, PAD127, PAD128, PAD129, PAD130, PAD131, PAD132, PAD133, PAD134, PAD135, PAD136, PAD137, PAD138, PAD139, PAD140, PAD141, PAD142, PAD143, PAD144, PAD145, PAD","PADDRV2, PADDRV1, PADDRV0, PADDRV, PADDRV3, PADDRV4, PADDRV5, PADDRV6, PADDRV7, PADDRV8, PADDRV9, PADDRV10, PADDRV11, PADDRV12, PADDRV13, PADDRV14, PADDRV15, PADDRV16, PADDRV17, PADDRV18, PADDRV19, PADDRV20, PADDRV21, PADDRV22, PADDRV23, PADDRV24, PADDRV25, PADDRV26, PADDRV27, PADDRV28, PADDRV29, PADDRV30, PADDRV31, PADDRV32, PADDRV33, PADDRV34, PADDRV35, PADDRV36, PADDRV37, PADDRV38, PADDRV39, PADDRV40, PADDRV41, PADDRV42, PADDRV43, PADDRV44, PADDRV45, PADDRV46, PADDRV47, PADDRV48, PADDRV49, PADDRV50, PADDRV51, PADDRV52, PADDRV53, PADDRV54, PADDRV55, PADDRV56, PADDRV57, PADDRV58, PADDRV59, PADDRV60, PADDRV61, PADDRV62, PADDRV63, PADDRV64, PADDRV65, PADDRV66, PADDRV67, PADDRV68, PADDRV69, PADDRV70, PADDRV71, PADDRV72, PADDRV73, PADDRV74, PADDRV75, PADDRV76, PADDRV77, PADDRV78, PADDRV79, PADDRV80, PADDRV81, PADDRV82, PADDRV83, PADDRV84, PADDRV85, PADDRV86, PADDRV87, PADDRV88, PADDRV89, PADDRV90, PADDRV91, PADDRV92, PADDRV93, PADDRV94, PADDRV95, PADDRV96, PADDRV97, PADDRV98, PADDRV99, PADDRV100, PADDRV101, PADDRV102, PADDRV103, PADDRV104, PADDRV105, PADDRV106, PADDRV107, PADDRV108, P","PAD0, PAD1, PAD2, PAD3, PAD4, PAD5, PAD6, PAD7, PAD8, PAD9, PAD10, PAD11, PAD12, PAD13, PAD14, PAD15, PAD16, PAD17, PAD18, PAD19, PAD20, PAD21, PAD22, PAD23, PAD24, PAD25, PAD26, PAD27, PAD28, PAD29, PAD30, PAD31, PAD32, PAD33, PAD34, PAD35, PAD36, PAD37, PAD38, PAD39, PAD40, PAD41, PAD42, PAD43, PAD44, PAD45, PAD46, PAD47, PAD48, PAD49, PAD50, PAD51, PAD52, PAD53, PAD54, PAD55, PAD56, PAD57, PAD58, PAD59, PAD60, PAD61, PAD62, PAD63, PAD64, PAD65, PAD66, PAD67, PAD68, PAD69, PAD70, PAD71, PAD72, PAD73, PAD74, PAD75, PAD76, PAD77, PAD78, PAD79, PAD80, PAD81, PAD82, PAD83, PAD84, PAD85, PAD86, PAD87, PAD88, PAD89, PAD90, PAD91, PAD92, PAD93, PAD94, PAD95, PAD96, PAD97, PAD98, PAD99, PAD100, PAD101, PAD102, PAD103, PAD104, PAD105, PAD106, PAD107, PAD108, PAD109, PAD110, PAD111, PAD112, PAD113, PAD114, PAD115, PAD116, PAD117, PAD118, PAD119, PAD120, PAD121, PAD122, PAD123, PAD124, PAD125, PAD126, PAD127, PAD128, PAD129, PAD130, PAD131, PAD132, PAD133, PAD134, PAD135, PAD136, PAD137, PAD138, PAD139, PAD140, PAD141, PAD142, PAD143, PAD144, PAD145, PAD","PADDRV2, PADDRV1, PADDRV0, PADDRV, PADDRV3, PADDRV4, PADDRV5, PADDRV6, PADDRV7, PADDRV8, PADDRV9, PADDRV10, PADDRV11, PADDRV12, PADDRV13, PADDRV14, PADDRV15, PADDRV16, PADDRV17, PADDRV18, PADDRV19, PADDRV20, PADDRV21, PADDRV22, PADDRV23, PADDRV24, PADDRV25, PADDRV26, PADDRV27, PADDRV28, PADDRV29, PADDRV30, PADDRV31, PADDRV32, PADDRV33, PADDRV34, PADDRV35, PADDRV36, PADDRV37, PADDRV38, PADDRV39, PADDRV40, PADDRV41, PADDRV42, PADDRV43, PADDRV44, PADDRV45, PADDRV46, PADDRV47, PADDRV48, PADDRV49, PADDRV50, PADDRV51, PADDRV52, PADDRV53, PADDRV54, PADDRV55, PADDRV56, PADDRV57, PADDRV58, PADDRV59, PADDRV60, PADDRV61, PADDRV62, PADDRV63, PADDRV64, PADDRV65, PADDRV66, PADDRV67, PADDRV68, PADDRV69, PADDRV70, PADDRV71, PADDRV72, PADDRV73, PADDRV74, PADDRV75, PADDRV76, PADDRV77, PADDRV78, PADDRV79, PADDRV80, PADDRV81, PADDRV82, PADDRV83, PADDRV84, PADDRV85, PADDRV86, PADDRV87, PADDRV88, PADDRV89, PADDRV90, PADDRV91, PADDRV92, PADDRV93, PADDRV94, PADDRV95, PADDRV96, PADDRV97, PADDRV98, PADDRV99, PADDRV100, PADDRV101, PADDRV102, PADDRV103, PADDRV104, PADDRV105, PADDRV106, PADDRV107, PADDRV108, P",0.42501527,0.42501527,0.51058245,0.51058245
QN9080x,What is the size of FIFOCFG register from USART1 peripheral for QN908XC microcontroller?,32,0xE00,32,0xE00,32,0.3059376,0.3059376,0.9999999,0.9999999
QN9080x,What is the description of TXLVL field from FIFOSTAT register from USART0 peripheral for QN908XC microcontroller?,"Transmit FIFO current level. A 0 means the TX FIFO is currently empty, and the TXEMPTY and TXNOTFULL flags will be 1. Other values tell how much data is actually in the TX FIFO at the point where the read occurs. If the TX FIFO is full, the TXEMPTY and TXNOTFULL flags will be 0.",TX FIFO Level.,TX FIFO Level.,TX FIFO Level.,TX FIFO Level.,0.5493252,0.5493252,0.5493252,0.5493252
QN9080x,What is the bit_offset of CLK_DIV field from CTRL register from DAC peripheral for QN908XC microcontroller?,24,0x0,0x0,0x0,0x0,0.17981979,0.17981979,0.17981979,0.17981979
QN9080x,What is the address_offset of FIFOTRIG register from USART1 peripheral for QN908XC microcontroller?,0xe08,0xE08,0xE08,0xE08,0xE08,1.0000001,1.0000001,1.0000001,1.0000001
QN9080x,What is the bit_width of PCLK_DIS field from CLK_DIS register from SYSCON peripheral for QN908XC microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
QN9080x,What is the description of DATABUFSTART register from USB0 peripheral for QN908XC microcontroller?,USB Data buffer start address,258,258,258,258,0.0014930852,0.0014930852,0.0014930852,0.0014930852
QN9080x,What is the bit_offset of PA17_CAP_OUT field from PIO_CAP_OUT0 register from SYSCON peripheral for QN908XC microcontroller?,17,17,16,17,16,1.0000001,1.0000001,0.87299657,0.87299657
QN9080x,What is the bit_width of PA02_CAP_OE field from PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of PO_CLB_START field from START register from CALIB peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of LEN field from FIFOWR register from SPI1 peripheral for QN908XC microcontroller?,"Data Length. Specifies the data length from 1 to 16 bits. Note that transfer lengths greater than 16 bits are supported by implementing multiple sequential transmits. 0x0 = Data transfer is 1 bit in length. Note: when LEN = 0, the underrun status is not meaningful. 0x1 = Data transfer is 2 bits in length. 0x2 = Data transfer is 3 bits in length. 0xF = Data transfer is 16 bits in length.",16-bit data to transmit.,Length of Data to Transmit.,16-bit data to transmit.,Length of Data to Transmit.,0.6231861,0.6231861,0.6464198,0.6464198
QN9080x,What is the size of INTEN register from CALIB peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the address_offset of DONE register from CALIB peripheral for QN908XC microcontroller?,0x40,0x090,0x094,0x090,0x094,0.7081022,0.7081022,0.6626613,0.6626613
QN9080x,What is the bit_width of PPF_WEN field from CTRL0 register from AGC peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,List all the fields of ISEL register from PINT peripheral for QN908XC microcontroller.,PMODE,"PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PINTSEL20, PINTSEL21, PINTSEL22, PINTSEL23, PINTSEL24, PINTSEL25, PINTSEL26, PINTSEL27, PINTSEL28, PINTSEL29, PINTSEL30, PINTSEL31, PINTSEL32, PINTSEL33, PINTSEL34, PINTSEL35, PINTSEL36, PINTSEL37, PINTSEL38, PINTSEL39, PINTSEL40, PINTSEL41, PINTSEL42, PINTSEL43, PINTSEL44, PINTSEL45, PINTSEL46, PINTSEL47, PINTSEL48, PINTSEL49, PINTSEL50, PINTSEL51, PINTSEL52, PINTSEL53, PINTSEL54, PINTSEL55, PINTSEL56, PINTSEL57, PINTSEL58, PINTSEL59, PINTSEL60, PINTSEL61, PINTSEL62, PINTSEL63, PINTSEL64, PINTSEL65, PINTSEL66, PINTSEL67, PINTSEL68, PINTSEL69, PINTSEL70, PINTSEL71, PINTSEL72, PINTSEL73, PINTSEL74, PINTSEL75, PINTSEL76, PINTSEL77, PINTSEL78, PINTSEL79, PINTSEL80, PINTSEL81, PINTSEL82, PINTSEL83, PINTSEL84, PINTSEL85, PINTSEL86, PINTSEL87, PINTSEL88, PINTSEL89, PINTSEL90, PINTSEL91, PINTSEL92, PINTSEL93, PINTSEL94, PINTSEL95, PINTSEL96, PINTSEL97, PINTSEL98, PINTSEL99, PINTSEL100, PINTSEL101, PINTSEL102, PINTSEL103, PINTSEL104, PINTSEL105, PINTSEL106, PINTSEL107, PINTSEL108, PINTSEL10","PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PINTSEL20, PINTSEL21, PINTSEL22, PINTSEL23, PINTSEL24, PINTSEL25, PINTSEL26, PINTSEL27, PINTSEL28, PINTSEL29, PINTSEL30, PINTSEL31, PINTSEL32, PINTSEL33, PINTSEL34, PINTSEL35, PINTSEL36, PINTSEL37, PINTSEL38, PINTSEL39, PINTSEL40, PINTSEL41, PINTSEL42, PINTSEL43, PINTSEL44, PINTSEL45, PINTSEL46, PINTSEL47, PINTSEL48, PINTSEL49, PINTSEL50, PINTSEL51, PINTSEL52, PINTSEL53, PINTSEL54, PINTSEL55, PINTSEL56, PINTSEL57, PINTSEL58, PINTSEL59, PINTSEL60, PINTSEL61, PINTSEL62, PINTSEL63, PINTSEL64, PINTSEL65, PINTSEL66, PINTSEL67, PINTSEL68, PINTSEL69, PINTSEL70, PINTSEL71, PINTSEL72, PINTSEL73, PINTSEL74, PINTSEL75, PINTSEL76, PINTSEL77, PINTSEL78, PINTSEL79, PINTSEL80, PINTSEL81, PINTSEL82, PINTSEL83, PINTSEL84, PINTSEL85, PINTSEL86, PINTSEL87, PINTSEL88, PINTSEL89, PINTSEL90, PINTSEL91, PINTSEL92, PINTSEL93, PINTSEL94, PINTSEL95, PINTSEL96, PINTSEL97, PINTSEL98, PINTSEL99, PINTSEL100, PINTSEL101, PINTSEL102, PINTSEL103, PINTSEL104, PINTSEL105, PINTSEL106, PINTSEL107, PINTSEL108, PINTSEL10","PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PINTSEL20, PINTSEL21, PINTSEL22, PINTSEL23, PINTSEL24, PINTSEL25, PINTSEL26, PINTSEL27, PINTSEL28, PINTSEL29, PINTSEL30, PINTSEL31, PINTSEL32, PINTSEL33, PINTSEL34, PINTSEL35, PINTSEL36, PINTSEL37, PINTSEL38, PINTSEL39, PINTSEL40, PINTSEL41, PINTSEL42, PINTSEL43, PINTSEL44, PINTSEL45, PINTSEL46, PINTSEL47, PINTSEL48, PINTSEL49, PINTSEL50, PINTSEL51, PINTSEL52, PINTSEL53, PINTSEL54, PINTSEL55, PINTSEL56, PINTSEL57, PINTSEL58, PINTSEL59, PINTSEL60, PINTSEL61, PINTSEL62, PINTSEL63, PINTSEL64, PINTSEL65, PINTSEL66, PINTSEL67, PINTSEL68, PINTSEL69, PINTSEL70, PINTSEL71, PINTSEL72, PINTSEL73, PINTSEL74, PINTSEL75, PINTSEL76, PINTSEL77, PINTSEL78, PINTSEL79, PINTSEL80, PINTSEL81, PINTSEL82, PINTSEL83, PINTSEL84, PINTSEL85, PINTSEL86, PINTSEL87, PINTSEL88, PINTSEL89, PINTSEL90, PINTSEL91, PINTSEL92, PINTSEL93, PINTSEL94, PINTSEL95, PINTSEL96, PINTSEL97, PINTSEL98, PINTSEL99, PINTSEL100, PINTSEL101, PINTSEL102, PINTSEL103, PINTSEL104, PINTSEL105, PINTSEL106, PINTSEL107, PINTSEL108, PINTSEL10","PINTSEL0, PINTSEL1, PINTSEL2, PINTSEL3, PINTSEL4, PINTSEL5, PINTSEL6, PINTSEL7, PINTSEL8, PINTSEL9, PINTSEL10, PINTSEL11, PINTSEL12, PINTSEL13, PINTSEL14, PINTSEL15, PINTSEL16, PINTSEL17, PINTSEL18, PINTSEL19, PINTSEL20, PINTSEL21, PINTSEL22, PINTSEL23, PINTSEL24, PINTSEL25, PINTSEL26, PINTSEL27, PINTSEL28, PINTSEL29, PINTSEL30, PINTSEL31, PINTSEL32, PINTSEL33, PINTSEL34, PINTSEL35, PINTSEL36, PINTSEL37, PINTSEL38, PINTSEL39, PINTSEL40, PINTSEL41, PINTSEL42, PINTSEL43, PINTSEL44, PINTSEL45, PINTSEL46, PINTSEL47, PINTSEL48, PINTSEL49, PINTSEL50, PINTSEL51, PINTSEL52, PINTSEL53, PINTSEL54, PINTSEL55, PINTSEL56, PINTSEL57, PINTSEL58, PINTSEL59, PINTSEL60, PINTSEL61, PINTSEL62, PINTSEL63, PINTSEL64, PINTSEL65, PINTSEL66, PINTSEL67, PINTSEL68, PINTSEL69, PINTSEL70, PINTSEL71, PINTSEL72, PINTSEL73, PINTSEL74, PINTSEL75, PINTSEL76, PINTSEL77, PINTSEL78, PINTSEL79, PINTSEL80, PINTSEL81, PINTSEL82, PINTSEL83, PINTSEL84, PINTSEL85, PINTSEL86, PINTSEL87, PINTSEL88, PINTSEL89, PINTSEL90, PINTSEL91, PINTSEL92, PINTSEL93, PINTSEL94, PINTSEL95, PINTSEL96, PINTSEL97, PINTSEL98, PINTSEL99, PINTSEL100, PINTSEL101, PINTSEL102, PINTSEL103, PINTSEL104, PINTSEL105, PINTSEL106, PINTSEL107, PINTSEL108, PINTSEL10",0.11943205,0.11943205,0.11943205,0.11943205
QN9080x,What is the description of PINTSEL[0] register from INPUTMUX peripheral for QN908XC microcontroller?,Pin interrupt select register,PINTSEL0,PINTSEL0,PINTSEL0,PINTSEL0,0.32146418,0.32146418,0.32146418,0.32146418
QN9080x,What is the description of MOU_DOUT_FP_SEL field from MOU_CTRL register from FSP peripheral for QN908XC microcontroller?,MOU data output format select,Flexcomm Interface ID register 274,FP Select for Dout.,Flexcomm Interface ID register 274,FP Select for Dout.,0.07068779,0.07068779,0.2877189,0.2877189
QN9080x,What is the bit_width of PGA_VINN field from CFG[0] register from ADC peripheral for QN908XC microcontroller?,2,10,10,10,10,0.6143246,0.6143246,0.6143246,0.6143246
QN9080x,What is the bit_offset of FINV_DOUT_OV_INT field from INT register from FSP peripheral for QN908XC microcontroller?,21,29,28,29,28,0.73469496,0.73469496,0.7585008,0.7585008
QN9080x,What is the description of PA_INCREASE_SEL field from PA_CTRL register from CALIB peripheral for QN908XC microcontroller?,PA output power increasing control,PA_INCREASE_SEL,PA Increase Select,PA_INCREASE_SEL,PA Increase Select,0.49703622,0.49703622,0.6535827,0.6535827
QN9080x,What is the address_offset of INTSTAT register from USART0 peripheral for QN908XC microcontroller?,0x24,0x818,0x818,0x818,0x818,0.73123825,0.73123825,0.73123825,0.73123825
QN9080x,What is the address_offset of INTPOLCLR register from GPIOB peripheral for QN908XC microcontroller?,0x34,0x104,0x104,0x104,0x104,0.713735,0.713735,0.713735,0.713735
QN9080x,What is the bit_width of CNR_IDX_DELTA field from RX_FRONT_END_CTRL2 register from BLEDP peripheral for QN908XC microcontroller?,4,16,16,16,16,0.63828933,0.63828933,0.63828933,0.63828933
QN9080x,What is the bit_offset of UNIFY field from CONFIG register from SCT0 peripheral for QN908XC microcontroller?,0,0xE,28,0xE,28,0.68503743,0.68503743,0.4157711,0.4157711
QN9080x,What is the description of TXLVL field from FIFOINTENCLR register from SPI1 peripheral for QN908XC microcontroller?,Writing one clears the corresponding bits in the FIFOINTENSET register.,"Transmit FIFO level trigger enable, The FIFO IeveI trigger will cause an interrupt if 0x0","TXLVL transmit FIFO level trigger enable, The FIFO IeveI trigger will cause an interrupt if 0x0","Transmit FIFO level trigger enable, The FIFO IeveI trigger will cause an interrupt if 0x0","TXLVL transmit FIFO level trigger enable, The FIFO IeveI trigger will cause an interrupt if 0x0",0.4866455,0.4866455,0.4574186,0.4574186
QN9080x,List all the fields of INTCLR register from FLASH peripheral for QN908XC microcontroller.,"AHBL_INTCLR, LOCKL_INTCLR, ERASEL_INTCLR, WRITEL_INTCLR, AHBH_INTCLR, LOCKH_INTCLR, ERASEH_INTCLR, WRITEH_INTCLR","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","0] ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN,","0x00000000, 0x00000001, 0x00000002, 0x00000003, 0x00000004, 0x00000005, 0x00000006, 0x00000007, 0x00000008, 0x00000009, 0x0000000a, 0x0000000b, 0x0000000c, 0x0000000d, 0x0000000e, 0x0000000f, 0x00000010, 0x00000011, 0x00000012, 0x00000013, 0x00000014, 0x00000015, 0x00000016, 0x00000017, 0x00000018, 0x00000019, 0x0000001a, 0x0000001b, 0x0000001c, 0x0000001d, 0x0000001e, 0x0000001f, 0x00000020, 0x00000021, 0x00000022, 0x00000023, 0x00000024, 0x00000025, 0x00000026, 0x00000027, 0x00000028, 0x00000029, 0x0000002a, 0x0000002b, 0x0000002c, 0x0000002d, 0x0000002e, 0x0000002f, 0x00000030, 0x00000031, 0x00000032, 0x00000033, 0x00000034, 0x00000035, 0x00000036, 0x00000037, 0x00000038, 0x00000039, 0x0000003a, 0x0000003b, 0x0000003c, 0x0000003d, 0x0000003e, 0x0000003f,","0] ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, UM11023, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN,",0.32790783,0.32790783,0.6414455,0.6414455
QN9080x,What is the bit_width of ADC_ORDER field from ANA_CTRL register from ADC peripheral for QN908XC microcontroller?,1,16,2,16,2,0.4854614,0.4854614,0.80541563,0.80541563
QN9080x,What is the bit_offset of CR0INT field from IR register from CTIMER1 peripheral for QN908XC microcontroller?,4,0x00000001,0x0,0x00000001,0x0,0.2795608,0.2795608,0.31070983,0.31070983
QN9080x,What is the bit_width of KVCO_SKIP field from VCOF_KVCO_CFG register from CALIB peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of RX_INT field from STAT register from PROP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PPF_DCCAL_CFG_I field from DC_CFG register from CALIB peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the size of SCTCAP[9] register from SCT0 peripheral for QN908XC microcontroller?,32,166,32,166,32,0.5448339,0.5448339,0.9999999,0.9999999
QN9080x,What is the description of CEN field from TCR register from CTIMER3 peripheral for QN908XC microcontroller?,Counter enable.,Counter Enable 0x0 Counter is disabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1,Counter Enable.,Counter Enable 0x0 Counter is disabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1 Counter is enabled 0x1,Counter Enable.,0.53463274,0.53463274,1.0,1.0
QN9080x,What is the size of CONFLAG register from SCT0 peripheral for QN908XC microcontroller?,32,166,16,166,16,0.5448339,0.5448339,0.69824684,0.69824684
QN9080x,What is the bit_width of EP_SET_INT field from INTSETSTAT register from USB0 peripheral for QN908XC microcontroller?,16,1,1,1,1,0.4854614,0.4854614,0.4854614,0.4854614
QN9080x,What is the description of ADC_VCM_DIS field from PMU_CTRL1 register from SYSCON peripheral for QN908XC microcontroller?,1 to switch off VCM DRV in SD ADC,ADC input VCM disable,ADC VCM Disable.,ADC input VCM disable,ADC VCM Disable.,0.6695317,0.6695317,0.6857513,0.6857513
QN9080x,What is the description of PROP_DF_16US field from FREQ_DOMAIN_CTRL1 register from BLEDP peripheral for QN908XC microcontroller?,prop mode direct found waiting 16 us.,16 MHz clock enable for DFU mode.,16us Periodic TX Data Frame Generation Enable.,16 MHz clock enable for DFU mode.,16us Periodic TX Data Frame Generation Enable.,0.38133883,0.38133883,0.29026157,0.29026157
QN9080x,What is the bit_width of PROD_ENDPTS6 field from PMCFG register from PINT peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of THR_RST field from THR_RST register from RTC peripheral for QN908XC microcontroller?,0,0x28,0x28,0x28,0x28,0.6696061,0.6696061,0.6696061,0.6696061
QN9080x,What is the bit_width of MEM2_DIS field from PMU_CTRL0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of CIENR register from PINT peripheral for QN908XC microcontroller?,Pin interrupt level (rising edge interrupt) clear register,"PINT0_CIENR, PINT1_CIENR, PINT2_CIENR, PINT3_CIENR, PINT4_CIENR, PINT5_CIENR, PINT6_CIENR, PINT7_CIENR, PINT8_CIENR, PINT9_CIENR, PINT10_CIENR, PINT11_CIENR, PINT12_CIENR, PINT13_CIENR, PINT14_CIENR, PINT15_CIENR, PINT16_CIENR, PINT17_CIENR, PINT18_CIENR, PINT19_CIENR, PINT20_CIENR, PINT21_CIENR, PINT22_CIENR, PINT23_CIENR, PINT24_CIENR, PINT25_CIENR, PINT26_CIENR, PINT27_CIENR, PINT28_CIENR, PINT29_CIENR, PINT30_CIENR, PINT31_CIENR, PINT32_CIENR, PINT33_CIENR, PINT34_CIENR, PINT35_CIENR, PINT36_CIENR, PINT37_CIENR, PINT38_CIENR, PINT39_CIENR, PINT40_CIENR, PINT41_CIENR, PINT42_CIENR, PINT43_CIENR, PINT44_CIENR, PINT45_CIENR, PINT46_CIENR, PINT47_CIENR, PINT48_CIENR, PINT49_CIENR, PINT50_CIENR, PINT51_CIENR, PINT52_CIENR, PINT53_CIENR, PINT54_CIENR, PINT55_CIENR, PINT56_CIENR, PINT57_CIENR, PINT58_CIENR, PINT59_CIENR, PINT60_CIENR, PINT61_CIENR, PINT62_CIENR, PINT63_CIENR, PINT64_CIENR, PINT65_CIENR, PINT66_CIENR, PINT67_CIENR, PINT68_CIENR, PINT69_CIENR, PINT70_CIENR, PINT71_CIENR, PINT72_CIENR, PINT73_CIENR, PINT74_CIENR, PINT75_CIENR, PINT76_CIENR, PINT77_CIENR, PINT78_CIENR, PINT79_CIENR, PINT80_CIENR, PINT81_CIENR, PINT82_CIENR, PINT83_CIENR, PINT84_CIENR, PINT85_CIENR, PINT86",PINT0 Interrupt Enable Register,"PINT0_CIENR, PINT1_CIENR, PINT2_CIENR, PINT3_CIENR, PINT4_CIENR, PINT5_CIENR, PINT6_CIENR, PINT7_CIENR, PINT8_CIENR, PINT9_CIENR, PINT10_CIENR, PINT11_CIENR, PINT12_CIENR, PINT13_CIENR, PINT14_CIENR, PINT15_CIENR, PINT16_CIENR, PINT17_CIENR, PINT18_CIENR, PINT19_CIENR, PINT20_CIENR, PINT21_CIENR, PINT22_CIENR, PINT23_CIENR, PINT24_CIENR, PINT25_CIENR, PINT26_CIENR, PINT27_CIENR, PINT28_CIENR, PINT29_CIENR, PINT30_CIENR, PINT31_CIENR, PINT32_CIENR, PINT33_CIENR, PINT34_CIENR, PINT35_CIENR, PINT36_CIENR, PINT37_CIENR, PINT38_CIENR, PINT39_CIENR, PINT40_CIENR, PINT41_CIENR, PINT42_CIENR, PINT43_CIENR, PINT44_CIENR, PINT45_CIENR, PINT46_CIENR, PINT47_CIENR, PINT48_CIENR, PINT49_CIENR, PINT50_CIENR, PINT51_CIENR, PINT52_CIENR, PINT53_CIENR, PINT54_CIENR, PINT55_CIENR, PINT56_CIENR, PINT57_CIENR, PINT58_CIENR, PINT59_CIENR, PINT60_CIENR, PINT61_CIENR, PINT62_CIENR, PINT63_CIENR, PINT64_CIENR, PINT65_CIENR, PINT66_CIENR, PINT67_CIENR, PINT68_CIENR, PINT69_CIENR, PINT70_CIENR, PINT71_CIENR, PINT72_CIENR, PINT73_CIENR, PINT74_CIENR, PINT75_CIENR, PINT76_CIENR, PINT77_CIENR, PINT78_CIENR, PINT79_CIENR, PINT80_CIENR, PINT81_CIENR, PINT82_CIENR, PINT83_CIENR, PINT84_CIENR, PINT85_CIENR, PINT86",PINT0 Interrupt Enable Register,0.23941138,0.23941138,0.67503566,0.67503566
QN9080x,What is the size of LOCK_STAT4 register from FLASH peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the bit_width of PA28_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,2,2,2,2,0.80541563,0.80541563,0.80541563,0.80541563
QN9080x,What is the description of SINGLE_SAMPLE_INTEN field from INTEN register from QDEC0 peripheral for QN908XC microcontroller?,single sample done interrupt enable,SINGLE_SAMPLE_INTEN,SINGLE_SAMPLE_INTEN.,SINGLE_SAMPLE_INTEN,SINGLE_SAMPLE_INTEN.,0.44738972,0.44738972,0.44902748,0.44902748
QN9080x,What is the description of PA03_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA03 drive strength register,PA3 drive strength register,PA03 Drive Strength 0 Register,PA3 drive strength register,PA03 Drive Strength 0 Register,0.96017754,0.96017754,0.9608333,0.9608333
QN9080x,What is the description of PA25_CAP_OE field from PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller?,PA25 output enable status captured by writing 1 to IO_CAP,Pin output enable status for PA25.,PA25_CAP_OE,Pin output enable status for PA25.,PA25_CAP_OE,0.77733564,0.77733564,0.62079394,0.62079394
QN9080x,What is the bit_offset of INTSTATUS field from INTSTATUS register from GPIOA peripheral for QN908XC microcontroller?,0,0x14,0x14,0x14,0x14,0.6166622,0.6166622,0.6166622,0.6166622
QN9080x,What is the bit_offset of FIFO_FULL_INTEN field from INTEN register from CS peripheral for QN908XC microcontroller?,2,30,30,30,30,0.5305168,0.5305168,0.5305168,0.5305168
QN9080x,What is the description of DITHER_EN field from ANA_CTRL register from ADC peripheral for QN908XC microcontroller?,1 to enable SD ADC PN Sequence in chopper mode,Dither Enable,Dither Enable.,Dither Enable,Dither Enable.,0.098301426,0.098301426,0.124623574,0.124623574
QN9080x,What is the bit_width of PA31_CAP_OUT field from PIO_CAP_OUT0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of RXERR field from FIFOINTENCLR register from SPI1 peripheral for QN908XC microcontroller?,1,29,15,29,15,0.43303806,0.43303806,0.48225844,0.48225844
QN9080x,What is the bit_offset of AGC_RSSI_READY field from BLE_DP_STATUS1 register from BLEDP peripheral for QN908XC microcontroller?,24,0x00000001,0x0,0x00000001,0x0,0.1537541,0.1537541,0.17981979,0.17981979
QN9080x,What is the bit_offset of HOP_CAL_DONE_INT field from INT_RAW register from CALIB peripheral for QN908XC microcontroller?,1,29,20,29,20,0.43303806,0.43303806,0.5279856,0.5279856
QN9080x,What is the description of LSBF field from CFG register from SPI1 peripheral for QN908XC microcontroller?,LSB First mode enable.,LSB First bit description,LSB First.,LSB First bit description,LSB First.,0.5792209,0.5792209,0.670402,0.670402
QN9080x,What is the bit_offset of SELCC field from CTCR register from CTIMER3 peripheral for QN908XC microcontroller?,5,0x02,16,0x02,16,0.26313427,0.26313427,0.5548755,0.5548755
QN9080x,What is the bit_offset of TXERR field from FIFOSTAT register from USART1 peripheral for QN908XC microcontroller?,0,10,0x01,10,0x01,0.5376147,0.5376147,0.666072,0.666072
QN9080x,What is the description of TX_EN_MODE field from DP_FUNCTION_CTRL register from BLEDP peripheral for QN908XC microcontroller?,transmit mode,TX_EN_MODE,TX_EN_MODE,TX_EN_MODE,TX_EN_MODE,0.52588284,0.52588284,0.52588284,0.52588284
QN9080x,What is the bit_offset of CTS field from STAT register from USART0 peripheral for QN908XC microcontroller?,4,10,11,10,11,0.6570035,0.6570035,0.6107167,0.6107167
QN9080x,What is the bit_offset of CR2INT field from IR register from CTIMER2 peripheral for QN908XC microcontroller?,6,20,12,20,12,0.6261145,0.6261145,0.76992726,0.76992726
QN9080x,What is the description of MATCH field from MR[2] register from CTIMER1 peripheral for QN908XC microcontroller?,Timer counter match value.,2:1,"MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCH5, MATCH6, MATCH7, MATCH8, MATCH9, MATCH10, MATCH11, MATCH12, MATCH13, MATCH14, MATCH15, MATCH16, MATCH17, MATCH18, MATCH19, MATCH20, MATCH21, MATCH22, MATCH23, MATCH24, MATCH25, MATCH26, MATCH27, MATCH28, MATCH29, MATCH30, MATCH31, MATCH32, MATCH33, MATCH34, MATCH35, MATCH36, MATCH37, MATCH38, MATCH39, MATCH40, MATCH41, MATCH42, MATCH43, MATCH44, MATCH45, MATCH46, MATCH47, MATCH48, MATCH49, MATCH50, MATCH51, MATCH52, MATCH53, MATCH54, MATCH55, MATCH56, MATCH57, MATCH58, MATCH59, MATCH60, MATCH61, MATCH62, MATCH63, MATCH64, MATCH65, MATCH66, MATCH67, MATCH68, MATCH69, MATCH70, MATCH71, MATCH72, MATCH73, MATCH74, MATCH75, MATCH76, MATCH77, MATCH78, MATCH79, MATCH80, MATCH81, MATCH82, MATCH83, MATCH84, MATCH85, MATCH86, MATCH87, MATCH88, MATCH89, MATCH90, MATCH91, MATCH92, MATCH93, MATCH94, MATCH95, MATCH96, MATCH97, MATCH98, MATCH99, MATCH100, MATCH101, MATCH102, MATCH103, MATCH104, MATCH105, MATCH106, MATCH107, MATCH108, MATCH109, MATCH110, MATCH111, MATCH112, MATCH113, MATCH114, MATCH115, MATCH116, MATCH117, MATCH118, MATCH119, MATCH120, MATCH121, MATCH122, MATCH123, MATCH124, MATCH125, MATCH126, MATCH127, MATCH128, MATCH129, MATCH130, MATCH131, MATCH132, MATCH133, MATCH134, MATCH135, MATCH136, MATCH137, MATCH138, MATCH139, MATCH140, MATCH141, MATCH142, MATCH143, MATCH144, MATCH145, MATCH",2:1,"MATCH0, MATCH1, MATCH2, MATCH3, MATCH4, MATCH5, MATCH6, MATCH7, MATCH8, MATCH9, MATCH10, MATCH11, MATCH12, MATCH13, MATCH14, MATCH15, MATCH16, MATCH17, MATCH18, MATCH19, MATCH20, MATCH21, MATCH22, MATCH23, MATCH24, MATCH25, MATCH26, MATCH27, MATCH28, MATCH29, MATCH30, MATCH31, MATCH32, MATCH33, MATCH34, MATCH35, MATCH36, MATCH37, MATCH38, MATCH39, MATCH40, MATCH41, MATCH42, MATCH43, MATCH44, MATCH45, MATCH46, MATCH47, MATCH48, MATCH49, MATCH50, MATCH51, MATCH52, MATCH53, MATCH54, MATCH55, MATCH56, MATCH57, MATCH58, MATCH59, MATCH60, MATCH61, MATCH62, MATCH63, MATCH64, MATCH65, MATCH66, MATCH67, MATCH68, MATCH69, MATCH70, MATCH71, MATCH72, MATCH73, MATCH74, MATCH75, MATCH76, MATCH77, MATCH78, MATCH79, MATCH80, MATCH81, MATCH82, MATCH83, MATCH84, MATCH85, MATCH86, MATCH87, MATCH88, MATCH89, MATCH90, MATCH91, MATCH92, MATCH93, MATCH94, MATCH95, MATCH96, MATCH97, MATCH98, MATCH99, MATCH100, MATCH101, MATCH102, MATCH103, MATCH104, MATCH105, MATCH106, MATCH107, MATCH108, MATCH109, MATCH110, MATCH111, MATCH112, MATCH113, MATCH114, MATCH115, MATCH116, MATCH117, MATCH118, MATCH119, MATCH120, MATCH121, MATCH122, MATCH123, MATCH124, MATCH125, MATCH126, MATCH127, MATCH128, MATCH129, MATCH130, MATCH131, MATCH132, MATCH133, MATCH134, MATCH135, MATCH136, MATCH137, MATCH138, MATCH139, MATCH140, MATCH141, MATCH142, MATCH143, MATCH144, MATCH145, MATCH",0.20759529,0.20759529,0.25508317,0.25508317
QN9080x,What is the bit_offset of CEN field from TCR register from CTIMER3 peripheral for QN908XC microcontroller?,0,32,0,32,0,0.44010127,0.44010127,1.0000001,1.0000001
QN9080x,What is the bit_offset of DELTARXBRKCLR field from INTENCLR register from USART0 peripheral for QN908XC microcontroller?,11,20,128,20,128,0.6532858,0.6532858,0.6045475,0.6045475
QN9080x,What is the bit_offset of TE_PAUSE_LVL field from TE_CTRL register from FSP peripheral for QN908XC microcontroller?,24,0x0c,0x0c,0x0c,0x0c,0.15361944,0.15361944,0.15361944,0.15361944
QN9080x,What is the bit_offset of PB02_WAKEUP_LVL field from PIO_WAKEUP_LVL1 register from SYSCON peripheral for QN908XC microcontroller?,2,2,24,2,24,1.0000002,1.0000002,0.60712874,0.60712874
QN9080x,What is the bit_offset of ADC_GAIN field from CFG[0] register from ADC peripheral for QN908XC microcontroller?,6,0x0,0,0x0,0,0.281384,0.281384,0.5109592,0.5109592
QN9080x,What is the bit_offset of MR3S field from MCR register from CTIMER1 peripheral for QN908XC microcontroller?,11,24,24,24,24,0.6529156,0.6529156,0.6529156,0.6529156
QN9080x,What is the size of SCTCAP[5] register from SCT0 peripheral for QN908XC microcontroller?,32,166,16,166,16,0.5448339,0.5448339,0.69824684,0.69824684
QN9080x,What is the bit_offset of MR3S field from MCR register from CTIMER3 peripheral for QN908XC microcontroller?,11,24,12,24,12,0.6529156,0.6529156,0.83577025,0.83577025
QN9080x,What is the bit_width of MINOR_REV field from ID register from USART1 peripheral for QN908XC microcontroller?,4,8,8,8,8,0.7573589,0.7573589,0.7573589,0.7573589
QN9080x,What is the bit_offset of PA26_WAKEUP_EN field from PIO_WAKEUP_EN0 register from SYSCON peripheral for QN908XC microcontroller?,26,26,26,26,26,1.0,1.0,1.0,1.0
QN9080x,What is the size of TX_BUF register from PROP peripheral for QN908XC microcontroller?,32,2048,32,2048,32,0.61434174,0.61434174,0.9999999,0.9999999
QN9080x,What is the bit_offset of PLL48_ENREF field from RCO_RC_REF_OSC_CODE register from CALIB peripheral for QN908XC microcontroller?,24,0x0,0x0,0x0,0x0,0.17981979,0.17981979,0.17981979,0.17981979
QN9080x,What is the description of SCTMATCHREL[5] register from SCT0 peripheral for QN908XC microcontroller?,SCT match reload value register,SCT match reload registers 0 to 9 (REGMODEn bit: 0) 167,SCT5 Match Reload Value.,SCT match reload registers 0 to 9 (REGMODEn bit: 0) 167,SCT5 Match Reload Value.,0.8034642,0.8034642,0.84084046,0.84084046
QN9080x,What is the description of GPIOA peripheral for QN908XC microcontroller?,gpio,GPIOA,GPIOA,GPIOA,GPIOA,0.85010326,0.85010326,0.85010326,0.85010326
QN9080x,What is the description of SLVDMA field from SLVCTL register from I2C1 peripheral for QN908XC microcontroller?,Slave DMA enable.,"SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 31:10 RESERVED - read value is undefined, only zero should be written -","SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 0 the expected next operation in automatic mode is an I2C-bus write 1 the expected next operation in automatic mode is an I2C-bus read 31:10 RESERVED - read value is undefined, only zero should be written -","SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 31:10 RESERVED - read value is undefined, only zero should be written -","SLVDMA slave DMA enable 0 disabled; no DMA requests are issued for slave mode operation 1 enabled; DMA requests are issued for I2C-bus slave data transmission and reception 7:4 RESERVED - read value is undefined, only zero should be written - 8 AUTOACK automatic acknowledge.When this bit is set, it will cause an I2C-bus header which matches SLVADR0 and the direction set by AUTOMATCHREAD to be ACKed immediately; this is used with DMA to allow processing of the data without intervention. If this bit is cleared and a header matches SLVADR0, the behavior is controlled by AUTONACK in the SLVADR0 register: allowing NACK or interrupt 0 normal, non-automatic operation. If AUTONACK: 0, an SlvPending interrupt is generated when a matching address is received. If AUTONACK: 1, received addresses are NACKed (ignored) 1 a header with matching SLVADR0 and matching direction as set by AUTOMATCHREAD will be ACKed immediately, allowing the master to move on to the data bytes. The ACK will clear this bit. If the address matches SLVADR0, but the direction does not match AUTOMATCHREAD, the behavior will depend on the bit in the SLVADR0 register: if AUTONACK is set, then it will be Nacked; else if AUTONACK is clear, then a SlvPending interrupt is generated 9 AUTOMATCHREAD when AUTOACK is set, this bit controls whether it matches a read or write request on the next header with an address matching SLVADR0. Since DMA needs to be configured to match the transfer direction, the direction needs to be specified. This bit allows a direction to be chosen for the next operation 0 the expected next operation in automatic mode is an I2C-bus write 1 the expected next operation in automatic mode is an I2C-bus read 31:10 RESERVED - read value is undefined, only zero should be written -",0.5724694,0.5724694,0.5724694,0.5724694
QN9080x,What is the description of CGBYPASS field from CLK_CTRL register from SYSCON peripheral for QN908XC microcontroller?,"If it is 0, it can save CPU power in active mode",Clock bypass enable for CGBYPASS clock.,Clock Gating Bypass.,Clock bypass enable for CGBYPASS clock.,Clock Gating Bypass.,0.20230767,0.20230767,0.21867904,0.21867904
QN9080x,What is the description of FIFOINTENSET register from USART0 peripheral for QN908XC microcontroller?,FIFO interrupt enable set (enable) and read register.,FIFO interrupt enable set register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FIFO Interrupt Enable Set Register 0x00c) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FIFO interrupt enable set register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,FIFO Interrupt Enable Set Register 0x00c) bit description . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.73464334,0.73464334,0.7406663,0.7406663
QN9080x,What is the bit_width of PA27_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of PO_ALL_DONE_INT field from INT_RAW register from CALIB peripheral for QN908XC microcontroller?,RCO &amp; REF &amp; OSC &amp; Power on calibration all done interrupt. And signal of above interrupt,All Done Interrupt Status,PO_ALL_DONE_INT,All Done Interrupt Status,PO_ALL_DONE_INT,0.54560685,0.54560685,0.14387941,0.14387941
QN9080x,What is the address_offset of KVCO_HOP_CODE register from CALIB peripheral for QN908XC microcontroller?,0x2c,0x08,0x00000008,0x08,0x00000008,0.66397893,0.66397893,0.5659346,0.5659346
QN9080x,What is the bit_width of PA01_PULL field from PIO_PULL_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,2,1,1,1,1,0.80541563,0.80541563,0.80541563,0.80541563
QN9080x,What is the bit_width of WMF2_DSAMP_IDX field from HP_MODE_CTRL1 register from BLEDP peripheral for QN908XC microcontroller?,3,1 8,1,1 8,1,0.54372185,0.54372185,0.790561,0.790561
QN9080x,What is the bit_width of SLVQUAL0 field from SLVQUAL0 register from I2C0 peripheral for QN908XC microcontroller?,7,3,3,3,3,0.7255488,0.7255488,0.7255488,0.7255488
QN9080x,What is the description of PD_CLR_EN field from CTRL0 register from AGC peripheral for QN908XC microcontroller?,Force clear analog PD,PD_CLR_EN,PD_CLR_EN,PD_CLR_EN,PD_CLR_EN,0.37032187,0.37032187,0.37032187,0.37032187
QN9080x,What is the bit_offset of CORDIC_T0UN_IXOL_SRC field from CORDIC_T0UN_IXOL register from FSP peripheral for QN908XC microcontroller?,0,0x188,0x180,0x188,0x180,0.6384855,0.6384855,0.63750935,0.63750935
QN9080x,What is the description of MR0R field from MCR register from CTIMER0 peripheral for QN908XC microcontroller?,Reset on MR0: the TC will be reset if MR0 matches it. 0 = disabled. 1 = enabled.,"MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR",Mask for MR0R register from CTIMER0 peripheral for QN908XC microcontroller.,"MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR0R - Match Register 0 Reload Value, MR",Mask for MR0R register from CTIMER0 peripheral for QN908XC microcontroller.,0.28848892,0.28848892,0.3928204,0.3928204
QN9080x,What is the bit_width of INP field from DMA_ITRIG_INMUX[6] register from INPUTMUX peripheral for QN908XC microcontroller?,5,1,1,1,1,0.6379259,0.6379259,0.6379259,0.6379259
QN9080x,What is the description of FIR_DAT1_FX register from FSP peripheral for QN908XC microcontroller?,FIR channel 1 fix point data input &amp; output register,FIR channel 1 fixed-point data register (offset = 0x008) bit description,FIR channel 1 fixed-point data register,FIR channel 1 fixed-point data register (offset = 0x008) bit description,FIR channel 1 fixed-point data register,0.7537967,0.7537967,0.8607106,0.8607106
QN9080x,What is the address_offset of LN_SQRT_IXOL register from FSP peripheral for QN908XC microcontroller?,0x154,0x104,0x104,0x104,0x104,0.84263694,0.84263694,0.84263694,0.84263694
QN9080x,What is the bit_offset of SET_FC2_RST field from RST_SW_SET register from SYSCON peripheral for QN908XC microcontroller?,2,0x10,16,0x10,16,0.30776903,0.30776903,0.5123863,0.5123863
QN9080x,What is the description of SMART_WRITEH_EN field from SMART_CTRL register from FLASH peripheral for QN908XC microcontroller?,"It enable High 256KB Flash Smart program flow. When smart write is done, hardware automatically clear it",SMART_WRITEH_EN,Smart Write Enable High,SMART_WRITEH_EN,Smart Write Enable High,0.31461808,0.31461808,0.57446873,0.57446873
QN9080x,What is the bit_width of MR1S field from MCR register from CTIMER1 peripheral for QN908XC microcontroller?,1,16,1,16,1,0.4854614,0.4854614,1.0,1.0
QN9080x,What is the bit_offset of SET_FC1_RST field from RST_SW_SET register from SYSCON peripheral for QN908XC microcontroller?,1,0x10,15,0x10,15,0.39627868,0.39627868,0.48225844,0.48225844
QN9080x,What is the bit_width of PHY_RATE_WEN field from DF_ANTENNA_CTRL register from BLEDP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PA24_WAKEUP_EN field from PIO_WAKEUP_EN0 register from SYSCON peripheral for QN908XC microcontroller?,24,24,24,24,24,0.99999994,0.99999994,0.99999994,0.99999994
QN9080x,What is the description of SETCLR3 field from OUTPUTDIRCTRL register from SCT0 peripheral for QN908XC microcontroller?,Set/clear operation on output 3. Value 0x3 is reserved. Do not program this value.,SETCLR3,SETCLR3,SETCLR3,SETCLR3,0.41639215,0.41639215,0.41639215,0.41639215
QN9080x,What is the bit_offset of SET_FLASH_RST field from RST_SW_SET register from SYSCON peripheral for QN908XC microcontroller?,28,0x0,0x0,0x0,0x0,0.179971,0.179971,0.179971,0.179971
QN9080x,What is the bit_offset of TX_DLY_DIG1M field from CAL_DLY register from CALIB peripheral for QN908XC microcontroller?,8,28,12,28,12,0.6536318,0.6536318,0.75970125,0.75970125
QN9080x,What is the size of FIR_CFG_CH6 register from FSP peripheral for QN908XC microcontroller?,32,0x10,32,0x10,32,0.29422534,0.29422534,0.9999999,0.9999999
QN9080x,What is the description of AGC peripheral for QN908XC microcontroller?,agc,AGC,AGC,AGC,AGC,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PA12_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,12,12,12,12,12,1.0000001,1.0000001,1.0000001,1.0000001
QN9080x,What is the bit_offset of MR0I field from MCR register from CTIMER3 peripheral for QN908XC microcontroller?,0,20,0,20,0,0.5008252,0.5008252,1.0000001,1.0000001
QN9080x,What is the bit_width of TXBRKEN field from CTL register from USART0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of CRST field from TCR register from CTIMER0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of TRIGGER field from CTRL register from ADC peripheral for QN908XC microcontroller?,"Adc start trigger. 0 to 31 PA00 to PA31; 32 to 34 GPIOB0 to GPIOB2; 35, software trigger; 36, rng trigger; 56 to 59, timer 0 to timer 3; 60 to 63 pwm 0 to pwm 3",Trigger ADC conversion,Trigger Enable,Trigger ADC conversion,Trigger Enable,0.6060349,0.6060349,0.3419728,0.3419728
QN9080x,List all the fields of IST register from PINT peripheral for QN908XC microcontroller.,PSTAT,"INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, INT_EN, INT_ENCLR, INT_ENSET, INT_ENINV, INT_ENLOCK, INT_ENLOCKINV, INT_ENLOCKSET, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR","INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1","INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, INT_EN, INT_ENCLR, INT_ENSET, INT_ENINV, INT_ENLOCK, INT_ENLOCKINV, INT_ENLOCKSET, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR, INT_ENLOCKINVSET, INT_ENLOCKINVCLR","INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1",0.21253678,0.21253678,0.29542542,0.29542542
QN9080x,What is the bit_width of FAGC_INI_VAL field from RX_FRONT_END_CTRL2 register from BLEDP peripheral for QN908XC microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
QN9080x,What is the bit_width of TXERR field from FIFOINTENSET register from USART0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of CORDIC_T0UP_IXOX_SRC field from CORDIC_T0UP_IXOX register from FSP peripheral for QN908XC microcontroller?,16,15,15,15,15,0.8802326,0.8802326,0.8802326,0.8802326
QN9080x,List all the fields of CNT_VAL register from RTC peripheral for QN908XC microcontroller.,CNT,"CNT_VAL, CNT_VAL_S, CNT_VAL_NS, CNT_VAL_US, CNT_VAL_MS, CNT_VAL_SEC, CNT_VAL_MIN, CNT_VAL_HOUR, CNT_VAL_DAY, CNT_VAL_DOW, CNT_VAL_DOY, CNT_VAL_DOW_DOY, CNT_VAL_MON, CNT_VAL_YEAR, CNT_VAL_CENTURY, CNT_VAL_DEC, CNT_VAL_CENTURY_DEC, CNT_VAL_UNIX, CNT_VAL_UNIX_DEC, CNT_VAL_NANO, CNT_VAL_NANO_DEC, CNT_VAL_NANO_DEC_UNIX, CNT_VAL_NANO_DEC_UNIX_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_",CNT_VAL,"CNT_VAL, CNT_VAL_S, CNT_VAL_NS, CNT_VAL_US, CNT_VAL_MS, CNT_VAL_SEC, CNT_VAL_MIN, CNT_VAL_HOUR, CNT_VAL_DAY, CNT_VAL_DOW, CNT_VAL_DOY, CNT_VAL_DOW_DOY, CNT_VAL_MON, CNT_VAL_YEAR, CNT_VAL_CENTURY, CNT_VAL_DEC, CNT_VAL_CENTURY_DEC, CNT_VAL_UNIX, CNT_VAL_UNIX_DEC, CNT_VAL_NANO, CNT_VAL_NANO_DEC, CNT_VAL_NANO_DEC_UNIX, CNT_VAL_NANO_DEC_UNIX_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC_DEC, CNT_VAL_NANO_DEC_UNIX_DEC_CENTURY_DEC_DEC_DEC_",CNT_VAL,0.3657651,0.3657651,0.7597494,0.7597494
QN9080x,List all the registers of QDEC0 peripheral for QN908XC microcontroller.,"CTRL, SAMP_CTRL, SAMPLE, ACC, ACC_R, DB, DB_R, INT, INTEN, STAT","CTIMER0, CTIMER1, CTIMER2, CTIMER3, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, QDEC0, QDEC1, QDEC2, QDEC3, QDEC0_CTRL, QDEC1_CTRL, QDEC2_CTRL, QDEC3_CTRL, QDEC0_CFG, QDEC1_CFG, QDEC2_CFG, QDEC3_CFG, QDEC0_INI, QDEC1_INI, QDEC2_INI, QDEC3_INI, QDEC0_TOP, QDEC1_TOP, QDEC2_TOP, QDEC3_TOP, QDEC0_BOT, QDEC1_BOT, QDEC2_BOT, QDEC3_BOT, QDEC0_TOPBOT, QDEC1_TOPBOT, QDEC2_TOPBOT, QDEC3_TOPBOT, QDEC0_TOPBOT_EN, QDEC1_TOPBOT_EN, QDEC2_TOPBOT_EN, QDEC3_TOPBOT_EN, QDEC0_TOPBOT_CLR, QDEC1_TOPBOT_CLR, QDEC2_TOPBOT_CLR, QDEC3_TOPBOT_CLR, QDEC0_TOPBOT_SET, QDEC1_TOPBOT_SET, QDEC2_TOPBOT_SET, QDEC3_TOPBOT_SET, QDEC0_TOPBOT_TOG, QDEC1_TOPBOT_TOG, QDEC2_TOPBOT_TOG, QDEC3_TOPBOT_TOG, QDEC0_TOPBOT_TOG_EN, QDEC1_TOPBOT_TOG_EN, QDEC2_TOPBOT_TOG_EN, QDEC3_TOPBOT_TOG_EN, QDEC0_TOPBOT_TOG_CLR, QDEC1_TOPBOT_TOG_CLR, QDEC2_TOPBOT_TOG_CLR, QDEC3_TOPBOT_TOG_CLR, QDEC0_TOPBOT_TOG_SET, QDEC1_TOPBOT_TOG_SET, QDEC2_TOPBOT_TOG_SET, QDEC3_TOPBOT_TOG_SET, QDEC0_","CTIMER0, CTIMER1, CTIMER2, CTIMER3, QDEC0, QDEC1, QDEC2, QDEC3, QDEC0_CTRL, QDEC1_CTRL, QDEC2_CTRL, QDEC3_CTRL, QDEC0_CFG, QDEC1_CFG, QDEC2_CFG, QDEC3_CFG, QDEC0_STATUS, QDEC1_STATUS, QDEC2_STATUS, QDEC3_STATUS, QDEC0_INTERVAL, QDEC1_INTERVAL, QDEC2_INTERVAL, QDEC3_INTERVAL, QDEC0_PRESCALER, QDEC1_PRESCALER, QDEC2_PRESCALER, QDEC3_PRESCALER, QDEC0_PRESCALER_RELOAD, QDEC1_PRESCALER_RELOAD, QDEC2_PRESCALER_RELOAD, QDEC3_PRESCALER_RELOAD, QDEC0_PRESCALER_DIV, QDEC1_PRESCALER_DIV, QDEC2_PRESCALER_DIV, QDEC3_PRESCALER_DIV, QDEC0_PRESCALER_DIV_RELOAD, QDEC1_PRESCALER_DIV_RELOAD, QDEC2_PRESCALER_DIV_RELOAD, QDEC3_PRESCALER_DIV_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_VAL, QDEC2_PRESCALER_DIV_RELOAD_VAL, QDEC3_PRESCALER_DIV_RELOAD_VAL, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_","CTIMER0, CTIMER1, CTIMER2, CTIMER3, INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1, QDEC0, QDEC1, QDEC2, QDEC3, QDEC0_CTRL, QDEC1_CTRL, QDEC2_CTRL, QDEC3_CTRL, QDEC0_CFG, QDEC1_CFG, QDEC2_CFG, QDEC3_CFG, QDEC0_INI, QDEC1_INI, QDEC2_INI, QDEC3_INI, QDEC0_TOP, QDEC1_TOP, QDEC2_TOP, QDEC3_TOP, QDEC0_BOT, QDEC1_BOT, QDEC2_BOT, QDEC3_BOT, QDEC0_TOPBOT, QDEC1_TOPBOT, QDEC2_TOPBOT, QDEC3_TOPBOT, QDEC0_TOPBOT_EN, QDEC1_TOPBOT_EN, QDEC2_TOPBOT_EN, QDEC3_TOPBOT_EN, QDEC0_TOPBOT_CLR, QDEC1_TOPBOT_CLR, QDEC2_TOPBOT_CLR, QDEC3_TOPBOT_CLR, QDEC0_TOPBOT_SET, QDEC1_TOPBOT_SET, QDEC2_TOPBOT_SET, QDEC3_TOPBOT_SET, QDEC0_TOPBOT_TOG, QDEC1_TOPBOT_TOG, QDEC2_TOPBOT_TOG, QDEC3_TOPBOT_TOG, QDEC0_TOPBOT_TOG_EN, QDEC1_TOPBOT_TOG_EN, QDEC2_TOPBOT_TOG_EN, QDEC3_TOPBOT_TOG_EN, QDEC0_TOPBOT_TOG_CLR, QDEC1_TOPBOT_TOG_CLR, QDEC2_TOPBOT_TOG_CLR, QDEC3_TOPBOT_TOG_CLR, QDEC0_TOPBOT_TOG_SET, QDEC1_TOPBOT_TOG_SET, QDEC2_TOPBOT_TOG_SET, QDEC3_TOPBOT_TOG_SET, QDEC0_","CTIMER0, CTIMER1, CTIMER2, CTIMER3, QDEC0, QDEC1, QDEC2, QDEC3, QDEC0_CTRL, QDEC1_CTRL, QDEC2_CTRL, QDEC3_CTRL, QDEC0_CFG, QDEC1_CFG, QDEC2_CFG, QDEC3_CFG, QDEC0_STATUS, QDEC1_STATUS, QDEC2_STATUS, QDEC3_STATUS, QDEC0_INTERVAL, QDEC1_INTERVAL, QDEC2_INTERVAL, QDEC3_INTERVAL, QDEC0_PRESCALER, QDEC1_PRESCALER, QDEC2_PRESCALER, QDEC3_PRESCALER, QDEC0_PRESCALER_RELOAD, QDEC1_PRESCALER_RELOAD, QDEC2_PRESCALER_RELOAD, QDEC3_PRESCALER_RELOAD, QDEC0_PRESCALER_DIV, QDEC1_PRESCALER_DIV, QDEC2_PRESCALER_DIV, QDEC3_PRESCALER_DIV, QDEC0_PRESCALER_DIV_RELOAD, QDEC1_PRESCALER_DIV_RELOAD, QDEC2_PRESCALER_DIV_RELOAD, QDEC3_PRESCALER_DIV_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_VAL, QDEC2_PRESCALER_DIV_RELOAD_VAL, QDEC3_PRESCALER_DIV_RELOAD_VAL, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC1_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC2_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC3_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD, QDEC0_PRESCALER_DIV_RELOAD_VAL_RELOAD_VAL_RELOAD_VAL, QDEC1_PRESCALER_DIV_RELOAD_",0.5224313,0.5224313,0.45887357,0.45887357
QN9080x,What is the bit_width of PA17_WAKEUP_LVL field from PIO_WAKEUP_LVL0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of PA02_CAP_OE field from PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller?,PA02 output enable status captured by writing 1 to IO_CAP,PA02 Output Enable Status Bit 0 of PIO_0_CAP_OE0 Register 0 of SYSCON Peripheral.,PA02 Output Enable.,PA02 Output Enable Status Bit 0 of PIO_0_CAP_OE0 Register 0 of SYSCON Peripheral.,PA02 Output Enable.,0.6969532,0.6969532,0.7284754,0.7284754
QN9080x,What is the description of DATA field from DATA register from RNG peripheral for QN908XC microcontroller?,final random data read by SW,Random data output register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RNG output data register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Random data output register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,RNG output data register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,0.43720704,0.43720704,0.365761,0.365761
QN9080x,What is the description of RXLVL field from FIFOSTAT register from SPI0 peripheral for QN908XC microcontroller?,"Receive FIFO current level. A 0 means the RX FIFO is currently empty, and the RXFULL and RXNOTEMPTY flags will be 0. Other values tell how much data is actually in the RX FIFO at the point where the read occurs. If the RX FIFO is full, the RXFULL and RXNOTEMPTY flags will be 1.","RX FIFO level. The RX FIFO level is checked when a new piece of 0x0 data is received. This field is used only when RXLVLENA: 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode 0: generate an interrupt when the RX FIFO has one entry (is no longer empty) 1: generate an interrupt when the RX FIFO has two entries ... 15: generate an interrupt when the RX FIFO increases to 16 entries (has become full) read value is undefined, only zero should be written -",RX FIFO Level. The number of valid data entries in the RX FIFO.,"RX FIFO level. The RX FIFO level is checked when a new piece of 0x0 data is received. This field is used only when RXLVLENA: 1. If enabled to do so, the FIFO level can wake up the device just enough to perform DMA, then return to the reduced power mode 0: generate an interrupt when the RX FIFO has one entry (is no longer empty) 1: generate an interrupt when the RX FIFO has two entries ... 15: generate an interrupt when the RX FIFO increases to 16 entries (has become full) read value is undefined, only zero should be written -",RX FIFO Level. The number of valid data entries in the RX FIFO.,0.6648996,0.6648996,0.7322612,0.7322612
QN9080x,What is the description of TE_DONE_INT field from INT register from FSP peripheral for QN908XC microcontroller?,Transform engine done interrupt,TE_DONE Interrupt Enable,TE_DONE Interrupt Enable.,TE_DONE Interrupt Enable,TE_DONE Interrupt Enable.,0.58101577,0.58101577,0.59592885,0.59592885
QN9080x,What is the bit_width of CAPn_H field from SCTCAP[1] register from SCT0 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of START field from CTRL register from QDEC1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of SE_PWR field from SE_PWR register from FSP peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the bit_offset of TXLVL field from FIFOINTENCLR register from SPI1 peripheral for QN908XC microcontroller?,2,12,16,12,16,0.6423191,0.6423191,0.5123863,0.5123863
QN9080x,What is the description of MAJOR_REV field from ID register from I2C0 peripheral for QN908XC microcontroller?,"Major revision of module implementation, starting at 0. There may not be software compatibility between major revisions.","Major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions","MAJOR_REV major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions 15:12 MINOR_REV minor revision of module implementation, starting at 0. Software compatibility is expected between minor revisions 31:16 ID unique module identifier for this IP block 0xE020","Major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions","MAJOR_REV major revision of module implementation, starting at 0. There may not be software - compatibility between major revisions 15:12 MINOR_REV minor revision of module implementation, starting at 0. Software compatibility is expected between minor revisions 31:16 ID unique module identifier for this IP block 0xE020",0.9774565,0.9774565,0.77979386,0.77979386
QN9080x,What is the description of STAT register from I2C1 peripheral for QN908XC microcontroller?,"Status register for Master, Slave, and Monitor functions.","I2C-bus status register for master, slave, and monitor functions",STAT - I2C-bus status register,"I2C-bus status register for master, slave, and monitor functions",STAT - I2C-bus status register,0.7746839,0.7746839,0.54904217,0.54904217
QN9080x,What is the description of RX_VCO_AMP field from VCOA_KVCO2M_CODE register from CALIB peripheral for QN908XC microcontroller?,VCO RX amplitude calibration output code,RX VCO Amplitude.,RX VCO Amplitude Code.,RX VCO Amplitude.,RX VCO Amplitude Code.,0.6870869,0.6870869,0.79496855,0.79496855
QN9080x,What is the address_offset of PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,0x810,0x810,0x810,0x810,0x810,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of CORDIC_T0UP_IXOL_SRC field from CORDIC_T0UP_IXOL register from FSP peripheral for QN908XC microcontroller?,0,0x164,0x00000000,0x164,0x00000000,0.5585313,0.5585313,0.58084786,0.58084786
QN9080x,What is the description of OSC_FSM field from STATUS register from CALIB peripheral for QN908XC microcontroller?,OSC FSM,OSC FSM state machine status.,OSC FSM State.,OSC FSM state machine status.,OSC FSM State.,0.7588512,0.7588512,0.88133276,0.88133276
QN9080x,What is the description of MR1INT field from IR register from CTIMER3 peripheral for QN908XC microcontroller?,Interrupt flag for match channel 1.,MR1 Interrupt Enable,Mask bit 1 Interrupt.,MR1 Interrupt Enable,Mask bit 1 Interrupt.,0.45014173,0.45014173,0.58146596,0.58146596
QN9080x,What is the address_offset of INTPOLSET register from GPIOB peripheral for QN908XC microcontroller?,0x30,0x104,0x104,0x104,0x104,0.7074725,0.7074725,0.7074725,0.7074725
QN9080x,What is the bit_offset of RXSSEL0_N field from FIFORDNOPOP register from SPI1 peripheral for QN908XC microcontroller?,16,0x00000001,16,0x00000001,16,0.18847227,0.18847227,1.0,1.0
QN9080x,What is the description of PRE_H field from CTRL register from SCT0 peripheral for QN908XC microcontroller?,Specifies the factor by which the SCT clock is prescaled to produce the H counter clock. The counter clock is clocked at the rate of the SCT clock divided by PRELH+1. Clear the counter (by writing a 1 to the CLRCTR bit) whenever changing the PRE value.,PRE_HIGH_EV_PRESCALE_VALUE,PRE_H.,PRE_HIGH_EV_PRESCALE_VALUE,PRE_H.,0.44497067,0.44497067,0.34370375,0.34370375
QN9080x,What is the bit_width of CORDIC_T1UP_ILOX_SRC field from CORDIC_T1UP_ILOX register from FSP peripheral for QN908XC microcontroller?,16,15,15,15,15,0.8802326,0.8802326,0.8802326,0.8802326
QN9080x,What is the description of PA04_32K_OE field from PIO_WAKEUP_EN1 register from SYSCON peripheral for QN908XC microcontroller?,32K clock output enable. When this bit is set to 1 PA04 will output 32k clock. At this time PIN_CTRL register is not effective to control this IO's function.,32K_OE for PA04 as Wakeup Source,32K_OE for PA04.,32K_OE for PA04 as Wakeup Source,32K_OE for PA04.,0.44091874,0.44091874,0.4378359,0.4378359
QN9080x,What is the bit_offset of OSC_FSM field from STATUS register from CALIB peripheral for QN908XC microcontroller?,24,0x00000002,0x00000002,0x00000002,0x00000002,0.19893432,0.19893432,0.19893432,0.19893432
QN9080x,What is the description of SCAN_INTV field from CFG[0] register from ADC peripheral for QN908XC microcontroller?,Interval when switching ADC source; 2/4/8/16/32/64/128/256 clock cycle.,Scan interval select,Scan interval.,Scan interval select,Scan interval.,0.32903722,0.32903722,0.44792512,0.44792512
QN9080x,What is the description of PSTAT field from IST register from PINT peripheral for QN908XC microcontroller?,"Pin interrupt status. Bit n returns the status, clears the edge interrupt, or inverts the active level of the pin selected in PINTSELn. Read 0: interrupt is not being requested for this interrupt pin. Write 0: no operation. Read 1: interrupt is being requested for this interrupt pin. Write 1 (edge-sensitive): clear rising- and falling-edge detection for this pin. Write 1 (level-sensitive): switch the active level for this pin (in the IENF register).",Pin interrupt status register (offset = 0x24) bit description,PSTAT,Pin interrupt status register (offset = 0x24) bit description,PSTAT,0.6276022,0.6276022,0.042113993,0.042113993
QN9080x,What is the description of PA09_PULL field from PIO_PULL_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA09 pull control register,Pull control for PIO0_9 pin.,PA09 pull control register,Pull control for PIO0_9 pin.,PA09 pull control register,0.7032289,0.7032289,1.0,1.0
QN9080x,What is the description of BOR_EN field from ANA_EN register from SYSCON peripheral for QN908XC microcontroller?,Enable browned reset detector,"Clock is enabled, 0 indicates that clock is disabled",BOR Enable.,"Clock is enabled, 0 indicates that clock is disabled",BOR Enable.,0.23148789,0.23148789,0.2928636,0.2928636
QN9080x,What is the description of EM3 field from EMR register from CTIMER2 peripheral for QN908XC microcontroller?,"External Match 3. This bit reflects the state of output MAT3, whether or not this output is connected to a pin. When a match occurs between the TC and MR3, this bit can either toggle, go LOW, go HIGH, or do nothing, as selected by MR[11:10]. This bit is driven to the MAT pins if the match function is selected via IOCON. 0 = LOW. 1 = HIGH.",PWM mode enable for channel3.,0 128,PWM mode enable for channel3.,0 128,0.30481046,0.30481046,0.16279961,0.16279961
QN9080x,List all the fields of ANT_PDU_DATA7 register from BLEDP peripheral for QN908XC microcontroller.,PDU_DATA7,"0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0: PDU_DATA7, 1: PDU_DATA6, 2: PDU_DATA5, 3: PDU_DATA4, 4: PDU_DATA3, 5: PDU_DATA2, 6: PDU_DATA1, 7: PDU_DATA0, 8: PDU_LEN, 9: PDU_TYPE, 10: PDU_ADDR, 11: PDU_ADDR_LEN, 12: PDU_ADDR_TYPE, 13: PDU_ADDR_MODE, 14: PDU_ADDR_RSSI, 15: PDU_ADDR_CRC, 16: PDU_ADDR_RX_TIMEOUT, 17: PDU_ADDR_RX_ABORT, 18: PDU_ADDR_RX_ABORT_TIMEOUT, 19: PDU_ADDR_RX_ABORT_CRC, 20: PDU_ADDR_RX_ABORT_RSSI, 21: PDU_ADDR_RX_ABORT_RSSI_TIMEOUT, 22: PDU_ADDR_RX_ABORT_RSSI_CRC, 23: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT, 24: PDU_ADDR_RX_ABORT_RSSI_RSSI_CRC, 25: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC, 26: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI, 27: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT, 28: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_CRC, 29: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI, 30: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT, 31: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_CRC, 32: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI, 33: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI_TIMEOUT, 34: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI_TIME","0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000, 0x00000000,","0: PDU_DATA7, 1: PDU_DATA6, 2: PDU_DATA5, 3: PDU_DATA4, 4: PDU_DATA3, 5: PDU_DATA2, 6: PDU_DATA1, 7: PDU_DATA0, 8: PDU_LEN, 9: PDU_TYPE, 10: PDU_ADDR, 11: PDU_ADDR_LEN, 12: PDU_ADDR_TYPE, 13: PDU_ADDR_MODE, 14: PDU_ADDR_RSSI, 15: PDU_ADDR_CRC, 16: PDU_ADDR_RX_TIMEOUT, 17: PDU_ADDR_RX_ABORT, 18: PDU_ADDR_RX_ABORT_TIMEOUT, 19: PDU_ADDR_RX_ABORT_CRC, 20: PDU_ADDR_RX_ABORT_RSSI, 21: PDU_ADDR_RX_ABORT_RSSI_TIMEOUT, 22: PDU_ADDR_RX_ABORT_RSSI_CRC, 23: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT, 24: PDU_ADDR_RX_ABORT_RSSI_RSSI_CRC, 25: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC, 26: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI, 27: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT, 28: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_CRC, 29: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI, 30: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT, 31: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_CRC, 32: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI, 33: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI_TIMEOUT, 34: PDU_ADDR_RX_ABORT_RSSI_RSSI_TIMEOUT_CRC_RSSI_TIMEOUT_RSSI_TIMEOUT_RSSI_TIME",0.20965865,0.20965865,0.5450251,0.5450251
QN9080x,What is the bit_width of CRC_ERROR field from BLE_DP_STATUS2 register from BLEDP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PB02_PULL field from PIO_PULL_CFG2 register from SYSCON peripheral for QN908XC microcontroller?,4,0x808,20,0x808,20,0.3325298,0.3325298,0.5678148,0.5678148
QN9080x,What is the description of EMC2 field from EMR register from CTIMER1 peripheral for QN908XC microcontroller?,External Match Control 2. Determines the functionality of External Match 2.,EMC2 input/output select.,EMC2.,EMC2 input/output select.,EMC2.,0.32070068,0.32070068,0.31896943,0.31896943
QN9080x,What is the bit_width of MR0S field from MCR register from CTIMER2 peripheral for QN908XC microcontroller?,1,1,2,1,2,1.0,1.0,0.80541563,0.80541563
QN9080x,What is the bit_width of PPF_DCCAL_Q field from DC_CODE register from CALIB peripheral for QN908XC microcontroller?,6,1,1,1,1,0.65244377,0.65244377,0.65244377,0.65244377
QN9080x,What is the description of CAPn_L field from SCTCAP[3] register from SCT0 peripheral for QN908XC microcontroller?,"When UNIFY = 0, read the 16-bit counter value at which this register was last captured. When UNIFY = 1, read the lower 16 bits of the 32-bit value at which this register was last captured.",CAPn_L - SCT capture registers 0 to 9 (CAPn_L bit: 0) 166,Capture Value Low.,CAPn_L - SCT capture registers 0 to 9 (CAPn_L bit: 0) 166,Capture Value Low.,0.49783537,0.49783537,0.22612563,0.22612563
QN9080x,What is the size of SCTMATCHREL[5] register from SCT0 peripheral for QN908XC microcontroller?,32,166,16,166,16,0.5448339,0.5448339,0.69824684,0.69824684
QN9080x,What is the description of PPF_IQSW field from PLL48_PPF register from CALIB peripheral for QN908XC microcontroller?,no description available,IQ Switching Enable.,IQ Switch Enable.,IQ Switching Enable.,IQ Switch Enable.,0.05081116,0.05081116,0.11598742,0.11598742
QN9080x,What is the description of PPF_DCCAL2_CFG_Q field from DC_CFG register from CALIB peripheral for QN908XC microcontroller?,Power on DC calibration q code configured,DCCAL2 Configuration 2,DCCAL2 Configuration 2.5.28,DCCAL2 Configuration 2,DCCAL2 Configuration 2.5.28,0.36524615,0.36524615,0.35947046,0.35947046
QN9080x,What is the description of INTSTATUS field from INTSTATUS register from GPIOA peripheral for QN908XC microcontroller?,interrupt status,SPI status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO Interrupt Status.,SPI status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,GPIO Interrupt Status.,0.23892039,0.23892039,0.8299553,0.8299553
QN9080x,List all the fields of SCTCAP[5] register from SCT0 peripheral for QN908XC microcontroller.,"CAPn_L, CAPn_H","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP","MATCHREL5, MATCHREL6, MATCHREL7, MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCHREL107, MATCHREL108, MATCHREL109, MATCHREL110, MATCHREL111, MATCHREL112, MATCHREL","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP","MATCHREL5, MATCHREL6, MATCHREL7, MATCHREL8, MATCHREL9, MATCHREL10, MATCHREL11, MATCHREL12, MATCHREL13, MATCHREL14, MATCHREL15, MATCHREL16, MATCHREL17, MATCHREL18, MATCHREL19, MATCHREL20, MATCHREL21, MATCHREL22, MATCHREL23, MATCHREL24, MATCHREL25, MATCHREL26, MATCHREL27, MATCHREL28, MATCHREL29, MATCHREL30, MATCHREL31, MATCHREL32, MATCHREL33, MATCHREL34, MATCHREL35, MATCHREL36, MATCHREL37, MATCHREL38, MATCHREL39, MATCHREL40, MATCHREL41, MATCHREL42, MATCHREL43, MATCHREL44, MATCHREL45, MATCHREL46, MATCHREL47, MATCHREL48, MATCHREL49, MATCHREL50, MATCHREL51, MATCHREL52, MATCHREL53, MATCHREL54, MATCHREL55, MATCHREL56, MATCHREL57, MATCHREL58, MATCHREL59, MATCHREL60, MATCHREL61, MATCHREL62, MATCHREL63, MATCHREL64, MATCHREL65, MATCHREL66, MATCHREL67, MATCHREL68, MATCHREL69, MATCHREL70, MATCHREL71, MATCHREL72, MATCHREL73, MATCHREL74, MATCHREL75, MATCHREL76, MATCHREL77, MATCHREL78, MATCHREL79, MATCHREL80, MATCHREL81, MATCHREL82, MATCHREL83, MATCHREL84, MATCHREL85, MATCHREL86, MATCHREL87, MATCHREL88, MATCHREL89, MATCHREL90, MATCHREL91, MATCHREL92, MATCHREL93, MATCHREL94, MATCHREL95, MATCHREL96, MATCHREL97, MATCHREL98, MATCHREL99, MATCHREL100, MATCHREL101, MATCHREL102, MATCHREL103, MATCHREL104, MATCHREL105, MATCHREL106, MATCHREL107, MATCHREL108, MATCHREL109, MATCHREL110, MATCHREL111, MATCHREL112, MATCHREL",0.45908755,0.45908755,0.23785466,0.23785466
QN9080x,What is the description of SEL_PMATCH field from PMCTRL register from PINT peripheral for QN908XC microcontroller?,Specifies whether the 8 pin interrupts are controlled by the pin interrupt function or by the pattern match function.,Pattern match bit slice configuration register (offset = 0x30) bit description …continued,Select Pattern Match for Pattern Match Interrupt Generation.,Pattern match bit slice configuration register (offset = 0x30) bit description …continued,Select Pattern Match for Pattern Match Interrupt Generation.,0.41527298,0.41527298,0.59919196,0.59919196
QN9080x,What is the description of PIO_CAP_OE1 register from SYSCON peripheral for QN908XC microcontroller?,pin output enable status register 1 while captured by writing 1 to IO_CAP,PIN output enable status register 1,PIO_CAP_OE1 - Pin Captured Output Enable Status register 1,PIN output enable status register 1,PIO_CAP_OE1 - Pin Captured Output Enable Status register 1,0.83048487,0.83048487,0.8173789,0.8173789
QN9080x,What is the bit_width of RX_BUF field from RX_BUF register from PROP peripheral for QN908XC microcontroller?,8,16,16,16,16,0.70901346,0.70901346,0.70901346,0.70901346
QN9080x,What is the bit_width of PERSEL field from PSELID register from FLEXCOMM2 peripheral for QN908XC microcontroller?,3,12,16,12,16,0.65279293,0.65279293,0.54234654,0.54234654
QN9080x,List all the fields of MCR register from CTIMER2 peripheral for QN908XC microcontroller.,"MR0I, MR0R, MR0S, MR1I, MR1R, MR1S, MR2I, MR2R, MR2S, MR3I, MR3R, MR3S","EVSYSSEL, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF,","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP","EVSYSSEL, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF, PRSEN, PRSSEL, HYST, RISEPRSSEL, FALLPRSSEL, STOP, RUNNING, RESFALL, RESRISE, PRSCONF,","CAP0, CAP1, CAP2, CAP3, CAP4, CAP5, CAP6, CAP7, CAP8, CAP9, CAP10, CAP11, CAP12, CAP13, CAP14, CAP15, CAP16, CAP17, CAP18, CAP19, CAP20, CAP21, CAP22, CAP23, CAP24, CAP25, CAP26, CAP27, CAP28, CAP29, CAP30, CAP31, CAP32, CAP33, CAP34, CAP35, CAP36, CAP37, CAP38, CAP39, CAP40, CAP41, CAP42, CAP43, CAP44, CAP45, CAP46, CAP47, CAP48, CAP49, CAP50, CAP51, CAP52, CAP53, CAP54, CAP55, CAP56, CAP57, CAP58, CAP59, CAP60, CAP61, CAP62, CAP63, CAP64, CAP65, CAP66, CAP67, CAP68, CAP69, CAP70, CAP71, CAP72, CAP73, CAP74, CAP75, CAP76, CAP77, CAP78, CAP79, CAP80, CAP81, CAP82, CAP83, CAP84, CAP85, CAP86, CAP87, CAP88, CAP89, CAP90, CAP91, CAP92, CAP93, CAP94, CAP95, CAP96, CAP97, CAP98, CAP99, CAP100, CAP101, CAP102, CAP103, CAP104, CAP105, CAP106, CAP107, CAP108, CAP109, CAP110, CAP111, CAP112, CAP113, CAP114, CAP115, CAP116, CAP117, CAP118, CAP119, CAP120, CAP121, CAP122, CAP123, CAP124, CAP125, CAP126, CAP127, CAP128, CAP129, CAP130, CAP131, CAP132, CAP133, CAP134, CAP135, CAP136, CAP137, CAP138, CAP139, CAP140, CAP141, CAP142, CAP143, CAP144, CAP145, CAP",0.35340175,0.35340175,0.3336566,0.3336566
QN9080x,What is the bit_width of MINOR_REV field from ID register from USART0 peripheral for QN908XC microcontroller?,4,8,8,8,8,0.7573589,0.7573589,0.7573589,0.7573589
QN9080x,What is the bit_width of MR2INT field from IR register from CTIMER2 peripheral for QN908XC microcontroller?,1,16,16,16,16,0.4854614,0.4854614,0.4854614,0.4854614
QN9080x,What is the address_offset of DMA_ITRIG_INMUX[5] register from INPUTMUX peripheral for QN908XC microcontroller?,0x214,0x108,0x100,0x108,0x100,0.75492245,0.75492245,0.6754663,0.6754663
QN9080x,What is the size of ACC_R register from QDEC0 peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the bit_offset of FLSH_DIS field from PMU_CTRL2 register from SYSCON peripheral for QN908XC microcontroller?,29,0x10,12,0x10,12,0.2316275,0.2316275,0.5209204,0.5209204
QN9080x,What is the description of ACC_OF_INTEN field from INTEN register from QDEC1 peripheral for QN908XC microcontroller?,normal sample overflow interrupt enable,Enable Acceleration Overflow Interrupt.,ACC_OF interrupt enable.,Enable Acceleration Overflow Interrupt.,ACC_OF interrupt enable.,0.6723248,0.6723248,0.56471825,0.56471825
QN9080x,What is the bit_offset of SLVQUAL0 field from SLVQUAL0 register from I2C0 peripheral for QN908XC microcontroller?,1,0x10,0x10,0x10,0x10,0.39627868,0.39627868,0.39627868,0.39627868
QN9080x,What is the bit_offset of ENABLE field from CTRL0 register from CS peripheral for QN908XC microcontroller?,0,0x0,0x0,0x0,0x0,0.7222648,0.7222648,0.7222648,0.7222648
QN9080x,What is the address_offset of SEC register from RTC peripheral for QN908XC microcontroller?,0x8,0x0,0x0,0x0,0x0,0.8276099,0.8276099,0.8276099,0.8276099
QN9080x,What is the bit_offset of PA29_CAP_OE field from PIO_CAP_OE0 register from SYSCON peripheral for QN908XC microcontroller?,29,29,29,29,29,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of ACMP0_REF field from ANA_EN register from SYSCON peripheral for QN908XC microcontroller?,4,1,1,1,1,0.768664,0.768664,0.768664,0.768664
QN9080x,What is the bit_width of PA02_IE field from PIO_IE_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the size of ERR_INFOL3 register from FLASH peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the bit_offset of AUTOBAUD field from CTL register from USART1 peripheral for QN908XC microcontroller?,16,16,16,16,16,1.0,1.0,1.0,1.0
QN9080x,What is the bit_width of RXNOISEINT field from INTSTAT register from USART0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the size of MR[1] register from CTIMER3 peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the address_offset of FIR_CFG_CH1 register from FSP peripheral for QN908XC microcontroller?,0xa4,0x0A4,0x0A4,0x0A4,0x0A4,0.80805326,0.80805326,0.80805326,0.80805326
QN9080x,What is the bit_offset of ENABLETX field from FIFOCFG register from SPI0 peripheral for QN908XC microcontroller?,0,0x01,0,0x01,0,0.666072,0.666072,1.0000001,1.0000001
QN9080x,List all the fields of SYS_MODE_CTRL register from SYSCON peripheral for QN908XC microcontroller.,"REMAP, LOCKUP_EN, XTAL_RDY, XTAL32K_RDY, PLL48M_RDY, OSC32M_RDY, BG_RDY, BOOT_MODE","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1]","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1]","INI_RD_EN, ERASE_CTRL, ERASE_TIME, TIME_CTRL, SMART_CTRL, INT_EN, INT_STAT, INT_CLR, LOCK_STAT_0, LOCK_STAT_1, LOCK_STAT_2, LOCK_STAT_3, LOCK_STAT_4, LOCK_STAT_5, LOCK_STAT_6, LOCK_STAT_7, LOCK_STAT_8, STATUS1, ERR_INFOL1, ERR_INFOL2, ERR_INFOL3, ERR_INFOH1",0.46276736,0.46276736,0.4649842,0.4649842
QN9080x,What is the bit_width of FPU1_DOUT_OV_INT field from INT register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of CFG register from SPI1 peripheral for QN908XC microcontroller?,SPI Configuration register,SIN-WAVE CONFIGURATION REGISTER 1,SIN-Wave Configuration Register 1,SIN-WAVE CONFIGURATION REGISTER 1,SIN-Wave Configuration Register 1,0.4632721,0.4632721,0.4632721,0.4632721
QN9080x,What is the description of PA14_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA14 drive strength register,PA14 drive strength register,PA14 Drive Strength 0 Register,PA14 drive strength register,PA14 Drive Strength 0 Register,1.0,1.0,0.9545263,0.9545263
QN9080x,What is the size of TE_CTRL register from FSP peripheral for QN908XC microcontroller?,32,0x10,0x10,0x10,0x10,0.29422534,0.29422534,0.29422534,0.29422534
QN9080x,List all the fields of CAL register from RTC peripheral for QN908XC microcontroller.,"PPM, DIR","CAL, CAL_RTCPINS, CAL_RTCOUT0, CAL_RTCOUT1, CAL_RTCOUT2, CAL_RTCOUT3, CAL_RTCOUT4, CAL_RTCOUT5, CAL_RTCOUT6, CAL_RTCOUT7, CAL_RTCOUT8, CAL_RTCOUT9, CAL_RTCOUT10, CAL_RTCOUT11, CAL_RTCOUT12, CAL_RTCOUT13, CAL_RTCOUT14, CAL_RTCOUT15, CAL_RTCOUT16, CAL_RTCOUT17, CAL_RTCOUT18, CAL_RTCOUT19, CAL_RTCOUT20, CAL_RTCOUT21, CAL_RTCOUT22, CAL_RTCOUT23, CAL_RTCOUT24, CAL_RTCOUT25, CAL_RTCOUT26, CAL_RTCOUT27, CAL_RTCOUT28, CAL_RTCOUT29, CAL_RTCOUT30, CAL_RTCOUT31, CAL_RTCOUT32, CAL_RTCOUT33, CAL_RTCOUT34, CAL_RTCOUT35, CAL_RTCOUT36, CAL_RTCOUT37, CAL_RTCOUT38, CAL_RTCOUT39, CAL_RTCOUT40, CAL_RTCOUT41, CAL_RTCOUT42, CAL_RTCOUT43, CAL_RTCOUT44, CAL_RTCOUT45, CAL_RTCOUT46, CAL_RTCOUT47, CAL_RTCOUT48, CAL_RTCOUT49, CAL_RTCOUT50, CAL_RTCOUT51, CAL_RTCOUT52, CAL_RTCOUT53, CAL_RTCOUT54, CAL_RTCOUT55, CAL_RTCOUT56, CAL_RTCOUT57, CAL_RTCOUT58, CAL_RTCOUT59, CAL_RTCOUT60, CAL_RTCOUT61, CAL_RTCOUT62, CAL_RTCOUT63, CAL_RTCOUT64, CAL_RTCOUT65, CAL_RTCOUT66, CAL_RTCOUT67, CAL_RTCOUT68, CAL_RTCOUT69, CAL_RTCOUT70, CAL_RTCOUT71, CAL_RTCOUT72, CAL_RTCOUT73, CAL_RTCOUT74, CAL_RTCOUT75, CAL_RTCOUT76, CAL_RTCOUT77, CAL_RTCOUT78, CAL_RTCOUT79, CAL_RTCOUT80, CAL_RTCOUT81, CAL_RTCOUT82, CAL_RTCOUT83, CAL_RTCOUT84, CAL","CAL, CAL_EN, CAL_EN_SET, CAL_EN_CLR, CAL_EN_TGL, CAL_EN_TGL_SET, CAL_EN_TGL_CLR, CAL_EN_TGL_TGL, CAL_EN_TGL_TGL_SET, CAL_EN_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_T","CAL, CAL_RTCPINS, CAL_RTCOUT0, CAL_RTCOUT1, CAL_RTCOUT2, CAL_RTCOUT3, CAL_RTCOUT4, CAL_RTCOUT5, CAL_RTCOUT6, CAL_RTCOUT7, CAL_RTCOUT8, CAL_RTCOUT9, CAL_RTCOUT10, CAL_RTCOUT11, CAL_RTCOUT12, CAL_RTCOUT13, CAL_RTCOUT14, CAL_RTCOUT15, CAL_RTCOUT16, CAL_RTCOUT17, CAL_RTCOUT18, CAL_RTCOUT19, CAL_RTCOUT20, CAL_RTCOUT21, CAL_RTCOUT22, CAL_RTCOUT23, CAL_RTCOUT24, CAL_RTCOUT25, CAL_RTCOUT26, CAL_RTCOUT27, CAL_RTCOUT28, CAL_RTCOUT29, CAL_RTCOUT30, CAL_RTCOUT31, CAL_RTCOUT32, CAL_RTCOUT33, CAL_RTCOUT34, CAL_RTCOUT35, CAL_RTCOUT36, CAL_RTCOUT37, CAL_RTCOUT38, CAL_RTCOUT39, CAL_RTCOUT40, CAL_RTCOUT41, CAL_RTCOUT42, CAL_RTCOUT43, CAL_RTCOUT44, CAL_RTCOUT45, CAL_RTCOUT46, CAL_RTCOUT47, CAL_RTCOUT48, CAL_RTCOUT49, CAL_RTCOUT50, CAL_RTCOUT51, CAL_RTCOUT52, CAL_RTCOUT53, CAL_RTCOUT54, CAL_RTCOUT55, CAL_RTCOUT56, CAL_RTCOUT57, CAL_RTCOUT58, CAL_RTCOUT59, CAL_RTCOUT60, CAL_RTCOUT61, CAL_RTCOUT62, CAL_RTCOUT63, CAL_RTCOUT64, CAL_RTCOUT65, CAL_RTCOUT66, CAL_RTCOUT67, CAL_RTCOUT68, CAL_RTCOUT69, CAL_RTCOUT70, CAL_RTCOUT71, CAL_RTCOUT72, CAL_RTCOUT73, CAL_RTCOUT74, CAL_RTCOUT75, CAL_RTCOUT76, CAL_RTCOUT77, CAL_RTCOUT78, CAL_RTCOUT79, CAL_RTCOUT80, CAL_RTCOUT81, CAL_RTCOUT82, CAL_RTCOUT83, CAL_RTCOUT84, CAL","CAL, CAL_EN, CAL_EN_SET, CAL_EN_CLR, CAL_EN_TGL, CAL_EN_TGL_SET, CAL_EN_TGL_CLR, CAL_EN_TGL_TGL, CAL_EN_TGL_TGL_SET, CAL_EN_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_SET, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_CLR, CAL_EN_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL_TGL, CAL_EN_TGL_TGL_T",0.14307347,0.14307347,0.17906961,0.17906961
QN9080x,What is the description of PA09_WAKEUP_LVL field from PIO_WAKEUP_LVL0 register from SYSCON peripheral for QN908XC microcontroller?,Control the wake up polarity of PA09 in sleep mode.,0x0 can re he wake up po arity 0 2A09 in sleep mode,PA09_WAKEUP_LVL RW,0x0 can re he wake up po arity 0 2A09 in sleep mode,PA09_WAKEUP_LVL RW,0.5668416,0.5668416,0.6632476,0.6632476
QN9080x,What is the bit_width of SIN5 field from INPUT register from SCT0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of DC_2NDCAL_DIS field from DC_CFG register from CALIB peripheral for QN908XC microcontroller?,DC calibration disable,"DC_2NDCAL_DIS WOO 0x0 write 1 to disable 2nd calibration clock, no effect when 0 is written read the register to know the status of clock, 1 indicates that clock is enabled, 0 indicates that clock is disabled",DC_2NDCAL_DISABLE,"DC_2NDCAL_DIS WOO 0x0 write 1 to disable 2nd calibration clock, no effect when 0 is written read the register to know the status of clock, 1 indicates that clock is enabled, 0 indicates that clock is disabled",DC_2NDCAL_DISABLE,0.63366574,0.63366574,0.5989839,0.5989839
QN9080x,What is the description of DATA_FORMAT field from CTRL register from ADC peripheral for QN908XC microcontroller?,"Data output format. When DATA_FORMAT ==0, When CH_IDX_EN ==0, the ADC_DATA[31:0] is adc data, signed data, 31 bit frac. When CH_IDX_EN ==1, the ADC_DATA[4:0] is channel output, {ADC_DATA[31:5],5'h0} is adc data, signed data, 31 bit frac. When DATA_FORMAT ==1, When CH_IDX_EN ==0, the ADC_DATA[22:0] is adc data, signed data, 22 bit frac. When CH_IDX_EN ==1, the ADC_DATA[31:27] is channel output, ADC_DATA[22:0] is adc data, signed data, 22 bit frac.",Output data format,"DATA_FORMAT CH_IDX_EN ADC_OUTPUT[31:0] 1 1 ADC_OUTPUT[31:27]: CH_IDX[4:0], ADC_OUTPUT[27:23] is signed extension of ADC_DATA[22], ADC_OUTPUT[22:0]: ADC_OUTPUT[22:0] ADC_OUTPUT[8:0]: 0x000 0 1 ADC_OUTPUT[31:9]: ADC_OUTPUT[22:0], ADC_OUTPUT[8:5]: 0x0, ADC_OUTPUT[4:0]: CH_IDX[4:0]",Output data format,"DATA_FORMAT CH_IDX_EN ADC_OUTPUT[31:0] 1 1 ADC_OUTPUT[31:27]: CH_IDX[4:0], ADC_OUTPUT[27:23] is signed extension of ADC_DATA[22], ADC_OUTPUT[22:0]: ADC_OUTPUT[22:0] ADC_OUTPUT[8:0]: 0x000 0 1 ADC_OUTPUT[31:9]: ADC_OUTPUT[22:0], ADC_OUTPUT[8:5]: 0x0, ADC_OUTPUT[4:0]: CH_IDX[4:0]",0.45624515,0.45624515,0.80040824,0.80040824
QN9080x,What is the bit_offset of CAPCONn_L field from SCTCAPCTRL[2] register from SCT0 peripheral for QN908XC microcontroller?,0,0x10),12,0x10),12,0.62044656,0.62044656,0.43830746,0.43830746
QN9080x,What is the description of INP field from DMA_ITRIG_INMUX[15] register from INPUTMUX peripheral for QN908XC microcontroller?,Trigger input number (decimal value) for DMA channel n (n = 0 to 21). 0 = ADC0 Sequence A interrupt 1 = ADC0 Sequence B interrupt 2 = SCT0 DMA request 0 3 = SCT0 DMA request 1 4 = Timer CT32B0 Match 0 5 = Timer CT32B0 Match 1 6 = Timer CT32B1 Match 0 7 = Timer CT32B2 Match 0 8 = Timer CT32B2 Match 1 9 = Timer CT32B3 Match 0 10 = Timer CT32B4 Match 0 11 = Timer CT32B4 Match 1 12 = Pin interrupt 0 13 = Pin interrupt 1 14 = Pin interrupt 2 15 = Pin interrupt 3 16 = DMA output trigger mux 0 17 = DMA output trigger mux 1 18 = DMA output trigger mux 2 19 = DMA output trigger mux 3,DMA trigger input 15 multiplexing,DMA0 Trigger Input MUX 15,DMA trigger input 15 multiplexing,DMA0 Trigger Input MUX 15,0.6429648,0.6429648,0.62860763,0.62860763
QN9080x,What is the description of RXNOTEMPTY field from FIFOSTAT register from USART0 peripheral for QN908XC microcontroller?,"Receive FIFO not empty. When 1, the receive FIFO is not empty, so data can be read. When 0, the receive FIFO is empty.","RX FIFO not empty. When 1, the receive FIFO is not empty, so data can be read. When 0, the receive FIFO is empty","RX FIFO not empty. When 1, the RX FIFO is not empty, so data can be read. When 0, the RX FIFO is empty","RX FIFO not empty. When 1, the receive FIFO is not empty, so data can be read. When 0, the receive FIFO is empty","RX FIFO not empty. When 1, the RX FIFO is not empty, so data can be read. When 0, the RX FIFO is empty",0.8616117,0.8616117,0.76728857,0.76728857
QN9080x,What is the bit_width of PA_PK_DIS field from PMU_CTRL2 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of O0RES field from RES register from SCT0 peripheral for QN908XC microcontroller?,Effect of simultaneous set and clear on output 0.,O0RES - Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Overs,OC0 Reset Output Select.,O0RES - Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Oversample Selection Register Select Overs,OC0 Reset Output Select.,0.10550033,0.10550033,0.42539877,0.42539877
QN9080x,List all the fields of DMA_ITRIG_INMUX[4] register from INPUTMUX peripheral for QN908XC microcontroller.,INP,"DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T","DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T","DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T","DMA0TRIG, DMA1TRIG, DMA2TRIG, DMA3TRIG, DMA4TRIG, DMA5TRIG, DMA6TRIG, DMA7TRIG, DMA8TRIG, DMA9TRIG, DMA10TRIG, DMA11TRIG, DMA12TRIG, DMA13TRIG, DMA14TRIG, DMA15TRIG, DMA16TRIG, DMA17TRIG, DMA18TRIG, DMA19TRIG, DMA20TRIG, DMA21TRIG, DMA22TRIG, DMA23TRIG, DMA24TRIG, DMA25TRIG, DMA26TRIG, DMA27TRIG, DMA28TRIG, DMA29TRIG, DMA30TRIG, DMA31TRIG, DMA32TRIG, DMA33TRIG, DMA34TRIG, DMA35TRIG, DMA36TRIG, DMA37TRIG, DMA38TRIG, DMA39TRIG, DMA40TRIG, DMA41TRIG, DMA42TRIG, DMA43TRIG, DMA44TRIG, DMA45TRIG, DMA46TRIG, DMA47TRIG, DMA48TRIG, DMA49TRIG, DMA50TRIG, DMA51TRIG, DMA52TRIG, DMA53TRIG, DMA54TRIG, DMA55TRIG, DMA56TRIG, DMA57TRIG, DMA58TRIG, DMA59TRIG, DMA60TRIG, DMA61TRIG, DMA62TRIG, DMA63TRIG, DMA64TRIG, DMA65TRIG, DMA66TRIG, DMA67TRIG, DMA68TRIG, DMA69TRIG, DMA70TRIG, DMA71TRIG, DMA72TRIG, DMA73TRIG, DMA74TRIG, DMA75TRIG, DMA76TRIG, DMA77TRIG, DMA78TRIG, DMA79TRIG, DMA80TRIG, DMA81TRIG, DMA82TRIG, DMA83TRIG, DMA84TRIG, DMA85TRIG, DMA86TRIG, DMA87TRIG, DMA88TRIG, DMA89TRIG, DMA90TRIG, DMA91TRIG, DMA92TRIG, DMA93TRIG, DMA94TRIG, DMA95TRIG, DMA96TRIG, DMA97TRIG, DMA98TRIG, DMA99TRIG, DMA100TRIG, DMA101TRIG, DMA102TRIG, DMA103TRIG, DMA104TRIG, DMA105TRIG, DMA106TRIG, DMA107TRIG, DMA108TRIG, DMA109T",0.07210952,0.07210952,0.07210952,0.07210952
QN9080x,What is the bit_width of PAGE_IDXL field from ERASE_CTRL register from FLASH peripheral for QN908XC microcontroller?,7,16,16,16,16,0.59305847,0.59305847,0.59305847,0.59305847
QN9080x,What is the bit_width of FIR_BUF_CLR_ALL field from FIR_CFG_CH0 register from FSP peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of WR_FAILEDH_ADDR field from ERR_INFOH1 register from FLASH peripheral for QN908XC microcontroller?,"When a flash block 1 smart write fails, the address is stored in this bit field",28.4.17 Flash block 1 error information register 3,WR_FAILEDH_ADDR,28.4.17 Flash block 1 error information register 3,WR_FAILEDH_ADDR,0.5432558,0.5432558,0.2160225,0.2160225
QN9080x,What is the description of CLR_FC2_RST field from RST_SW_CLR register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to clear FLEXCOMM2 reset,Software reset clear register,Software reset clear register,Software reset clear register,Software reset clear register,0.5018946,0.5018946,0.5018946,0.5018946
QN9080x,What is the bit_width of PGA_GAIN field from CFG[0] register from ADC peripheral for QN908XC microcontroller?,3,3,3,3,3,1.0000001,1.0000001,1.0000001,1.0000001
QN9080x,What is the bit_width of VREG_A_DIS field from PMU_CTRL2 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of LN_SQRT_ILOL register from FSP peripheral for QN908XC microcontroller?,0x15c,0x154,0x154,0x154,0x154,0.8539355,0.8539355,0.8539355,0.8539355
QN9080x,What is the address_offset of ERRINT0 register from DMA0 peripheral for QN908XC microcontroller?,0x40,0x100,0x040,0x100,0x040,0.74422073,0.74422073,0.9443089,0.9443089
QN9080x,What is the size of ANA_CTRL1 register from SYSCON peripheral for QN908XC microcontroller?,32,0x10,0x10,0x10,0x10,0.29422534,0.29422534,0.29422534,0.29422534
QN9080x,What is the bit_width of RXIGNORE field from FIFOWR register from SPI1 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of PIO_CAP_OUT0 register from SYSCON peripheral for QN908XC microcontroller?,pin output status register 0 while captured by writing 1 to IO_CAP,PIN_CAP_OUT0,PIO_CAP_OUT0,PIN_CAP_OUT0,PIO_CAP_OUT0,0.54855996,0.54855996,0.38998216,0.38998216
QN9080x,What is the size of SE_IDX register from FSP peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,List all the fields of STATUS register from FSP peripheral for QN908XC microcontroller.,"FPU0_BUSY, FPU1_BUSY, FIR_READY","STATUS, DONE, BUSY, RXFULL, TXFULL, RXDATAV, TXDATAV, RXDATAVRIGHT, TXDATAVRIGHT, RXDATAVLEFT, TXDATAVLEFT, RXDATAVRIGHTEMPTY, TXDATAVRIGHTEMPTY, RXDATAVLEFTEMPTY, TXDATAVLEFTEMPTY, RXDATAVRIGHTFULL, TXDATAVRIGHTFULL, RXDATAVLEFTFULL, TXDATAVLEFTFULL, RXDATAVRIGHTNOTFULL, TXDATAVRIGHTNOTFULL, RXDATAVLEFTNOTFULL, TXDATAVLEFTNOTFULL, RXDATAVRIGHTEMPTYFULL, TXDATAVRIGHTEMPTYFULL, RXDATAVLEFTEMPTYFULL, TXDATAVLEFTEMPTYFULL, RXDATAVRIGHTNOTFULLFULL, TXDATAVRIGHTNOTFULLFULL, RXDATAVLEFTNOTFULLFULL, TXDATAVLEFTNOTFULLFULL, RXDATAVRIGHTEMPTYNOTFULL, TXDATAVRIGHTEMPTYNOTFULL, RXDATAVLEFTEMPTYNOTFULL, TXDATAVLEFTEMPTYNOTFULL, RXDATAVRIGHTFULLFULL, TXDATAVRIGHTFULLFULL, RXDATAVLEFTFULLFULL, TXDATAVLeftFULLFULL, RXDATAVRIGHTNOTFULLNOTFULL, TXDATAVRIGHTNOTFULLNOTFULL, RXDATAVLeftNOTFULLNOTFULL, TXDATAVLeftNOTFULLNOTFULL, RXDATAVRIGHTEMPTYNOTFULLNOTFULL, TXDATAVRIGHTEMPTYNOTFULLNOTFULL, RXDATAVLeftEMPTYNOTFULLNOTFULL, TXDATAVLeftEMPTYNOTFULLNOTFULL, RXDATAVRIGHTFULLNOTFULL, TXDATAVRIGHTFULLNOTFULL, RXDATAVLeftFULLNOTFULL, TXDATAVLeftFULLNOTFULL, RXDATAVRIGHTEMPTYFULLNOTFULL, TXDATAVRIGHTEMPTYFULLNOTFULL, RXDATAVLeftEMPTYFULLNOTFULL, TXDATAVLeftEMPTYFULLNOTFULL, RXDATAVRIGHTNOTFULLFULLNOTFULL, TXDATAVRIGHTNOTFULLFULLNOTFULL, RXDATAVLeftNOTFULLFULLNOTFULL, TXDATAVLeftNOTFULLFULLNOTFULL, RXDATAVRIGHTEMPTYFULLFULLNOTFULL, TXDATAVRIGHTEMPTYFULLFULLNOTFULL, RXDATAVLeftEMPTYFULLFULLNOTFULL, TXDATAVLeftEMPTYFULLFULLNOTFULL, RXDATAVRIGHTFULLFULLFULLNOTFULL, TXDATAVRIGHTFULLFULLFULLNOTFULL, RXDATAVLeftFULLFULLFULLNOTFULL, TXDATAVLeftFULLFULLFULLNOTFULL, RXDATAVRIGHTEMPTYFULLFULLFULL","MONNACK, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRX","STATUS, DONE, BUSY, RXFULL, TXFULL, RXDATAV, TXDATAV, RXDATAVRIGHT, TXDATAVRIGHT, RXDATAVLEFT, TXDATAVLEFT, RXDATAVRIGHTEMPTY, TXDATAVRIGHTEMPTY, RXDATAVLEFTEMPTY, TXDATAVLEFTEMPTY, RXDATAVRIGHTFULL, TXDATAVRIGHTFULL, RXDATAVLEFTFULL, TXDATAVLEFTFULL, RXDATAVRIGHTNOTFULL, TXDATAVRIGHTNOTFULL, RXDATAVLEFTNOTFULL, TXDATAVLEFTNOTFULL, RXDATAVRIGHTEMPTYFULL, TXDATAVRIGHTEMPTYFULL, RXDATAVLEFTEMPTYFULL, TXDATAVLEFTEMPTYFULL, RXDATAVRIGHTNOTFULLFULL, TXDATAVRIGHTNOTFULLFULL, RXDATAVLEFTNOTFULLFULL, TXDATAVLEFTNOTFULLFULL, RXDATAVRIGHTEMPTYNOTFULL, TXDATAVRIGHTEMPTYNOTFULL, RXDATAVLEFTEMPTYNOTFULL, TXDATAVLEFTEMPTYNOTFULL, RXDATAVRIGHTFULLFULL, TXDATAVRIGHTFULLFULL, RXDATAVLEFTFULLFULL, TXDATAVLeftFULLFULL, RXDATAVRIGHTNOTFULLNOTFULL, TXDATAVRIGHTNOTFULLNOTFULL, RXDATAVLeftNOTFULLNOTFULL, TXDATAVLeftNOTFULLNOTFULL, RXDATAVRIGHTEMPTYNOTFULLNOTFULL, TXDATAVRIGHTEMPTYNOTFULLNOTFULL, RXDATAVLeftEMPTYNOTFULLNOTFULL, TXDATAVLeftEMPTYNOTFULLNOTFULL, RXDATAVRIGHTFULLNOTFULL, TXDATAVRIGHTFULLNOTFULL, RXDATAVLeftFULLNOTFULL, TXDATAVLeftFULLNOTFULL, RXDATAVRIGHTEMPTYFULLNOTFULL, TXDATAVRIGHTEMPTYFULLNOTFULL, RXDATAVLeftEMPTYFULLNOTFULL, TXDATAVLeftEMPTYFULLNOTFULL, RXDATAVRIGHTNOTFULLFULLNOTFULL, TXDATAVRIGHTNOTFULLFULLNOTFULL, RXDATAVLeftNOTFULLFULLNOTFULL, TXDATAVLeftNOTFULLFULLNOTFULL, RXDATAVRIGHTEMPTYFULLFULLNOTFULL, TXDATAVRIGHTEMPTYFULLFULLNOTFULL, RXDATAVLeftEMPTYFULLFULLNOTFULL, TXDATAVLeftEMPTYFULLFULLNOTFULL, RXDATAVRIGHTFULLFULLFULLNOTFULL, TXDATAVRIGHTFULLFULLFULLNOTFULL, RXDATAVLeftFULLFULLFULLNOTFULL, TXDATAVLeftFULLFULLFULLNOTFULL, RXDATAVRIGHTEMPTYFULLFULLFULL","MONNACK, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRXDAT, MONTXDAT, MONRX",0.35800692,0.35800692,0.19630948,0.19630948
QN9080x,What is the bit_width of CEN field from TCR register from CTIMER0 peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of PWR_EN field from SE_CTRL register from FSP peripheral for QN908XC microcontroller?,5,0x0,0x10,0x0,0x10,0.26967847,0.26967847,0.3760138,0.3760138
QN9080x,What is the size of ID register from I2C1 peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the description of MONRESTART field from MONRXDAT register from I2C0 peripheral for QN908XC microcontroller?,Monitor Received Repeated Start.,Monitor received repeated start,Monitor received repeated start.,Monitor received repeated start,Monitor received repeated start.,0.97668874,0.97668874,1.0,1.0
QN9080x,What is the bit_width of XTAL32K_DIS field from PMU_CTRL1 register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the bit_offset of RX_VCO_CBANK field from VCOF_KVCO_CODE register from CALIB peripheral for QN908XC microcontroller?,24,0x0,16,0x0,16,0.17981979,0.17981979,0.7363719,0.7363719
QN9080x,What is the description of PA06_PULL field from PIO_PULL_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA06 pull control register,PA06 pull control register,PA06 pull control register,PA06 pull control register,PA06 pull control register,1.0,1.0,1.0,1.0
QN9080x,What is the address_offset of SCTMATCH[1] register from SCT0 peripheral for QN908XC microcontroller?,0x104,0x10c,0x10c,0x10c,0x10c,0.81286794,0.81286794,0.81286794,0.81286794
QN9080x,What is the description of MODULECONTENT register from SCT0 peripheral for QN908XC microcontroller?,Reserved,SCT module content register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Module content.,SCT module content register. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Module content.,0.18870582,0.18870582,0.25072348,0.25072348
QN9080x,What is the description of VALUE register from WDT peripheral for QN908XC microcontroller?,watch dog counter value register,0x0000) 16-bit counter value register.,WDT Counter Value Register.,0x0000) 16-bit counter value register.,WDT Counter Value Register.,0.41919824,0.41919824,0.5656948,0.5656948
QN9080x,List all the registers of FSP peripheral for QN908XC microcontroller.,"SYS_CTRL, STATUS, INT, INTEN, TE_CTRL, TE_SRC_BASE, TE_DST_BASE, MOU_CTRL, MA_SRC_BASE, MB_SRC_BASE, MO_DST_BASE, MOU_SCALEA, MOU_SCALEB, SE_CTRL, SE_SRC_BASE, SE_IDX, SE_SUM, SE_PWR, COR_CTRL, CX_SRC_BASE, CY_SRC_BASE, CO_DST_BASE, COR_OFFSET, FIR_CFG_CH0, FIR_CFG_CH1, FIR_CFG_CH2, FIR_CFG_CH3, FIR_CFG_CH4, FIR_CFG_CH5, FIR_CFG_CH6, FIR_CFG_CH7, FIR_CFG_CH8, FIR_DAT0_FX, FIR_DAT1_FX, FIR_DAT2_FX, FIR_DAT3_FX, FIR_DAT4_FX, FIR_DAT5_FX, FIR_DAT6_FX, FIR_DAT7_FX, FIR_DAT8_FX, FIR_DAT0_FL, FIR_DAT1_FL, FIR_DAT2_FL, FIR_DAT3_FL, FIR_DAT4_FL, FIR_DAT5_FL, FIR_DAT6_FL, FIR_DAT7_FL, FIR_DAT8_FL, SIN_COS_IXOX, SIN_COS_IXOL, SIN_COS_ILOX, SIN_COS_ILOL, LN_SQRT_IXOX, LN_SQRT_IXOL, LN_SQRT_ILOX, LN_SQRT_ILOL, CORDIC_T0UP_IXOX, CORDIC_T0UP_IXOL, CORDIC_T0UP_ILOX, CORDIC_T0UP_ILOL, CORDIC_T0UN_IXOX, CORDIC_T0UN_IXOL, CORDIC_T0UN_ILOX, CORDIC_T0UN_ILOL, CORDIC_T1UP_IXOX, CORDIC_T1UP_IXOL, CORDIC_T1UP_ILOX, CORDIC_T1UP_ILOL, CORDIC_T1UN_IXOX, CORDIC_T1UN_IXOL, CORDIC_T1UN_ILOX, CORDIC_T1UN_ILOL","FSP_CTRL, FSP_CMD, FSP_STATUS, FSP_IEN, FSP_IF, FSP_IENCLR, FSP_IFS, FSP_IFC, FSP_IM, FSP_RST, FSP_CFG, FSP_CTRL0, FSP_CTRL1, FSP_CTRL2, FSP_CTRL3, FSP_CTRL4, FSP_CTRL5, FSP_CTRL6, FSP_CTRL7, FSP_CTRL8, FSP_CTRL9, FSP_CTRL10, FSP_CTRL11, FSP_CTRL12, FSP_CTRL13, FSP_CTRL14, FSP_CTRL15, FSP_CTRL16, FSP_CTRL17, FSP_CTRL18, FSP_CTRL19, FSP_CTRL20, FSP_CTRL21, FSP_CTRL22, FSP_CTRL23, FSP_CTRL24, FSP_CTRL25, FSP_CTRL26, FSP_CTRL27, FSP_CTRL28, FSP_CTRL29, FSP_CTRL30, FSP_CTRL31, FSP_CTRL32, FSP_CTRL33, FSP_CTRL34, FSP_CTRL35, FSP_CTRL36, FSP_CTRL37, FSP_CTRL38, FSP_CTRL39, FSP_CTRL40, FSP_CTRL41, FSP_CTRL42, FSP_CTRL43, FSP_CTRL44, FSP_CTRL45, FSP_CTRL46, FSP_CTRL47, FSP_CTRL48, FSP_CTRL49, FSP_CTRL50, FSP_CTRL51, FSP_CTRL52, FSP_CTRL53, FSP_CTRL54, FSP_CTRL55, FSP_CTRL56, FSP_CTRL57, FSP_CTRL58, FSP_CTRL59, FSP_CTRL60, FSP_CTRL61, FSP_CTRL62, FSP_CTRL63, FSP_CTRL64, FSP_CTRL65, FSP_CTRL66, FSP_CTRL67, FSP_CTRL68, FSP_CTRL69, FSP_CTRL70, FSP_CTRL71, FSP_CTRL72, FSP_CTRL73, FSP_CTRL74, FSP_CTRL75, FSP_CTRL76, FSP_CTRL77, FSP_CTRL78, FSP_CTRL79, FSP_CTRL80, FSP_CTRL81, FSP_CTRL82, FSP_CTRL83, FSP_CTRL84, FSP_CTRL85, FSP_CTRL86, FSP_CTRL87, FSP_CTRL88, F","FSPCTRL, FSPSTAT, FSPINTENCLR, FSPINTENSET, FSPINTEN, FSPDATA, FSPDATABIT0, FSPDATABIT1, FSPDATABIT2, FSPDATABIT3, FSPDATABIT4, FSPDATABIT5, FSPDATABIT6, FSPDATABIT7, FSPDATABIT8, FSPDATABIT9, FSPDATABIT10, FSPDATABIT11, FSPDATABIT12, FSPDATABIT13, FSPDATABIT14, FSPDATABIT15, FSPDATABIT16, FSPDATABIT17, FSPDATABIT18, FSPDATABIT19, FSPDATABIT20, FSPDATABIT21, FSPDATABIT22, FSPDATABIT23, FSPDATABIT24, FSPDATABIT25, FSPDATABIT26, FSPDATABIT27, FSPDATABIT28, FSPDATABIT29, FSPDATABIT30, FSPDATABIT31, FSPDATABIT32, FSPDATABIT33, FSPDATABIT34, FSPDATABIT35, FSPDATABIT36, FSPDATABIT37, FSPDATABIT38, FSPDATABIT39, FSPDATABIT40, FSPDATABIT41, FSPDATABIT42, FSPDATABIT43, FSPDATABIT44, FSPDATABIT45, FSPDATABIT46, FSPDATABIT47, FSPDATABIT48, FSPDATABIT49, FSPDATABIT50, FSPDATABIT51, FSPDATABIT52, FSPDATABIT53, FSPDATABIT54, FSPDATABIT55, FSPDATABIT56, FSPDATABIT57, FSPDATABIT58, FSPDATABIT59, FSPDATABIT60, FSPDATABIT61, FSPDATABIT62, FSPDATABIT63, FSPDATABIT64, FSPDATABIT65, FSPDATABIT66, FSPDATABIT67, FSPDATABIT68, FSPDATABIT69, FSPDATABIT70, FSPDATABIT71, FSPDATABIT72, FSPDATABIT73, FSPDATABIT74, FSPDATABIT75, FSPDATABIT76, FSPDATABIT77, FSPDATABIT78, FSPDATABIT79, FSPDATABIT80, FSPDATABIT81, FSPDATABIT82, FSPDATABIT83, FSPDATABIT84, FSPDATABIT85, FSPDATABIT86, FSPDATABIT87, FSPDATABIT88, FSPDATABIT89, FSPDATABIT90, FSPDATABIT91, FSPDATABIT92, FSPDAT","FSP_CTRL, FSP_CMD, FSP_STATUS, FSP_IEN, FSP_IF, FSP_IENCLR, FSP_IFS, FSP_IFC, FSP_IM, FSP_RST, FSP_CFG, FSP_CTRL0, FSP_CTRL1, FSP_CTRL2, FSP_CTRL3, FSP_CTRL4, FSP_CTRL5, FSP_CTRL6, FSP_CTRL7, FSP_CTRL8, FSP_CTRL9, FSP_CTRL10, FSP_CTRL11, FSP_CTRL12, FSP_CTRL13, FSP_CTRL14, FSP_CTRL15, FSP_CTRL16, FSP_CTRL17, FSP_CTRL18, FSP_CTRL19, FSP_CTRL20, FSP_CTRL21, FSP_CTRL22, FSP_CTRL23, FSP_CTRL24, FSP_CTRL25, FSP_CTRL26, FSP_CTRL27, FSP_CTRL28, FSP_CTRL29, FSP_CTRL30, FSP_CTRL31, FSP_CTRL32, FSP_CTRL33, FSP_CTRL34, FSP_CTRL35, FSP_CTRL36, FSP_CTRL37, FSP_CTRL38, FSP_CTRL39, FSP_CTRL40, FSP_CTRL41, FSP_CTRL42, FSP_CTRL43, FSP_CTRL44, FSP_CTRL45, FSP_CTRL46, FSP_CTRL47, FSP_CTRL48, FSP_CTRL49, FSP_CTRL50, FSP_CTRL51, FSP_CTRL52, FSP_CTRL53, FSP_CTRL54, FSP_CTRL55, FSP_CTRL56, FSP_CTRL57, FSP_CTRL58, FSP_CTRL59, FSP_CTRL60, FSP_CTRL61, FSP_CTRL62, FSP_CTRL63, FSP_CTRL64, FSP_CTRL65, FSP_CTRL66, FSP_CTRL67, FSP_CTRL68, FSP_CTRL69, FSP_CTRL70, FSP_CTRL71, FSP_CTRL72, FSP_CTRL73, FSP_CTRL74, FSP_CTRL75, FSP_CTRL76, FSP_CTRL77, FSP_CTRL78, FSP_CTRL79, FSP_CTRL80, FSP_CTRL81, FSP_CTRL82, FSP_CTRL83, FSP_CTRL84, FSP_CTRL85, FSP_CTRL86, FSP_CTRL87, FSP_CTRL88, F","FSPCTRL, FSPSTAT, FSPINTENCLR, FSPINTENSET, FSPINTEN, FSPDATA, FSPDATABIT0, FSPDATABIT1, FSPDATABIT2, FSPDATABIT3, FSPDATABIT4, FSPDATABIT5, FSPDATABIT6, FSPDATABIT7, FSPDATABIT8, FSPDATABIT9, FSPDATABIT10, FSPDATABIT11, FSPDATABIT12, FSPDATABIT13, FSPDATABIT14, FSPDATABIT15, FSPDATABIT16, FSPDATABIT17, FSPDATABIT18, FSPDATABIT19, FSPDATABIT20, FSPDATABIT21, FSPDATABIT22, FSPDATABIT23, FSPDATABIT24, FSPDATABIT25, FSPDATABIT26, FSPDATABIT27, FSPDATABIT28, FSPDATABIT29, FSPDATABIT30, FSPDATABIT31, FSPDATABIT32, FSPDATABIT33, FSPDATABIT34, FSPDATABIT35, FSPDATABIT36, FSPDATABIT37, FSPDATABIT38, FSPDATABIT39, FSPDATABIT40, FSPDATABIT41, FSPDATABIT42, FSPDATABIT43, FSPDATABIT44, FSPDATABIT45, FSPDATABIT46, FSPDATABIT47, FSPDATABIT48, FSPDATABIT49, FSPDATABIT50, FSPDATABIT51, FSPDATABIT52, FSPDATABIT53, FSPDATABIT54, FSPDATABIT55, FSPDATABIT56, FSPDATABIT57, FSPDATABIT58, FSPDATABIT59, FSPDATABIT60, FSPDATABIT61, FSPDATABIT62, FSPDATABIT63, FSPDATABIT64, FSPDATABIT65, FSPDATABIT66, FSPDATABIT67, FSPDATABIT68, FSPDATABIT69, FSPDATABIT70, FSPDATABIT71, FSPDATABIT72, FSPDATABIT73, FSPDATABIT74, FSPDATABIT75, FSPDATABIT76, FSPDATABIT77, FSPDATABIT78, FSPDATABIT79, FSPDATABIT80, FSPDATABIT81, FSPDATABIT82, FSPDATABIT83, FSPDATABIT84, FSPDATABIT85, FSPDATABIT86, FSPDATABIT87, FSPDATABIT88, FSPDATABIT89, FSPDATABIT90, FSPDATABIT91, FSPDATABIT92, FSPDAT",0.6218255,0.6218255,0.4861508,0.4861508
QN9080x,What is the description of WCMP_THR_HIGH field from WCMP_THR register from ADC peripheral for QN908XC microcontroller?,&lt;s 0 15&gt; Windows compare high threshold If ADC decimation result is out of the window one compare interrupt will be triggered.,WCMP_THR_HIGH - SCT limit event select register (offset = 0x008) bit description . . . . . . . . . . . . . . . . . . . .156,WCMP_THR_HIGH,WCMP_THR_HIGH - SCT limit event select register (offset = 0x008) bit description . . . . . . . . . . . . . . . . . . . .156,WCMP_THR_HIGH,0.41633114,0.41633114,0.28637898,0.28637898
QN9080x,What is the description of PA01_DRV field from PIO_DRV_CFG0 register from SYSCON peripheral for QN908XC microcontroller?,PA01 drive strength register,PA01 drive strength register,PA01 Drive Strength.,PA01 drive strength register,PA01 Drive Strength.,0.99999994,0.99999994,0.7944946,0.7944946
QN9080x,What is the bit_offset of PB01_IE field from PIO_IE_CFG1 register from SYSCON peripheral for QN908XC microcontroller?,1,30,30,30,30,0.5095481,0.5095481,0.5095481,0.5095481
QN9080x,What is the bit_offset of PWMEN1 field from PWMC register from CTIMER0 peripheral for QN908XC microcontroller?,1,25,15,25,15,0.45362902,0.45362902,0.48225844,0.48225844
QN9080x,What is the description of DC_AVE_EN field from DP_FUNCTION_CTRL register from BLEDP peripheral for QN908XC microcontroller?,when high enable cfo estimation average.,Enable DC average mode,DC_AVE_EN,Enable DC average mode,DC_AVE_EN,0.3795086,0.3795086,0.049373288,0.049373288
QN9080x,What is the bit_offset of PDU_DATA0 field from ANT_PDU_DATA0 register from BLEDP peripheral for QN908XC microcontroller?,0,0x10,0x10,0x10,0x10,0.6226061,0.6226061,0.6226061,0.6226061
QN9080x,What is the size of ID register from SPI0 peripheral for QN908XC microcontroller?,32,32,32,32,32,0.9999999,0.9999999,0.9999999,0.9999999
QN9080x,What is the size of FIFOSTAT register from SPI1 peripheral for QN908XC microcontroller?,32,0xE04,0xE04,0xE04,0xE04,0.2762807,0.2762807,0.2762807,0.2762807
QN9080x,What is the description of DB_FILTER_EN field from CTRL register from QDEC1 peripheral for QN908XC microcontroller?,no description available,Debounce filter enable,Debounce filter enable.,Debounce filter enable,Debounce filter enable.,0.0016534477,0.0016534477,0.007884436,0.007884436
QN9080x,What is the description of BUCK_TMOS field from BUCK register from SYSCON peripheral for QN908XC microcontroller?,buck constant on time control,3.6V TMOS Control Register.,3.3V TMOSC Enable.,3.6V TMOS Control Register.,3.3V TMOSC Enable.,0.13897735,0.13897735,0.09209529,0.09209529
QN9080x,List all the fields of TE_DST_BASE register from FSP peripheral for QN908XC microcontroller.,TE_DST_BASE,"DATA_BASE, DATA_OFFSET, DATA_SIZE, DATA_TYPE, DATA_BANK, DATA_BANK_SIZE, DATA_BANK_TYPE, DATA_BANK_BANK, DATA_BANK_BANK_SIZE, DATA_BANK_BANK_TYPE, DATA_BANK_BANK_BANK, DATA_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA","DSTADDR, DSTADDR_E, DSTADDR_R, DSTADDR_W, DSTADDR_RW, DSTADDR_RW1C, DSTADDR_RW1S, DSTADDR_RW1T, DSTADDR_RW1B, DSTADDR_RW1B1C, DSTADDR_RW1B1S, DSTADDR_RW1B1T, DSTADDR_RW1B1B, DSTADDR_RW1B1B1C, DSTADDR_RW1B1B1S, DSTADDR_RW1B1B1T, DSTADDR_RW1B1B1B, DSTADDR_RW1B1B1B1C, DSTADDR_RW1B1B1B1S, DSTADDR_RW1B1B1B1T, DSTADDR_RW1B1B1B1B, DSTADDR_RW1B1B1B1B1C, DSTADDR_RW1B1B1B1B1S, DSTADDR_RW1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C,","DATA_BASE, DATA_OFFSET, DATA_SIZE, DATA_TYPE, DATA_BANK, DATA_BANK_SIZE, DATA_BANK_TYPE, DATA_BANK_BANK, DATA_BANK_BANK_SIZE, DATA_BANK_BANK_TYPE, DATA_BANK_BANK_BANK, DATA_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_TYPE, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK, DATA_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_BANK_SIZE, DATA","DSTADDR, DSTADDR_E, DSTADDR_R, DSTADDR_W, DSTADDR_RW, DSTADDR_RW1C, DSTADDR_RW1S, DSTADDR_RW1T, DSTADDR_RW1B, DSTADDR_RW1B1C, DSTADDR_RW1B1S, DSTADDR_RW1B1T, DSTADDR_RW1B1B, DSTADDR_RW1B1B1C, DSTADDR_RW1B1B1S, DSTADDR_RW1B1B1T, DSTADDR_RW1B1B1B, DSTADDR_RW1B1B1B1C, DSTADDR_RW1B1B1B1S, DSTADDR_RW1B1B1B1T, DSTADDR_RW1B1B1B1B, DSTADDR_RW1B1B1B1B1C, DSTADDR_RW1B1B1B1B1S, DSTADDR_RW1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C, DSTADDR_RW1B1B1B1B1B1B1S, DSTADDR_RW1B1B1B1B1B1B1T, DSTADDR_RW1B1B1B1B1B1B1B, DSTADDR_RW1B1B1B1B1B1B1C,",0.23975512,0.23975512,0.26168516,0.26168516
QN9080x,What is the bit_offset of PLL48M_RDY field from SYS_MODE_CTRL register from SYSCON peripheral for QN908XC microcontroller?,27,20,12,20,12,0.608394,0.608394,0.64741623,0.64741623
QN9080x,What is the description of DMATX field from FIFOCFG register from USART0 peripheral for QN908XC microcontroller?,DMA configuration for transmit.,DMA transmit trigger input MUX register.,DMA transmit enable.,DMA transmit trigger input MUX register.,DMA transmit enable.,0.6497804,0.6497804,0.84800243,0.84800243
QN9080x,What is the description of INFO register from USB0 peripheral for QN908XC microcontroller?,USB Info register,258,USB info register (offset = 0x04) bit description ........................... 258,258,USB info register (offset = 0x04) bit description ........................... 258,0.026265737,0.026265737,0.82907945,0.82907945
QN9080x,What is the bit_offset of PERINT field from FIFOSTAT register from SPI1 peripheral for QN908XC microcontroller?,3,0x00000001,0x00000002,0x00000001,0x00000002,0.26682118,0.26682118,0.28360796,0.28360796
QN9080x,What is the description of CLK_USB_EN field from CLK_EN register from SYSCON peripheral for QN908XC microcontroller?,Write 1 to enable USB clock;,Clock enable register,Clock enable register for USB peripheral.,Clock enable register,Clock enable register for USB peripheral.,0.587005,0.587005,0.7976606,0.7976606
QN9080x,What is the description of CINSEL field from CTCR register from CTIMER0 peripheral for QN908XC microcontroller?,"Count Input Select When bits 1:0 in this register are not 00, these bits select which CAP pin is sampled for clocking. Note: If Counter mode is selected for a particular CAPn input in the CTCR, the 3 bits for that input in the Capture Control Register (CCR) must be programmed as 000. However, capture and/or interrupt can be selected for the other 3 CAPn inputs in the same timer.",Counter input select register 277,Counter Input Select.,Counter input select register 277,Counter Input Select.,0.60514563,0.60514563,0.5147777,0.5147777
QN9080x,What is the bit_offset of SIZE field from FIFOCFG register from SPI1 peripheral for QN908XC microcontroller?,4,0x100,0x18,0x100,0x18,0.2696576,0.2696576,0.39217204,0.39217204
QN9080x,What is the description of TXIDLE field from STAT register from USART1 peripheral for QN908XC microcontroller?,"Transmitter Idle. When 0, indicates that the transmitter is currently in the process of sending data.When 1, indicate that the transmitter is not currently in the process of sending data.","TXIDLE transmitter idle. When 0, indicates that the transmitter is currently in the process of 0x1 RO sending data. When 1, indicates that the transmitter is not currently in the process of sending data.","Transmitter idle. When 0, indicates that the transmitter is currently in the process of sending data. When 1, indicates that the transmitter is not currently in the process of sending data.","TXIDLE transmitter idle. When 0, indicates that the transmitter is currently in the process of 0x1 RO sending data. When 1, indicates that the transmitter is not currently in the process of sending data.","Transmitter idle. When 0, indicates that the transmitter is currently in the process of sending data. When 1, indicates that the transmitter is not currently in the process of sending data.",0.8111856,0.8111856,0.9974687,0.9974687
QN9080x,What is the description of CRST field from TCR register from CTIMER3 peripheral for QN908XC microcontroller?,Counter reset.,128 MHz crystal oscillator clock source select 0 RW 0:disabled 1:disabled 2:disabled 3:disabled 4:disabled 5:disabled 6:disabled 7:disabled 8:disabled 9:disabled 10:disabled 11:disabled 12:disabled 13:disabled 14:disabled 15:disabled 16:disabled 17:disabled 18:disabled 19:disabled 20:disabled 21:disabled 22:disabled 23:disabled 24:disabled 25:disabled 26:disabled 27:disabled 28:disabled 29:disabled 30:disabled 31:disabled 32:disabled 33:disabled 34:disabled 35:disabled 36:disabled 37:disabled 38:disabled 39:disabled 40:disabled 41:disabled 42:disabled 43:disabled 44:disabled 45:disabled 46:disabled 47:disabled 48:disabled 49:disabled 50:disabled 51:disabled 52:disabled 53:disabled 54:disabled 55:disabled 56:disabled 57:disabled 58:disabled 59:disabled 60:disabled 61:disabled 62:disabled 63:disabled 64:disabled 65:disabled 66:disabled 67:disabled 68:disabled 69:disabled 70:disabled 71:disabled 72:disabled 73:disabled 74:disabled 75:disabled 76:disabled 77:disabled 78:disabled 79:disabled 80:disabled 81:disabled 82:disabled 83:disabled 84:disabled 85:disabled 86:disabled 87:disabled 88:disabled 89:disabled 90:disabled 91:disabled 92:disabled 93:disabled 94:disabled 95:disabled 96:disabled 97:disabled 98:disabled 99:disabled 100:disabled 101:disabled 102:disabled 103:disabled 104:disabled 105:disabled 106:disabled 107:disabled 108:disabled 109:disabled 110:disabled 111:disabled 112:disabled 113:disabled 114:disabled 115:disabled 116:disabled 117:disabled 118:disabled 119:disabled 120:disabled 121:disabled 122:disabled 123:disabled 124:disabled 125:disabled 126:disabled 127:disabled 128:disabled 129:disabled 130:disabled 131:disabled 132:disabled 133:disabled 134:disabled 135:disabled 136:disabled 137:disabled 138:disabled 139:disabled 140:disabled 141:disabled 142:disabled 14,Counter Reset,128 MHz crystal oscillator clock source select 0 RW 0:disabled 1:disabled 2:disabled 3:disabled 4:disabled 5:disabled 6:disabled 7:disabled 8:disabled 9:disabled 10:disabled 11:disabled 12:disabled 13:disabled 14:disabled 15:disabled 16:disabled 17:disabled 18:disabled 19:disabled 20:disabled 21:disabled 22:disabled 23:disabled 24:disabled 25:disabled 26:disabled 27:disabled 28:disabled 29:disabled 30:disabled 31:disabled 32:disabled 33:disabled 34:disabled 35:disabled 36:disabled 37:disabled 38:disabled 39:disabled 40:disabled 41:disabled 42:disabled 43:disabled 44:disabled 45:disabled 46:disabled 47:disabled 48:disabled 49:disabled 50:disabled 51:disabled 52:disabled 53:disabled 54:disabled 55:disabled 56:disabled 57:disabled 58:disabled 59:disabled 60:disabled 61:disabled 62:disabled 63:disabled 64:disabled 65:disabled 66:disabled 67:disabled 68:disabled 69:disabled 70:disabled 71:disabled 72:disabled 73:disabled 74:disabled 75:disabled 76:disabled 77:disabled 78:disabled 79:disabled 80:disabled 81:disabled 82:disabled 83:disabled 84:disabled 85:disabled 86:disabled 87:disabled 88:disabled 89:disabled 90:disabled 91:disabled 92:disabled 93:disabled 94:disabled 95:disabled 96:disabled 97:disabled 98:disabled 99:disabled 100:disabled 101:disabled 102:disabled 103:disabled 104:disabled 105:disabled 106:disabled 107:disabled 108:disabled 109:disabled 110:disabled 111:disabled 112:disabled 113:disabled 114:disabled 115:disabled 116:disabled 117:disabled 118:disabled 119:disabled 120:disabled 121:disabled 122:disabled 123:disabled 124:disabled 125:disabled 126:disabled 127:disabled 128:disabled 129:disabled 130:disabled 131:disabled 132:disabled 133:disabled 134:disabled 135:disabled 136:disabled 137:disabled 138:disabled 139:disabled 140:disabled 141:disabled 142:disabled 14,Counter Reset,0.19053718,0.19053718,0.9450721,0.9450721
QN9080x,What is the bit_width of CLR_QDEC0_RST field from RST_SW_CLR register from SYSCON peripheral for QN908XC microcontroller?,1,1,1,1,1,1.0,1.0,1.0,1.0
QN9080x,What is the description of SIENF register from PINT peripheral for QN908XC microcontroller?,Pin interrupt active level or falling edge interrupt set register,Siena Falling Edge Interrupt Enable Register,Sleep Enable Fault Interrupt Enable,Siena Falling Edge Interrupt Enable Register,Sleep Enable Fault Interrupt Enable,0.6100896,0.6100896,0.384363,0.384363
QN9080x,What is the bit_offset of TXERR field from FIFOINTENSET register from USART1 peripheral for QN908XC microcontroller?,0,15,0x02,15,0x02,0.36881483,0.36881483,0.6271049,0.6271049
QN9080x,What is the description of STAT register from SPI0 peripheral for QN908XC microcontroller?,SPI Status. Some status flags can be cleared by writing a 1 to that bit position.,SPI status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Status register,SPI status register . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,Status register,0.5963074,0.5963074,0.43603516,0.43603516
QN9080x,What is the description of SLVQUAL0 field from SLVQUAL0 register from I2C1 peripheral for QN908XC microcontroller?,"Slave address Qualifier for address 0. A value of 0 causes the address in SLVADR0 to be used as-is, assuming that it is enabled. If QUALMODE0 = 0, any bit in this field which is set to 1 will cause an automatic match of the corresponding bit of the received address when it is compared to the SLVADR0 register. If QUALMODE0 = 1, an address range is matched for address 0. This range extends from the value defined by SLVADR0 to the address defined by SLVQUAL0 (address matches when SLVADR0[7:1] &amp;lt;= received address &amp;lt;= SLVQUAL0[7:1]).","Slave address n qualifier enable. 0x1 0 disabled; 0x1 0 enabled; 0x1 0 ignored; 0x1 0 set to 0x1 0. 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read",Slave Address Qualifier 0.,"Slave address n qualifier enable. 0x1 0 disabled; 0x1 0 enabled; 0x1 0 ignored; 0x1 0 set to 0x1 0. 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read value is undefined, only zero should be written - 0x1 0 read",Slave Address Qualifier 0.,0.5549485,0.5549485,0.6156974,0.6156974
QN9080x,What is the description of ID register from I2C1 peripheral for QN908XC microcontroller?,I2C module Identification. This value appears in the shared Flexcomm peripheral ID register when I2C is selected.,I2C-bus module identification register (offset = 0xFFC) bit description,UM11023,I2C-bus module identification register (offset = 0xFFC) bit description,UM11023,0.669362,0.669362,0.2568683,0.2568683
QN9080x,What is the description of SCTMATCH[0] register from SCT0 peripheral for QN908XC microcontroller?,SCT match value register of match channels,SCT match register 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,SCT0 Match 0 Event Select Register.,SCT match register 0. . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . . .,SCT0 Match 0 Event Select Register.,0.44211823,0.44211823,0.63518333,0.63518333
QN9080x,What is the address_offset of CR[0] register from CTIMER2 peripheral for QN908XC microcontroller?,0x2c,0x4,0x4000000020000000,0x4,0x4000000020000000,0.6558797,0.6558797,0.55962116,0.55962116
QN9080x,What is the size of STATUS register from RTC peripheral for QN908XC microcontroller?,32,16,16,16,16,0.69824684,0.69824684,0.69824684,0.69824684
QN9080x,What is the description of MISC register from SYSCON peripheral for QN908XC microcontroller?,MISC register,Context:,MISC register (offset = 0x890) bit description,Context:,MISC register (offset = 0x890) bit description,0.10877478,0.10877478,0.702453,0.702453
