{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  4 03:27:46 2012 " "Info: Processing started: Tue Dec  4 03:27:46 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off register -c register " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "register.bdf 1 1 " "Info: Found 1 design units, including 1 entities, in source file register.bdf" { { "Info" "ISGN_ENTITY_NAME" "1 register " "Info: Found entity 1: register" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_TOP" "register " "Info: Elaborating entity \"register\" for the top level hierarchy" {  } {  } 0 0 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "" 0 -1}
{ "Warning" "WSGN_SEARCH_FILE" "2to1Mux.bdf 1 1 " "Warning: Using design file 2to1Mux.bdf, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project" { { "Info" "ISGN_ENTITY_NAME" "1 2to1Mux " "Info: Found entity 1: 2to1Mux" {  } { { "2to1Mux.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/2to1Mux.bdf" { } } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Using design file %1!s!, which is not specified as a design file for the current project, but contains definitions for %2!llu! design units and %3!llu! entities in project" 0 0 "" 0 -1}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "2to1Mux 2to1Mux:inst5 " "Info: Elaborating entity \"2to1Mux\" for hierarchy \"2to1Mux:inst5\"" {  } { { "register.bdf" "inst5" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 104 272 368 168 "inst5" "" } } } }  } 0 0 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "" 0 -1}
{ "Info" "IBPM_HARD_BLOCK_PARTITION_CREATED" "hard_block:auto_generated_inst " "Info: Generating hard_block partition \"hard_block:auto_generated_inst\"" {  } {  } 0 0 "Generating hard_block partition \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_TM_SUMMARY" "14 " "Info: Implemented 14 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "6 " "Info: Implemented 6 input pins" {  } {  } 0 0 "Implemented %1!d! input pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_OPINS" "4 " "Info: Implemented 4 output pins" {  } {  } 0 0 "Implemented %1!d! output pins" 0 0 "" 0 -1} { "Info" "ICUT_CUT_TM_LCELLS" "4 " "Info: Implemented 4 logic cells" {  } {  } 0 0 "Implemented %1!d! logic cells" 0 0 "" 0 -1}  } {  } 0 0 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 1  Quartus II " "Info: Quartus II Analysis & Synthesis was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "239 " "Info: Peak virtual memory: 239 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  4 03:27:48 2012 " "Info: Processing ended: Tue Dec  4 03:27:48 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Info: Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Info: Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus II " "Info: Running Quartus II Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  4 03:27:49 2012 " "Info: Processing started: Tue Dec  4 03:27:49 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off register -c register " "Info: Command: quartus_fit --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Info" "IMPP_MPP_USER_DEVICE" "register EP2C35F672C6 " "Info: Selected device EP2C35F672C6 for design \"register\"" {  } {  } 0 0 "Selected device %2!s! for design \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Info: Low junction temperature is 0 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "Info: High junction temperature is 85 degrees C" {  } {  } 0 0 "%1!s! is %2!s!" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Info: Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 0 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Info: Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C50F672C6 " "Info: Device EP2C50F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EP2C70F672C6 " "Info: Device EP2C70F672C6 is compatible" {  } {  } 2 0 "Device %1!s! is compatible" 0 0 "" 0 -1}  } {  } 2 0 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "" 0 -1}
{ "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION" "3 " "Info: Fitter converted 3 user pins into dedicated programming pins" { { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~ASDO~ E3 " "Info: Pin ~ASDO~ is reserved at location E3" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~ASDO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~ASDO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/Register/" 0 { } { { 0 { 0 ""} 0 27 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~nCSO~ D3 " "Info: Pin ~nCSO~ is reserved at location D3" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~nCSO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~nCSO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/Register/" 0 { } { { 0 { 0 ""} 0 28 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1} { "Info" "IFIOMGR_RESERVED_PIN_WITH_LOCATION_SUB" "~LVDS150p/nCEO~ AE24 " "Info: Pin ~LVDS150p/nCEO~ is reserved at location AE24" {  } { { "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" "" { PinPlanner "/usr/local/Altera/10.0/quartus/linux/pin_planner.ppl" { ~LVDS150p/nCEO~ } } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { ~LVDS150p/nCEO~ } "NODE_NAME" } } { "temporary_test_loc" "" { Generic "/home/rszambre/CPR E 281/fProj/Register/" 0 { } { { 0 { 0 ""} 0 29 4858 5830 0}  }  } }  } 0 0 "Pin %1!s! is reserved at location %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Fitter converted %1!d! user pins into dedicated programming pins" 0 0 "" 0 -1}
{ "Info" "ITDC_FITTER_TIMING_ENGINE" "Classic " "Info: Timing-driven compilation is using the Classic Timing Analyzer" {  } {  } 0 0 "Timing-driven compilation is using the %1!s! Timing Analyzer" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "ITAN_TDC_NO_DEFAULT_OPTIMIZATION_GOALS" "" "Info: Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." {  } {  } 0 0 "Timing requirements not specified -- quality metrics such as performance and power consumption may be sacrificed to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_REGPACKING_INFO" "" "Info: Starting register packing" {  } {  } 0 0 "Starting register packing" 0 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Extra Info: Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Performing register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Extra Info: Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 0 "Completed register packing on registers with non-logic cell location assignments" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_BEGIN_FAST_REGISTER_INFO" "" "Extra Info: Started Fast Input/Output/OE register processing" {  } {  } 1 0 "Started Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_FAST_REGISTER_INFO" "" "Extra Info: Finished Fast Input/Output/OE register processing" {  } {  } 1 0 "Finished Fast Input/Output/OE register processing" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_START_IO_MULT_RAM_PACKING" "" "Extra Info: Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" {  } {  } 1 0 "Moving registers into I/O cells, Multiplier Blocks, and RAM blocks to improve timing and density" 1 0 "" 0 -1}
{ "Extra Info" "IFSAC_FSAC_FINISH_IO_MULT_RAM_PACKING" "" "Extra Info: Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" {  } {  } 1 0 "Finished moving registers into I/O cells, Multiplier Blocks, and RAM blocks" 1 0 "" 0 -1}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Info: Finished register packing" { { "Extra Info" "IFSAC_NO_REGISTERS_WERE_PACKED" "" "Extra Info: No registers were packed into other blocks" {  } {  } 1 0 "No registers were packed into other blocks" 0 0 "" 0 -1}  } {  } 0 0 "Finished register packing" 0 0 "" 0 -1}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Info: Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Info: Fitter placement preparation operations beginning" {  } {  } 0 0 "Fitter placement preparation operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Info: Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Info: Fitter placement operations beginning" {  } {  } 0 0 "Fitter placement operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Info: Fitter placement was successful" {  } {  } 0 0 "Fitter placement was successful" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Info: Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 0 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Info: Fitter routing operations beginning" {  } {  } 0 0 "Fitter routing operations beginning" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "0 " "Info: Router estimated average interconnect usage is 0% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "0 X55_Y0 X65_Y11 " "Info: Router estimated peak interconnect usage is 0% of the available device resources in the region that extends from location X55_Y0 to location X65_Y11" {  } {  } 0 0 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "" 0 -1}  } {  } 0 0 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:00 " "Info: Fitter routing operations ending: elapsed time is 00:00:00" {  } {  } 0 0 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "" 0 -1}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "Info: The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Info: Optimizations that may affect the design's routability were skipped" {  } {  } 0 0 "Optimizations that may affect the design's routability were skipped" 0 0 "" 0 -1} { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_TIMING" "" "Info: Optimizations that may affect the design's timing were skipped" {  } {  } 0 0 "Optimizations that may affect the design's timing were skipped" 0 0 "" 0 -1}  } {  } 0 0 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_STARTED" "" "Info: Started post-fitting delay annotation" {  } {  } 0 0 "Started post-fitting delay annotation" 0 0 "" 0 -1}
{ "Warning" "WDAT_NO_LOADING_SPECIFIED_ONE_OR_MORE_PINS" "4 " "Warning: Found 4 output pins without output pin load capacitance assignment" { { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q3 0 " "Info: Pin \"Q3\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q0 0 " "Info: Pin \"Q0\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q1 0 " "Info: Pin \"Q1\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1} { "Info" "IDAT_NO_LOADING_SPECIFIED_ON_PIN" "Q2 0 " "Info: Pin \"Q2\" has no specified output pin load capacitance -- assuming default load capacitance of 0 pF for timing analysis" {  } {  } 0 0 "Pin \"%1!s!\" has no specified output pin load capacitance -- assuming default load capacitance of %2!d! pF for timing analysis" 0 0 "" 0 -1}  } {  } 0 0 "Found %1!d! output pins without output pin load capacitance assignment" 0 0 "" 0 -1}
{ "Info" "IDAT_DAT_COMPLETED" "" "Info: Delay annotation completed successfully" {  } {  } 0 0 "Delay annotation completed successfully" 0 0 "" 0 -1}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "Warning: The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 0 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 3 s Quartus II " "Info: Quartus II Fitter was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "360 " "Info: Peak virtual memory: 360 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  4 03:27:55 2012 " "Info: Processing ended: Tue Dec  4 03:27:55 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:06 " "Info: Elapsed time: 00:00:06" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:07 " "Info: Total CPU time (on all processors): 00:00:07" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus II " "Info: Running Quartus II Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  4 03:27:57 2012 " "Info: Processing started: Tue Dec  4 03:27:57 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off register -c register " "Info: Command: quartus_asm --read_settings_files=off --write_settings_files=off register -c register" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Info: Writing out detailed assembly data for power analysis" {  } {  } 0 0 "Writing out detailed assembly data for power analysis" 0 0 "" 0 -1}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Info: Assembler is generating device programming files" {  } {  } 0 0 "Assembler is generating device programming files" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 0 s Quartus II " "Info: Quartus II Assembler was successful. 0 errors, 0 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "277 " "Info: Peak virtual memory: 277 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  4 03:28:00 2012 " "Info: Processing ended: Tue Dec  4 03:28:00 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Info: Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Info: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Classic Timing Analyzer Quartus II " "Info: Running Quartus II Classic Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 10.0 Build 218 06/27/2010 SJ Full Version " "Info: Version 10.0 Build 218 06/27/2010 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Tue Dec  4 03:28:01 2012 " "Info: Processing started: Tue Dec  4 03:28:01 2012" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only " "Info: Command: quartus_tan --read_settings_files=off --write_settings_files=off register -c register --timing_analysis_only" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Warning" "WTAN_TAN_IS_DEPRECATED" "" "Warning: Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." {  } {  } 0 0 "Classic Timing Analyzer will not be available in a future release of the Quartus II software. Use the TimeQuest Timing Analyzer to run timing analysis on your design. Convert all the project settings and the timing constraints to TimeQuest Timing Analyzer equivalents." 0 0 "" 0 -1}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "4 4 " "Info: Parallel compilation is enabled and will use 4 of the 4 processors detected" {  } {  } 0 0 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "" 0 -1}
{ "Warning" "WTAN_NO_CLOCKS" "" "Warning: Found pins functioning as undefined clocks and/or memory enables" { { "Info" "ITAN_NODE_MAP_TO_CLK" "CLOCK " "Info: Assuming node \"CLOCK\" is an undefined clock" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } } { "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" "" { Assignment "/usr/local/Altera/10.0/quartus/linux/Assignment Editor.qase" 1 { { 0 "CLOCK" } } } }  } 0 0 "Assuming node \"%1!s!\" is an undefined clock" 0 0 "" 0 -1}  } {  } 0 0 "Found pins functioning as undefined clocks and/or memory enables" 0 0 "" 0 -1}
{ "Info" "ITAN_NO_REG2REG_EXIST" "CLOCK " "Info: No valid register-to-register data paths exist for clock \"CLOCK\"" {  } {  } 0 0 "No valid register-to-register data paths exist for clock \"%1!s!\"" 0 0 "" 0 -1}
{ "Info" "ITDB_TSU_RESULT" "inst LOAD CLOCK 3.907 ns register " "Info: tsu for register \"inst\" (data pin = \"LOAD\", clock pin = \"CLOCK\") is 3.907 ns" { { "Info" "ITDB_FULL_DATA_PATH_RESULT" "7.575 ns + Longest pin register " "Info: + Longest pin to register delay is 7.575 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns LOAD 1 PIN PIN_V1 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V1; Fanout = 4; PIN Node = 'LOAD'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LOAD } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 72 16 184 88 "LOAD" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(6.063 ns) + CELL(0.660 ns) 7.575 ns inst 2 REG LCFF_X57_Y8_N9 1 " "Info: 2: + IC(6.063 ns) + CELL(0.660 ns) = 7.575 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "6.723 ns" { LOAD inst } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.512 ns ( 19.96 % ) " "Info: Total cell delay = 1.512 ns ( 19.96 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "6.063 ns ( 80.04 % ) " "Info: Total interconnect delay = 6.063 ns ( 80.04 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.575 ns" { LOAD inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.575 ns" { LOAD {} LOAD~combout {} inst {} } { 0.000ns 0.000ns 6.063ns } { 0.000ns 0.852ns 0.660ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TSU_DELAY" "-0.036 ns + " "Info: + Micro setup delay of destination is -0.036 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%2!c! Micro setup delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.632 ns - Shortest register " "Info: - Shortest clock path from clock \"CLOCK\" to destination register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst 2 REG LCFF_X57_Y8_N9 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N9; Fanout = 1; REG Node = 'inst'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 328 392 272 "inst" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "7.575 ns" { LOAD inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "7.575 ns" { LOAD {} LOAD~combout {} inst {} } { 0.000ns 0.000ns 6.063ns } { 0.000ns 0.852ns 0.660ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "tsu for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_FULL_TCO_RESULT" "CLOCK Q0 inst3 7.727 ns register " "Info: tco from clock \"CLOCK\" to destination pin \"Q0\" through register \"inst3\" is 7.727 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK source 3.632 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to source register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst3 2 REG LCFF_X57_Y8_N19 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst3 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst3 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TCO_DELAY" "0.250 ns + " "Info: + Micro clock to output delay of source is 0.250 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%2!c! Micro clock to output delay of source is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "3.845 ns + Longest register pin " "Info: + Longest register to pin delay is 3.845 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.000 ns) 0.000 ns inst3 1 REG LCFF_X57_Y8_N19 1 " "Info: 1: + IC(0.000 ns) + CELL(0.000 ns) = 0.000 ns; Loc. = LCFF_X57_Y8_N19; Fanout = 1; REG Node = 'inst3'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { inst3 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 784 848 272 "inst3" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.017 ns) + CELL(2.828 ns) 3.845 ns Q0 2 PIN PIN_U18 0 " "Info: 2: + IC(1.017 ns) + CELL(2.828 ns) = 3.845 ns; Loc. = PIN_U18; Fanout = 0; PIN Node = 'Q0'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 320 872 1048 336 "Q0" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "2.828 ns ( 73.55 % ) " "Info: Total cell delay = 2.828 ns ( 73.55 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.017 ns ( 26.45 % ) " "Info: Total interconnect delay = 1.017 ns ( 26.45 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.845 ns" { inst3 {} Q0 {} } { 0.000ns 1.017ns } { 0.000ns 2.828ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst3 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst3 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.845 ns" { inst3 Q0 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.845 ns" { inst3 {} Q0 {} } { 0.000ns 1.017ns } { 0.000ns 2.828ns } "" } }  } 0 0 "tco from clock \"%1!s!\" to destination pin \"%2!s!\" through %5!s! \"%3!s!\" is %4!s!" 0 0 "" 0 -1}
{ "Info" "ITDB_TH_RESULT" "inst1 LD2 CLOCK 1.271 ns register " "Info: th for register \"inst1\" (data pin = \"LD2\", clock pin = \"CLOCK\") is 1.271 ns" { { "Info" "ITDB_FULL_CLOCK_PATH_RESULT" "CLOCK destination 3.632 ns + Longest register " "Info: + Longest clock path from clock \"CLOCK\" to destination register is 3.632 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.852 ns) 0.852 ns CLOCK 1 CLK PIN_V2 4 " "Info: 1: + IC(0.000 ns) + CELL(0.852 ns) = 0.852 ns; Loc. = PIN_V2; Fanout = 4; CLK Node = 'CLOCK'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { CLOCK } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 304 16 184 320 "CLOCK" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(2.243 ns) + CELL(0.537 ns) 3.632 ns inst1 2 REG LCFF_X57_Y8_N23 1 " "Info: 2: + IC(2.243 ns) + CELL(0.537 ns) = 3.632 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.780 ns" { CLOCK inst1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.389 ns ( 38.24 % ) " "Info: Total cell delay = 1.389 ns ( 38.24 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "2.243 ns ( 61.76 % ) " "Info: Total interconnect delay = 2.243 ns ( 61.76 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst1 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } }  } 0 0 "%4!c! %5!s! clock path from clock \"%1!s!\" to %2!s! %6!s! is %3!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_TH_DELAY" "0.266 ns + " "Info: + Micro hold delay of destination is 0.266 ns" {  } { { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%2!c! Micro hold delay of destination is %1!s!" 0 0 "" 0 -1} { "Info" "ITDB_FULL_DATA_PATH_RESULT" "2.627 ns - Shortest pin register " "Info: - Shortest pin to register delay is 2.627 ns" { { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.999 ns) 0.999 ns LD2 1 PIN PIN_P25 1 " "Info: 1: + IC(0.000 ns) + CELL(0.999 ns) = 0.999 ns; Loc. = PIN_P25; Fanout = 1; PIN Node = 'LD2'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "" { LD2 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 32 496 664 48 "LD2" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(1.395 ns) + CELL(0.149 ns) 2.543 ns inst1~feeder 2 COMB LCCOMB_X57_Y8_N22 1 " "Info: 2: + IC(1.395 ns) + CELL(0.149 ns) = 2.543 ns; Loc. = LCCOMB_X57_Y8_N22; Fanout = 1; COMB Node = 'inst1~feeder'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "1.544 ns" { LD2 inst1~feeder } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_NODE_DELAY" "IC(0.000 ns) + CELL(0.084 ns) 2.627 ns inst1 3 REG LCFF_X57_Y8_N23 1 " "Info: 3: + IC(0.000 ns) + CELL(0.084 ns) = 2.627 ns; Loc. = LCFF_X57_Y8_N23; Fanout = 1; REG Node = 'inst1'" {  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "0.084 ns" { inst1~feeder inst1 } "NODE_NAME" } } { "register.bdf" "" { Schematic "/home/rszambre/CPR E 281/fProj/Register/register.bdf" { { 192 480 544 272 "inst1" "" } } } }  } 0 0 "%4!d!: + %1!s! = %2!s!; Loc. = %6!s!; Fanout = %7!d!; %5!s! Node = '%3!s!'" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_CELL_DELAY" "1.232 ns ( 46.90 % ) " "Info: Total cell delay = 1.232 ns ( 46.90 % )" {  } {  } 0 0 "Total cell delay = %1!s! %2!s!" 0 0 "" 0 -1} { "Info" "ITDB_TOTAL_IC_DELAY" "1.395 ns ( 53.10 % ) " "Info: Total interconnect delay = 1.395 ns ( 53.10 % )" {  } {  } 0 0 "Total interconnect delay = %1!s! %2!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.627 ns" { LD2 inst1~feeder inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.627 ns" { LD2 {} LD2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.395ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "%2!c! %3!s! %4!s! to %5!s! delay is %1!s!" 0 0 "" 0 -1}  } { { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "3.632 ns" { CLOCK inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "3.632 ns" { CLOCK {} CLOCK~combout {} inst1 {} } { 0.000ns 0.000ns 2.243ns } { 0.000ns 0.852ns 0.537ns } "" } } { "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" { Floorplan "/usr/local/Altera/10.0/quartus/linux/TimingClosureFloorplan.fld" "" "2.627 ns" { LD2 inst1~feeder inst1 } "NODE_NAME" } } { "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "" { "TechnologyMapViewer" "/usr/local/Altera/10.0/quartus/linux/Technology_Viewer.qrui" "2.627 ns" { LD2 {} LD2~combout {} inst1~feeder {} inst1 {} } { 0.000ns 0.000ns 1.395ns 0.000ns } { 0.000ns 0.999ns 0.149ns 0.084ns } "" } }  } 0 0 "th for %5!s! \"%1!s!\" (data pin = \"%2!s!\", clock pin = \"%3!s!\") is %4!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_ERROR_COUNT" "Classic Timing Analyzer 0 s 2 s Quartus II " "Info: Quartus II Classic Timing Analyzer was successful. 0 errors, 2 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "192 " "Info: Peak virtual memory: 192 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Info" "IQEXE_END_BANNER_TIME" "Tue Dec  4 03:28:01 2012 " "Info: Processing ended: Tue Dec  4 03:28:01 2012" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_TIME" "00:00:00 " "Info: Elapsed time: 00:00:00" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:00 " "Info: Total CPU time (on all processors): 00:00:00" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 6 s " "Info: Quartus II Full Compilation was successful. 0 errors, 6 warnings" {  } {  } 0 0 "Quartus II %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
