Copyright 1986-2018 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version      : Vivado v.2018.1 (lin64) Build 2188600 Wed Apr  4 18:39:19 MDT 2018
| Date              : Wed Dec  9 16:39:07 2020
| Host              : animal.digi.e-technik.uni-kassel.de running 64-bit CentOS Linux release 7.8.2003 (Core)
| Command           : report_timing -file /home/nfiege/Repositories/origami/vhdl/ratII/synth/fir_SAM/NonUniformILP/fir_SAM_NonUniformILP_312_ultrascale2_250/implementedSystem_timing_synth.rpt
| Design            : implementedSystem_toplevel
| Device            : xcvu13p-fhga2104
| Speed File        : -2  PRODUCTION 1.19 03-17-2018
| Temperature Grade : E
------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Report

Slack (MET) :             0.548ns  (required time - arrival time)
  Source:                 Delay1No13_instance/Y_reg[19]/C
                            (rising edge-triggered cell FDCE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Destination:            Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by clk  {rise@0.000ns fall@2.000ns period=4.000ns})
  Path Group:             clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            4.000ns  (clk rise@4.000ns - clk rise@0.000ns)
  Data Path Delay:        3.135ns  (logic 0.967ns (30.845%)  route 2.168ns (69.155%))
  Logic Levels:           8  (CARRY8=2 LUT4=1 LUT5=3 LUT6=2)
  Clock Path Skew:        -0.307ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    2.393ns = ( 6.393 - 4.000 ) 
    Source Clock Delay      (SCD):    3.076ns
    Clock Pessimism Removal (CPR):    0.376ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns
  Clock Net Delay (Source):      2.125ns (routing 0.921ns, distribution 1.204ns)
  Clock Net Delay (Destination): 1.733ns (routing 0.836ns, distribution 0.897ns)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock clk rise edge)        0.000     0.000 r  
    AP13                                              0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.600     0.600 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     0.600    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     0.600 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.323     0.923    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.028     0.951 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=30195, routed)       2.125     3.076    Delay1No13_instance/clk
    SLICE_X147Y365       FDCE                                         r  Delay1No13_instance/Y_reg[19]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X147Y365       FDCE (Prop_HFF_SLICEL_C_Q)
                                                      0.079     3.155 r  Delay1No13_instance/Y_reg[19]/Q
                         net (fo=4, routed)           0.669     3.824    Delay1No12_instance/Y_reg[33]_0[19]
    SLICE_X136Y327       LUT4 (Prop_B6LUT_SLICEL_I3_O)
                                                      0.124     3.948 r  Delay1No12_instance/geqOp_carry__0_i_15__0/O
                         net (fo=1, routed)           0.009     3.957    Sum10_1_impl_instance/FPAddSubOp_instance/Y_reg[30]_0[1]
    SLICE_X136Y327       CARRY8 (Prop_CARRY8_SLICEL_S[1]_CO[7])
                                                      0.186     4.143 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0/CO[7]
                         net (fo=1, routed)           0.026     4.169    Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__0_n_0
    SLICE_X136Y328       CARRY8 (Prop_CARRY8_SLICEL_CI_CO[0])
                                                      0.052     4.221 r  Sum10_1_impl_instance/FPAddSubOp_instance/geqOp_carry__1/CO[0]
                         net (fo=72, routed)          0.345     4.566    Delay1No13_instance/CO[0]
    SLICE_X134Y335       LUT5 (Prop_G5LUT_SLICEL_I4_O)
                                                      0.099     4.665 f  Delay1No13_instance/shiftedFracY_d1[12]_i_4__0/O
                         net (fo=3, routed)           0.275     4.940    Delay1No12_instance/Y_reg[23]_0[0]
    SLICE_X136Y330       LUT6 (Prop_H6LUT_SLICEL_I2_O)
                                                      0.090     5.030 f  Delay1No12_instance/shiftedFracY_d1[32]_i_9__0/O
                         net (fo=3, routed)           0.047     5.077    Delay1No12_instance/shiftedFracY_d1[32]_i_9__0_n_0
    SLICE_X136Y330       LUT5 (Prop_F6LUT_SLICEL_I4_O)
                                                      0.089     5.166 r  Delay1No12_instance/shiftedFracY_d1[45]_i_4__0/O
                         net (fo=31, routed)          0.229     5.395    Delay1No13_instance/Y_reg[23]_0
    SLICE_X138Y328       LUT6 (Prop_B6LUT_SLICEL_I4_O)
                                                      0.148     5.543 r  Delay1No13_instance/shiftedFracY_d1[7]_i_2__0/O
                         net (fo=4, routed)           0.303     5.846    Delay1No12_instance/level2[6]
    SLICE_X133Y333       LUT5 (Prop_A6LUT_SLICEM_I0_O)
                                                      0.100     5.946 r  Delay1No12_instance/shiftedFracY_d1[3]_i_1__0/O
                         net (fo=2, routed)           0.265     6.211    Sum10_1_impl_instance/FPAddSubOp_instance/level4__0[3]
    SLICE_X133Y333       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock clk rise edge)        4.000     4.000 r  
    AP13                                              0.000     4.000 r  clk (IN)
                         net (fo=0)                   0.000     4.000    clk_IBUF_inst/I
    AP13                 INBUF (Prop_INBUF_HPIOB_M_PAD_O)
                                                      0.349     4.349 r  clk_IBUF_inst/INBUF_INST/O
                         net (fo=1, routed)           0.000     4.349    clk_IBUF_inst/OUT
    AP13                 IBUFCTRL (Prop_IBUFCTRL_HPIOB_M_I_O)
                                                      0.000     4.349 r  clk_IBUF_inst/IBUFCTRL_INST/O
                         net (fo=1, routed)           0.287     4.636    clk_IBUF
    BUFGCE_X0Y170        BUFGCE (Prop_BUFCE_BUFGCE_I_O)
                                                      0.024     4.660 r  clk_IBUF_BUFG_inst/O
    X4Y5 (CLOCK_ROOT)    net (fo=30195, routed)       1.733     6.393    Sum10_1_impl_instance/FPAddSubOp_instance/clk
    SLICE_X133Y333       FDRE                                         r  Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]/C
                         clock pessimism              0.376     6.769    
                         clock uncertainty           -0.035     6.733    
    SLICE_X133Y333       FDRE (Setup_EFF_SLICEM_C_D)
                                                      0.025     6.758    Sum10_1_impl_instance/FPAddSubOp_instance/shiftedFracY_d1_reg[3]
  -------------------------------------------------------------------
                         required time                          6.758    
                         arrival time                          -6.211    
  -------------------------------------------------------------------
                         slack                                  0.548    




