// Seed: 349725807
module module_0 #(
    parameter id_6 = 32'd32,
    parameter id_8 = 32'd11
) (
    output wor  id_0,
    output wand id_1
);
  logic [7:0] id_3, id_4, id_5, _id_6, id_7, _id_8, id_9, id_10, id_11, id_12;
  wand id_13;
  wire id_14;
  assign #id_15 id_13 = -1 & id_9;
  wire id_16;
  assign id_4[id_6-(id_8)] = id_5 + 1;
  assign module_1.id_4 = 0;
  assign id_4 = id_7;
endmodule
module module_1 (
    input tri0 id_0,
    input tri0 id_1,
    input tri0 id_2,
    input uwire id_3,
    output supply1 id_4,
    input supply1 id_5
    , id_18,
    input supply1 id_6,
    input wand id_7,
    output tri1 id_8,
    input uwire id_9,
    input tri0 id_10,
    input tri0 id_11,
    output tri1 id_12,
    output uwire id_13,
    input wire id_14,
    input tri0 id_15,
    input supply1 id_16
);
  assign id_18[1'h0] = 1 == -1;
  always disable id_19;
  module_0 modCall_1 (
      id_4,
      id_13
  );
endmodule
