Release 13.3 - xst O.76xd (lin64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> 
Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.05 secs
 
--> 
Reading design: game.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "game.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "game"
Output Format                      : NGC
Target Device                      : xc3s500e-5-fg320

---- Source Options
Top Module Name                    : game
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 500
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "/home/student2/amazzucc/coe758/projecta/gameattempt1/game.vhd" in Library work.
Architecture behavioral of Entity game is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <game> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <game> in library <work> (Architecture <behavioral>).
Entity <game> analyzed. Unit <game> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <game>.
    Related source file is "/home/student2/amazzucc/coe758/projecta/gameattempt1/game.vhd".
    Found 1-bit register for signal <H>.
    Found 1-bit register for signal <V>.
    Found 8-bit register for signal <Rout>.
    Found 8-bit register for signal <Gout>.
    Found 8-bit register for signal <Bout>.
    Found 32-bit register for signal <ball_x>.
    Found 32-bit adder for signal <ball_x$addsub0000> created at line 184.
    Found 32-bit comparator less for signal <ball_x$cmp_gt0000> created at line 98.
    Found 32-bit comparator less for signal <ball_x$cmp_gt0001> created at line 98.
    Found 32-bit comparator greatequal for signal <ball_x$cmp_le0000> created at line 98.
    Found 32-bit 4-to-1 multiplexer for signal <ball_x$mux0000>.
    Found 3-bit register for signal <ball_xmove>.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0000> created at line 160.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0001> created at line 164.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0002> created at line 164.
    Found 32-bit comparator greatequal for signal <ball_xmove$cmp_ge0003> created at line 160.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0000> created at line 142.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0001> created at line 141.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0002> created at line 160.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0003> created at line 164.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0004> created at line 164.
    Found 32-bit comparator greater for signal <ball_xmove$cmp_gt0005> created at line 160.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0000> created at line 160.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0001> created at line 164.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0002> created at line 164.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0003> created at line 160.
    Found 32-bit comparator lessequal for signal <ball_xmove$cmp_le0004> created at line 145.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0000> created at line 142.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0001> created at line 141.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0002> created at line 160.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0003> created at line 164.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0004> created at line 164.
    Found 32-bit comparator less for signal <ball_xmove$cmp_lt0005> created at line 160.
    Found 32-bit register for signal <ball_y>.
    Found 32-bit adder for signal <ball_y$addsub0000> created at line 185.
    Found 32-bit 4-to-1 multiplexer for signal <ball_y$mux0000>.
    Found 3-bit register for signal <ball_ymove>.
    Found 32-bit comparator greater for signal <ball_ymove$cmp_gt0000> created at line 152.
    Found 1-bit register for signal <clock>.
    Found 32-bit comparator greatequal for signal <H$cmp_ge0000> created at line 59.
    Found 32-bit comparator lessequal for signal <H$cmp_le0000> created at line 59.
    Found 32-bit up counter for signal <horizontal>.
    Found 32-bit updown accumulator for signal <lefttop>.
    Found 32-bit comparator greater for signal <lefttop$cmp_gt0000> created at line 178.
    Found 32-bit comparator greater for signal <lefttop$cmp_gt0001> created at line 177.
    Found 32-bit comparator lessequal for signal <lefttop$cmp_le0000> created at line 177.
    Found 1-bit xor2 for signal <lefttop$xor0000> created at line 176.
    Found 32-bit updown accumulator for signal <righttop>.
    Found 32-bit comparator greater for signal <righttop$cmp_gt0000> created at line 171.
    Found 32-bit comparator greater for signal <righttop$cmp_gt0001> created at line 170.
    Found 32-bit comparator lessequal for signal <righttop$cmp_le0000> created at line 170.
    Found 1-bit xor2 for signal <righttop$xor0000> created at line 169.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0000> created at line 128.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0001> created at line 128.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0002> created at line 116.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0003> created at line 116.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0004> created at line 116.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0005> created at line 116.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0006> created at line 116.
    Found 32-bit comparator greater for signal <Rout$cmp_gt0007> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0000> created at line 128.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0001> created at line 128.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0002> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0003> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0004> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0005> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0006> created at line 116.
    Found 32-bit comparator lessequal for signal <Rout$cmp_le0007> created at line 116.
    Found 32-bit comparator greatequal for signal <V$cmp_ge0000> created at line 64.
    Found 32-bit comparator lessequal for signal <V$cmp_le0000> created at line 64.
    Found 32-bit up counter for signal <vertical>.
    Found 32-bit up counter for signal <wait1>.
    Found 32-bit adder for signal <wait1$add0000> created at line 102.
    Found 32-bit adder for signal <wait1$add0001> created at line 98.
    Found 32-bit adder for signal <wait1$add0002> created at line 92.
    Found 32-bit adder for signal <wait1$add0003> created at line 86.
    Found 32-bit comparator greatequal for signal <wait1$cmp_ge0000> created at line 102.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0000> created at line 102.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0001> created at line 98.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0002> created at line 98.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0003> created at line 92.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0004> created at line 92.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0005> created at line 86.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0006> created at line 86.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0007> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0008> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0009> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0010> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0011> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0012> created at line 78.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0013> created at line 98.
    Found 32-bit comparator greater for signal <wait1$cmp_gt0014> created at line 98.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0000> created at line 98.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0001> created at line 98.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0002> created at line 92.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0003> created at line 92.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0004> created at line 86.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0005> created at line 86.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0006> created at line 78.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0007> created at line 78.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0008> created at line 78.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0009> created at line 78.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0010> created at line 78.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0011> created at line 102.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0012> created at line 98.
    Found 32-bit comparator lessequal for signal <wait1$cmp_le0013> created at line 98.
    Found 32-bit comparator less for signal <wait1$cmp_lt0000> created at line 102.
    Summary:
	inferred   3 Counter(s).
	inferred   2 Accumulator(s).
	inferred  97 D-type flip-flop(s).
	inferred   6 Adder/Subtractor(s).
	inferred  82 Comparator(s).
	inferred  64 Multiplexer(s).
Unit <game> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 10
 1-bit register                                        : 3
 3-bit register                                        : 2
 32-bit register                                       : 2
 8-bit register                                        : 3
# Comparators                                          : 82
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 34
 32-bit comparator less                                : 9
 32-bit comparator lessequal                           : 31
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================

WARNING:Xst:1293 - FF/Latch <ball_xmove_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_xmove_1> has a constant value of 1 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_ymove_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_ymove_1> has a constant value of 1 in block <game>. This FF/Latch will be trimmed during the optimization process.

=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 6
 32-bit adder                                          : 6
# Counters                                             : 3
 32-bit up counter                                     : 3
# Accumulators                                         : 2
 32-bit updown accumulator                             : 2
# Registers                                            : 97
 Flip-Flops                                            : 97
# Comparators                                          : 82
 32-bit comparator greatequal                          : 8
 32-bit comparator greater                             : 34
 32-bit comparator less                                : 9
 32-bit comparator lessequal                           : 31
# Multiplexers                                         : 2
 32-bit 4-to-1 multiplexer                             : 2
# Xors                                                 : 2
 1-bit xor2                                            : 2

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================
WARNING:Xst:1293 - FF/Latch <ball_xmove_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_xmove_1> has a constant value of 1 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_ymove_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_ymove_1> has a constant value of 1 in block <game>. This FF/Latch will be trimmed during the optimization process.
INFO:Xst:2261 - The FF/Latch <Bout_0> in Unit <game> is equivalent to the following 7 FFs/Latches, which will be removed : <Bout_1> <Bout_2> <Bout_3> <Bout_4> <Bout_5> <Bout_6> <Bout_7> 
INFO:Xst:2261 - The FF/Latch <Rout_0> in Unit <game> is equivalent to the following 7 FFs/Latches, which will be removed : <Rout_1> <Rout_2> <Rout_3> <Rout_4> <Rout_5> <Rout_6> <Rout_7> 
INFO:Xst:2261 - The FF/Latch <Gout_0> in Unit <game> is equivalent to the following 7 FFs/Latches, which will be removed : <Gout_1> <Gout_2> <Gout_3> <Gout_4> <Gout_5> <Gout_6> <Gout_7> 
WARNING:Xst:1293 - FF/Latch <ball_y_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.
WARNING:Xst:1293 - FF/Latch <ball_x_0> has a constant value of 0 in block <game>. This FF/Latch will be trimmed during the optimization process.

Optimizing unit <game> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block game, actual ratio is 17.
FlipFlop vertical_1 has been replicated 1 time(s)
FlipFlop vertical_2 has been replicated 1 time(s)
FlipFlop vertical_3 has been replicated 1 time(s)
FlipFlop vertical_4 has been replicated 1 time(s)
FlipFlop vertical_5 has been replicated 1 time(s)
FlipFlop vertical_6 has been replicated 1 time(s)
FlipFlop vertical_7 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 237
 Flip-Flops                                            : 237

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : game.ngr
Top Level Output File Name         : game
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 32

Cell Usage :
# BELS                             : 3204
#      GND                         : 1
#      INV                         : 153
#      LUT1                        : 271
#      LUT2                        : 575
#      LUT2_D                      : 2
#      LUT2_L                      : 1
#      LUT3                        : 102
#      LUT3_D                      : 2
#      LUT3_L                      : 4
#      LUT4                        : 391
#      LUT4_D                      : 5
#      LUT4_L                      : 9
#      MUXCY                       : 1336
#      MUXF5                       : 5
#      VCC                         : 1
#      XORCY                       : 346
# FlipFlops/Latches                : 237
#      FDE                         : 128
#      FDR                         : 35
#      FDRE                        : 71
#      FDSE                        : 3
# Clock Buffers                    : 2
#      BUFG                        : 1
#      BUFGP                       : 1
# IO Buffers                       : 31
#      IBUF                        : 4
#      OBUF                        : 27
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-5 

 Number of Slices:                      830  out of   4656    17%  
 Number of Slice Flip Flops:            237  out of   9312     2%  
 Number of 4 input LUTs:               1515  out of   9312    16%  
 Number of IOs:                          32
 Number of bonded IOBs:                  32  out of    232    13%  
 Number of GCLKs:                         2  out of     24     8%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk                                | BUFGP                  | 1     |
clock1                             | BUFG                   | 236   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -5

   Minimum period: 11.270ns (Maximum Frequency: 88.733MHz)
   Minimum input arrival time before clock: 5.864ns
   Maximum output required time after clock: 4.326ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk'
  Clock period: 1.760ns (frequency: 568.069MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.760ns (Levels of Logic = 0)
  Source:            clock (FF)
  Destination:       clock (FF)
  Source Clock:      clk rising
  Destination Clock: clk rising

  Data Path: clock to clock
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clock (clock1)
     FDR:R                     0.795          clock
    ----------------------------------------
    Total                      1.760ns (1.309ns logic, 0.451ns route)
                                       (74.4% logic, 25.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'clock1'
  Clock period: 11.270ns (frequency: 88.733MHz)
  Total number of paths / destination ports: 988350 / 544
-------------------------------------------------------------------------
Delay:               11.270ns (Levels of Logic = 19)
  Source:            vertical_0 (FF)
  Destination:       ball_y_1 (FF)
  Source Clock:      clock1 rising
  Destination Clock: clock1 rising

  Data Path: vertical_0 to ball_y_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDRE:C->Q            27   0.514   1.141  vertical_0 (vertical_0)
     LUT2:I1->O            1   0.612   0.000  Mcompar_wait1_cmp_gt0008_lut<0>5 (Mcompar_wait1_cmp_gt0008_lut<0>5)
     MUXCY:S->O            1   0.404   0.000  Mcompar_wait1_cmp_gt0008_cy<0>_4 (Mcompar_wait1_cmp_gt0008_cy<0>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<1>_4 (Mcompar_wait1_cmp_gt0008_cy<1>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<2>_4 (Mcompar_wait1_cmp_gt0008_cy<2>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<3>_4 (Mcompar_wait1_cmp_gt0008_cy<3>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<4>_4 (Mcompar_wait1_cmp_gt0008_cy<4>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<5>_4 (Mcompar_wait1_cmp_gt0008_cy<5>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<6>_4 (Mcompar_wait1_cmp_gt0008_cy<6>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<7>_4 (Mcompar_wait1_cmp_gt0008_cy<7>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<8>_4 (Mcompar_wait1_cmp_gt0008_cy<8>5)
     MUXCY:CI->O           1   0.052   0.000  Mcompar_wait1_cmp_gt0008_cy<9>_4 (Mcompar_wait1_cmp_gt0008_cy<9>4)
     MUXCY:CI->O           3   0.399   0.603  Mcompar_wait1_cmp_gt0008_cy<10>_2 (Mcompar_wait1_cmp_gt0008_cy<10>2)
     LUT3_L:I0->LO         1   0.612   0.103  ball_x_not0003577_SW0 (N53)
     LUT4:I3->O            1   0.612   0.357  ball_x_not0003577 (ball_x_not0003577)
     MUXF5:S->O            1   0.641   0.360  ball_x_not0003589 (ball_x_not0003589)
     LUT4:I3->O            2   0.612   0.410  ball_x_not00034_SW2 (N37)
     LUT4:I2->O            1   0.612   0.360  ball_x_not00035177_SW0 (N41)
     LUT4:I3->O            1   0.612   0.000  ball_x_not000355_G (N91)
     MUXF5:I1->O          62   0.278   1.081  ball_x_not000355 (ball_x_not0003)
     FDE:CE                    0.483          ball_y_1
    ----------------------------------------
    Total                     11.270ns (6.855ns logic, 4.415ns route)
                                       (60.8% logic, 39.2% route)

=========================================================================
Timing constraint: Default OFFSET IN BEFORE for Clock 'clock1'
  Total number of paths / destination ports: 1312 / 128
-------------------------------------------------------------------------
Offset:              5.864ns (Levels of Logic = 34)
  Source:            SW2 (PAD)
  Destination:       righttop_31 (FF)
  Destination Clock: clock1 rising

  Data Path: SW2 to righttop_31
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     IBUF:I->O            35   1.106   1.226  SW2_IBUF (SW2_IBUF)
     LUT2:I0->O            1   0.612   0.357  righttop_not0003_inv2 (righttop_not0003_inv)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<0> (Maccum_righttop_cy<0>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<1> (Maccum_righttop_cy<1>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<2> (Maccum_righttop_cy<2>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<3> (Maccum_righttop_cy<3>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<4> (Maccum_righttop_cy<4>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<5> (Maccum_righttop_cy<5>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<6> (Maccum_righttop_cy<6>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<7> (Maccum_righttop_cy<7>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<8> (Maccum_righttop_cy<8>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<9> (Maccum_righttop_cy<9>)
     MUXCY:CI->O           1   0.052   0.000  Maccum_righttop_cy<10> (Maccum_righttop_cy<10>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<11> (Maccum_righttop_cy<11>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<12> (Maccum_righttop_cy<12>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<13> (Maccum_righttop_cy<13>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<14> (Maccum_righttop_cy<14>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<15> (Maccum_righttop_cy<15>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<16> (Maccum_righttop_cy<16>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<17> (Maccum_righttop_cy<17>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<18> (Maccum_righttop_cy<18>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<19> (Maccum_righttop_cy<19>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<20> (Maccum_righttop_cy<20>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<21> (Maccum_righttop_cy<21>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<22> (Maccum_righttop_cy<22>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<23> (Maccum_righttop_cy<23>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<24> (Maccum_righttop_cy<24>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<25> (Maccum_righttop_cy<25>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<26> (Maccum_righttop_cy<26>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<27> (Maccum_righttop_cy<27>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<28> (Maccum_righttop_cy<28>)
     MUXCY:CI->O           1   0.051   0.000  Maccum_righttop_cy<29> (Maccum_righttop_cy<29>)
     MUXCY:CI->O           0   0.051   0.000  Maccum_righttop_cy<30> (Maccum_righttop_cy<30>)
     XORCY:CI->O           1   0.699   0.000  Maccum_righttop_xor<31> (Result<31>2)
     FDE:D                     0.268          righttop_31
    ----------------------------------------
    Total                      5.864ns (4.281ns logic, 1.583ns route)
                                       (73.0% logic, 27.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              4.134ns (Levels of Logic = 1)
  Source:            clock (FF)
  Destination:       DAC_CLK (PAD)
  Source Clock:      clk rising

  Data Path: clock to DAC_CLK
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDR:C->Q              3   0.514   0.451  clock (clock1)
     OBUF:I->O                 3.169          DAC_CLK_OBUF (DAC_CLK)
    ----------------------------------------
    Total                      4.134ns (3.683ns logic, 0.451ns route)
                                       (89.1% logic, 10.9% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clock1'
  Total number of paths / destination ports: 26 / 26
-------------------------------------------------------------------------
Offset:              4.326ns (Levels of Logic = 1)
  Source:            Bout_0 (FF)
  Destination:       Bout<7> (PAD)
  Source Clock:      clock1 rising

  Data Path: Bout_0 to Bout<7>
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDSE:C->Q             8   0.514   0.643  Bout_0 (Bout_0)
     OBUF:I->O                 3.169          Bout_7_OBUF (Bout<7>)
    ----------------------------------------
    Total                      4.326ns (3.683ns logic, 0.643ns route)
                                       (85.1% logic, 14.9% route)

=========================================================================


Total REAL time to Xst completion: 9.00 secs
Total CPU time to Xst completion: 9.04 secs
 
--> 


Total memory usage is 648708 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :   10 (   0 filtered)
Number of infos    :    3 (   0 filtered)

