<!DOCTYPE HTML PUBLIC "-//W3C//DTD HTML 4.01//EN" "http://www.w3.org/TR/html4/strict.dtd">
<HTML><HEAD>
<TITLE>Long Combinational Path</TITLE>

<link rel="stylesheet" type="text/css" href="css/reset.css">
<link rel="stylesheet" type="text/css" href="css/base.css">
<link rel="stylesheet" type="text/css" href="css/jquery-ui.css">
<link rel="stylesheet" type="text/css" href="css/jquery.layout-latest.css">
<link rel="stylesheet" type="text/css" href="css/override.css">

<script type="text/javascript" src="js/jquery.min.js"></script>
<script type="text/javascript" src="js/jquery-ui.min.js"></script>
<script type="text/javascript" src="js/jquery.layout-latest.js"></script>


</HEAD>

<BODY>

<html><head><link rel='stylesheet' href='bogus:style.css' type='text/css' /><script type='text/javascript' src='qrc:rpwq_sorttable.js'></script>
<script language="javascript" type="text/javascript">
function toggle(id, showtext, hidetext) {
	document.getElementById(id+'-toggle').innerHTML = (document.getElementById(id).style.display == "none") ? hidetext : showtext;
	document.getElementById(id).style.display = (document.getElementById(id).style.display == "none") ? "" : "none";
}
</script>

<style type="text/css">

body { 
	font-family:      Tahoma, sans-serif
	font-size:        8pt;
	background-color: white;
	margin:           0;
/*	border:           1px solid #7F9DB9;*/ /* border on page doesn't work right when scrolling...*/
	padding:          2px;
}

h1, h2 { 
	background-color: #316AC5; 
	color:            white; 
	padding:          2px;
}


h1, h2 a:link {color:#fff;}


h1             { font-size: 10pt; }
h2, h3, h4, h5 { font-size: 8pt; }
p, blockquote  { font-size: 8pt; }
table, td, th  { font-size: 8pt; }
ul, ol, li     { font-size: 8pt; }
dl, dt, dd     { font-size: 8pt; }

/* i don't like the space after paragraphs and before lists */
p { margin: 1em 0 0 0; }


/* table formats */
table {
	border-collapse: collapse;
}

td, th {
	border-collapse: collapse;
	border:          1px solid #C8C8C8;
	padding:         1px;
	padding-left:    2px;
	padding-right:   2px;
	margin:          0;
	vertical-align:  middle;
	text-align:      left;
}

th                 { background-color: #EDEDED; } /* tq table grey - for table heading */
tr:nth-child(2n+0) { background-color: #EDEDED; } /* tq table grey - for even rows */
tr:nth-child(2n+1) { background-color: #FFFFFF; } /* tq table white - for odd rows */

table#path_table td {
	vertical-align:top;
}

.graph { 
	width: 100px; 
	border: 1px solid #aaa; 
	padding: 0px 1px 0px 1px; 
}
.graph .bar { 
	display: block;	
	position: relative;
	background: #aaa; 
	text-align: left;
	padding-left: 2px;
	padding-right: 2px;
	color: #000; 
	height: 12px; 
	vertical-align: middle;
	left:-2px; /* needs to be adjusted in conjunction with .graph styles */
}

div.bar {
	height:11px; 
	background-color:#C00000; 
	color: white; 
	text-align: left; 
	vertical-align: middle;
}

/* for description lists for summary */
dl.rec {
	margin: 1px;
	padding: 0;
}

.rec dt {
	clear: left;
	float: left;
	width: 7em;
	margin: 0;
	padding: 1px;
}

.rec dd {
	margin: 0 0 0 5em;
	padding: 1px;
}

dd.path_table_rec {
	overflow: hidden;
	whitespace: nowrap;
	text-overflow: ellipsis;
}

ul, ol, li {
	margin: 1px;
}

/* tooltip experiment for long node names */
/* use with: <span id="links"><a href="#">short name<span>longer node name</span></a></span> */
span#tip {position: relative; top: 0; left: 0;}
span#tip a { text-decoration: none; color: black;}
span#tip a:hover {}

span#tip a span {display: none;}
span#tip a:hover span {
	display: block;
	position: absolute; top: -2px; left: -2px; 
	padding: 1px; margin: 0px; z-index: 100;
	border: 1px solid black;
	color: black; background: #FFFFDC;
	text-align: left;
	z-index: 100;
}

div#multicolumn {
	-webkit-column-width: 50em;
	-webkit-column-gap: 2em;
}

</style>
</head>
<body>
<!--<h1>Long Combinational Path</h1>-->

<h2>Overview

<a href='#' id='twist-Overview-Long Combinational Path-toggle' onclick='toggle("twist-Overview-Long Combinational Path", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Overview-Long Combinational Path' style='display:inline;'>

<p>
The <b>Description and Recommendations</b> section gives general 
advice and recommendations for addressing Long Combinational Path.
</p>
<p>
The <b>Aggregate Results</b> section shows the 
Entity Name
and the number of occurences of the Entity Name 
in the identified paths.
You can sort the table by clicking the column header.
</p>
<p>
The <b>Top Recommendations</b> section lists 
recommendations for the most serious issues identified by the analysis.
The number of stars indicates the relative importance of each recommendation,
with five stars identifying the most important recommendations.
Click <b>show details</b> for more information about each recommendation;
click <b>report timing</b> to generate a timing report for the listed path. 
</p>

<p>
The <b>Detailed Results</b> section contains the detailed 
report for this analysis.
Click on <b>show details</b> for more information related to the recommendation for each path;
click on <b>report timing</b> to generate a timing report for the listed path. 
You can sort the table by clicking the column header.
</p>
</div>

<h2>Description and Recommendations

<a href='#' id='twist-Description and Recommendations-Long Combinational Path-toggle' onclick='toggle("twist-Description and Recommendations-Long Combinational Path", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Description and Recommendations-Long Combinational Path' style='display:inline;'>

	<p>
Each path listed may contain too many levels of combinational logic between the source and destination registers. Even when placed and routed using near optimal resources its timing constraint would be difficult to meet. There may be a solution where this path meets timing, however it will be difficult to find. If many failing paths exist it is unlikely they could all be placed and routed and meet timing.
</p>
<p>
The following suggestions may help resolve this issue:
</p>
<ul>
<li>Restructure the appropriate HDL code to reduce the number of combinational logic levels</li><li>Turn on Physical Synthesis for combinational logic or for register retiming </li><li>If only a few paths are failing use a different seed or try running Design Space Explorer </li><li>Set the synthesis <b>Optimization Technique</b> option to <b>Speed</b> in the settings dialog box</li>
</ul>
<p>
See the <b>Top Recommendations</b> section for potential solutions
for each path.

</div>
<h2>Aggregate Results

<a href='#' id='twist-Aggregate Results-toggle' onclick='toggle("twist-Aggregate Results", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Aggregate Results' style='display:inline;'>
<p>
<table id='aggregate_table' class='sortable'>
    <tr>
      <th></th>
      <th>Entity Name</th>
      <th width=100>Paths Affected</th>
    </tr>

    <tr>
      <td>1</td>
      <td>|apf_top|core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu</td>
      <td><div class='graph'><div class='bar' style='width:100%;'>20</div></div></td>
    </tr>

    <tr>
      <td>2</td>
      <td>|apf_top|core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem</td>
      <td><div class='graph'><div class='bar' style='width:100%;'>20</div></div></td>
    </tr>

    <tr>
      <td>3</td>
      <td>|apf_top|core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_alu:i_mc8051_alu</td>
      <td><div class='graph'><div class='bar' style='width:100%;'>20</div></div></td>
    </tr>

    <tr>
      <td>4</td>
      <td>|apf_top|core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_fsm:i_control_fsm</td>
      <td><div class='graph'><div class='bar' style='width:100%;'>20</div></div></td>
    </tr>

</table>

</div>
<h2>Top Recommendations

<a href='#' id='twist-Top Recommendations-toggle' onclick='toggle("twist-Top Recommendations", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Top Recommendations' style='display:inline;'>

<dl class='rec'>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-1-tree-toggle' onclick='toggle("twist-1-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-1-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 1 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-2-tree-toggle' onclick='toggle("twist-2-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-2-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 2 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-3-tree-toggle' onclick='toggle("twist-3-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-3-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 3 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-4-tree-toggle' onclick='toggle("twist-4-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-4-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 4 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-5-tree-toggle' onclick='toggle("twist-5-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-5-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 5 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-6-tree-toggle' onclick='toggle("twist-6-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-6-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 6 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-7-tree-toggle' onclick='toggle("twist-7-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-7-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 7 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>25</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-8-tree-toggle' onclick='toggle("twist-8-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-8-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 8 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>25</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-9-tree-toggle' onclick='toggle("twist-9-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-9-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 9 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>25</li></ul>
</div>
    </ul>
    </dd>
    <dt>&#9733;&#9733;&#9733;&#9733;&#9733;</dt>
    <dd>
        Reduce the levels of combinational logic for the path from <b><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></b>
        to <b><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></b> 
<a href='#' id='twist-10-tree-toggle' onclick='toggle("twist-10-tree", "[show details]", "[hide details]");'>[show details]</a>
</li><ul><div id='twist-10-tree' style='display:none;'>

        <li><b>Issue:</b> <a href='rdb:Long Combinational Path'>Long Combinational Path</a></li>
        <li><b>From:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</li>
        <li><b>To:</b> core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</li>
        <li><b>Timing Analysis:</b> <a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 10 (Long Combinational Path)} -show_routing'>report timing</a></li>
        <li><b>Extra levels of combinational logic:</b></li><ul><li>24</li></ul>
</div>
    </ul>
    </dd>
</dl>
</div>

<h2>Detailed Results

<a href='#' id='twist-Detailed Results-toggle' onclick='toggle("twist-Detailed Results", "[show details]", "[hide details]");'>[hide details]</a>
</h2><div id='twist-Detailed Results' style='display:inline;'>

<table id='output_table' class='sortable'>
    <tr>
        <th></th>
        <th>Commands</th>
        <th>From</th><th>To</th>
        <th>Importance</th>
        <th>Extra levels of combinational logic</th>
    </tr>
    <tr>
      <td>1</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 1 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>2</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 2 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>3</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 3 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>4</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 4 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>5</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 5 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>6</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 6 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>7</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 7 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>25<br></td>
    </tr>

    <tr>
      <td>8</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 8 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>25<br></td>
    </tr>

    <tr>
      <td>9</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 9 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>25<br></td>
    </tr>

    <tr>
      <td>10</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 10 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>11</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 11 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>12</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 12 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>25<br></td>
    </tr>

    <tr>
      <td>13</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 13 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>14</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 14 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>15</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 15 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>16</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 16 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>17</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 17 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>18</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 18 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>19</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]} -detail full_path -panel_name {Path 19 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ontrol_mem|pc[9]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[9]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

    <tr>
      <td>20</td>
      <td><a href='tcl:taw_report_timing -from {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG} -to {core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]} -detail full_path -panel_name {Path 20 (Long Combinational Path)} -show_routing'>report timing</a></td>
      <td><span id='tip'><a href='#'>core_top:ic|irem_...WRITE_ENABLE_REG<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|dpramv:prom|altsyncram:ram_rtl_0|altsyncram_0an1:auto_generated|ram_block1a0~PORT_B_WRITE_ENABLE_REG</span></a></span></td><td><span id='tip'><a href='#'>core_top:ic|irem_...ntrol_mem|pc[11]<span>core_top:ic|irem_m72:u_irem_m72_top|m72:m72|mcu:mcu|mc8051_core:mc8051|mc8051_control:i_mc8051_control|control_mem:i_control_mem|pc[11]</span></a></span></td>
      <td sorttable_customkey='100.0'>&#9733;&#9733;&#9733;&#9733;&#9733;</td>
      <td>24<br></td>
    </tr>

</table>
</div>

</body>
</html>
<noscript>JavaScript must be enabled to view the report.</noscript>
</BODY>
</HTML>
