// Seed: 4060535262
module module_0;
  parameter id_1 = ~1;
  id_2 :
  assert property (@(posedge 1) module_0)
  else $clog2(1);
  ;
  wire [1 : 1] id_3;
  wand id_4;
  assign id_4 = 1;
endmodule
module module_1 (
    output uwire id_0,
    output wand id_1,
    input wor id_2,
    input tri0 id_3
    , id_17,
    output tri1 id_4,
    output wand id_5,
    input tri0 id_6,
    output logic id_7,
    input tri1 id_8,
    output wire id_9,
    output supply0 id_10,
    input tri0 id_11,
    output supply1 id_12,
    input uwire id_13,
    input tri1 id_14,
    input supply1 id_15
);
  union packed {
    id_18 id_19;
    id_20 id_21;
  } [-1 'b0 : 1] id_22;
  module_0 modCall_1 ();
  assign modCall_1.id_2 = 0;
  always_ff @(id_2 == -1) id_7 = -1;
  nor primCall (
      id_0,
      id_11,
      id_13,
      id_14,
      id_15,
      id_17,
      id_18,
      id_19,
      id_2,
      id_20,
      id_21,
      id_22,
      id_3,
      id_6,
      id_8
  );
endmodule
