--------------------------------------------------------------------------------
Release 14.7 Trace  (lin64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

/opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3 -s 3 -n
3 -fastpaths -xml Calculator.twx Calculator.ncd -o Calculator.twr
Calculator.pcf -ucf Calculator.ucf

Design file:              Calculator.ncd
Physical constraint file: Calculator.pcf
Device,package,speed:     xc7a100t,csg324,C,-3 (PRODUCTION 1.10 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   4.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_CLK_100M = PERIOD TIMEGRP "CLK_100M" 10 ns HIGH 50%;
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 10.000ns
  Low pulse: 5.000ns
  Low pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------
Slack: 6.000ns (period - (min high pulse limit / (high pulse / period)))
  Period: 10.000ns
  High pulse: 5.000ns
  High pulse limit: 2.000ns (Tmmcmpw_CLKIN1_100_150)
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------
Slack: 8.751ns (period - min period limit)
  Period: 10.000ns
  Min period limit: 1.249ns (800.641MHz) (Tmmcmper_CLKIN(Finmax))
  Physical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Logical resource: VGA_PLL1/mmcm_adv_inst/CLKIN1
  Location pin: MMCME2_ADV_X1Y2.CLKIN1
  Clock network: VGA_PLL1/clkin1
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" 
TS_CLK_100M /         0.251519757 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 18671 paths analyzed, 1063 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   5.079ns.
--------------------------------------------------------------------------------

Paths for end point line_4 (SLICE_X67Y128.B3), 5 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.679ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_1 (FF)
  Destination:          line_4 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.925ns (Levels of Logic = 3)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: line_1 to line_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y127.BQ     Tcko                  0.341   line<2>
                                                       line_1
    SLICE_X83Y94.A2      net (fanout=14)       2.192   line<1>
    SLICE_X83Y94.A       Tilo                  0.097   N29
                                                       Mmux_n03035_SW0
    SLICE_X69Y127.A1     net (fanout=1)        1.663   N29
    SLICE_X69Y127.A      Tilo                  0.097   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
                                                       Mmux_n03035
    SLICE_X67Y128.B3     net (fanout=1)        0.470   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
    SLICE_X67Y128.CLK    Tas                   0.065   line<4>
                                                       Mmux_line[4]_line[4]_mux_120_OUT51
                                                       line_4
    -------------------------------------------------  ---------------------------
    Total                                      4.925ns (0.600ns logic, 4.325ns route)
                                                       (12.2% logic, 87.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.225ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_0 (FF)
  Destination:          line_4 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.381ns (Levels of Logic = 3)
  Clock Path Skew:      -0.020ns (0.100 - 0.120)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: line_0 to line_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X66Y126.AQ     Tcko                  0.393   line<0>
                                                       line_0
    SLICE_X83Y94.A5      net (fanout=15)       1.596   line<0>
    SLICE_X83Y94.A       Tilo                  0.097   N29
                                                       Mmux_n03035_SW0
    SLICE_X69Y127.A1     net (fanout=1)        1.663   N29
    SLICE_X69Y127.A      Tilo                  0.097   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
                                                       Mmux_n03035
    SLICE_X67Y128.B3     net (fanout=1)        0.470   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
    SLICE_X67Y128.CLK    Tas                   0.065   line<4>
                                                       Mmux_line[4]_line[4]_mux_120_OUT51
                                                       line_4
    -------------------------------------------------  ---------------------------
    Total                                      4.381ns (0.652ns logic, 3.729ns route)
                                                       (14.9% logic, 85.1% route)

--------------------------------------------------------------------------------
Slack (setup path):     38.192ns (requirement - (data path - clock path skew + uncertainty))
  Source:               line_2 (FF)
  Destination:          line_4 (FF)
  Requirement:          39.758ns
  Data Path Delay:      1.412ns (Levels of Logic = 2)
  Clock Path Skew:      -0.022ns (0.100 - 0.122)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: line_2 to line_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X67Y127.CQ     Tcko                  0.341   line<2>
                                                       line_2
    SLICE_X69Y127.A5     net (fanout=13)       0.439   line<2>
    SLICE_X69Y127.A      Tilo                  0.097   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
                                                       Mmux_n03035
    SLICE_X67Y128.B3     net (fanout=1)        0.470   Madd_line[4]_GND_1_o_add_119_OUT_lut<4>
    SLICE_X67Y128.CLK    Tas                   0.065   line<4>
                                                       Mmux_line[4]_line[4]_mux_120_OUT51
                                                       line_4
    -------------------------------------------------  ---------------------------
    Total                                      1.412ns (0.503ns logic, 0.909ns route)
                                                       (35.6% logic, 64.4% route)

--------------------------------------------------------------------------------

Paths for end point glyph_7 (SLICE_X50Y122.A5), 429 paths
--------------------------------------------------------------------------------
Slack (setup path):     34.985ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.549ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X43Y116.C3     net (fanout=83)       1.102   top<0>
    SLICE_X43Y116.CMUX   Tilo                  0.415   _n1517_0_4
                                                       inst_LPM_MUX1_3
                                                       inst_LPM_MUX1_2_f7
    SLICE_X47Y119.B3     net (fanout=1)        0.675   n0199<1>
    SLICE_X47Y119.COUT   Topcyb                0.509   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_lut<1>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.BMUX   Tcinb                 0.358   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y121.A2     net (fanout=11)       0.742   top[2]_top[2]_add_47_OUT<5>
    SLICE_X51Y121.A      Tilo                  0.097   N54
                                                       Madd_GND_1_o_top[2]_add_58_OUT_cy<5>11
    SLICE_X50Y122.A5     net (fanout=1)        0.282   Madd_GND_1_o_top[2]_add_58_OUT_cy<5>
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.549ns (1.748ns logic, 2.801ns route)
                                                       (38.4% logic, 61.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     34.993ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.541ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X43Y116.D3     net (fanout=83)       1.101   top<0>
    SLICE_X43Y116.CMUX   Topdc                 0.408   _n1517_0_4
                                                       inst_LPM_MUX1_4
                                                       inst_LPM_MUX1_2_f7
    SLICE_X47Y119.B3     net (fanout=1)        0.675   n0199<1>
    SLICE_X47Y119.COUT   Topcyb                0.509   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_lut<1>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.BMUX   Tcinb                 0.358   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y121.A2     net (fanout=11)       0.742   top[2]_top[2]_add_47_OUT<5>
    SLICE_X51Y121.A      Tilo                  0.097   N54
                                                       Madd_GND_1_o_top[2]_add_58_OUT_cy<5>11
    SLICE_X50Y122.A5     net (fanout=1)        0.282   Madd_GND_1_o_top[2]_add_58_OUT_cy<5>
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.541ns (1.741ns logic, 2.800ns route)
                                                       (38.3% logic, 61.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.012ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.522ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X42Y116.D2     net (fanout=83)       1.275   top<0>
    SLICE_X42Y116.CMUX   Topdc                 0.397   _n1517_0_7
                                                       inst_LPM_MUX33_2_f7_F
                                                       inst_LPM_MUX33_2_f7
    SLICE_X47Y119.BX     net (fanout=3)        0.628   top[2]_read_port_45_OUT<1>
    SLICE_X47Y119.COUT   Tbxcy                 0.374   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.BMUX   Tcinb                 0.358   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y121.A2     net (fanout=11)       0.742   top[2]_top[2]_add_47_OUT<5>
    SLICE_X51Y121.A      Tilo                  0.097   N54
                                                       Madd_GND_1_o_top[2]_add_58_OUT_cy<5>11
    SLICE_X50Y122.A5     net (fanout=1)        0.282   Madd_GND_1_o_top[2]_add_58_OUT_cy<5>
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.522ns (1.595ns logic, 2.927ns route)
                                                       (35.3% logic, 64.7% route)

--------------------------------------------------------------------------------

Paths for end point glyph_7 (SLICE_X50Y122.A2), 312 paths
--------------------------------------------------------------------------------
Slack (setup path):     35.056ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.478ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X43Y116.C3     net (fanout=83)       1.102   top<0>
    SLICE_X43Y116.CMUX   Tilo                  0.415   _n1517_0_4
                                                       inst_LPM_MUX1_3
                                                       inst_LPM_MUX1_2_f7
    SLICE_X47Y119.B3     net (fanout=1)        0.675   n0199<1>
    SLICE_X47Y119.COUT   Topcyb                0.509   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_lut<1>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.DMUX   Tcind                 0.371   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y122.D6     net (fanout=10)       0.352   top[2]_top[2]_add_47_OUT<7>
    SLICE_X51Y122.D      Tilo                  0.097   N60
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT82_SW1
    SLICE_X50Y122.A2     net (fanout=1)        0.588   N60
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.478ns (1.761ns logic, 2.717ns route)
                                                       (39.3% logic, 60.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.064ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.470ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X43Y116.D3     net (fanout=83)       1.101   top<0>
    SLICE_X43Y116.CMUX   Topdc                 0.408   _n1517_0_4
                                                       inst_LPM_MUX1_4
                                                       inst_LPM_MUX1_2_f7
    SLICE_X47Y119.B3     net (fanout=1)        0.675   n0199<1>
    SLICE_X47Y119.COUT   Topcyb                0.509   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_lut<1>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.DMUX   Tcind                 0.371   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y122.D6     net (fanout=10)       0.352   top[2]_top[2]_add_47_OUT<7>
    SLICE_X51Y122.D      Tilo                  0.097   N60
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT82_SW1
    SLICE_X50Y122.A2     net (fanout=1)        0.588   N60
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.470ns (1.754ns logic, 2.716ns route)
                                                       (39.2% logic, 60.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     35.083ns (requirement - (data path - clock path skew + uncertainty))
  Source:               top_0 (FF)
  Destination:          glyph_7 (FF)
  Requirement:          39.758ns
  Data Path Delay:      4.451ns (Levels of Logic = 5)
  Clock Path Skew:      -0.092ns (1.002 - 1.094)
  Source Clock:         CLK_25M rising at 0.000ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.132ns

  Clock Uncertainty:          0.132ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.254ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: top_0 to glyph_7
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X52Y120.AQ     Tcko                  0.341   top<2>
                                                       top_0
    SLICE_X42Y116.D2     net (fanout=83)       1.275   top<0>
    SLICE_X42Y116.CMUX   Topdc                 0.397   _n1517_0_7
                                                       inst_LPM_MUX33_2_f7_F
                                                       inst_LPM_MUX33_2_f7
    SLICE_X47Y119.BX     net (fanout=3)        0.628   top[2]_read_port_45_OUT<1>
    SLICE_X47Y119.COUT   Tbxcy                 0.374   Madd_top[2]_top[2]_add_47_OUT_cy<3>
                                                       Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.CIN    net (fanout=1)        0.000   Madd_top[2]_top[2]_add_47_OUT_cy<3>
    SLICE_X47Y120.DMUX   Tcind                 0.371   top[2]_top[2]_add_47_OUT<7>
                                                       Madd_top[2]_top[2]_add_47_OUT_xor<7>
    SLICE_X51Y122.D6     net (fanout=10)       0.352   top[2]_top[2]_add_47_OUT<7>
    SLICE_X51Y122.D      Tilo                  0.097   N60
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT82_SW1
    SLICE_X50Y122.A2     net (fanout=1)        0.588   N60
    SLICE_X50Y122.CLK    Tas                   0.028   glyph<7>
                                                       Mmux_GND_1_o_GND_1_o_mux_114_OUT83
                                                       glyph_7
    -------------------------------------------------  ---------------------------
    Total                                      4.451ns (1.608ns logic, 2.843ns route)
                                                       (36.1% logic, 63.9% route)

--------------------------------------------------------------------------------

Hold Paths: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" TS_CLK_100M /
        0.251519757 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y26.DIADI7), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.072ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glyph_7 (FF)
  Destination:          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.379ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.806 - 0.499)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glyph_7 to VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y122.AQ        Tcko                  0.164   glyph<7>
                                                          glyph_7
    RAMB36_X1Y26.DIADI7     net (fanout=2)        0.511   glyph<7>
    RAMB36_X1Y26.CLKARDCLKU Trckd_DIA   (-Th)     0.296   VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.379ns (-0.132ns logic, 0.511ns route)
                                                          (-34.8% logic, 134.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y26.DIADI6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.084ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glyph_6 (FF)
  Destination:          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.391ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.806 - 0.499)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glyph_6 to VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y121.CQ        Tcko                  0.164   glyph<6>
                                                          glyph_6
    RAMB36_X1Y26.DIADI6     net (fanout=2)        0.523   glyph<6>
    RAMB36_X1Y26.CLKARDCLKL Trckd_DIA   (-Th)     0.296   VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.391ns (-0.132ns logic, 0.523ns route)
                                                          (-33.8% logic, 133.8% route)

--------------------------------------------------------------------------------

Paths for end point VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAMB36_X1Y26.DIADI5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.092ns (requirement - (clock path skew + uncertainty - data path))
  Source:               glyph_5 (FF)
  Destination:          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram (RAM)
  Requirement:          0.000ns
  Data Path Delay:      0.399ns (Levels of Logic = 0)
  Clock Path Skew:      0.307ns (0.806 - 0.499)
  Source Clock:         CLK_25M rising at 39.758ns
  Destination Clock:    CLK_25M rising at 39.758ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: glyph_5 to VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    Location                Delay type         Delay(ns)  Physical Resource
                                                          Logical Resource(s)
    ----------------------------------------------------  -------------------
    SLICE_X50Y121.AQ        Tcko                  0.164   glyph<6>
                                                          glyph_5
    RAMB36_X1Y26.DIADI5     net (fanout=2)        0.531   glyph<5>
    RAMB36_X1Y26.CLKARDCLKU Trckd_DIA   (-Th)     0.296   VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
                                                          VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[0].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram
    ----------------------------------------------------  ---------------------------
    Total                                         0.399ns (-0.132ns logic, 0.531ns route)
                                                          (-33.1% logic, 133.1% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_VGA_PLL1_clkout0 = PERIOD TIMEGRP "VGA_PLL1_clkout0" TS_CLK_100M /
        0.251519757 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKL
  Location pin: RAMB36_X2Y26.CLKARDCLKL
  Clock network: CLK_25M
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKA)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKARDCLKU
  Location pin: RAMB36_X2Y26.CLKARDCLKU
  Clock network: CLK_25M
--------------------------------------------------------------------------------
Slack: 37.796ns (period - min period limit)
  Period: 39.758ns
  Min period limit: 1.962ns (509.684MHz) (Trper_CLKB)
  Physical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Logical resource: VGA_Text1/Text_Buffer/U0/xst_blk_mem_generator/gnativebmg.native_blk_mem_gen/valid.cstr/ramloop[2].ram.r/v6_init.ram/NO_BMM_INFO.SDP.SIMPLE_PRIM36.ram/CLKBWRCLKL
  Location pin: RAMB36_X2Y26.CLKBWRCLKL
  Clock network: CLK_25M
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_CLK_100M
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_CLK_100M                    |     10.000ns|      4.000ns|      1.277ns|            0|            0|            0|        18671|
| TS_VGA_PLL1_clkout0           |     39.758ns|      5.079ns|          N/A|            0|            0|        18671|            0|
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock CLK_100M
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_100M       |    5.079|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 18671 paths, 0 nets, and 1511 connections

Design statistics:
   Minimum period:   5.079ns{1}   (Maximum frequency: 196.889MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sun May  3 07:42:53 2015 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 778 MB



