{
  "date_produced": "20180620",
  "publication_number": "US20180189645A1-20180705",
  "main_ipcr_label": "G06N3063",
  "decision": "PENDING",
  "application_number": "15394897",
  "inventor_list": [
    {
      "inventor_name_last": "Chen",
      "inventor_name_first": "Gregory K.",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Kumar",
      "inventor_name_first": "Raghavan",
      "inventor_city": "Hillsboro",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Sumbul",
      "inventor_name_first": "Huseyin Ekin",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Knag",
      "inventor_name_first": "Phil",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    },
    {
      "inventor_name_last": "Krishnamurthy",
      "inventor_name_first": "Ram K.",
      "inventor_city": "Portland",
      "inventor_state": "OR",
      "inventor_country": "US"
    }
  ],
  "abstract": "In one embodiment, a method comprises receiving a selection of a neural network topology type; identifying a synapse memory mapping scheme for the selected neural network topology type from a plurality of synapse memory mapping schemes that are each associated with a respective neural network topology type; and mapping a plurality of synapse weights to locations in a memory based on the identified synapse memory mapping scheme.",
  "filing_date": "20161230",
  "patent_number": "None",
  "summary": "<SOH> BRIEF DESCRIPTION OF THE DRAWINGS <EOH>FIG. 1 illustrates a block diagram for an example computing system including a multicore processor that may implement a neural network in accordance with certain embodiments. FIG. 2 illustrates a block diagram of a processor comprising a network on a chip (NoC) system that may implement a plurality of different neural networks having various topology types in accordance with certain embodiments. FIG. 3 illustrates an example portion of a neural network in accordance with certain embodiments. FIG. 4 illustrates an example system of neurosynaptic core clusters in accordance with certain embodiments. FIG. 5A illustrates an example memory mapping scheme for a feed-forward neural network in accordance with certain embodiments. FIG. 5B illustrates an example memory mapping scheme for a generative neural network in accordance with certain embodiments. FIGS. 6A-6E illustrate example memory mapping schemes for a recurrent neural network in accordance with certain embodiments. FIGS. 7A-7F illustrate example memory mapping schemes for a convolutional neural network in accordance with certain embodiments. FIG. 8 depicts an example flow for mapping and accessing synapse weights in accordance with certain embodiments. FIG. 9 depicts an example connection scheme of a portion of a neuromorphic processor in accordance with certain embodiments. FIG. 10 illustrates a block diagram for an example computing system that may implement a plurality of different neural networks having various topology types in accordance with certain embodiments. FIG. 11 illustrates an example neuromorphic processor 1100 in accordance with certain embodiments. detailed-description description=\"Detailed Description\" end=\"lead\"? Like reference numbers and designations in the various drawings indicate like elements.",
  "date_published": "20180705",
  "title": "NEUROMORPHIC COMPUTER WITH RECONFIGURABLE MEMORY MAPPING FOR VARIOUS NEURAL NETWORK TOPOLOGIES",
  "ipcr_labels": [
    "G06N3063",
    "G06N304"
  ],
  "_processing_info": {
    "original_size": 112662,
    "optimized_size": 3470,
    "reduction_percent": 96.92
  }
}