{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Design Software" 0 -1 1708781395780 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus Prime " "Running Quartus Prime Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708781395783 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 10:29:55 2024 " "Processing started: Sat Feb 24 10:29:55 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708781395783 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781395783 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao " "Command: quartus_map --read_settings_files=on --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781395783 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Analysis & Synthesis" 0 -1 1708781396745 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Analysis & Synthesis" 0 -1 1708781396745 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "colune_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file colune_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 colune_decoder " "Found entity 1: colune_decoder" {  } { { "colune_decoder.v" "" { Text "C:/CD/CD_PBL_3/colune_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412462 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412462 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_producao.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_producao.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_producao " "Found entity 1: fsm_producao" {  } { { "fsm_producao.v" "" { Text "C:/CD/CD_PBL_3/fsm_producao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412482 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412482 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "t_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file t_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 t_flipflop " "Found entity 1: t_flipflop" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_3/t_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412495 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412495 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "sync_freq_divider.v 1 1 " "Found 1 design units, including 1 entities, in source file sync_freq_divider.v" { { "Info" "ISGN_ENTITY_NAME" "1 sync_freq_divider " "Found entity 1: sync_freq_divider" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412510 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412510 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "mux4x1.v 1 1 " "Found 1 design units, including 1 entities, in source file mux4x1.v" { { "Info" "ISGN_ENTITY_NAME" "1 mux4x1 " "Found entity 1: mux4x1" {  } { { "mux4x1.v" "" { Text "C:/CD/CD_PBL_3/mux4x1.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412523 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412523 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "level_to_pulse.v 1 1 " "Found 1 design units, including 1 entities, in source file level_to_pulse.v" { { "Info" "ISGN_ENTITY_NAME" "1 level_to_pulse " "Found entity 1: level_to_pulse" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3/level_to_pulse.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412558 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412558 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "fsm_dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file fsm_dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 fsm_dispensador " "Found entity 1: fsm_dispensador" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3/fsm_dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412581 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412581 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "d_flipflop.v 1 1 " "Found 1 design units, including 1 entities, in source file d_flipflop.v" { { "Info" "ISGN_ENTITY_NAME" "1 d_flipflop " "Found entity 1: d_flipflop" {  } { { "d_flipflop.v" "" { Text "C:/CD/CD_PBL_3/d_flipflop.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412593 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412593 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "duzias.v 1 1 " "Found 1 design units, including 1 entities, in source file duzias.v" { { "Info" "ISGN_ENTITY_NAME" "1 duzias " "Found entity 1: duzias" {  } { { "duzias.v" "" { Text "C:/CD/CD_PBL_3/duzias.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412608 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412608 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "display_decoder.v 1 1 " "Found 1 design units, including 1 entities, in source file display_decoder.v" { { "Info" "ISGN_ENTITY_NAME" "1 display_decoder " "Found entity 1: display_decoder" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3/display_decoder.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412626 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412626 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dispensador.v 1 1 " "Found 1 design units, including 1 entities, in source file dispensador.v" { { "Info" "ISGN_ENTITY_NAME" "1 dispensador " "Found entity 1: dispensador" {  } { { "dispensador.v" "" { Text "C:/CD/CD_PBL_3/dispensador.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412629 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412629 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412647 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412647 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "counter.v 1 1 " "Found 1 design units, including 1 entities, in source file counter.v" { { "Info" "ISGN_ENTITY_NAME" "1 counter " "Found entity 1: counter" {  } { { "counter.v" "" { Text "C:/CD/CD_PBL_3/counter.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412655 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412655 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "bandeja.v 1 1 " "Found 1 design units, including 1 entities, in source file bandeja.v" { { "Info" "ISGN_ENTITY_NAME" "1 bandeja " "Found entity 1: bandeja" {  } { { "bandeja.v" "" { Text "C:/CD/CD_PBL_3/bandeja.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412680 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412680 ""}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "automacao.v 1 1 " "Found 1 design units, including 1 entities, in source file automacao.v" { { "Info" "ISGN_ENTITY_NAME" "1 automacao " "Found entity 1: automacao" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 1 -1 0 } }  } 0 12023 "Found entity %1!d!: %2!s!" 0 0 "Design Software" 0 -1 1708781412686 ""}  } {  } 0 12021 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781412686 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out sync_freq_divider.v(11) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(11): created implicit net for \"tff0Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 11 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out sync_freq_divider.v(20) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(20): created implicit net for \"tff1Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 20 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out sync_freq_divider.v(23) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(23): created implicit net for \"and2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 23 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out sync_freq_divider.v(30) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(30): created implicit net for \"tff2Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 30 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out sync_freq_divider.v(33) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(33): created implicit net for \"and3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 33 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out sync_freq_divider.v(40) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(40): created implicit net for \"tff3Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 40 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412688 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out sync_freq_divider.v(43) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(43): created implicit net for \"and4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 43 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out sync_freq_divider.v(50) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(50): created implicit net for \"tff4Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 50 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and5Out sync_freq_divider.v(53) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(53): created implicit net for \"and5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 53 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff5Out sync_freq_divider.v(60) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(60): created implicit net for \"tff5Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and6Out sync_freq_divider.v(63) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(63): created implicit net for \"and6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 63 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff6Out sync_freq_divider.v(70) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(70): created implicit net for \"tff6Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 70 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and7Out sync_freq_divider.v(73) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(73): created implicit net for \"and7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 73 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff7Out sync_freq_divider.v(80) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(80): created implicit net for \"tff7Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 80 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and8Out sync_freq_divider.v(83) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(83): created implicit net for \"and8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 83 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff8Out sync_freq_divider.v(90) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(90): created implicit net for \"tff8Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 90 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412689 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and9Out sync_freq_divider.v(93) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(93): created implicit net for \"and9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 93 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff9Out sync_freq_divider.v(100) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(100): created implicit net for \"tff9Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 100 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and10Out sync_freq_divider.v(103) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(103): created implicit net for \"and10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 103 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff10Out sync_freq_divider.v(110) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(110): created implicit net for \"tff10Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 110 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and11Out sync_freq_divider.v(113) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(113): created implicit net for \"and11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 113 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff11Out sync_freq_divider.v(120) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(120): created implicit net for \"tff11Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 120 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and12Out sync_freq_divider.v(123) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(123): created implicit net for \"and12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 123 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff12Out sync_freq_divider.v(130) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(130): created implicit net for \"tff12Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412690 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and13Out sync_freq_divider.v(133) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(133): created implicit net for \"and13Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 133 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff13Out sync_freq_divider.v(140) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(140): created implicit net for \"tff13Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 140 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and14Out sync_freq_divider.v(143) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(143): created implicit net for \"and14Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 143 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff14Out sync_freq_divider.v(150) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(150): created implicit net for \"tff14Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 150 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and15Out sync_freq_divider.v(153) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(153): created implicit net for \"and15Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 153 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff15Out sync_freq_divider.v(160) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(160): created implicit net for \"tff15Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 160 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and16Out sync_freq_divider.v(163) " "Verilog HDL Implicit Net warning at sync_freq_divider.v(163): created implicit net for \"and16Out\"" {  } { { "sync_freq_divider.v" "" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 163 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable display_decoder.v(22) " "Verilog HDL Implicit Net warning at display_decoder.v(22): created implicit net for \"notEnable\"" {  } { { "display_decoder.v" "" { Text "C:/CD/CD_PBL_3/display_decoder.v" 22 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk_w debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"clk_w\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "notEnable debouncer.v(8) " "Verilog HDL Implicit Net warning at debouncer.v(8): created implicit net for \"notEnable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff0Out debouncer.v(16) " "Verilog HDL Implicit Net warning at debouncer.v(16): created implicit net for \"tff0Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 16 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412691 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff1Out debouncer.v(24) " "Verilog HDL Implicit Net warning at debouncer.v(24): created implicit net for \"tff1Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 24 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and2Out debouncer.v(27) " "Verilog HDL Implicit Net warning at debouncer.v(27): created implicit net for \"and2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 27 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff2Out debouncer.v(34) " "Verilog HDL Implicit Net warning at debouncer.v(34): created implicit net for \"tff2Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 34 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and3Out debouncer.v(37) " "Verilog HDL Implicit Net warning at debouncer.v(37): created implicit net for \"and3Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 37 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff3Out debouncer.v(44) " "Verilog HDL Implicit Net warning at debouncer.v(44): created implicit net for \"tff3Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 44 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "and4Out debouncer.v(47) " "Verilog HDL Implicit Net warning at debouncer.v(47): created implicit net for \"and4Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 47 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "tff4Out debouncer.v(54) " "Verilog HDL Implicit Net warning at debouncer.v(54): created implicit net for \"tff4Out\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 54 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable debouncer.v(60) " "Verilog HDL Implicit Net warning at debouncer.v(60): created implicit net for \"enable\"" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 60 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "clk automacao.v(42) " "Verilog HDL Implicit Net warning at automacao.v(42): created implicit net for \"clk\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 42 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedStart automacao.v(56) " "Verilog HDL Implicit Net warning at automacao.v(56): created implicit net for \"debouncedStart\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 56 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412692 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedPG automacao.v(66) " "Verilog HDL Implicit Net warning at automacao.v(66): created implicit net for \"debouncedPG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 66 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedCH automacao.v(76) " "Verilog HDL Implicit Net warning at automacao.v(76): created implicit net for \"debouncedCH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 76 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "debouncedRO automacao.v(86) " "Verilog HDL Implicit Net warning at automacao.v(86): created implicit net for \"debouncedRO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 86 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulsePG automacao.v(97) " "Verilog HDL Implicit Net warning at automacao.v(97): created implicit net for \"pulsePG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 97 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulseCH automacao.v(108) " "Verilog HDL Implicit Net warning at automacao.v(108): created implicit net for \"pulseCH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 108 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulseRO automacao.v(119) " "Verilog HDL Implicit Net warning at automacao.v(119): created implicit net for \"pulseRO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 119 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "PG automacao.v(130) " "Verilog HDL Implicit Net warning at automacao.v(130): created implicit net for \"PG\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 130 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CH automacao.v(141) " "Verilog HDL Implicit Net warning at automacao.v(141): created implicit net for \"CH\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 141 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "RO automacao.v(152) " "Verilog HDL Implicit Net warning at automacao.v(152): created implicit net for \"RO\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 152 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "pulse automacao.v(172) " "Verilog HDL Implicit Net warning at automacao.v(172): created implicit net for \"pulse\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 172 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412693 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "enable automacao.v(183) " "Verilog HDL Implicit Net warning at automacao.v(183): created implicit net for \"enable\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 183 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "GP automacao.v(200) " "Verilog HDL Implicit Net warning at automacao.v(200): created implicit net for \"GP\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 200 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "CR automacao.v(209) " "Verilog HDL Implicit Net warning at automacao.v(209): created implicit net for \"CR\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 209 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "BZ automacao.v(210) " "Verilog HDL Implicit Net warning at automacao.v(210): created implicit net for \"BZ\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 210 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "AD_w automacao.v(215) " "Verilog HDL Implicit Net warning at automacao.v(215): created implicit net for \"AD_w\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 215 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Warning" "WVRFX_L2_VERI_CREATED_IMPLICIT_NET" "reabastecer automacao.v(228) " "Verilog HDL Implicit Net warning at automacao.v(228): created implicit net for \"reabastecer\"" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 228 0 0 } }  } 0 10236 "Verilog HDL Implicit Net warning at %2!s!: created implicit net for \"%1!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412694 ""}
{ "Info" "ISGN_START_ELABORATION_TOP" "automacao " "Elaborating entity \"automacao\" for the top level hierarchy" {  } {  } 0 12127 "Elaborating entity \"%1!s!\" for the top level hierarchy" 0 0 "Analysis & Synthesis" 0 -1 1708781412807 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "sync_freq_divider sync_freq_divider:sync_freq_divider_1 " "Elaborating entity \"sync_freq_divider\" for hierarchy \"sync_freq_divider:sync_freq_divider_1\"" {  } { { "automacao.v" "sync_freq_divider_1" { Text "C:/CD/CD_PBL_3/automacao.v" 43 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412856 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "t_flipflop sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff0 " "Elaborating entity \"t_flipflop\" for hierarchy \"sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff0\"" {  } { { "sync_freq_divider.v" "tff0" { Text "C:/CD/CD_PBL_3/sync_freq_divider.v" 12 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412886 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "debouncer debouncer:debouncer_start " "Elaborating entity \"debouncer\" for hierarchy \"debouncer:debouncer_start\"" {  } { { "automacao.v" "debouncer_start" { Text "C:/CD/CD_PBL_3/automacao.v" 57 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412913 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "level_to_pulse level_to_pulse:level_to_pulse_PG " "Elaborating entity \"level_to_pulse\" for hierarchy \"level_to_pulse:level_to_pulse_PG\"" {  } { { "automacao.v" "level_to_pulse_PG" { Text "C:/CD/CD_PBL_3/automacao.v" 98 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412944 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "level_to_pulse.v(24) " "Verilog HDL Case Statement warning at level_to_pulse.v(24): incomplete case statement has no default case item" {  } { { "level_to_pulse.v" "" { Text "C:/CD/CD_PBL_3/level_to_pulse.v" 24 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708781412966 "|automacao|level_to_pulse:level_to_pulse_PG"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_producao fsm_producao:fsm_producao " "Elaborating entity \"fsm_producao\" for hierarchy \"fsm_producao:fsm_producao\"" {  } { { "automacao.v" "fsm_producao" { Text "C:/CD/CD_PBL_3/automacao.v" 204 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412969 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "fsm_dispensador fsm_dispensador:fsm_dispensador_1 " "Elaborating entity \"fsm_dispensador\" for hierarchy \"fsm_dispensador:fsm_dispensador_1\"" {  } { { "automacao.v" "fsm_dispensador_1" { Text "C:/CD/CD_PBL_3/automacao.v" 217 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781412993 ""}
{ "Warning" "WVRFX_L2_VERI_INCOMPLETE_CASE_STATEMENT" "fsm_dispensador.v(30) " "Verilog HDL Case Statement warning at fsm_dispensador.v(30): incomplete case statement has no default case item" {  } { { "fsm_dispensador.v" "" { Text "C:/CD/CD_PBL_3/fsm_dispensador.v" 30 0 0 } }  } 0 10270 "Verilog HDL Case Statement warning at %1!s!: incomplete case statement has no default case item" 0 0 "Analysis & Synthesis" 0 -1 1708781413053 "|automacao|fsm_dispensador:fsm_dispensador_1"}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "bandeja bandeja:bandeja_1 " "Elaborating entity \"bandeja\" for hierarchy \"bandeja:bandeja_1\"" {  } { { "automacao.v" "bandeja_1" { Text "C:/CD/CD_PBL_3/automacao.v" 236 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413054 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bandeja:bandeja_1\|counter:counter_unidades " "Elaborating entity \"counter\" for hierarchy \"bandeja:bandeja_1\|counter:counter_unidades\"" {  } { { "bandeja.v" "counter_unidades" { Text "C:/CD/CD_PBL_3/bandeja.v" 28 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413073 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter bandeja:bandeja_1\|counter:counter_dezenas " "Elaborating entity \"counter\" for hierarchy \"bandeja:bandeja_1\|counter:counter_dezenas\"" {  } { { "bandeja.v" "counter_dezenas" { Text "C:/CD/CD_PBL_3/bandeja.v" 48 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413099 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "dispensador dispensador:dispensador_1 " "Elaborating entity \"dispensador\" for hierarchy \"dispensador:dispensador_1\"" {  } { { "automacao.v" "dispensador_1" { Text "C:/CD/CD_PBL_3/automacao.v" 247 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413114 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter dispensador:dispensador_1\|counter:quantidade_rolhas " "Elaborating entity \"counter\" for hierarchy \"dispensador:dispensador_1\|counter:quantidade_rolhas\"" {  } { { "dispensador.v" "quantidade_rolhas" { Text "C:/CD/CD_PBL_3/dispensador.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413140 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "duzias duzias:duzias_1 " "Elaborating entity \"duzias\" for hierarchy \"duzias:duzias_1\"" {  } { { "automacao.v" "duzias_1" { Text "C:/CD/CD_PBL_3/automacao.v" 258 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413161 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter duzias:duzias_1\|counter:counter_duzias " "Elaborating entity \"counter\" for hierarchy \"duzias:duzias_1\|counter:counter_duzias\"" {  } { { "duzias.v" "counter_duzias" { Text "C:/CD/CD_PBL_3/duzias.v" 17 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413188 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter duzias:duzias_1\|counter:counter_unidades " "Elaborating entity \"counter\" for hierarchy \"duzias:duzias_1\|counter:counter_unidades\"" {  } { { "duzias.v" "counter_unidades" { Text "C:/CD/CD_PBL_3/duzias.v" 30 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413205 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "counter counter:counter_display " "Elaborating entity \"counter\" for hierarchy \"counter:counter_display\"" {  } { { "automacao.v" "counter_display" { Text "C:/CD/CD_PBL_3/automacao.v" 276 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413225 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "mux4x1 mux4x1:display_data_mux " "Elaborating entity \"mux4x1\" for hierarchy \"mux4x1:display_data_mux\"" {  } { { "automacao.v" "display_data_mux" { Text "C:/CD/CD_PBL_3/automacao.v" 292 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413251 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "display_decoder display_decoder:display_decoder_1 " "Elaborating entity \"display_decoder\" for hierarchy \"display_decoder:display_decoder_1\"" {  } { { "automacao.v" "display_decoder_1" { Text "C:/CD/CD_PBL_3/automacao.v" 302 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413277 ""}
{ "Info" "ISGN_START_ELABORATION_HIERARCHY" "colune_decoder colune_decoder:colune_decoder_1 " "Elaborating entity \"colune_decoder\" for hierarchy \"colune_decoder:colune_decoder_1\"" {  } { { "automacao.v" "colune_decoder_1" { Text "C:/CD/CD_PBL_3/automacao.v" 310 0 0 } }  } 0 12128 "Elaborating entity \"%1!s!\" for hierarchy \"%2!s!\"" 0 0 "Analysis & Synthesis" 0 -1 1708781413308 ""}
{ "Warning" "WSGN_CONNECTIVITY_WARNINGS" "7 " "7 hierarchies have connectivity warnings - see the Connectivity Checks report folder" {  } {  } 0 12241 "%1!d! hierarchies have connectivity warnings - see the Connectivity Checks report folder" 0 0 "Analysis & Synthesis" 0 -1 1708781413842 ""}
{ "Info" "IFTM_FTM_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "counter.v" "" { Text "C:/CD/CD_PBL_3/counter.v" 18 -1 0 } }  } 0 18000 "Registers with preset signals will power-up high" 0 0 "Analysis & Synthesis" 0 -1 1708781413966 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "159 " "Implemented 159 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "5 " "Implemented 5 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Design Software" 0 -1 1708781414072 ""} { "Info" "ICUT_CUT_TM_OPINS" "21 " "Implemented 21 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Design Software" 0 -1 1708781414072 ""} { "Info" "ICUT_CUT_TM_LCELLS" "133 " "Implemented 133 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Design Software" 0 -1 1708781414072 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Analysis & Synthesis" 0 -1 1708781414072 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 65 s Quartus Prime " "Quartus Prime Analysis & Synthesis was successful. 0 errors, 65 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4701 " "Peak virtual memory: 4701 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708781414283 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 10:30:14 2024 " "Processing ended: Sat Feb 24 10:30:14 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708781414283 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:19 " "Elapsed time: 00:00:19" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708781414283 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:46 " "Total CPU time (on all processors): 00:00:46" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708781414283 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Analysis & Synthesis" 0 -1 1708781414283 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Analysis & Synthesis" 0 -1 1708781416720 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Fitter Quartus Prime " "Running Quartus Prime Fitter" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708781416721 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 10:30:15 2024 " "Processing started: Sat Feb 24 10:30:15 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708781416721 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Fitter" 0 -1 1708781416721 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_fit --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_fit --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Fitter" 0 -1 1708781416722 ""}
{ "Info" "0" "" "qfit2_default_script.tcl version: #1" {  } {  } 0 0 "qfit2_default_script.tcl version: #1" 0 0 "Fitter" 0 0 1708781419524 ""}
{ "Info" "0" "" "Project  = automacao" {  } {  } 0 0 "Project  = automacao" 0 0 "Fitter" 0 0 1708781419526 ""}
{ "Info" "0" "" "Revision = automacao" {  } {  } 0 0 "Revision = automacao" 0 0 "Fitter" 0 0 1708781419526 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Fitter" 0 -1 1708781419662 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Fitter" 0 -1 1708781419663 ""}
{ "Info" "IMPP_MPP_USER_DEVICE" "automacao EPM240T100C5 " "Selected device EPM240T100C5 for design \"automacao\"" {  } {  } 0 119006 "Selected device %2!s! for design \"%1!s!\"" 0 0 "Fitter" 0 -1 1708781419673 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708781419766 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Fitter" 0 -1 1708781419766 ""}
{ "Info" "IFITCC_FITCC_INFO_AUTO_FIT_COMPILATION_ON" "" "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" {  } {  } 0 171003 "Fitter is performing an Auto Fit compilation, which may decrease Fitter effort to reduce compilation time" 0 0 "Fitter" 0 -1 1708781419926 ""}
{ "Warning" "WCPT_FEATURE_DISABLED_POST" "LogicLock " "Feature LogicLock is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." {  } {  } 0 292013 "Feature %1!s! is only available with a valid subscription license. You can purchase a software subscription to gain full access to this feature." 0 0 "Fitter" 0 -1 1708781419950 ""}
{ "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED" "" "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" { { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100I5 " "Device EPM240T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708781420283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM240T100A5 " "Device EPM240T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708781420283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100C5 " "Device EPM570T100C5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708781420283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100I5 " "Device EPM570T100I5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708781420283 ""} { "Info" "IFSAC_FSAC_MIGRATION_NOT_SELECTED_SUB" "EPM570T100A5 " "Device EPM570T100A5 is compatible" {  } {  } 2 176445 "Device %1!s! is compatible" 0 0 "Design Software" 0 -1 1708781420283 ""}  } {  } 2 176444 "Device migration not selected. If you intend to use device migration later, you may need to change the pin assignments as they may be incompatible with other devices" 0 0 "Fitter" 0 -1 1708781420283 ""}
{ "Critical Warning" "WFIOMGR_PINS_MISSING_LOCATION_INFO" "2 27 " "No exact pin location assignment(s) for 2 pins of 27 total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." {  } {  } 1 169085 "No exact pin location assignment(s) for %1!d! pins of %2!d! total pins. For the list of pins please refer to the I/O Assignment Warnings table in the fitter report." 0 0 "Fitter" 0 -1 1708781420325 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "automacao.sdc " "Synopsys Design Constraints File file not found: 'automacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Fitter" 0 -1 1708781420439 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_NO_DERIVING_MSG" "base clocks " "No user constrained base clocks found in the design" {  } {  } 0 332144 "No user constrained %1!s! found in the design" 0 0 "Fitter" 0 -1 1708781420443 ""}
{ "Info" "ISTA_DEFAULT_TDC_OPTIMIZATION_GOALS" "" "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" { { "Info" "ISTA_ASSUMED_DEFAULT_TDC_REQUIREMENT" "" "Assuming a default timing requirement" {  } {  } 0 332127 "Assuming a default timing requirement" 0 0 "Design Software" 0 -1 1708781420460 ""}  } {  } 0 332128 "Timing requirements not specified -- optimizing circuit to achieve the following default global requirements" 0 0 "Fitter" 0 -1 1708781420460 ""}
{ "Info" "ISTA_REPORT_CLOCKS_INFO" "Found 6 clocks " "Found 6 clocks" { { "Info" "ISTA_REPORT_CLOCKS_INFO" "  Period   Clock Name " "  Period   Clock Name" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "======== ============ " "======== ============" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " "   1.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000     clk50MHz " "   1.000     clk50MHz" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " "   1.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " "   1.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 fsm_dispensador:fsm_dispensador_1\|state\[0\] " "   1.000 fsm_dispensador:fsm_dispensador_1\|state\[0\]" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""} { "Info" "ISTA_REPORT_CLOCKS_INFO" "   1.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " "   1.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out" {  } {  } 0 332111 "%1!s!" 0 0 "Design Software" 0 -1 1708781420461 ""}  } {  } 0 332111 "%1!s!" 0 0 "Fitter" 0 -1 1708781420461 ""}
{ "Extra Info" "IFSAC_FSAC_START_REG_LOCATION_PROCESSING" "" "Performing register packing on registers with non-logic cell location assignments" {  } {  } 1 176273 "Performing register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708781420474 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_REG_LOCATION_PROCESSING" "" "Completed register packing on registers with non-logic cell location assignments" {  } {  } 1 176274 "Completed register packing on registers with non-logic cell location assignments" 1 0 "Fitter" 0 -1 1708781420475 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "User Assigned Global Signals Promotion Operation " "Completed User Assigned Global Signals Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708781420481 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "clk50MHz Global clock in PIN 12 " "Automatically promoted signal \"clk50MHz\" to use Global clock in PIN 12" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 6 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708781420493 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out Global clock " "Automatically promoted some destinations of signal \"sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " "Destination \"sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out\" may be non-global or may not use global clock" {  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_3/t_flipflop.v" 4 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncer_PG\|andClk " "Destination \"debouncer:debouncer_PG\|andClk\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncer_start\|andClk " "Destination \"debouncer:debouncer_start\|andClk\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncer_CH\|andClk " "Destination \"debouncer:debouncer_CH\|andClk\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""} { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "debouncer:debouncer_RO\|andClk " "Destination \"debouncer:debouncer_RO\|andClk\" may be non-global or may not use global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""}  } { { "t_flipflop.v" "" { Text "C:/CD/CD_PBL_3/t_flipflop.v" 4 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708781420494 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL" "fsm_producao:fsm_producao\|GP Global clock " "Automatically promoted some destinations of signal \"fsm_producao:fsm_producao\|GP\" to use Global clock" { { "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_SOME_TO_GLOBAL_SUB" "GP_led " "Destination \"GP_led\" may be non-global or may not use global clock" {  } { { "automacao.v" "" { Text "C:/CD/CD_PBL_3/automacao.v" 21 -1 0 } }  } 0 186217 "Destination \"%1!s!\" may be non-global or may not use global clock" 0 0 "Design Software" 0 -1 1708781420494 ""}  } { { "fsm_producao.v" "" { Text "C:/CD/CD_PBL_3/fsm_producao.v" 14 -1 0 } }  } 0 186216 "Automatically promoted some destinations of signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708781420494 ""}
{ "Info" "IFYGR_FYGR_AUTO_GLOBAL_ASSIGNED_ALL_TO_GLOBAL" "debouncer:debouncer_CH\|andClk Global clock " "Automatically promoted signal \"debouncer:debouncer_CH\|andClk\" to use Global clock" {  } { { "debouncer.v" "" { Text "C:/CD/CD_PBL_3/debouncer.v" 8 -1 0 } }  } 0 186215 "Automatically promoted signal \"%1!s!\" to use %2!s!" 0 0 "Fitter" 0 -1 1708781420494 ""}
{ "Info" "IFYGR_FYGR_OPINFO_COMPLETED_OP" "Auto Global Promotion Operation " "Completed Auto Global Promotion Operation" {  } {  } 0 186079 "Completed %1!s!" 0 0 "Fitter" 0 -1 1708781420495 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_START_FYGR_REGPACKING_INFO" "" "Starting register packing" {  } {  } 0 176234 "Starting register packing" 0 0 "Fitter" 0 -1 1708781420500 ""}
{ "Extra Info" "IFSAC_FSAC_START_LUT_PACKING" "" "Moving registers into LUTs to improve timing and density" {  } {  } 1 176244 "Moving registers into LUTs to improve timing and density" 1 0 "Fitter" 0 -1 1708781420537 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_HEADER" "" "Started processing fast register assignments" {  } {  } 0 186468 "Started processing fast register assignments" 0 0 "Fitter" 0 -1 1708781420570 ""}
{ "Info" "IFYGR_FYGR_NO_REGS_IN_IOS_FOOTER" "" "Finished processing fast register assignments" {  } {  } 0 186469 "Finished processing fast register assignments" 0 0 "Fitter" 0 -1 1708781420572 ""}
{ "Extra Info" "IFSAC_FSAC_FINISH_LUT_PACKING" "00:00:00 " "Finished moving registers into LUTs: elapsed time is 00:00:00" {  } {  } 1 176245 "Finished moving registers into LUTs: elapsed time is %1!s!" 1 0 "Fitter" 0 -1 1708781420572 ""}
{ "Info" "IFSAC_FSAC_REGISTER_PACKING_FINISH_REGPACKING_INFO" "" "Finished register packing" {  } {  } 0 176235 "Finished register packing" 0 0 "Fitter" 0 -1 1708781420572 ""}
{ "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement " "Statistics of I/O pins that need to be placed that use the same VCCIO and VREF, before I/O pin placement" { { "Info" "IFSAC_FSAC_SINGLE_IOC_GROUP_STATISTICS" "2 unused 3.3V 0 2 0 " "Number of I/O pins in group: 2 (unused VREF, 3.3V VCCIO, 0 input, 2 output, 0 bidirectional)" { { "Info" "IFSAC_FSAC_IO_STDS_IN_IOC_GROUP" "3.3-V LVTTL. " "I/O standards used: 3.3-V LVTTL." {  } {  } 0 176212 "I/O standards used: %1!s!" 0 0 "Design Software" 0 -1 1708781420577 ""}  } {  } 0 176211 "Number of I/O pins in group: %1!d! (%2!s! VREF, %3!s! VCCIO, %4!d! input, %5!d! output, %6!d! bidirectional)" 0 0 "Design Software" 0 -1 1708781420577 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Fitter" 0 -1 1708781420577 ""}
{ "Info" "IFSAC_FSAC_IO_STATS_BEFORE_AFTER_PLACEMENT" "before " "I/O bank details before I/O pin placement" { { "Info" "IFSAC_FSAC_IO_BANK_PIN_GROUP_STATISTICS" "I/O banks " "Statistics of I/O banks" { { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "1 does not use 3.3V 7 31 " "I/O bank number 1 does not use VREF pins and has 3.3V VCCIO pins. 7 total pin(s) used --  31 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708781420578 ""} { "Info" "IFSAC_FSAC_SINGLE_IO_BANK_STATISTICS" "2 does not use 3.3V 18 24 " "I/O bank number 2 does not use VREF pins and has 3.3V VCCIO pins. 18 total pin(s) used --  24 pins available" {  } {  } 0 176213 "I/O bank number %1!s! %2!s! VREF pins and has %3!s! VCCIO pins. %4!d! total pin(s) used --  %5!d! pins available" 0 0 "Design Software" 0 -1 1708781420578 ""}  } {  } 0 176214 "Statistics of %1!s!" 0 0 "Design Software" 0 -1 1708781420578 ""}  } {  } 0 176215 "I/O bank details %1!s! I/O pin placement" 0 0 "Fitter" 0 -1 1708781420578 ""}
{ "Warning" "WCUT_CUT_UNATTACHED_ASGN" "" "Ignored locations or region assignments to the following nodes" { { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "GP_T " "Node \"GP_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "GP_T" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708781420614 ""} { "Warning" "WCUT_CUT_UNATTACHED_ASGN_SUB" "reabastecer_T " "Node \"reabastecer_T\" is assigned to location or region, but does not exist in design" {  } { { "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" "" { Assignment "c:/intelfpga_lite/23.1std/quartus/bin64/Assignment Editor.qase" 1 { { 0 "reabastecer_T" } } } }  } 0 15706 "Node \"%1!s!\" is assigned to location or region, but does not exist in design" 0 0 "Design Software" 0 -1 1708781420614 ""}  } {  } 0 15705 "Ignored locations or region assignments to the following nodes" 0 0 "Fitter" 0 -1 1708781420614 ""}
{ "Info" "IFITCC_FITTER_PREPARATION_END" "00:00:00 " "Fitter preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 171121 "Fitter preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708781420615 ""}
{ "Info" "IVPR20K_VPR_FAMILY_APL_ERROR" "" "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." {  } {  } 0 14896 "Fitter has disabled Advanced Physical Optimization because it is not supported for the current family." 0 0 "Fitter" 0 -1 1708781420635 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_START" "" "Fitter placement preparation operations beginning" {  } {  } 0 170189 "Fitter placement preparation operations beginning" 0 0 "Fitter" 0 -1 1708781420908 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_PREP_END" "00:00:00 " "Fitter placement preparation operations ending: elapsed time is 00:00:00" {  } {  } 0 170190 "Fitter placement preparation operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708781421125 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_START" "" "Fitter placement operations beginning" {  } {  } 0 170191 "Fitter placement operations beginning" 0 0 "Fitter" 0 -1 1708781421136 ""}
{ "Info" "IFITAPI_FITAPI_INFO_VPR_PLACEMENT_FINISH" "" "Fitter placement was successful" {  } {  } 0 170137 "Fitter placement was successful" 0 0 "Fitter" 0 -1 1708781422184 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_PLACEMENT_END" "00:00:01 " "Fitter placement operations ending: elapsed time is 00:00:01" {  } {  } 0 170192 "Fitter placement operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708781422185 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_START" "" "Fitter routing operations beginning" {  } {  } 0 170193 "Fitter routing operations beginning" 0 0 "Fitter" 0 -1 1708781422235 ""}
{ "Info" "IFITAPI_FITAPI_VPR_PERCENT_ROUTING_RESOURCE_USAGE" "6 " "Router estimated average interconnect usage is 6% of the available device resources" { { "Info" "IFITAPI_FITAPI_VPR_PEAK_ROUTING_REGION" "6 X0_Y0 X8_Y5 " "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5" {  } { { "loc" "" { Generic "C:/CD/CD_PBL_3/" { { 1 { 0 "Router estimated peak interconnect usage is 6% of the available device resources in the region that extends from location X0_Y0 to location X8_Y5"} { { 12 { 0 ""} 0 0 9 6 }  }  }  }  } }  } 0 170196 "Router estimated peak interconnect usage is %1!d!%% of the available device resources in the region that extends from location %2!s! to location %3!s!" 0 0 "Design Software" 0 -1 1708781422695 ""}  } {  } 0 170195 "Router estimated average interconnect usage is %1!d!%% of the available device resources" 0 0 "Fitter" 0 -1 1708781422695 ""}
{ "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED" "" "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." { { "Info" "IFITAPI_FITAPI_VPR_AUTO_FIT_ENABLED_AND_USED_FOR_ROUTABILITY" "" "Optimizations that may affect the design's routability were skipped" {  } {  } 0 170201 "Optimizations that may affect the design's routability were skipped" 0 0 "Design Software" 0 -1 1708781423133 ""}  } {  } 0 170199 "The Fitter performed an Auto Fit compilation.  Optimizations were skipped to reduce compilation time." 0 0 "Fitter" 0 -1 1708781423133 ""}
{ "Info" "IFITAPI_FITAPI_VPR_FITTER_ROUTING_END" "00:00:01 " "Fitter routing operations ending: elapsed time is 00:00:01" {  } {  } 0 170194 "Fitter routing operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708781423135 ""}
{ "Info" "IVPR20K_VPR_TIMING_ANALYSIS_TIME" "the Fitter 0.88 " "Total time spent on timing analysis during the Fitter is 0.88 seconds." {  } {  } 0 11888 "Total time spent on timing analysis during %1!s! is %2!s! seconds." 0 0 "Fitter" 0 -1 1708781423164 ""}
{ "Info" "IFITCC_FITTER_POST_OPERATION_END" "00:00:00 " "Fitter post-fit operations ending: elapsed time is 00:00:00" {  } {  } 0 11218 "Fitter post-fit operations ending: elapsed time is %1!s!" 0 0 "Fitter" 0 -1 1708781423182 ""}
{ "Warning" "WFITCC_FITCC_IGNORED_ASSIGNMENT" "" "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." {  } {  } 0 171167 "Found invalid Fitter assignments. See the Ignored Assignments panel in the Fitter Compilation Report for more information." 0 0 "Fitter" 0 -1 1708781423205 ""}
{ "Warning" "WFIOMGR_RESERVE_ASSIGNMENT_FOR_UNUSED_PINS_IS_DEFAULT" "As output driving ground " "The Reserve All Unused Pins setting has not been specified, and will default to 'As output driving ground'." {  } {  } 0 169174 "The Reserve All Unused Pins setting has not been specified, and will default to '%1!s!'." 0 0 "Fitter" 0 -1 1708781423206 ""}
{ "Info" "IRDB_WROTE_SUPPRESSED_MSGS" "C:/CD/CD_PBL_3/output_files/automacao.fit.smsg " "Generated suppressed messages file C:/CD/CD_PBL_3/output_files/automacao.fit.smsg" {  } {  } 0 144001 "Generated suppressed messages file %1!s!" 0 0 "Fitter" 0 -1 1708781423315 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Fitter 0 s 9 s Quartus Prime " "Quartus Prime Fitter was successful. 0 errors, 9 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "5703 " "Peak virtual memory: 5703 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708781423399 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 10:30:23 2024 " "Processing ended: Sat Feb 24 10:30:23 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708781423399 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:08 " "Elapsed time: 00:00:08" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708781423399 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:08 " "Total CPU time (on all processors): 00:00:08" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708781423399 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Fitter" 0 -1 1708781423399 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Fitter" 0 -1 1708781425058 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Assembler Quartus Prime " "Running Quartus Prime Assembler" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708781425060 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 10:30:24 2024 " "Processing started: Sat Feb 24 10:30:24 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708781425060 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Assembler" 0 -1 1708781425060 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_asm --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_asm --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Assembler" 0 -1 1708781425060 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Assembler" 0 -1 1708781425640 ""}
{ "Info" "IASM_ASM_GENERATING_POWER_DATA" "" "Writing out detailed assembly data for power analysis" {  } {  } 0 115031 "Writing out detailed assembly data for power analysis" 0 0 "Assembler" 0 -1 1708781425750 ""}
{ "Info" "IASM_ASM_GENERATING_PROGRAMMING_FILES" "" "Assembler is generating device programming files" {  } {  } 0 115030 "Assembler is generating device programming files" 0 0 "Assembler" 0 -1 1708781425763 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Assembler 0 s 1  Quartus Prime " "Quartus Prime Assembler was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4659 " "Peak virtual memory: 4659 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708781426063 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 10:30:26 2024 " "Processing ended: Sat Feb 24 10:30:26 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708781426063 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:02 " "Elapsed time: 00:00:02" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708781426063 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708781426063 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Assembler" 0 -1 1708781426063 ""}
{ "Info" "IFLOW_DISABLED_MODULE" "Power Analyzer FLOW_ENABLE_POWER_ANALYZER " "Skipped module Power Analyzer due to the assignment FLOW_ENABLE_POWER_ANALYZER" {  } {  } 0 293026 "Skipped module %1!s! due to the assignment %2!s!" 0 0 "Assembler" 0 -1 1708781427018 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Assembler" 0 -1 1708781428379 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Timing Analyzer Quartus Prime " "Running Quartus Prime Timing Analyzer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708781428381 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 10:30:27 2024 " "Processing started: Sat Feb 24 10:30:27 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708781428381 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "Timing Analyzer" 0 -1 1708781428381 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_sta automacao -c automacao " "Command: quartus_sta automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "Timing Analyzer" 0 -1 1708781428381 ""}
{ "Info" "0" "" "qsta_default_script.tcl version: #1" {  } {  } 0 0 "qsta_default_script.tcl version: #1" 0 0 "Timing Analyzer" 0 0 1708781428663 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "Timing Analyzer" 0 -1 1708781428988 ""}
{ "Info" "IQCU_PARALLEL_AUTODETECT_MULTIPLE_PROCESSORS" "8 8 " "Parallel compilation is enabled and will use 8 of the 8 processors detected" {  } {  } 0 20030 "Parallel compilation is enabled and will use %1!i! of the %2!i! processors detected" 0 0 "Timing Analyzer" 0 -1 1708781428989 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "Low junction temperature 0 degrees C " "Low junction temperature is 0 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429075 ""}
{ "Info" "ICUT_CUT_USING_OPERATING_CONDITION" "High junction temperature 85 degrees C " "High junction temperature is 85 degrees C" {  } {  } 0 21077 "%1!s! is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429075 ""}
{ "Info" "ITAPI_TAPI_STARTED" "" "Started post-fitting delay annotation" {  } {  } 0 334003 "Started post-fitting delay annotation" 0 0 "Timing Analyzer" 0 -1 1708781429188 ""}
{ "Info" "ITAPI_TAPI_COMPLETED" "" "Delay annotation completed successfully" {  } {  } 0 334004 "Delay annotation completed successfully" 0 0 "Timing Analyzer" 0 -1 1708781429348 ""}
{ "Critical Warning" "WSTA_SDC_NOT_FOUND" "automacao.sdc " "Synopsys Design Constraints File file not found: 'automacao.sdc'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." {  } {  } 1 332012 "Synopsys Design Constraints File file not found: '%1!s!'. A Synopsys Design Constraints File is required by the Timing Analyzer to get proper timing constraints. Without it, the Compiler will not properly optimize the design." 0 0 "Timing Analyzer" 0 -1 1708781429438 ""}
{ "Info" "ISTA_NO_CLOCK_FOUND_DERIVING" "base clocks \"derive_clocks -period 1.0\" " "No user constrained base clocks found in the design. Calling \"derive_clocks -period 1.0\"" {  } {  } 0 332142 "No user constrained %1!s! found in the design. Calling %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429439 ""}
{ "Info" "ISTA_DERIVE_CLOCKS_INFO" "Deriving Clocks " "Deriving Clocks" { { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " "create_clock -period 1.000 -name sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name clk50MHz clk50MHz " "create_clock -period 1.000 -name clk50MHz clk50MHz" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name fsm_dispensador:fsm_dispensador_1\|state\[0\] fsm_dispensador:fsm_dispensador_1\|state\[0\] " "create_clock -period 1.000 -name fsm_dispensador:fsm_dispensador_1\|state\[0\] fsm_dispensador:fsm_dispensador_1\|state\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " "create_clock -period 1.000 -name bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name duzias:duzias_1\|counter:counter_duzias\|out\[0\] duzias:duzias_1\|counter:counter_duzias\|out\[0\] " "create_clock -period 1.000 -name duzias:duzias_1\|counter:counter_duzias\|out\[0\] duzias:duzias_1\|counter:counter_duzias\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""} { "Info" "ISTA_DERIVE_CLOCKS_INFO" "create_clock -period 1.000 -name duzias:duzias_1\|counter:counter_unidades\|out\[0\] duzias:duzias_1\|counter:counter_unidades\|out\[0\] " "create_clock -period 1.000 -name duzias:duzias_1\|counter:counter_unidades\|out\[0\] duzias:duzias_1\|counter:counter_unidades\|out\[0\]" {  } {  } 0 332105 "%1!s!" 0 0 "Design Software" 0 -1 1708781429444 ""}  } {  } 0 332105 "%1!s!" 0 0 "Timing Analyzer" 0 -1 1708781429444 ""}
{ "Info" "0" "" "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" {  } {  } 0 0 "Found TIMING_ANALYZER_REPORT_SCRIPT_INCLUDE_DEFAULT_ANALYSIS = ON" 0 0 "Timing Analyzer" 0 0 1708781429450 ""}
{ "Info" "0" "" "Can't run Report Timing Closure Recommendations. The current device family is not supported." {  } {  } 0 0 "Can't run Report Timing Closure Recommendations. The current device family is not supported." 0 0 "Timing Analyzer" 0 0 1708781429495 ""}
{ "Critical Warning" "WSTA_TIMING_NOT_MET" "" "Timing requirements not met" {  } {  } 1 332148 "Timing requirements not met" 0 0 "Timing Analyzer" 0 -1 1708781429498 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "setup -6.719 " "Worst-case setup slack is -6.719" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.719             -95.707 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out  " "   -6.719             -95.707 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -6.172             -77.343 clk50MHz  " "   -6.172             -77.343 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.895              -7.225 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]  " "   -1.895              -7.225 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.891             -15.180 fsm_dispensador:fsm_dispensador_1\|state\[0\]  " "   -1.891             -15.180 fsm_dispensador:fsm_dispensador_1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.852              -6.728 duzias:duzias_1\|counter:counter_unidades\|out\[0\]  " "   -1.852              -6.728 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.833              -5.252 duzias:duzias_1\|counter:counter_duzias\|out\[0\]  " "   -1.833              -5.252 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429503 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429503 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "hold -7.122 " "Worst-case hold slack is -7.122" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -7.122             -53.428 fsm_dispensador:fsm_dispensador_1\|state\[0\]  " "   -7.122             -53.428 fsm_dispensador:fsm_dispensador_1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.952              -3.785 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out  " "   -1.952              -3.785 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -1.813              -5.821 duzias:duzias_1\|counter:counter_duzias\|out\[0\]  " "   -1.813              -5.821 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.633              -0.633 clk50MHz  " "   -0.633              -0.633 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.694               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]  " "    1.694               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    1.731               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\]  " "    1.731               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429517 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429517 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "recovery -8.600 " "Worst-case recovery slack is -8.600" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -8.600             -34.400 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]  " "   -8.600             -34.400 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -5.025             -20.709 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out  " "   -5.025             -20.709 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -4.048             -16.192 duzias:duzias_1\|counter:counter_duzias\|out\[0\]  " "   -4.048             -16.192 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -3.049             -12.196 duzias:duzias_1\|counter:counter_unidades\|out\[0\]  " "   -3.049             -12.196 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.275              -7.205 fsm_dispensador:fsm_dispensador_1\|state\[0\]  " "   -2.275              -7.205 fsm_dispensador:fsm_dispensador_1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429531 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429531 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "removal -0.818 " "Worst-case removal slack is -0.818" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -0.818              -3.272 fsm_dispensador:fsm_dispensador_1\|state\[0\]  " "   -0.818              -3.272 fsm_dispensador:fsm_dispensador_1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.246               0.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out  " "    0.246               0.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.415               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]  " "    3.415               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    3.495               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\]  " "    3.495               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    4.494               0.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\]  " "    4.494               0.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429543 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429543 ""}
{ "Info" "ISTA_WORST_CASE_SLACK" "minimum pulse width -2.289 " "Worst-case minimum pulse width slack is -2.289" { { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    Slack       End Point TNS Clock  " "    Slack       End Point TNS Clock " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "========= =================== ===================== " "========= =================== =====================" {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "   -2.289              -2.289 clk50MHz  " "   -2.289              -2.289 clk50MHz " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\]  " "    0.234               0.000 bandeja:bandeja_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\]  " "    0.234               0.000 duzias:duzias_1\|counter:counter_duzias\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\]  " "    0.234               0.000 duzias:duzias_1\|counter:counter_unidades\|out\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 fsm_dispensador:fsm_dispensador_1\|state\[0\]  " "    0.234               0.000 fsm_dispensador:fsm_dispensador_1\|state\[0\] " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""} { "Info" "ISTA_CREATE_TIMING_SUMMARY_INFO" "    0.234               0.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out  " "    0.234               0.000 sync_freq_divider:sync_freq_divider_1\|t_flipflop:tff16\|out " {  } {  } 0 332119 "%1!s!" 0 0 "Design Software" 0 -1 1708781429553 ""}  } {  } 0 332146 "Worst-case %1!s! slack is %2!s!" 0 0 "Timing Analyzer" 0 -1 1708781429553 ""}
{ "Info" "ISTA_METASTABILITY_REPORT_DISABLED" "" "The selected device family is not supported by the report_metastability command." {  } {  } 0 332001 "The selected device family is not supported by the report_metastability command." 0 0 "Timing Analyzer" 0 -1 1708781429857 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "setup " "Design is not fully constrained for setup requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708781429895 ""}
{ "Info" "ISTA_UCP_NOT_CONSTRAINED" "hold " "Design is not fully constrained for hold requirements" {  } {  } 0 332102 "Design is not fully constrained for %1!s! requirements" 0 0 "Timing Analyzer" 0 -1 1708781429897 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Timing Analyzer 0 s 3 s Quartus Prime " "Quartus Prime Timing Analyzer was successful. 0 errors, 3 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4670 " "Peak virtual memory: 4670 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708781430105 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 10:30:30 2024 " "Processing ended: Sat Feb 24 10:30:30 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708781430105 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708781430105 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708781430105 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Timing Analyzer" 0 -1 1708781430105 ""}
{ "Info" "IQEXE_SEPARATOR" "" "*******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "Timing Analyzer" 0 -1 1708781431581 ""}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "EDA Netlist Writer Quartus Prime " "Running Quartus Prime EDA Netlist Writer" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition " "Version 23.1std.0 Build 991 11/28/2023 SC Lite Edition" {  } {  } 0 0 "%1!s!" 0 0 "Design Software" 0 -1 1708781431582 ""} { "Info" "IQEXE_START_BANNER_TIME" "Sat Feb 24 10:30:31 2024 " "Processing started: Sat Feb 24 10:30:31 2024" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "Design Software" 0 -1 1708781431582 ""}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708781431582 ""}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_eda --read_settings_files=off --write_settings_files=off automacao -c automacao " "Command: quartus_eda --read_settings_files=off --write_settings_files=off automacao -c automacao" {  } {  } 0 0 "Command: %1!s!" 0 0 "EDA Netlist Writer" 0 -1 1708781431582 ""}
{ "Warning" "WQCU_PARALLEL_USER_SHOULD_SPECIFY_NUM_PROC" "" "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." {  } {  } 0 18236 "Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance." 0 0 "EDA Netlist Writer" 0 -1 1708781432596 ""}
{ "Info" "IWSC_DONE_HDL_GENERATION" "automacao.vo C:/CD/CD_PBL_3/simulation/questa/ simulation " "Generated file automacao.vo in folder \"C:/CD/CD_PBL_3/simulation/questa/\" for EDA simulation tool" {  } {  } 0 204019 "Generated file %1!s! in folder \"%2!s!\" for EDA %3!s! tool" 0 0 "EDA Netlist Writer" 0 -1 1708781432742 ""}
{ "Info" "IQEXE_ERROR_COUNT" "EDA Netlist Writer 0 s 1  Quartus Prime " "Quartus Prime EDA Netlist Writer was successful. 0 errors, 1 warning" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "4616 " "Peak virtual memory: 4616 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Design Software" 0 -1 1708781432799 ""} { "Info" "IQEXE_END_BANNER_TIME" "Sat Feb 24 10:30:32 2024 " "Processing ended: Sat Feb 24 10:30:32 2024" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Design Software" 0 -1 1708781432799 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:01 " "Elapsed time: 00:00:01" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Design Software" 0 -1 1708781432799 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:01 " "Total CPU time (on all processors): 00:00:01" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Design Software" 0 -1 1708781432799 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708781432799 ""}
{ "Info" "IFLOW_ERROR_COUNT" "Full Compilation 0 s 79 s " "Quartus Prime Full Compilation was successful. 0 errors, 79 warnings" {  } {  } 0 293000 "Quartus Prime %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "EDA Netlist Writer" 0 -1 1708781433568 ""}
