{ "Info" "IQEXE_SEPARATOR" "" "Info: *******************************************************************" {  } {  } 3 0 "*******************************************************************" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_PRODUCT" "Analysis & Synthesis Quartus II " "Info: Running Quartus II Analysis & Synthesis" { { "Info" "IQEXE_START_BANNER_VERSION" "Version 9.0 Build 132 02/25/2009 SJ Full Version " "Info: Version 9.0 Build 132 02/25/2009 SJ Full Version" {  } {  } 0 0 "%1!s!" 0 0 "" 0 -1} { "Info" "IQEXE_START_BANNER_TIME" "Thu Dec 17 09:52:10 2009 " "Info: Processing started: Thu Dec 17 09:52:10 2009" {  } {  } 0 0 "Processing started: %1!s!" 0 0 "" 0 -1}  } {  } 4 0 "Running %2!s! %1!s!" 0 0 "" 0 -1}
{ "Info" "IQEXE_START_BANNER_COMMANDLINE" "quartus_map --read_settings_files=on --write_settings_files=off vga_poker_bot -c vga_poker_bot " "Info: Command: quartus_map --read_settings_files=on --write_settings_files=off vga_poker_bot -c vga_poker_bot" {  } {  } 0 0 "Command: %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "values_to_pixels.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file values_to_pixels.v" { { "Info" "ISGN_ENTITY_NAME" "1 pixelize_card_value " "Info: Found entity 1: pixelize_card_value" {  } { { "values_to_pixels.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/values_to_pixels.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 pixelize_card_suit " "Info: Found entity 2: pixelize_card_suit" {  } { { "values_to_pixels.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/values_to_pixels.v" 86 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 pixelize_hex_value " "Info: Found entity 3: pixelize_hex_value" {  } { { "values_to_pixels.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/values_to_pixels.v" 124 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "card_deal.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file card_deal.v" { { "Info" "ISGN_ENTITY_NAME" "1 card_deal " "Info: Found entity 1: card_deal" {  } { { "card_deal.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/card_deal.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 rand_number_max_51 " "Info: Found entity 2: rand_number_max_51" {  } { { "card_deal.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/card_deal.v" 266 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 lfsr_6bit_output " "Info: Found entity 3: lfsr_6bit_output" {  } { { "card_deal.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/card_deal.v" 302 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "check_winner.v 12 12 " "Info: Found 12 design units, including 12 entities, in source file check_winner.v" { { "Info" "ISGN_ENTITY_NAME" "1 check_winner " "Info: Found entity 1: check_winner" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 find_pair_hand " "Info: Found entity 2: find_pair_hand" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 669 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 find_pair " "Info: Found entity 3: find_pair" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 824 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "4 find_two_pair " "Info: Found entity 4: find_two_pair" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 889 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "5 find_full_house " "Info: Found entity 5: find_full_house" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 987 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "6 find_three_of_a_kind " "Info: Found entity 6: find_three_of_a_kind" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1066 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "7 find_four_of_a_kind " "Info: Found entity 7: find_four_of_a_kind" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1139 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "8 find_flush " "Info: Found entity 8: find_flush" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1193 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "9 find_run " "Info: Found entity 9: find_run" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1362 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "10 unique_set " "Info: Found entity 10: unique_set" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1454 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "11 sort_cards " "Info: Found entity 11: sort_cards" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1500 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "12 sort_2 " "Info: Found entity 12: sort_2" {  } { { "check_winner.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/check_winner.v" 1551 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "deal_cards_control.v 3 3 " "Info: Found 3 design units, including 3 entities, in source file deal_cards_control.v" { { "Info" "ISGN_ENTITY_NAME" "1 deal_player_cards " "Info: Found entity 1: deal_player_cards" {  } { { "deal_cards_control.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/deal_cards_control.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "2 deal_a_card " "Info: Found entity 2: deal_a_card" {  } { { "deal_cards_control.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/deal_cards_control.v" 161 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1} { "Info" "ISGN_ENTITY_NAME" "3 deal_flop " "Info: Found entity 3: deal_flop" {  } { { "deal_cards_control.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/deal_cards_control.v" 310 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "dealer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file dealer.v" { { "Info" "ISGN_ENTITY_NAME" "1 dealer " "Info: Found entity 1: dealer" {  } { { "dealer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/dealer.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "FrameBufferRam.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file FrameBufferRam.v" { { "Info" "ISGN_ENTITY_NAME" "1 FrameBufferRam " "Info: Found entity 1: FrameBufferRam" {  } { { "FrameBufferRam.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/FrameBufferRam.v" 36 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "VgaAdapter.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file VgaAdapter.v" { { "Info" "ISGN_ENTITY_NAME" "1 VgaAdapter " "Info: Found entity 1: VgaAdapter" {  } { { "VgaAdapter.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/VgaAdapter.v" 14 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "peter_poker_bot_v1.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file peter_poker_bot_v1.v" { { "Info" "ISGN_ENTITY_NAME" "1 poker_player_peter_v1 " "Info: Found entity 1: poker_player_peter_v1" {  } { { "peter_poker_bot_v1.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/peter_poker_bot_v1.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_communication.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file player_communication.v" { { "Info" "ISGN_ENTITY_NAME" "1 player_communication_protocol " "Info: Found entity 1: player_communication_protocol" {  } { { "player_communication.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/player_communication.v" 8 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "player_hand_strength.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file player_hand_strength.v" { { "Info" "ISGN_ENTITY_NAME" "1 starting_hand_evaluation " "Info: Found entity 1: starting_hand_evaluation" {  } { { "player_hand_strength.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/player_hand_strength.v" 13 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poker_bot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file poker_bot.v" { { "Info" "ISGN_ENTITY_NAME" "1 poker_bot " "Info: Found entity 1: poker_bot" {  } { { "poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot.v" 9 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poker_bot_john_garich_brandon_williams.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file poker_bot_john_garich_brandon_williams.v" { { "Info" "ISGN_ENTITY_NAME" "1 poker_player_john_brandon " "Info: Found entity 1: poker_player_john_brandon" {  } { { "poker_bot_john_garich_brandon_williams.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot_john_garich_brandon_williams.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poker_bot_player.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file poker_bot_player.v" { { "Info" "ISGN_ENTITY_NAME" "1 poker_player_base " "Info: Found entity 1: poker_player_base" {  } { { "poker_bot_player.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_bot_player.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "receive_player_input.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file receive_player_input.v" { { "Info" "ISGN_ENTITY_NAME" "1 receive_player_input " "Info: Found entity 1: receive_player_input" {  } { { "receive_player_input.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/receive_player_input.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "valid_move.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file valid_move.v" { { "Info" "ISGN_ENTITY_NAME" "1 valid_move " "Info: Found entity 1: valid_move" {  } { { "valid_move.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/valid_move.v" 7 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "vga_poker_bot.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file vga_poker_bot.v" { { "Info" "ISGN_ENTITY_NAME" "1 vga_poker_bot " "Info: Found entity 1: vga_poker_bot" {  } { { "vga_poker_bot.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/vga_poker_bot.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(303) " "Error (10170): Verilog HDL syntax error at draw_screen.v(303) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 303 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(305) " "Error (10170): Verilog HDL syntax error at draw_screen.v(305) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 305 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(324) " "Error (10170): Verilog HDL syntax error at draw_screen.v(324) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 324 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(326) " "Error (10170): Verilog HDL syntax error at draw_screen.v(326) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 326 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(345) " "Error (10170): Verilog HDL syntax error at draw_screen.v(345) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 345 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(347) " "Error (10170): Verilog HDL syntax error at draw_screen.v(347) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 347 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(366) " "Error (10170): Verilog HDL syntax error at draw_screen.v(366) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 366 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(368) " "Error (10170): Verilog HDL syntax error at draw_screen.v(368) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 368 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(387) " "Error (10170): Verilog HDL syntax error at draw_screen.v(387) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 387 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(389) " "Error (10170): Verilog HDL syntax error at draw_screen.v(389) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 389 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(408) " "Error (10170): Verilog HDL syntax error at draw_screen.v(408) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 408 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(410) " "Error (10170): Verilog HDL syntax error at draw_screen.v(410) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 410 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(429) " "Error (10170): Verilog HDL syntax error at draw_screen.v(429) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 429 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(431) " "Error (10170): Verilog HDL syntax error at draw_screen.v(431) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 431 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(450) " "Error (10170): Verilog HDL syntax error at draw_screen.v(450) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 450 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(452) " "Error (10170): Verilog HDL syntax error at draw_screen.v(452) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 452 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(471) " "Error (10170): Verilog HDL syntax error at draw_screen.v(471) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 471 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement draw_screen.v(473) " "Error (10170): Verilog HDL syntax error at draw_screen.v(473) near text \"else\";  expecting \";\", or \"@\", or \"end\", or an identifier (\"else\" is a reserved keyword ), or a system task, or \"\{\", or a sequential statement" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 473 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Error" "EVRFX_VERI_SYNTAX_ERROR" "\";\";  expecting \")\", or \"?\", or binary operator draw_screen.v(492) " "Error (10170): Verilog HDL syntax error at draw_screen.v(492) near text \";\";  expecting \")\", or \"?\", or binary operator" {  } { { "draw_screen.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/draw_screen.v" 492 0 0 } }  } 0 10170 "Verilog HDL syntax error at %2!s! near text %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "draw_screen.v 0 0 " "Info: Found 0 design units, including 0 entities, in source file draw_screen.v" {  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "poker_clk.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file poker_clk.v" { { "Info" "ISGN_ENTITY_NAME" "1 poker_clk " "Info: Found entity 1: poker_clk" {  } { { "poker_clk.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/poker_clk.v" 39 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Info" "ISGN_NUM_OF_DESIGN_UNITS_AND_ENTITIES" "debouncer.v 1 1 " "Info: Found 1 design units, including 1 entities, in source file debouncer.v" { { "Info" "ISGN_ENTITY_NAME" "1 debouncer " "Info: Found entity 1: debouncer" {  } { { "debouncer.v" "" { Text "H:/TEACHING/ECE287/FALL_2009/LABS/VGA_POKER_BOT/debouncer.v" 1 -1 0 } }  } 0 0 "Found entity %1!d!: %2!s!" 0 0 "" 0 -1}  } {  } 0 0 "Found %2!llu! design units, including %3!llu! entities, in source file %1!s!" 0 0 "" 0 -1}
{ "Error" "EQEXE_ERROR_COUNT" "Analysis & Synthesis 19 s 0 s Quartus II " "Error: Quartus II Analysis & Synthesis was unsuccessful. 19 errors, 0 warnings" { { "Error" "EQEXE_END_PEAK_VSIZE_MEMORY" "185 " "Error: Peak virtual memory: 185 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "" 0 -1} { "Error" "EQEXE_END_BANNER_TIME" "Thu Dec 17 09:52:15 2009 " "Error: Processing ended: Thu Dec 17 09:52:15 2009" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_TIME" "00:00:05 " "Error: Elapsed time: 00:00:05" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "" 0 -1} { "Error" "EQEXE_ELAPSED_CPU_TIME" "00:00:02 " "Error: Total CPU time (on all processors): 00:00:02" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "" 0 -1}  } {  } 0 0 "%6!s! %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
{ "Error" "EFLOW_ERROR_COUNT" "Full Compilation 21 s 0 s " "Error: Quartus II Full Compilation was unsuccessful. 21 errors, 0 warnings" {  } {  } 0 0 "Quartus II %1!s! was unsuccessful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "" 0 -1}
