<HTML>
<HEAD><TITLE>Lattice TRACE Report</TITLE>
<STYLE TYPE="text/css">
<!--
 body,pre{    font-family:'Courier New', monospace;    color: #000000;    font-size:88%;    background-color: #ffffff;}h1 {    font-weight: bold;    margin-top: 24px;    margin-bottom: 10px;    border-bottom: 3px solid #000;    font-size: 1em;}h2 {    font-weight: bold;    margin-top: 18px;    margin-bottom: 5px;    font-size: 0.90em;}h3 {    font-weight: bold;    margin-top: 12px;    margin-bottom: 5px;    font-size: 0.80em;}p {    font-size:78%;}P.Table {    margin-top: 4px;    margin-bottom: 4px;    margin-right: 4px;    margin-left: 4px;}table{    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    border-collapse: collapse;}th {    font-weight:bold;    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    text-align:left;    font-size:78%;}td {    padding: 4px;    border-width: 1px 1px 1px 1px;    border-style: solid solid solid solid;    border-color: black black black black;    vertical-align:top;    font-size:78%;}a {    color:#013C9A;    text-decoration:none;}a:visited {    color:#013C9A;}a:hover, a:active {    text-decoration:underline;    color:#5BAFD4;}.pass{background-color: #00ff00;}.fail{background-color: #ff0000;}.comment{    font-size: 90%;    font-style: italic;}
-->
</STYLE>
</HEAD>
<PRE><A name="Par_Twr"></A><B><U><big>Place & Route TRACE Report</big></U></B>

Loading design for application trce from file counter_impl1.ncd.
Design name: Counter
NCD version: 3.3
Vendor:      LATTICE
Device:      LFXP2-5E
Package:     TQFP144
Performance: 6
Loading device for application trce from file 'mg5a26x29.nph' in environment: C:/lscc/diamond/3.12/ispfpga.
Package Status:                     Final          Version 1.42.
Performance Hardware Data Status:   Final          Version 11.5.
Setup and Hold Report

--------------------------------------------------------------------------------
<A name="Par_Twr_setup"></A><B><U><big>Lattice TRACE Report - Setup, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Apr 29 17:01:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_set_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,6
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_set_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_0_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2261 items scored, 0 timing errors detected.
Report:   93.110MHz is the maximum frequency for this preference.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_0_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 9.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:              10.514ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

     10.514ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.260ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     2.685      R2C18C.F0 to     R14C12C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                   10.514   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 9.260ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:              10.514ns  (14.8% logic, 85.2% route), 6 logic levels.

 Constraint Details:

     10.514ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 9.260ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     2.685      R2C18C.F0 to     R14C12B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                   10.514   (14.8% logic, 85.2% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C12B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[15]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[14]

   Delay:               9.540ns  (16.3% logic, 83.7% route), 6 logic levels.

 Constraint Details:

      9.540ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.234ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         4     0.794     R15C17B.Q1 to     R15C16D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R15C16D.B1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     2.685      R2C18C.F0 to     R14C12C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.540   (16.3% logic, 83.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_195:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C12C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.234ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[13]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[12]

   Delay:               9.540ns  (16.3% logic, 83.7% route), 6 logic levels.

 Constraint Details:

      9.540ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.234ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         4     0.794     R15C17B.Q1 to     R15C16D.B1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[3]
CTOF_DEL    ---     0.238     R15C16D.B1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     2.685      R2C18C.F0 to     R14C12B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.540   (16.3% logic, 83.7% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_194:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C12B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[9]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[8]

   Delay:               9.482ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.482ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.292ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.653      R2C18C.F0 to     R14C10C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.482   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_192:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C10C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[5]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[4]

   Delay:               9.482ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.482ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.292ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.653      R2C18C.F0 to     R14C10B.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.482   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_190:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C10B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.292ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[7]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[6]

   Delay:               9.482ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.482ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.292ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.653      R2C18C.F0 to     R14C10A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.482   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_191:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C10A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[3]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[2]

   Delay:               9.473ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.473ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.301ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.644      R2C18C.F0 to     R11C13A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.473   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_189:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R11C13A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[11]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[10]

   Delay:               9.473ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.473ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.301ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.644      R2C18C.F0 to     R14C11A.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.473   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_193:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R14C11A.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 10.301ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[1]  (to ipClk_c +)
                   FF                        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val[0]

   Delay:               9.473ns  (16.4% logic, 83.6% route), 6 logic levels.

 Constraint Details:

      9.473ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188 meets
     20.000ns delay constraint less
      0.000ns skew and
      0.226ns CE_SET requirement (totaling 19.774ns) by 10.301ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.363    R15C17B.CLK to     R15C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82 (from ipClk_c)
ROUTE         5     1.768     R15C17B.Q0 to     R15C16D.D1 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/jupdate_reclk[2]
CTOF_DEL    ---     0.238     R15C16D.D1 to     R15C16D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_393
ROUTE         1     0.673     R15C16D.F1 to     R16C16B.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/wen_1
CTOF_DEL    ---     0.238     R16C16B.C0 to     R16C16B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/SLICE_283
ROUTE         6     0.683     R16C16B.F0 to     R16C14C.C0 Counter_reveal_coretop_instance/counter_la0_inst_0/wen
CTOF_DEL    ---     0.238     R16C14C.C0 to     R16C14C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/SLICE_295
ROUTE         2     0.674     R16C14C.F0 to     R16C13D.C1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/wen_te[0]
CTOF_DEL    ---     0.238     R16C13D.C1 to     R16C13D.F1 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_305
ROUTE         3     2.478     R16C13D.F1 to      R2C18C.A0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_78
CTOF_DEL    ---     0.238      R2C18C.A0 to      R2C18C.F0 SLICE_459
ROUTE         8     1.644      R2C18C.F0 to     R11C13C.CE Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/te_precnt_val_0_sqmuxa (to ipClk_c)
                  --------
                    9.473   (16.4% logic, 83.6% route), 6 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/jtag_int_u/SLICE_82:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R15C17B.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_188:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     1.059       21.PADDI to    R11C13C.CLK ipClk_c
                  --------
                    1.059   (0.0% logic, 100.0% route), 0 logic levels.

Report:   93.110MHz is the maximum frequency for this preference.

<A name="ptwr_set_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference                              |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |   50.000 MHz|   93.110 MHz|   6  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_set_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_set_ts"></A><B><U><big>Timing summary (Setup):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2899 connections (92.35% coverage)

--------------------------------------------------------------------------------
<A name="Par_Twr_hold"></A><B><U><big>Lattice TRACE Report - Hold, Version Diamond (64-bit) 3.12.0.240.2</big></U></B>
Fri Apr 29 17:01:52 2022

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2020 Lattice Semiconductor Corporation,  All rights reserved.

<A name="ptwr_hold_ri"></A><B><U><big>Report Information</big></U></B>
------------------
Command line:    trce -v 10 -gt -sethld -sp 6 -sphld m -o Counter_impl1.twr -gui -msgset C:/Users/reeve/git/EEE5117,8Z/Projects/Counter/promote.xml Counter_impl1.ncd Counter_impl1.prf 
Design file:     counter_impl1.ncd
Preference file: counter_impl1.prf
Device,speed:    LFXP2-5E,m
Report level:    verbose report, limited to 10 items per preference
--------------------------------------------------------------------------------

<A name="ptwr_hold_ps"></A><B><U><big>Preference Summary</big></U></B>

<LI><A href='#par_twr_pref_1_0' Target='right'>FREQUENCY PORT "ipClk" 50.000000 MHz (0 errors)</A></LI>            2261 items scored, 0 timing errors detected.

BLOCK ASYNCPATHS
BLOCK RESETPATHS
BLOCK JTAG PATHS
--------------------------------------------------------------------------------



================================================================================
<A name="par_twr_pref_1_0"></A>Preference: FREQUENCY PORT "ipClk" 50.000000 MHz ;
            2261 items scored, 0 timing errors detected.
--------------------------------------------------------------------------------


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/rxData[3]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[3]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_231 to UART_Inst/SLICE_241 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_231 to UART_Inst/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25B.CLK to     R14C25B.Q1 UART_Inst/SLICE_231 (from ipClk_c)
ROUTE         2     0.041     R14C25B.Q1 to     R14C25C.M0 UART_Inst/rxData[3] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_231:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R14C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/rxData[1]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[1]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_230 to UART_Inst/SLICE_240 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_230 to UART_Inst/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R15C25C.CLK to     R15C25C.Q1 UART_Inst/SLICE_230 (from ipClk_c)
ROUTE         2     0.041     R15C25C.Q1 to     R15C25B.M0 UART_Inst/rxData[1] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_230:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R15C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_240:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R15C25B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.175ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_Inst/rxData[4]  (from ipClk_c +)
   Destination:    FF         Data in        UART_Inst/opRxData[4]  (to ipClk_c +)

   Delay:               0.161ns  (74.5% logic, 25.5% route), 1 logic levels.

 Constraint Details:

      0.161ns physical path delay UART_Inst/SLICE_232 to UART_Inst/SLICE_241 meets
     -0.014ns M_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling -0.014ns) by 0.175ns

 Physical Path Details:

      Data path UART_Inst/SLICE_232 to UART_Inst/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C25A.CLK to     R14C25A.Q0 UART_Inst/SLICE_232 (from ipClk_c)
ROUTE         2     0.041     R14C25A.Q0 to     R14C25C.M1 UART_Inst/rxData[4] (to ipClk_c)
                  --------
                    0.161   (74.5% logic, 25.5% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to UART_Inst/SLICE_232:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R14C25A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to UART_Inst/SLICE_241:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R14C25C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.206ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[2]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.353ns  (34.0% logic, 66.0% route), 1 logic levels.

 Constraint Details:

      0.353ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_153 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.097ns DATA_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.147ns) by 0.206ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_153 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R14C23C.CLK to     R14C23C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_153 (from ipClk_c)
ROUTE         1     0.233     R14C23C.Q0 to *R_R13C17.DIA2 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/trace_din_d[2] (to ipClk_c)
                  --------
                    0.353   (34.0% logic, 66.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_153:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R14C23C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.221ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[1]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.352ns  (34.1% logic, 65.9% route), 1 logic levels.

 Constraint Details:

      0.352ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.221ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19B.CLK to     R12C19B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30 (from ipClk_c)
ROUTE         4     0.232     R12C19B.Q0 to *R_R13C17.ADA4 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[1] (to ipClk_c)
                  --------
                    0.352   (34.1% logic, 65.9% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_30:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R12C19B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.222ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[0]  (from ipClk_c +)
   Destination:    DP16KB     Port           Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0(ASIC)  (to ipClk_c +)

   Delay:               0.353ns  (34.0% logic, 66.0% route), 1 logic levels.

 Constraint Details:

      0.353ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_31 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0 meets
      0.081ns ADDR_HLD and
      0.000ns delay constraint less
     -0.050ns skew requirement (totaling 0.131ns) by 0.222ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_31 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C19A.CLK to     R12C19A.Q1 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_31 (from ipClk_c)
ROUTE         4     0.233     R12C19A.Q1 to *R_R13C17.ADA3 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/tm_wr_addr_cntr[0] (to ipClk_c)
                  --------
                    0.353   (34.0% logic, 66.0% route), 1 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_31:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R12C19A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/genblk4.tr_mem/pmi_ram_dpXbnonesadr85328532p13060cf5_0_0_0:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.350       21.PADDI to *R_R13C17.CLKA ipClk_c
                  --------
                    0.350   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R10C18C.CLK to     R10C18C.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132 (from ipClk_c)
ROUTE         2     0.057     R10C18C.Q0 to     R10C18C.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/full_reg
CTOF_DEL    ---     0.059     R10C18C.D0 to     R10C18C.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132
ROUTE         1     0.000     R10C18C.F0 to    R10C18C.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/N_337_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R10C18C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_132:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R10C18C.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130 to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R12C17B.CLK to     R12C17B.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130 (from ipClk_c)
ROUTE         4     0.057     R12C17B.Q0 to     R12C17B.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig
CTOF_DEL    ---     0.059     R12C17B.D0 to     R12C17B.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130
ROUTE         1     0.000     R12C17B.F0 to    R12C17B.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/force_trig_9 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R12C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/tm_u/SLICE_130:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R12C17B.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/state_cntr[0]  (from ipClk_c +)
   Destination:    FF         Data in        Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/state_cntr[0]  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R11C15A.CLK to     R11C15A.Q0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178 (from ipClk_c)
ROUTE         2     0.057     R11C15A.Q0 to     R11C15A.D0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/state_cntr[0]
CTOF_DEL    ---     0.059     R11C15A.D0 to     R11C15A.F0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178
ROUTE         1     0.000     R11C15A.F0 to    R11C15A.DI0 Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/N_88_i (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R11C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to Counter_reveal_coretop_instance/counter_la0_inst_0/trig_u/te_0/SLICE_178:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R11C15A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.


Passed: The following path meets requirements by 0.235ns

 Logical Details:  Cell type  Pin type       Cell/ASIC name  (clock net +/-)

   Source:         FF         Q              UART_TxSend  (from ipClk_c +)
   Destination:    FF         Data in        UART_TxSend  (to ipClk_c +)

   Delay:               0.236ns  (75.8% logic, 24.2% route), 2 logic levels.

 Constraint Details:

      0.236ns physical path delay SLICE_249 to SLICE_249 meets
      0.001ns DIN_HLD and
      0.000ns delay constraint less
      0.000ns skew requirement (totaling 0.001ns) by 0.235ns

 Physical Path Details:

      Data path SLICE_249 to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
REG_DEL     ---     0.120    R17C23A.CLK to     R17C23A.Q0 SLICE_249 (from ipClk_c)
ROUTE         5     0.057     R17C23A.Q0 to     R17C23A.D0 UART_TxSend
CTOF_DEL    ---     0.059     R17C23A.D0 to     R17C23A.F0 SLICE_249
ROUTE         1     0.000     R17C23A.F0 to    R17C23A.DI0 UART_TxSend_3 (to ipClk_c)
                  --------
                    0.236   (75.8% logic, 24.2% route), 2 logic levels.

 Clock Skew Details: 

      Source Clock Path ipClk to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R17C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

      Destination Clock Path ipClk to SLICE_249:

   Name    Fanout   Delay (ns)          Site               Resource
ROUTE       136     0.300       21.PADDI to    R17C23A.CLK ipClk_c
                  --------
                    0.300   (0.0% logic, 100.0% route), 0 logic levels.

<A name="ptwr_hold_rs"></A><B><U><big>Report Summary</big></U></B>
--------------
----------------------------------------------------------------------------
Preference(MIN Delays)                  |   Constraint|       Actual|Levels
----------------------------------------------------------------------------
                                        |             |             |
FREQUENCY PORT "ipClk" 50.000000 MHz ;  |            -|            -|   1  
                                        |             |             |
----------------------------------------------------------------------------


All preferences were met.


<A name="ptwr_hold_clkda"></A><B><U><big>Clock Domains Analysis</big></U></B>
------------------------

Found 2 clocks:

Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK   Loads: 123
   No transfer within this clock domain is found

Clock Domain: ipClk_c   Source: ipClk.PAD   Loads: 136
   Covered under: FREQUENCY PORT "ipClk" 50.000000 MHz ;

   Data transfers from:
   Clock Domain: jtaghub16_jtck   Source: mg5ahub/genblk0_genblk5_jtage_u.JTCK


<A name="ptwr_hold_ts"></A><B><U><big>Timing summary (Hold):</big></U></B>
---------------

Timing errors: 0  Score: 0
Cumulative negative slack: 0

Constraints cover 2261 paths, 1 nets, and 2899 connections (92.35% coverage)



<A name="ptwr_ts"></A><B><U><big>Timing summary (Setup and Hold):</big></U></B>
---------------

Timing errors: 0 (setup), 0 (hold)
Score: 0 (setup), 0 (hold)
Cumulative negative slack: 0 (0+0)
--------------------------------------------------------------------------------

--------------------------------------------------------------------------------




<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
<BR>
</PRE></FONT>
</BODY>
</HTML>
