DESIGN_NAME: top
VERILOG_FILES: [dir::src/ibex_alu.v,
                dir::src/ibex_branch_predict.v,
                dir::src/ibex_compressed_decoder.v,
                dir::src/ibex_controller.v,
                dir::src/ibex_core.v,
                dir::src/ibex_counter.v,
                dir::src/ibex_cs_registers.v,
                dir::src/ibex_csr.v,
                dir::src/ibex_decoder.v,
                dir::src/ibex_dummy_instr.v,
                dir::src/ibex_ex_block.v,
                dir::src/ibex_fetch_fifo.v,
                dir::src/ibex_icache.v,
                dir::src/ibex_id_stage.v,
                dir::src/ibex_if_stage.v,
                dir::src/ibex_load_store_unit.v,
                dir::src/ibex_multdiv_fast.v,
                dir::src/ibex_multdiv_slow.v,
                dir::src/ibex_pmp.v,
                dir::src/ibex_prefetch_buffer.v,
                dir::src/ibex_register_file_ff.v,
                dir::src/ibex_register_file_fpga.v,
                dir::src/ibex_register_file_latch.v,
                dir::src/ibex_wb_stage.v,
                dir::src/prim_badbit_ram_1p.v,
                dir::src/prim_clock_gating.v,
                dir::src/prim_generic_clock_gating.v,
                dir::src/prim_generic_ram_1p.v,
                dir::src/prim_lfsr.v,
                dir::src/prim_ram_1p.v,
                dir::src/prim_secded_28_22_dec.v,
                dir::src/prim_secded_28_22_enc.v,
                dir::src/prim_secded_39_32_dec.v,
                dir::src/prim_secded_39_32_enc.v,
                dir::src/prim_secded_72_64_dec.v,
                dir::src/prim_secded_72_64_enc.v,
                dir::src/prim_xilinx_clock_gating.v,
                dir::src/mem/sky130_sram_1kbyte_1rw1r_32x256_8.v,
                dir::src/top.v]

ERROR_ON_LINTER_ERRORS: false
ERROR_ON_SYNTH_CHECKS: false
MAGIC_WRITE_LEF_PINONLY: true
CLOCK_PERIOD: 100
CLOCK_PORT: clk_i
FP_CORE_UTIL: 20

# Must create base.sdc
PNR_SDC_FILE: dir::base.sdc
# Must create signoff.sdc
SIGNOFF_SDC_FILE: dir::signoff.sdc

# lef write configuration
MAGIC_WRITE_LEF_PINONLY: true
MAGIC_LEF_WRITE_USE_GDS: false

# drc tool configuration
RUN_MAGIC_DRC: false
RUN_KLAYOUT_DRC: true
RUN_MAGIC_STREAMOUT: false
RUN_KLAYOUT_STREAMOUT: true
RUN_KLAYOUT_XOR: false
PRIMARY_GDSII_STREAMOUT_TOOL: klayout

MACROS: 
  sky130_sram_1kbyte_1rw1r_32x256_8:
    instances:
      mem_inst0:
        location: [200, 150]
        orientation: "N"
      mem_inst1:
        location: [800, 150]
        orientation: "N"
    gds: [dir::src/mem/sky130_sram_1kbyte_1rw1r_32x256_8.gds]
    lef: [dir::src/mem/sky130_sram_1kbyte_1rw1r_32x256_8.lef]
    lib: 
      "*": [dir::src/mem/sky130_sram_1kbyte_1rw1r_32x256_8_TT_1p8V_25C.lib]

# This will only run one corner. Good for exploration, but not full sign-off!
#STA_CORNERS: [nom_tt_025C_1v80]
PDN_MACRO_CONNECTIONS: ["mem_inst0 vccd1 vssd1 vccd1 vssd1", "mem_inst1 vccd1 vssd1 vccd1 vssd1"]
VERILOG_POWER_DEFINE: USE_POWER_PINS
ERROR_ON_PDN_VIOLATIONS: false

VDD_NETS: ["vccd1"]
GND_NETS: ["vssd1"]

PL_MAX_DISPLACEMENT_X: 500
PL_MAX_DISPLACEMENT_Y: 500

# Must create pin_order.cfg
FP_PIN_ORDER_CFG: dir::pin_order.cfg

# PDN
FP_PDN_VOFFSET: 5
FP_PDN_HOFFSET: 5
FP_PDN_VWIDTH: 2
FP_PDN_HWIDTH: 2
FP_PDN_VPITCH: 30
FP_PDN_HPITCH: 30
FP_PDN_SKIPTRIM: true

# Floorplan and placement settings
# FP_ASPECT_RATIO: 1.5
# PL_TARGET_DENSITY_PCT: 35
# RUN_POST_GPL_DESIGN_REPAIR: false
# RUN_POST_CTS_RESIZER_TIMING: false

# Add some margin around the core
# FP_PDN_CORE_RING_VOFFSET: 10
# FP_PDN_CORE_RING_HOFFSET: 10

# Increase placement area
# PL_TARGET_DENSITY: 0.55

# Macro placement
# FP_MACRO_HORIZONTAL_HALO: 30
# FP_MACRO_VERTICAL_HALO: 30

# Resizer configuration for hold fixing
PL_RESIZER_HOLD_SLACK_MARGIN: 2.0  # Increased from default
PL_RESIZER_HOLD_MAX_BUFFER_PERCENT: 100  # Allow more hold buffers
PL_RESIZER_SETUP_SLACK_MARGIN: 0.2

# Resizer steps configuration
PL_RESIZER_MAX_SLEW_MARGIN: 20  # More margin for max transition fixing
PL_RESIZER_MAX_CAP_MARGIN: 20   # More margin for max cap fixing
GLB_RESIZER_MAX_SLEW_MARGIN: 20 # For post-route fixing
GLB_RESIZER_MAX_CAP_MARGIN: 20  # For post-route fixing
