Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2022.2 (win64) Build 3671981 Fri Oct 14 05:00:03 MDT 2022
| Date         : Thu Apr 20 13:30:27 2023
| Host         : DESKTOP-T99OIQI running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file top_control_sets_placed.rpt
| Design       : top
| Device       : xc7a35ti
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |     7 |
|    Minimum number of control sets                        |     7 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    29 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |     7 |
| >= 0 to < 4        |     4 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     0 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     2 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |               3 |            2 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |              64 |           18 |
| Yes          | No                    | No                     |               5 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |               3 |            3 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+----------------------+--------------------------+-----------------------------+------------------+----------------+--------------+
|     Clock Signal     |       Enable Signal      |       Set/Reset Signal      | Slice Load Count | Bel Load Count | Bels / Slice |
+----------------------+--------------------------+-----------------------------+------------------+----------------+--------------+
|  nolabel_line109/CLK | p_0_out[1]               | led[1]_i_1_n_0              |                1 |              1 |         1.00 |
|  nolabel_line109/CLK | p_0_out[3]               | led[3]_i_1_n_0              |                1 |              1 |         1.00 |
|  nolabel_line109/CLK | p_0_out[2]               | led[2]_i_1_n_0              |                1 |              1 |         1.00 |
|  clk_IBUF_BUFG       |                          |                             |                2 |              3 |         1.50 |
|  clk_IBUF_BUFG       | nolabel_line73/finished1 |                             |                1 |              5 |         5.00 |
|  finished_BUFG       |                          | counter[31]_i_1_n_0         |                9 |             32 |         3.56 |
|  clk_IBUF_BUFG       |                          | nolabel_line109/divided_clk |                9 |             32 |         3.56 |
+----------------------+--------------------------+-----------------------------+------------------+----------------+--------------+


