// Seed: 2031623054
module module_0 #(
    parameter id_3 = 32'd36
) (
    output uwire id_0
);
  assign id_0 = 1;
  initial $clog2(66);
  ;
  assign id_0 = -1;
  id_2(
      id_2, id_2, id_2
  ); _id_3 :
  assert property (@(id_3) 1)
  else;
  uwire [1 'b0 : id_3] id_4;
  wire id_5;
  struct packed {logic [1 : 1] id_6;} [-1 : (  -1  )] id_7;
  assign module_1.id_5 = 0;
  logic [1 : 1] id_8;
  assign id_4 = -1'b0;
endmodule
module module_1 (
    input supply1 id_0,
    input tri1 id_1,
    input wor id_2,
    input supply0 id_3,
    output tri id_4,
    output wor id_5,
    input tri0 id_6,
    input uwire id_7
);
  assign id_5 = 1;
  parameter id_9 = 1 - 1;
  module_0 modCall_1 (id_4);
  wor [1 : -1] id_10 = id_6 - -1;
endmodule
