$date
	Mon May 15 18:05:44 2023
$end
$version
	Icarus Verilog
$end
$timescale
	1ns
$end
$scope module parity_gen_tb $end
$var wire 1 ! z $end
$var reg 1 " clk $end
$var reg 1 # x $end
$scope module DUT $end
$var wire 1 " clk $end
$var wire 1 # x $end
$var reg 1 $ even_odd $end
$var reg 1 ! z $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
x$
x#
0"
x!
$end
#2
0#
#5
0!
0$
1"
#10
0"
#12
1#
#15
1!
1$
1"
#20
0"
#25
0!
0$
1"
#30
0"
#35
1!
1$
1"
#40
0"
#42
0#
#45
1"
#50
0"
#52
1#
#55
0!
0$
1"
#60
0"
#65
1!
1$
1"
#70
0"
#72
0#
#75
1"
#80
0"
#85
1"
#90
0"
#92
1#
#95
0!
0$
1"
#100
0"
#105
1!
1$
1"
#110
0"
#112
0#
#115
1"
#120
0"
#122
