<html>

	<head>
		<meta http-equiv="content-type" content="text/html;charset=iso-8859-1">
		<title></title>
	</head>

	<body bgcolor="white">
		<table width="600" cellpadding="10">
			<td valign="TOP" width="255"><img src="images/v0703g1.gif" height="280" width="253"></td>
			<td valign="TOP" width="345">Modelling clocks in Verilog is surprisingly complicated, considering that a clock just oscillates between 0 and 1. There are lots of ways of making such an oscillator. These are the most obvious:
				<p></p>
				<ul>
					<li>Primitive (Gate Level)
				</ul>
				<pre>
        not #period/2 (clk, clk);
</pre>
				<ul>
					<li>Continuous Assignment
				</ul>
				<pre>
        assign #period/2 clk = ~clk;
</pre>
				<ul>
					<li>Procedural
				</ul>
				<pre>
        always #period/2
            clk = ~clk;
</pre>
			</td>
		</table>
		</FONT>
	</body>

</html>