<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml">
  <head>
    <meta http-equiv="Content-Type" content="text/html; charset=UTF-8" />
    <title>VMPIDR</title>
    <link href="insn.css" rel="stylesheet" type="text/css" />
  </head>
  <body><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><hr /><h1 class="register-section">VMPIDR, Virtualization Multiprocessor ID Register</h1><p>The VMPIDR characteristics are:</p><h2>Purpose</h2>
          <p>Holds the value of the Virtualization Multiprocessor ID. This is the value returned by Non-secure EL1 reads of <a href="AArch32-mpidr.html">MPIDR</a>.</p>
        <p>This 
        register
       is part of:</p><ul><li>The Identification registers functional group.</li><li>The Virtualization registers functional group.</li></ul><h2>Usage constraints</h2><p>If EL3 is implemented and is using AArch32, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0 (NS)</th><th>EL0 (S)</th><th>EL1 (NS)</th><th>EL2 (NS)</th><th>EL3 (SCR.NS=1)</th><th>EL3 (SCR.NS=0)</th></tr><tr><td>-</td><td>-</td><td>-</td><td>RW</td><td>RW</td><td>-</td></tr></table><p>If EL3 is not implemented or EL3 is implemented and is using AArch64, this register is accessible as follows:</p><table class="register_access"><tr><th>EL0</th><th>EL1</th><th>EL2 (NS)</th></tr><tr><td>-</td><td>-</td><td>RW</td></tr></table><h2>Traps and Enables</h2><p>For a description of the prioritization of any generated exceptions, see section G1.11.2 (Exception priority order) in the <i>ARM<sup>®</sup> Architecture Reference Manual, ARMv8, for ARMv8-A architecture profile</i> for exceptions taken to AArch32 state, and section D1.13.2 (Synchronous exception prioritization) for exceptions taken to AArch64 state. Subject to the prioritization rules:</p>
          <p>If <a href="AArch32-hstr.html">HSTR</a>.T0==1, Non-secure accesses to this register from EL1 are trapped to Hyp mode.</p>
        
          <p>If <a href="AArch64-hstr_el2.html">HSTR_EL2</a>.T0==1, Non-secure accesses to this register from EL1 are trapped to EL2.</p>
        <h2>Configuration</h2><p>AArch32 System register VMPIDR
                is architecturally mapped to
              AArch64 System register <a href="AArch64-vmpidr_el2.html">VMPIDR_EL2[31:0]
        </a>.
          </p>
          <p>If EL2 is not implemented but EL3 is implemented, this register takes the value of the <a href="AArch32-mpidr.html">MPIDR</a>.</p>
        <p>
                Some or all RW fields of this register have defined reset values. 
                
        These apply
      
                only if the PE resets into EL2
                
                  with EL2 using AArch32,
                
                or into
                
                    EL3 with EL3 using AArch32.
                  
                Otherwise,
                
                RW fields in this register reset to architecturally <span class="arm-defined-word">UNKNOWN</span> values.
              </p><h2>Attributes</h2>
          <p>VMPIDR is a 32-bit register.</p>
        <h2>Field descriptions</h2><p>The VMPIDR bit assignments are:</p><table class="regdiagram"><thead><tr><td>31</td><td>30</td><td>29</td><td>28</td><td>27</td><td>26</td><td>25</td><td>24</td><td>23</td><td>22</td><td>21</td><td>20</td><td>19</td><td>18</td><td>17</td><td>16</td><td>15</td><td>14</td><td>13</td><td>12</td><td>11</td><td>10</td><td>9</td><td>8</td><td>7</td><td>6</td><td>5</td><td>4</td><td>3</td><td>2</td><td>1</td><td>0</td></tr></thead><tbody><tr class="firstrow"><td class="lr" colspan="1"><a href="#M">M</a></td><td class="lr" colspan="1"><a href="#U">U</a></td><td class="l">0</td><td>0</td><td>0</td><td>0</td><td class="r">0</td><td class="lr" colspan="1"><a href="#MT">MT</a></td><td class="lr" colspan="8"><a href="#Aff2">Aff2</a></td><td class="lr" colspan="8"><a href="#Aff1">Aff1</a></td><td class="lr" colspan="8"><a href="#Aff0">Aff0</a></td></tr></tbody></table><h4 id="M">M, bit [31]
              </h4>
              <p>Indicates whether this implementation includes the functionality introduced by the ARMv7 Multiprocessing Extensions. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>M</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>This implementation does not include the ARMv7 Multiprocessing Extensions functionality.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>This implementation includes the ARMv7 Multiprocessing Extensions functionality.</p>
                </td></tr></table>
              <p>In ARMv8 this bit is <span class="arm-defined-word">RES1</span>.</p>
            <h4 id="U">U, bit [30]
              </h4>
              <p>Indicates a Uniprocessor system, as distinct from PE 0 in a multiprocessor system. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>U</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Processor is part of a multiprocessor system.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Processor is part of a uniprocessor system.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="AArch32-mpidr.html&#10;        ">MPIDR</a>.U.</p><h4 id="0">
                Bits [29:25]
              </h4>
              <p>Reserved, <span class="arm-defined-word">RES0</span>.</p>
            <h4 id="MT">MT, bit [24]
              </h4>
              <p>Indicates whether the lowest level of affinity consists of logical PEs that are implemented using a multithreading type approach. The possible values of this bit are:</p>
            <table class="valuetable"><tr><th>MT</th><th>Meaning</th></tr><tr><td class="bitfield">0</td><td>
                  <p>Performance of PEs at the lowest affinity level is largely independent.</p>
                </td></tr><tr><td class="bitfield">1</td><td>
                  <p>Performance of PEs at the lowest affinity level is very interdependent.</p>
                </td></tr></table><p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="AArch32-mpidr.html&#10;        ">MPIDR</a>.MT.</p><h4 id="Aff2">Aff2, bits [23:16]
                  </h4>
              <p>Affinity level 2. The least significant affinity level field, for this PE in the system.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="AArch32-mpidr.html&#10;        ">MPIDR</a>.Aff2.</p><h4 id="Aff1">Aff1, bits [15:8]
                  </h4>
              <p>Affinity level 1. The intermediate affinity level field, for this PE in the system.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="AArch32-mpidr.html&#10;        ">MPIDR</a>.Aff1.</p><h4 id="Aff0">Aff0, bits [7:0]
                  </h4>
              <p>Affinity level 0. The most significant affinity level field, for this PE in the system.</p>
            <p>When this register has an architecturally-defined reset value, this field resets to the value of <a href="AArch32-mpidr.html&#10;        ">MPIDR</a>.Aff0.</p><h2>Accessing the VMPIDR</h2><p>To access the VMPIDR:</p><p class="asm-code">MRC p15,4,&lt;Rt&gt;,c0,c0,5 ; Read VMPIDR into Rt</p><p class="asm-code">MCR p15,4,&lt;Rt&gt;,c0,c0,5 ; Write Rt to VMPIDR</p><p>Register access is encoded as follows:</p><table class="info"><tr><th>coproc</th><th>opc1</th><th>CRn</th><th>CRm</th><th>opc2</th></tr><tr><td>1111</td><td>100</td><td>0000</td><td>0000</td><td>101</td></tr></table><br /><br /><hr /><table align="center"><tr><td><div class="topbar"><a href="AArch32-regindex.html">AArch32 Registers</a></div></td><td><div class="topbar"><a href="AArch64-regindex.html">AArch64 Registers</a></div></td><td><div class="topbar"><a href="AArch32-sysindex.html">AArch32 Instructions</a></div></td><td><div class="topbar"><a href="AArch64-sysindex.html">AArch64 Instructions</a></div></td><td><div class="topbar"><a href="enc_index.html">Index by Encoding</a></div></td><td><div class="topbar"><a href="ext_alpha_index.html">External Registers</a></div></td><td><div class="topbar"><a href="ext_enc_index.html">External Registers by Offset</a></div></td><td><div class="topbar"><a href="func_index.html">Registers by Functional Group</a></div></td></tr></table><p class="versions">24/03/2017 15:40</p><p class="copyconf">Copyright © 2010-2017 ARM Limited or its affiliates. All rights reserved. This document is Confidential.</p></body>
</html>
