	; TASKING VX-toolset for ARM Cortex: C compiler v4.4r1 Build 765 SN 00123456
	; Options: -f cc7336a --dep-file=User\.main.obj.d -CARMv7M -D__PROC_STM32L152VB__ -DVECT_TAB_FLASH -DUSE_STDPERIPH_DRIVER -DUSE_STM32L152_EVAL -DSTM32L1XX_MD -I..\..\..\inc -I..\..\..\..\..\..\Libraries\STM32L1xx_StdPeriph_Driver\inc -I..\..\..\..\..\..\Libraries\CMSIS\Device\ST\STM32L1xx\Include -I..\..\..\..\..\..\Libraries\CMSIS\Include -g -t4 -w557 -w529 -w588 --make-target=User\main.obj --language=-gcc,-volatile,+strings -O3 --source --compact-max-size=200 -o User\main.src
	; Module start
	;.ident 'TASKING VX-toolset for ARM Cortex: C compiler v4.4r1 Build 765 SN 00123456'
	.source 'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c'

	.section	.text ,cluster('$group_main')
	.global	main

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     1  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     2    ******************************************************************************
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     3    * @file TriangularDitherMethod/src/main.c
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     4    * @author  MCD Application Team
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     5    * @version  V2.0.0
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     6    * @date  04/27/2009
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     7    * @brief  Main program body.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     8    ******************************************************************************
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	     9    * @copy
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    10    *
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    11    * THE PRESENT FIRMWARE WHICH IS FOR GUIDANCE ONLY AIMS AT PROVIDING CUSTOMERS
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    12    * WITH CODING INFORMATION REGARDING THEIR PRODUCTS IN ORDER FOR THEM TO SAVE
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    13    * TIME. AS A RESULT, STMICROELECTRONICS SHALL NOT BE HELD LIABLE FOR ANY
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    14    * DIRECT, INDIRECT OR CONSEQUENTIAL DAMAGES WITH RESPECT TO ANY CLAIMS ARISING
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    15    * FROM THE CONTENT OF SUCH FIRMWARE AND/OR THE USE MADE BY CUSTOMERS OF THE
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    16    * CODING INFORMATION CONTAINED HEREIN IN CONNECTION WITH THEIR PRODUCTS.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    17    *
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    18    * <h2><center>&copy; COPYRIGHT 2009 STMicroelectronics</center></h2>
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    19    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    20  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    21  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    22  /* Includes ------------------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    23  #include "stm32l1xx.h"
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    24  #include "oversampling.h"
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    25  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    26  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    27  /** @addtogroup TriangularDitherMethod
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    28    * @{
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    29    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    30  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    31  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    32  /* Private typedef -----------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    33  /* Private define ------------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    34  #define ADC1_DR_Address    ((uint32_t)0x40012458)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    35  #define TIM3_CC1_Address    ((uint32_t)0x40000434)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    36  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    37  /* Private macro -------------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    38  /* Private variables ---------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    39  #ifdef Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    40  /* This parameter to compute the ADC thermal noise */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    41  extern uint16_t ADC_ConvertedValue[Total_Samples_Number];
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    42  #else
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    43  extern uint16_t ADC_ConvertedValue[ADC_Oversampling_Factor];
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    44  extern uint16_t TimerPulseWidth[BUFFER_PW_WIDTH];
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    45  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    46  ErrorStatus HSEStartUpStatus;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    47  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    48  /* Private function prototypes -----------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    49  void GPIO_Configuration(void);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    50  void NVIC_Configuration(void);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    51  void TIM2_Configuration ( uint32_t Sampling_Period );
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    52  void DMA_ADC_Configuration ( void );
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    53  #ifndef Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    54  void TIM3_Configuration ( uint32_t PWM_period );
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    55  void DMA_TIM3_Configuration ( void );
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    56  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    57  #if defined (Thermal_Noise_Measure) || defined(Oversampling_Test)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    58  void USART_Configuration (void);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    59  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    60  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    61  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    62  /* Private functions ---------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    63  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    64  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    65  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    66  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    67    * @brief  Main program
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    68    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    69    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    70    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    71  int main(void)
; Function main
.L72:
	.thumb
	.align	4
main:	.type	func

.L7:
	push	{lr}
.L122:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    72  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    73  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    74  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    75    /* Setup STM32 system (clock, PLL and Flash configuration) -----------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    76    SystemInit();
	bl	SystemInit
.L371:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    77  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    78    /* NVIC configuration ------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    79    NVIC_Configuration();
	bl	NVIC_Configuration
.L372:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    80  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    81    /* GPIO configuration ------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    82    GPIO_Configuration();
	bl	GPIO_Configuration
.L373:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    83  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    84    /* USART2 Configuration ----------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    85    #if defined ( Thermal_Noise_Measure ) || defined (Oversampling_Test)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    86    USART_Configuration();
	bl	USART_Configuration
.L374:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    87    #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    88  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    89    /* ADC / DMA configuration -------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    90    DMA_ADC_Configuration();
	bl	DMA_ADC_Configuration
.L375:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    91  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    92     /* OverSampling Buffers Initialization -------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    93    Oversampling_InitData();
	bl	Oversampling_InitData
.L376:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    94  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    95    /* TIM2 configuration with the sampling frequency --------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    96    TIM2_Configuration( Input_Signal_Sampling_Period );
	movs	r0,#50
	bl	TIM2_Configuration
.L377:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    97  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    98   #ifndef Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	    99    DMA_TIM3_Configuration();
	bl	DMA_TIM3_Configuration
.L378:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   100    TIM3_Configuration( TIM_PWM_PERIOD );
	movs	r0,#31
	bl	TIM3_Configuration
.L379:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   101    /* TIM3 enable counter */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   102    TIM_Cmd(TIM3, ENABLE);
	movw	r0,#@lsh(1073742848)
	movt	r0,#@msh(1073742848)
.L380:
	movs	r1,#1
	bl	TIM_Cmd
.L381:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   103   #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   104  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   105    /* Start ADC conversion ----------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   106    ADC_SoftwareStartConv(ADC1);
	movw	r0,#@lsh(1073816576)
	movt	r0,#@msh(1073816576)
	bl	ADC_SoftwareStartConv
.L382:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   107  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   108  #ifndef  Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   109    /* TIM2 enable counter -----------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   110    TIM_Cmd(TIM2, ENABLE);
	movs	r0,#1073741824
.L383:
	movs	r1,#1
	bl	TIM_Cmd

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   111  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   112  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   113  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   114    while(1)
.L2:
	b	.L2
.L73:
	.size	main,$-main
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_GPIO_Configuration')
	.global	GPIO_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   115    {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   116    }
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   117  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   118  }
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   119  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   120  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   121  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   122  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   123    * @brief  Configures the different GPIO ports.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   124    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   125    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   126    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   127  void GPIO_Configuration(void)
; Function GPIO_Configuration
.L30:
	.thumb
	.align	4
GPIO_Configuration:	.type	func

.L9:
	push	{r4,r5,r6,r7,r8,r9,r10,lr}
.L123:
	sub	sp,sp,#20
.L124:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   128  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   129    GPIO_InitTypeDef GPIO_InitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   130  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   131    /* enable clock for PA and PD ports */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   132    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_GPIOA | RCC_AHBPeriph_GPIOD, ENABLE);
	movs	r1,#1
.L163:
	movs	r0,#9
.L164:
	bl	RCC_AHBPeriphClockCmd
.L165:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   133    
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   134    /* Set USART2 Rx Tx Pins remapped */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   135    GPIO_PinAFConfig(GPIOD, GPIO_PinSource5, GPIO_AF_USART2);
	movw	r6,#@lsh(1073875968)
	movt	r6,#@msh(1073875968)
.L166:
	mov	r0,r6
	movs	r2,#7
.L167:
	movs	r1,#5
.L168:
	bl	GPIO_PinAFConfig
.L169:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   136    GPIO_PinAFConfig(GPIOD, GPIO_PinSource6, GPIO_AF_USART2);
	mov	r0,r6
	movs	r2,#7
.L170:
	movs	r1,#6
.L171:
	bl	GPIO_PinAFConfig
.L172:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   137  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   138    /* Configure PA5 (ADC Channel5) as analog input -------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   139    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
	movs	r10,#32
.L173:
	str	r10,[sp,#0]
.L174:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   140    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AN;
	movs	r5,#3
.L175:
	str	r5,[sp,#4]
.L176:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   141    GPIO_InitStructure.GPIO_PuPd = GPIO_PuPd_NOPULL;
	movs	r7,#0
.L177:
	str	r7,[sp,#16]
.L178:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   142    GPIO_Init(GPIOA, &GPIO_InitStructure);
	movw	r9,#@lsh(1073872896)
	movt	r9,#@msh(1073872896)
.L179:
	mov	r0,r9
	mov	r1,sp
	bl	GPIO_Init
.L180:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   143  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   144     /* Configure PA6: TIM3 channel 1 as output push pull ---------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   145    GPIO_InitStructure.GPIO_Pin =  GPIO_Pin_6;
	movs	r8,#64
.L181:
	str	r8,[sp,#0]
.L182:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   146    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	movs	r4,#2
.L183:
	str	r4,[sp,#4]
.L184:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   147    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	str	r7,[sp,#12]
.L185:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   148    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
	str	r5,[sp,#8]
.L186:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   149    GPIO_Init(GPIOA, &GPIO_InitStructure);
	mov	r0,r9
	mov	r1,sp
	bl	GPIO_Init
.L187:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   150  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   151    /* Set TIM3 channel 1 remapped */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   152    GPIO_PinAFConfig(GPIOA, GPIO_PinSource6, GPIO_AF_TIM3);
	mov	r0,r9
	mov	r2,r4
.L188:
	movs	r1,#6
.L189:
	bl	GPIO_PinAFConfig
.L190:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   153  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   154    #if defined (Thermal_Noise_Measure) || defined(Oversampling_Test)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   155    /* Configure USART2 Tx (PD5) as alternate function push-pull */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   156    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_5;
	str	r10,[sp,#0]
.L191:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   157    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	str	r4,[sp,#4]
.L192:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   158    GPIO_InitStructure.GPIO_OType = GPIO_OType_PP;
	str	r7,[sp,#12]
.L193:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   159    GPIO_InitStructure.GPIO_Speed = GPIO_Speed_40MHz;
	str	r5,[sp,#8]
.L194:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   160    GPIO_Init(GPIOD, &GPIO_InitStructure);
	mov	r0,r6
	mov	r1,sp
	bl	GPIO_Init
.L195:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   161  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   162    /* Configure USART2 Rx (PD6) as alternate function input*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   163    GPIO_InitStructure.GPIO_Pin = GPIO_Pin_6;
	str	r8,[sp,#0]
.L196:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   164    GPIO_InitStructure.GPIO_Mode = GPIO_Mode_AF;
	str	r4,[sp,#4]
.L197:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   165    GPIO_Init(GPIOD, &GPIO_InitStructure);
	mov	r0,r6
	mov	r1,sp
	bl	GPIO_Init
.L198:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   166  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   167    #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   168  }
	add	sp,sp,#20
.L125:
	pop	{r4,r5,r6,r7,r8,r9,r10,pc}
.L31:
	.size	GPIO_Configuration,$-GPIO_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_NVIC_Configuration')
	.global	NVIC_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   169  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   170  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   171  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   172  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   173    * @brief  Configures Vector Table base location.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   174    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   175    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   176    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   177  void NVIC_Configuration(void)
; Function NVIC_Configuration
.L36:
	.thumb
	.align	4
NVIC_Configuration:	.type	func

.L11:
	push	{lr}
.L126:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   178  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   179  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   180  #ifdef  VECT_TAB_RAM
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   181    /* Set the Vector Table base location at 0x20000000 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   182    NVIC_SetVectorTable(NVIC_VectTab_RAM, 0x0);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   183  #else  /* VECT_TAB_FLASH  */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   184    /* Set the Vector Table base location at 0x08000000 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   185    NVIC_SetVectorTable(NVIC_VectTab_FLASH, 0x0);
	movs	r1,#0
.L203:
	movs	r0,#134217728
.L204:
	bl	NVIC_SetVectorTable
.L79:

; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     1  /**************************************************************************//**
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     2   * @file     core_cm3.h
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     3   * @brief    CMSIS Cortex-M3 Core Peripheral Access Layer Header File
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     4   * @version  V2.10
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     5   * @date     19. July 2011
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     6   *
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     7   * @note
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     8   * Copyright (C) 2009-2011 ARM Limited. All rights reserved.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	     9   *
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    10   * @par
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    11   * ARM Limited (ARM) is supplying this software for use with Cortex-M
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    12   * processor based microcontrollers.  This file can be freely distributed
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    13   * within development tools that are supporting such ARM based processors.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    14   *
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    15   * @par
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    16   * THIS SOFTWARE IS PROVIDED "AS IS".  NO WARRANTIES, WHETHER EXPRESS, IMPLIED
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    17   * OR STATUTORY, INCLUDING, BUT NOT LIMITED TO, IMPLIED WARRANTIES OF
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    18   * MERCHANTABILITY AND FITNESS FOR A PARTICULAR PURPOSE APPLY TO THIS SOFTWARE.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    19   * ARM SHALL NOT, IN ANY CIRCUMSTANCES, BE LIABLE FOR SPECIAL, INCIDENTAL, OR
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    20   * CONSEQUENTIAL DAMAGES, FOR ANY REASON WHATSOEVER.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    21   *
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    22   ******************************************************************************/
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    23  #if defined ( __ICCARM__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    24   #pragma system_include  /* treat file as system include file for MISRA check */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    25  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    26  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    27  #ifdef __cplusplus
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    28   extern "C" {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    29  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    30  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    31  #ifndef __CORE_CM3_H_GENERIC
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    32  #define __CORE_CM3_H_GENERIC
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    33  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    34  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    35  /** \mainpage CMSIS Cortex-M3
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    36  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    37    This documentation describes the CMSIS Cortex-M Core Peripheral Access Layer.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    38    It consists of:
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    39  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    40       - Cortex-M Core Register Definitions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    41       - Cortex-M functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    42       - Cortex-M instructions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    43  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    44    The CMSIS Cortex-M3 Core Peripheral Access Layer contains C and assembly functions that ease
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    45    access to the Cortex-M Core
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    46   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    47  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    48  /** \defgroup CMSIS_MISRA_Exceptions  CMSIS MISRA-C:2004 Compliance Exceptions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    49    CMSIS violates following MISRA-C2004 Rules:
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    50    
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    51     - Violates MISRA 2004 Required Rule 8.5, object/function definition in header file.<br>
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    52       Function definitions in header files are used to allow 'inlining'. 
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    53  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    54     - Violates MISRA 2004 Required Rule 18.4, declaration of union type or object of union type: '{...}'.<br>
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    55       Unions are used for effective representation of core registers.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    56     
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    57     - Violates MISRA 2004 Advisory Rule 19.7, Function-like macro defined.<br>
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    58       Function-like macros are used to allow more efficient code. 
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    59  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    60   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    61  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    62  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    63  /*******************************************************************************
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    64   *                 CMSIS definitions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    65   ******************************************************************************/
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    66  /** \defgroup CMSIS_core_definitions CMSIS Core Definitions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    67    This file defines all structures and symbols for CMSIS core:
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    68     - CMSIS version number
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    69     - Cortex-M core
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    70     - Cortex-M core Revision Number
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    71    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    72   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    73  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    74  /*  CMSIS CM3 definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    75  #define __CM3_CMSIS_VERSION_MAIN  (0x02)                                                       /*!< [31:16] CMSIS HAL main version */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    76  #define __CM3_CMSIS_VERSION_SUB   (0x10)                                                       /*!< [15:0]  CMSIS HAL sub version  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    77  #define __CM3_CMSIS_VERSION       ((__CM3_CMSIS_VERSION_MAIN << 16) | __CM3_CMSIS_VERSION_SUB) /*!< CMSIS HAL version number       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    78  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    79  #define __CORTEX_M                (0x03)                                                       /*!< Cortex core                    */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    80  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    81  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    82  #if   defined ( __CC_ARM )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    83    #define __ASM            __asm                                      /*!< asm keyword for ARM Compiler          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    84    #define __INLINE         __inline                                   /*!< inline keyword for ARM Compiler       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    85  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    86  #elif defined ( __ICCARM__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    87    #define __ASM           __asm                                       /*!< asm keyword for IAR Compiler          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    88    #define __INLINE        inline                                      /*!< inline keyword for IAR Compiler. Only available in High optimization mode! */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    89  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    90  #elif defined ( __GNUC__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    91    #define __ASM            __asm                                      /*!< asm keyword for GNU Compiler          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    92    #define __INLINE         inline                                     /*!< inline keyword for GNU Compiler       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    93  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    94  #elif defined ( __TASKING__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    95    #define __ASM            __asm                                      /*!< asm keyword for TASKING Compiler      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    96    #define __INLINE         inline                                     /*!< inline keyword for TASKING Compiler   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    97  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    98  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	    99  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   100  /*!< __FPU_USED to be checked prior to making use of FPU specific registers and functions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   101  #define __FPU_USED       0
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   102  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   103  #if defined ( __CC_ARM )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   104    #if defined __TARGET_FPU_VFP
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   105      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   106    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   107  #elif defined ( __ICCARM__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   108    #if defined __ARMVFP__
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   109      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   110    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   111  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   112  #elif defined ( __GNUC__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   113    #if defined (__VFP_FP__) && !defined(__SOFTFP__)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   114      #warning "Compiler generates FPU instructions for a device without an FPU (check __FPU_PRESENT)"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   115    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   116  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   117  #elif defined ( __TASKING__ )
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   118      /* add preprocessor checks */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   119  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   120  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   121  #include <stdint.h>                      /*!< standard types definitions                      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   122  #include "core_cmInstr.h"                /*!< Core Instruction Access                         */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   123  #include "core_cmFunc.h"                 /*!< Core Function Access                            */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   124  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   125  #endif /* __CORE_CM3_H_GENERIC */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   126  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   127  #ifndef __CMSIS_GENERIC
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   128  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   129  #ifndef __CORE_CM3_H_DEPENDANT
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   130  #define __CORE_CM3_H_DEPENDANT
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   131  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   132  /* check device defines and use defaults */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   133  #if defined __CHECK_DEVICE_DEFINES
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   134    #ifndef __CM3_REV
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   135      #define __CM3_REV               0x0200
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   136      #warning "__CM3_REV not defined in device header file; using default!"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   137    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   138  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   139    #ifndef __MPU_PRESENT
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   140      #define __MPU_PRESENT             0
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   141      #warning "__MPU_PRESENT not defined in device header file; using default!"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   142    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   143  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   144    #ifndef __NVIC_PRIO_BITS
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   145      #define __NVIC_PRIO_BITS          4
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   146      #warning "__NVIC_PRIO_BITS not defined in device header file; using default!"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   147    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   148  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   149    #ifndef __Vendor_SysTickConfig
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   150      #define __Vendor_SysTickConfig    0
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   151      #warning "__Vendor_SysTickConfig not defined in device header file; using default!"
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   152    #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   153  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   154  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   155  /* IO definitions (access restrictions to peripheral registers) */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   156  #ifdef __cplusplus
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   157    #define   __I     volatile             /*!< defines 'read only' permissions                 */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   158  #else
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   159    #define   __I     volatile const       /*!< defines 'read only' permissions                 */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   160  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   161  #define     __O     volatile             /*!< defines 'write only' permissions                */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   162  #define     __IO    volatile             /*!< defines 'read / write' permissions              */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   163  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   164  /*@} end of group CMSIS_core_definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   165  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   166  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   167  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   168  /*******************************************************************************
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   169   *                 Register Abstraction
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   170   ******************************************************************************/
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   171  /** \defgroup CMSIS_core_register CMSIS Core Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   172    Core Register contain:
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   173    - Core Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   174    - Core NVIC Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   175    - Core SCB Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   176    - Core SysTick Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   177    - Core Debug Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   178    - Core MPU Register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   179  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   180  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   181  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   182      \defgroup CMSIS_CORE CMSIS Core
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   183    Type definitions for the Cortex-M Core Registers
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   184    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   185   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   186  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   187  /** \brief  Union type to access the Application Program Status Register (APSR).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   188   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   189  typedef union
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   190  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   191    struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   192    {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   193  #if (__CORTEX_M != 0x04)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   194      uint32_t _reserved0:27;              /*!< bit:  0..26  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   195  #else
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   196      uint32_t _reserved0:16;              /*!< bit:  0..15  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   197      uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   198      uint32_t _reserved1:7;               /*!< bit: 20..26  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   199  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   200      uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   201      uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   202      uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   203      uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   204      uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   205    } b;                                   /*!< Structure used for bit  access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   206    uint32_t w;                            /*!< Type      used for word access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   207  } APSR_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   208  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   209  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   210  /** \brief  Union type to access the Interrupt Program Status Register (IPSR).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   211   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   212  typedef union
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   213  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   214    struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   215    {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   216      uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   217      uint32_t _reserved0:23;              /*!< bit:  9..31  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   218    } b;                                   /*!< Structure used for bit  access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   219    uint32_t w;                            /*!< Type      used for word access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   220  } IPSR_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   221  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   222  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   223  /** \brief  Union type to access the Special-Purpose Program Status Registers (xPSR).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   224   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   225  typedef union
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   226  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   227    struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   228    {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   229      uint32_t ISR:9;                      /*!< bit:  0.. 8  Exception number                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   230  #if (__CORTEX_M != 0x04)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   231      uint32_t _reserved0:15;              /*!< bit:  9..23  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   232  #else
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   233      uint32_t _reserved0:7;               /*!< bit:  9..15  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   234      uint32_t GE:4;                       /*!< bit: 16..19  Greater than or Equal flags        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   235      uint32_t _reserved1:4;               /*!< bit: 20..23  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   236  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   237      uint32_t T:1;                        /*!< bit:     24  Thumb bit        (read 0)          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   238      uint32_t IT:2;                       /*!< bit: 25..26  saved IT state   (read 0)          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   239      uint32_t Q:1;                        /*!< bit:     27  Saturation condition flag          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   240      uint32_t V:1;                        /*!< bit:     28  Overflow condition code flag       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   241      uint32_t C:1;                        /*!< bit:     29  Carry condition code flag          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   242      uint32_t Z:1;                        /*!< bit:     30  Zero condition code flag           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   243      uint32_t N:1;                        /*!< bit:     31  Negative condition code flag       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   244    } b;                                   /*!< Structure used for bit  access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   245    uint32_t w;                            /*!< Type      used for word access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   246  } xPSR_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   247  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   248  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   249  /** \brief  Union type to access the Control Registers (CONTROL).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   250   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   251  typedef union
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   252  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   253    struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   254    {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   255      uint32_t nPRIV:1;                    /*!< bit:      0  Execution privilege in Thread mode */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   256      uint32_t SPSEL:1;                    /*!< bit:      1  Stack to be used                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   257      uint32_t FPCA:1;                     /*!< bit:      2  FP extension active flag           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   258      uint32_t _reserved0:29;              /*!< bit:  3..31  Reserved                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   259    } b;                                   /*!< Structure used for bit  access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   260    uint32_t w;                            /*!< Type      used for word access                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   261  } CONTROL_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   262  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   263  /*@} end of group CMSIS_CORE */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   264  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   265  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   266  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   267      \defgroup CMSIS_NVIC CMSIS NVIC
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   268    Type definitions for the Cortex-M NVIC Registers
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   269    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   270   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   271  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   272  /** \brief  Structure type to access the Nested Vectored Interrupt Controller (NVIC).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   273   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   274  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   275  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   276    __IO uint32_t ISER[8];                 /*!< Offset: 0x000 (R/W)  Interrupt Set Enable Register           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   277         uint32_t RESERVED0[24];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   278    __IO uint32_t ICER[8];                 /*!< Offset: 0x080 (R/W)  Interrupt Clear Enable Register         */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   279         uint32_t RSERVED1[24];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   280    __IO uint32_t ISPR[8];                 /*!< Offset: 0x100 (R/W)  Interrupt Set Pending Register          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   281         uint32_t RESERVED2[24];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   282    __IO uint32_t ICPR[8];                 /*!< Offset: 0x180 (R/W)  Interrupt Clear Pending Register        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   283         uint32_t RESERVED3[24];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   284    __IO uint32_t IABR[8];                 /*!< Offset: 0x200 (R/W)  Interrupt Active bit Register           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   285         uint32_t RESERVED4[56];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   286    __IO uint8_t  IP[240];                 /*!< Offset: 0x300 (R/W)  Interrupt Priority Register (8Bit wide) */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   287         uint32_t RESERVED5[644];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   288    __O  uint32_t STIR;                    /*!< Offset: 0xE00 ( /W)  Software Trigger Interrupt Register     */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   289  }  NVIC_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   290  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   291  /* Software Triggered Interrupt Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   292  #define NVIC_STIR_INTID_Pos                 0                                          /*!< STIR: INTLINESNUM Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   293  #define NVIC_STIR_INTID_Msk                (0x1FFUL << NVIC_STIR_INTID_Pos)            /*!< STIR: INTLINESNUM Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   294  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   295  /*@} end of group CMSIS_NVIC */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   296  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   297  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   298  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   299      \defgroup CMSIS_SCB CMSIS SCB
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   300    Type definitions for the Cortex-M System Control Block Registers
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   301    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   302   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   303  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   304  /** \brief  Structure type to access the System Control Block (SCB).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   305   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   306  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   307  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   308    __I  uint32_t CPUID;                   /*!< Offset: 0x000 (R/ )  CPUID Base Register                                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   309    __IO uint32_t ICSR;                    /*!< Offset: 0x004 (R/W)  Interrupt Control and State Register                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   310    __IO uint32_t VTOR;                    /*!< Offset: 0x008 (R/W)  Vector Table Offset Register                          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   311    __IO uint32_t AIRCR;                   /*!< Offset: 0x00C (R/W)  Application Interrupt and Reset Control Register      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   312    __IO uint32_t SCR;                     /*!< Offset: 0x010 (R/W)  System Control Register                               */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   313    __IO uint32_t CCR;                     /*!< Offset: 0x014 (R/W)  Configuration Control Register                        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   314    __IO uint8_t  SHP[12];                 /*!< Offset: 0x018 (R/W)  System Handlers Priority Registers (4-7, 8-11, 12-15) */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   315    __IO uint32_t SHCSR;                   /*!< Offset: 0x024 (R/W)  System Handler Control and State Register             */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   316    __IO uint32_t CFSR;                    /*!< Offset: 0x028 (R/W)  Configurable Fault Status Register                    */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   317    __IO uint32_t HFSR;                    /*!< Offset: 0x02C (R/W)  HardFault Status Register                             */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   318    __IO uint32_t DFSR;                    /*!< Offset: 0x030 (R/W)  Debug Fault Status Register                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   319    __IO uint32_t MMFAR;                   /*!< Offset: 0x034 (R/W)  MemManage Fault Address Register                      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   320    __IO uint32_t BFAR;                    /*!< Offset: 0x038 (R/W)  BusFault Address Register                             */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   321    __IO uint32_t AFSR;                    /*!< Offset: 0x03C (R/W)  Auxiliary Fault Status Register                       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   322    __I  uint32_t PFR[2];                  /*!< Offset: 0x040 (R/ )  Processor Feature Register                            */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   323    __I  uint32_t DFR;                     /*!< Offset: 0x048 (R/ )  Debug Feature Register                                */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   324    __I  uint32_t ADR;                     /*!< Offset: 0x04C (R/ )  Auxiliary Feature Register                            */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   325    __I  uint32_t MMFR[4];                 /*!< Offset: 0x050 (R/ )  Memory Model Feature Register                         */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   326    __I  uint32_t ISAR[5];                 /*!< Offset: 0x060 (R/ )  Instruction Set Attributes Register                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   327         uint32_t RESERVED0[5];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   328    __IO uint32_t CPACR;                   /*!< Offset: 0x088 (R/W)  Coprocessor Access Control Register                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   329  } SCB_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   330  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   331  /* SCB CPUID Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   332  #define SCB_CPUID_IMPLEMENTER_Pos          24                                             /*!< SCB CPUID: IMPLEMENTER Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   333  #define SCB_CPUID_IMPLEMENTER_Msk          (0xFFUL << SCB_CPUID_IMPLEMENTER_Pos)          /*!< SCB CPUID: IMPLEMENTER Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   334  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   335  #define SCB_CPUID_VARIANT_Pos              20                                             /*!< SCB CPUID: VARIANT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   336  #define SCB_CPUID_VARIANT_Msk              (0xFUL << SCB_CPUID_VARIANT_Pos)               /*!< SCB CPUID: VARIANT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   337  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   338  #define SCB_CPUID_ARCHITECTURE_Pos         16                                             /*!< SCB CPUID: ARCHITECTURE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   339  #define SCB_CPUID_ARCHITECTURE_Msk         (0xFUL << SCB_CPUID_ARCHITECTURE_Pos)          /*!< SCB CPUID: ARCHITECTURE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   340  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   341  #define SCB_CPUID_PARTNO_Pos                4                                             /*!< SCB CPUID: PARTNO Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   342  #define SCB_CPUID_PARTNO_Msk               (0xFFFUL << SCB_CPUID_PARTNO_Pos)              /*!< SCB CPUID: PARTNO Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   343  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   344  #define SCB_CPUID_REVISION_Pos              0                                             /*!< SCB CPUID: REVISION Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   345  #define SCB_CPUID_REVISION_Msk             (0xFUL << SCB_CPUID_REVISION_Pos)              /*!< SCB CPUID: REVISION Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   346  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   347  /* SCB Interrupt Control State Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   348  #define SCB_ICSR_NMIPENDSET_Pos            31                                             /*!< SCB ICSR: NMIPENDSET Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   349  #define SCB_ICSR_NMIPENDSET_Msk            (1UL << SCB_ICSR_NMIPENDSET_Pos)               /*!< SCB ICSR: NMIPENDSET Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   350  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   351  #define SCB_ICSR_PENDSVSET_Pos             28                                             /*!< SCB ICSR: PENDSVSET Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   352  #define SCB_ICSR_PENDSVSET_Msk             (1UL << SCB_ICSR_PENDSVSET_Pos)                /*!< SCB ICSR: PENDSVSET Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   353  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   354  #define SCB_ICSR_PENDSVCLR_Pos             27                                             /*!< SCB ICSR: PENDSVCLR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   355  #define SCB_ICSR_PENDSVCLR_Msk             (1UL << SCB_ICSR_PENDSVCLR_Pos)                /*!< SCB ICSR: PENDSVCLR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   356  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   357  #define SCB_ICSR_PENDSTSET_Pos             26                                             /*!< SCB ICSR: PENDSTSET Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   358  #define SCB_ICSR_PENDSTSET_Msk             (1UL << SCB_ICSR_PENDSTSET_Pos)                /*!< SCB ICSR: PENDSTSET Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   359  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   360  #define SCB_ICSR_PENDSTCLR_Pos             25                                             /*!< SCB ICSR: PENDSTCLR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   361  #define SCB_ICSR_PENDSTCLR_Msk             (1UL << SCB_ICSR_PENDSTCLR_Pos)                /*!< SCB ICSR: PENDSTCLR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   362  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   363  #define SCB_ICSR_ISRPREEMPT_Pos            23                                             /*!< SCB ICSR: ISRPREEMPT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   364  #define SCB_ICSR_ISRPREEMPT_Msk            (1UL << SCB_ICSR_ISRPREEMPT_Pos)               /*!< SCB ICSR: ISRPREEMPT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   365  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   366  #define SCB_ICSR_ISRPENDING_Pos            22                                             /*!< SCB ICSR: ISRPENDING Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   367  #define SCB_ICSR_ISRPENDING_Msk            (1UL << SCB_ICSR_ISRPENDING_Pos)               /*!< SCB ICSR: ISRPENDING Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   368  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   369  #define SCB_ICSR_VECTPENDING_Pos           12                                             /*!< SCB ICSR: VECTPENDING Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   370  #define SCB_ICSR_VECTPENDING_Msk           (0x1FFUL << SCB_ICSR_VECTPENDING_Pos)          /*!< SCB ICSR: VECTPENDING Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   371  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   372  #define SCB_ICSR_RETTOBASE_Pos             11                                             /*!< SCB ICSR: RETTOBASE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   373  #define SCB_ICSR_RETTOBASE_Msk             (1UL << SCB_ICSR_RETTOBASE_Pos)                /*!< SCB ICSR: RETTOBASE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   374  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   375  #define SCB_ICSR_VECTACTIVE_Pos             0                                             /*!< SCB ICSR: VECTACTIVE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   376  #define SCB_ICSR_VECTACTIVE_Msk            (0x1FFUL << SCB_ICSR_VECTACTIVE_Pos)           /*!< SCB ICSR: VECTACTIVE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   377  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   378  /* SCB Vector Table Offset Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   379  #define SCB_VTOR_TBLOFF_Pos                 7                                             /*!< SCB VTOR: TBLOFF Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   380  #define SCB_VTOR_TBLOFF_Msk                (0x1FFFFFFUL << SCB_VTOR_TBLOFF_Pos)           /*!< SCB VTOR: TBLOFF Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   381  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   382  /* SCB Application Interrupt and Reset Control Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   383  #define SCB_AIRCR_VECTKEY_Pos              16                                             /*!< SCB AIRCR: VECTKEY Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   384  #define SCB_AIRCR_VECTKEY_Msk              (0xFFFFUL << SCB_AIRCR_VECTKEY_Pos)            /*!< SCB AIRCR: VECTKEY Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   385  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   386  #define SCB_AIRCR_VECTKEYSTAT_Pos          16                                             /*!< SCB AIRCR: VECTKEYSTAT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   387  #define SCB_AIRCR_VECTKEYSTAT_Msk          (0xFFFFUL << SCB_AIRCR_VECTKEYSTAT_Pos)        /*!< SCB AIRCR: VECTKEYSTAT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   388  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   389  #define SCB_AIRCR_ENDIANESS_Pos            15                                             /*!< SCB AIRCR: ENDIANESS Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   390  #define SCB_AIRCR_ENDIANESS_Msk            (1UL << SCB_AIRCR_ENDIANESS_Pos)               /*!< SCB AIRCR: ENDIANESS Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   391  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   392  #define SCB_AIRCR_PRIGROUP_Pos              8                                             /*!< SCB AIRCR: PRIGROUP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   393  #define SCB_AIRCR_PRIGROUP_Msk             (7UL << SCB_AIRCR_PRIGROUP_Pos)                /*!< SCB AIRCR: PRIGROUP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   394  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   395  #define SCB_AIRCR_SYSRESETREQ_Pos           2                                             /*!< SCB AIRCR: SYSRESETREQ Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   396  #define SCB_AIRCR_SYSRESETREQ_Msk          (1UL << SCB_AIRCR_SYSRESETREQ_Pos)             /*!< SCB AIRCR: SYSRESETREQ Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   397  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   398  #define SCB_AIRCR_VECTCLRACTIVE_Pos         1                                             /*!< SCB AIRCR: VECTCLRACTIVE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   399  #define SCB_AIRCR_VECTCLRACTIVE_Msk        (1UL << SCB_AIRCR_VECTCLRACTIVE_Pos)           /*!< SCB AIRCR: VECTCLRACTIVE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   400  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   401  #define SCB_AIRCR_VECTRESET_Pos             0                                             /*!< SCB AIRCR: VECTRESET Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   402  #define SCB_AIRCR_VECTRESET_Msk            (1UL << SCB_AIRCR_VECTRESET_Pos)               /*!< SCB AIRCR: VECTRESET Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   403  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   404  /* SCB System Control Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   405  #define SCB_SCR_SEVONPEND_Pos               4                                             /*!< SCB SCR: SEVONPEND Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   406  #define SCB_SCR_SEVONPEND_Msk              (1UL << SCB_SCR_SEVONPEND_Pos)                 /*!< SCB SCR: SEVONPEND Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   407  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   408  #define SCB_SCR_SLEEPDEEP_Pos               2                                             /*!< SCB SCR: SLEEPDEEP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   409  #define SCB_SCR_SLEEPDEEP_Msk              (1UL << SCB_SCR_SLEEPDEEP_Pos)                 /*!< SCB SCR: SLEEPDEEP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   410  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   411  #define SCB_SCR_SLEEPONEXIT_Pos             1                                             /*!< SCB SCR: SLEEPONEXIT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   412  #define SCB_SCR_SLEEPONEXIT_Msk            (1UL << SCB_SCR_SLEEPONEXIT_Pos)               /*!< SCB SCR: SLEEPONEXIT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   413  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   414  /* SCB Configuration Control Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   415  #define SCB_CCR_STKALIGN_Pos                9                                             /*!< SCB CCR: STKALIGN Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   416  #define SCB_CCR_STKALIGN_Msk               (1UL << SCB_CCR_STKALIGN_Pos)                  /*!< SCB CCR: STKALIGN Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   417  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   418  #define SCB_CCR_BFHFNMIGN_Pos               8                                             /*!< SCB CCR: BFHFNMIGN Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   419  #define SCB_CCR_BFHFNMIGN_Msk              (1UL << SCB_CCR_BFHFNMIGN_Pos)                 /*!< SCB CCR: BFHFNMIGN Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   420  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   421  #define SCB_CCR_DIV_0_TRP_Pos               4                                             /*!< SCB CCR: DIV_0_TRP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   422  #define SCB_CCR_DIV_0_TRP_Msk              (1UL << SCB_CCR_DIV_0_TRP_Pos)                 /*!< SCB CCR: DIV_0_TRP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   423  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   424  #define SCB_CCR_UNALIGN_TRP_Pos             3                                             /*!< SCB CCR: UNALIGN_TRP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   425  #define SCB_CCR_UNALIGN_TRP_Msk            (1UL << SCB_CCR_UNALIGN_TRP_Pos)               /*!< SCB CCR: UNALIGN_TRP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   426  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   427  #define SCB_CCR_USERSETMPEND_Pos            1                                             /*!< SCB CCR: USERSETMPEND Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   428  #define SCB_CCR_USERSETMPEND_Msk           (1UL << SCB_CCR_USERSETMPEND_Pos)              /*!< SCB CCR: USERSETMPEND Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   429  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   430  #define SCB_CCR_NONBASETHRDENA_Pos          0                                             /*!< SCB CCR: NONBASETHRDENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   431  #define SCB_CCR_NONBASETHRDENA_Msk         (1UL << SCB_CCR_NONBASETHRDENA_Pos)            /*!< SCB CCR: NONBASETHRDENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   432  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   433  /* SCB System Handler Control and State Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   434  #define SCB_SHCSR_USGFAULTENA_Pos          18                                             /*!< SCB SHCSR: USGFAULTENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   435  #define SCB_SHCSR_USGFAULTENA_Msk          (1UL << SCB_SHCSR_USGFAULTENA_Pos)             /*!< SCB SHCSR: USGFAULTENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   436  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   437  #define SCB_SHCSR_BUSFAULTENA_Pos          17                                             /*!< SCB SHCSR: BUSFAULTENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   438  #define SCB_SHCSR_BUSFAULTENA_Msk          (1UL << SCB_SHCSR_BUSFAULTENA_Pos)             /*!< SCB SHCSR: BUSFAULTENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   439  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   440  #define SCB_SHCSR_MEMFAULTENA_Pos          16                                             /*!< SCB SHCSR: MEMFAULTENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   441  #define SCB_SHCSR_MEMFAULTENA_Msk          (1UL << SCB_SHCSR_MEMFAULTENA_Pos)             /*!< SCB SHCSR: MEMFAULTENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   442  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   443  #define SCB_SHCSR_SVCALLPENDED_Pos         15                                             /*!< SCB SHCSR: SVCALLPENDED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   444  #define SCB_SHCSR_SVCALLPENDED_Msk         (1UL << SCB_SHCSR_SVCALLPENDED_Pos)            /*!< SCB SHCSR: SVCALLPENDED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   445  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   446  #define SCB_SHCSR_BUSFAULTPENDED_Pos       14                                             /*!< SCB SHCSR: BUSFAULTPENDED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   447  #define SCB_SHCSR_BUSFAULTPENDED_Msk       (1UL << SCB_SHCSR_BUSFAULTPENDED_Pos)          /*!< SCB SHCSR: BUSFAULTPENDED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   448  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   449  #define SCB_SHCSR_MEMFAULTPENDED_Pos       13                                             /*!< SCB SHCSR: MEMFAULTPENDED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   450  #define SCB_SHCSR_MEMFAULTPENDED_Msk       (1UL << SCB_SHCSR_MEMFAULTPENDED_Pos)          /*!< SCB SHCSR: MEMFAULTPENDED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   451  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   452  #define SCB_SHCSR_USGFAULTPENDED_Pos       12                                             /*!< SCB SHCSR: USGFAULTPENDED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   453  #define SCB_SHCSR_USGFAULTPENDED_Msk       (1UL << SCB_SHCSR_USGFAULTPENDED_Pos)          /*!< SCB SHCSR: USGFAULTPENDED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   454  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   455  #define SCB_SHCSR_SYSTICKACT_Pos           11                                             /*!< SCB SHCSR: SYSTICKACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   456  #define SCB_SHCSR_SYSTICKACT_Msk           (1UL << SCB_SHCSR_SYSTICKACT_Pos)              /*!< SCB SHCSR: SYSTICKACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   457  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   458  #define SCB_SHCSR_PENDSVACT_Pos            10                                             /*!< SCB SHCSR: PENDSVACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   459  #define SCB_SHCSR_PENDSVACT_Msk            (1UL << SCB_SHCSR_PENDSVACT_Pos)               /*!< SCB SHCSR: PENDSVACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   460  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   461  #define SCB_SHCSR_MONITORACT_Pos            8                                             /*!< SCB SHCSR: MONITORACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   462  #define SCB_SHCSR_MONITORACT_Msk           (1UL << SCB_SHCSR_MONITORACT_Pos)              /*!< SCB SHCSR: MONITORACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   463  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   464  #define SCB_SHCSR_SVCALLACT_Pos             7                                             /*!< SCB SHCSR: SVCALLACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   465  #define SCB_SHCSR_SVCALLACT_Msk            (1UL << SCB_SHCSR_SVCALLACT_Pos)               /*!< SCB SHCSR: SVCALLACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   466  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   467  #define SCB_SHCSR_USGFAULTACT_Pos           3                                             /*!< SCB SHCSR: USGFAULTACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   468  #define SCB_SHCSR_USGFAULTACT_Msk          (1UL << SCB_SHCSR_USGFAULTACT_Pos)             /*!< SCB SHCSR: USGFAULTACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   469  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   470  #define SCB_SHCSR_BUSFAULTACT_Pos           1                                             /*!< SCB SHCSR: BUSFAULTACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   471  #define SCB_SHCSR_BUSFAULTACT_Msk          (1UL << SCB_SHCSR_BUSFAULTACT_Pos)             /*!< SCB SHCSR: BUSFAULTACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   472  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   473  #define SCB_SHCSR_MEMFAULTACT_Pos           0                                             /*!< SCB SHCSR: MEMFAULTACT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   474  #define SCB_SHCSR_MEMFAULTACT_Msk          (1UL << SCB_SHCSR_MEMFAULTACT_Pos)             /*!< SCB SHCSR: MEMFAULTACT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   475  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   476  /* SCB Configurable Fault Status Registers Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   477  #define SCB_CFSR_USGFAULTSR_Pos            16                                             /*!< SCB CFSR: Usage Fault Status Register Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   478  #define SCB_CFSR_USGFAULTSR_Msk            (0xFFFFUL << SCB_CFSR_USGFAULTSR_Pos)          /*!< SCB CFSR: Usage Fault Status Register Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   479  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   480  #define SCB_CFSR_BUSFAULTSR_Pos             8                                             /*!< SCB CFSR: Bus Fault Status Register Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   481  #define SCB_CFSR_BUSFAULTSR_Msk            (0xFFUL << SCB_CFSR_BUSFAULTSR_Pos)            /*!< SCB CFSR: Bus Fault Status Register Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   482  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   483  #define SCB_CFSR_MEMFAULTSR_Pos             0                                             /*!< SCB CFSR: Memory Manage Fault Status Register Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   484  #define SCB_CFSR_MEMFAULTSR_Msk            (0xFFUL << SCB_CFSR_MEMFAULTSR_Pos)            /*!< SCB CFSR: Memory Manage Fault Status Register Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   485  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   486  /* SCB Hard Fault Status Registers Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   487  #define SCB_HFSR_DEBUGEVT_Pos              31                                             /*!< SCB HFSR: DEBUGEVT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   488  #define SCB_HFSR_DEBUGEVT_Msk              (1UL << SCB_HFSR_DEBUGEVT_Pos)                 /*!< SCB HFSR: DEBUGEVT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   489  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   490  #define SCB_HFSR_FORCED_Pos                30                                             /*!< SCB HFSR: FORCED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   491  #define SCB_HFSR_FORCED_Msk                (1UL << SCB_HFSR_FORCED_Pos)                   /*!< SCB HFSR: FORCED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   492  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   493  #define SCB_HFSR_VECTTBL_Pos                1                                             /*!< SCB HFSR: VECTTBL Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   494  #define SCB_HFSR_VECTTBL_Msk               (1UL << SCB_HFSR_VECTTBL_Pos)                  /*!< SCB HFSR: VECTTBL Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   495  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   496  /* SCB Debug Fault Status Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   497  #define SCB_DFSR_EXTERNAL_Pos               4                                             /*!< SCB DFSR: EXTERNAL Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   498  #define SCB_DFSR_EXTERNAL_Msk              (1UL << SCB_DFSR_EXTERNAL_Pos)                 /*!< SCB DFSR: EXTERNAL Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   499  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   500  #define SCB_DFSR_VCATCH_Pos                 3                                             /*!< SCB DFSR: VCATCH Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   501  #define SCB_DFSR_VCATCH_Msk                (1UL << SCB_DFSR_VCATCH_Pos)                   /*!< SCB DFSR: VCATCH Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   502  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   503  #define SCB_DFSR_DWTTRAP_Pos                2                                             /*!< SCB DFSR: DWTTRAP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   504  #define SCB_DFSR_DWTTRAP_Msk               (1UL << SCB_DFSR_DWTTRAP_Pos)                  /*!< SCB DFSR: DWTTRAP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   505  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   506  #define SCB_DFSR_BKPT_Pos                   1                                             /*!< SCB DFSR: BKPT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   507  #define SCB_DFSR_BKPT_Msk                  (1UL << SCB_DFSR_BKPT_Pos)                     /*!< SCB DFSR: BKPT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   508  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   509  #define SCB_DFSR_HALTED_Pos                 0                                             /*!< SCB DFSR: HALTED Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   510  #define SCB_DFSR_HALTED_Msk                (1UL << SCB_DFSR_HALTED_Pos)                   /*!< SCB DFSR: HALTED Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   511  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   512  /*@} end of group CMSIS_SCB */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   513  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   514  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   515  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   516      \defgroup CMSIS_SCnSCB CMSIS System Control and ID Register not in the SCB
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   517    Type definitions for the Cortex-M System Control and ID Register not in the SCB
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   518    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   519   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   520  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   521  /** \brief  Structure type to access the System Control and ID Register not in the SCB.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   522   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   523  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   524  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   525         uint32_t RESERVED0[1];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   526    __I  uint32_t ICTR;                    /*!< Offset: 0x004 (R/ )  Interrupt Controller Type Register      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   527  #if ((defined __CM3_REV) && (__CM3_REV >= 0x200))
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   528    __IO uint32_t ACTLR;                   /*!< Offset: 0x008 (R/W)  Auxiliary Control Register      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   529  #else
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   530         uint32_t RESERVED1[1];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   531  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   532  } SCnSCB_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   533  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   534  /* Interrupt Controller Type Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   535  #define SCnSCB_ICTR_INTLINESNUM_Pos         0                                          /*!< ICTR: INTLINESNUM Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   536  #define SCnSCB_ICTR_INTLINESNUM_Msk        (0xFUL << SCnSCB_ICTR_INTLINESNUM_Pos)      /*!< ICTR: INTLINESNUM Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   537  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   538  /* Auxiliary Control Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   539  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   540  #define SCnSCB_ACTLR_DISFOLD_Pos            2                                          /*!< ACTLR: DISFOLD Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   541  #define SCnSCB_ACTLR_DISFOLD_Msk           (1UL << SCnSCB_ACTLR_DISFOLD_Pos)           /*!< ACTLR: DISFOLD Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   542  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   543  #define SCnSCB_ACTLR_DISDEFWBUF_Pos         1                                          /*!< ACTLR: DISDEFWBUF Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   544  #define SCnSCB_ACTLR_DISDEFWBUF_Msk        (1UL << SCnSCB_ACTLR_DISDEFWBUF_Pos)        /*!< ACTLR: DISDEFWBUF Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   545  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   546  #define SCnSCB_ACTLR_DISMCYCINT_Pos         0                                          /*!< ACTLR: DISMCYCINT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   547  #define SCnSCB_ACTLR_DISMCYCINT_Msk        (1UL << SCnSCB_ACTLR_DISMCYCINT_Pos)        /*!< ACTLR: DISMCYCINT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   548  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   549  /*@} end of group CMSIS_SCnotSCB */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   550  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   551  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   552  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   553      \defgroup CMSIS_SysTick CMSIS SysTick
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   554    Type definitions for the Cortex-M System Timer Registers
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   555    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   556   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   557  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   558  /** \brief  Structure type to access the System Timer (SysTick).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   559   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   560  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   561  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   562    __IO uint32_t CTRL;                    /*!< Offset: 0x000 (R/W)  SysTick Control and Status Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   563    __IO uint32_t LOAD;                    /*!< Offset: 0x004 (R/W)  SysTick Reload Value Register       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   564    __IO uint32_t VAL;                     /*!< Offset: 0x008 (R/W)  SysTick Current Value Register      */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   565    __I  uint32_t CALIB;                   /*!< Offset: 0x00C (R/ )  SysTick Calibration Register        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   566  } SysTick_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   567  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   568  /* SysTick Control / Status Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   569  #define SysTick_CTRL_COUNTFLAG_Pos         16                                             /*!< SysTick CTRL: COUNTFLAG Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   570  #define SysTick_CTRL_COUNTFLAG_Msk         (1UL << SysTick_CTRL_COUNTFLAG_Pos)            /*!< SysTick CTRL: COUNTFLAG Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   571  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   572  #define SysTick_CTRL_CLKSOURCE_Pos          2                                             /*!< SysTick CTRL: CLKSOURCE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   573  #define SysTick_CTRL_CLKSOURCE_Msk         (1UL << SysTick_CTRL_CLKSOURCE_Pos)            /*!< SysTick CTRL: CLKSOURCE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   574  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   575  #define SysTick_CTRL_TICKINT_Pos            1                                             /*!< SysTick CTRL: TICKINT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   576  #define SysTick_CTRL_TICKINT_Msk           (1UL << SysTick_CTRL_TICKINT_Pos)              /*!< SysTick CTRL: TICKINT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   577  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   578  #define SysTick_CTRL_ENABLE_Pos             0                                             /*!< SysTick CTRL: ENABLE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   579  #define SysTick_CTRL_ENABLE_Msk            (1UL << SysTick_CTRL_ENABLE_Pos)               /*!< SysTick CTRL: ENABLE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   580  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   581  /* SysTick Reload Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   582  #define SysTick_LOAD_RELOAD_Pos             0                                             /*!< SysTick LOAD: RELOAD Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   583  #define SysTick_LOAD_RELOAD_Msk            (0xFFFFFFUL << SysTick_LOAD_RELOAD_Pos)        /*!< SysTick LOAD: RELOAD Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   584  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   585  /* SysTick Current Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   586  #define SysTick_VAL_CURRENT_Pos             0                                             /*!< SysTick VAL: CURRENT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   587  #define SysTick_VAL_CURRENT_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysTick VAL: CURRENT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   588  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   589  /* SysTick Calibration Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   590  #define SysTick_CALIB_NOREF_Pos            31                                             /*!< SysTick CALIB: NOREF Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   591  #define SysTick_CALIB_NOREF_Msk            (1UL << SysTick_CALIB_NOREF_Pos)               /*!< SysTick CALIB: NOREF Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   592  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   593  #define SysTick_CALIB_SKEW_Pos             30                                             /*!< SysTick CALIB: SKEW Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   594  #define SysTick_CALIB_SKEW_Msk             (1UL << SysTick_CALIB_SKEW_Pos)                /*!< SysTick CALIB: SKEW Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   595  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   596  #define SysTick_CALIB_TENMS_Pos             0                                             /*!< SysTick CALIB: TENMS Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   597  #define SysTick_CALIB_TENMS_Msk            (0xFFFFFFUL << SysTick_VAL_CURRENT_Pos)        /*!< SysTick CALIB: TENMS Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   598  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   599  /*@} end of group CMSIS_SysTick */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   600  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   601  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   602  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   603      \defgroup CMSIS_ITM CMSIS ITM
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   604    Type definitions for the Cortex-M Instrumentation Trace Macrocell (ITM)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   605    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   606   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   607  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   608  /** \brief  Structure type to access the Instrumentation Trace Macrocell Register (ITM).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   609   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   610  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   611  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   612    __O  union
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   613    {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   614      __O  uint8_t    u8;                  /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 8-bit                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   615      __O  uint16_t   u16;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 16-bit                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   616      __O  uint32_t   u32;                 /*!< Offset: 0x000 ( /W)  ITM Stimulus Port 32-bit                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   617    }  PORT [32];                          /*!< Offset: 0x000 ( /W)  ITM Stimulus Port Registers               */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   618         uint32_t RESERVED0[864];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   619    __IO uint32_t TER;                     /*!< Offset: 0xE00 (R/W)  ITM Trace Enable Register                 */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   620         uint32_t RESERVED1[15];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   621    __IO uint32_t TPR;                     /*!< Offset: 0xE40 (R/W)  ITM Trace Privilege Register              */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   622         uint32_t RESERVED2[15];
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   623    __IO uint32_t TCR;                     /*!< Offset: 0xE80 (R/W)  ITM Trace Control Register                */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   624  } ITM_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   625  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   626  /* ITM Trace Privilege Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   627  #define ITM_TPR_PRIVMASK_Pos                0                                          /*!< ITM TPR: PRIVMASK Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   628  #define ITM_TPR_PRIVMASK_Msk               (0xFUL << ITM_TPR_PRIVMASK_Pos)             /*!< ITM TPR: PRIVMASK Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   629  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   630  /* ITM Trace Control Register Definitions */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   631  #define ITM_TCR_BUSY_Pos                   23                                          /*!< ITM TCR: BUSY Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   632  #define ITM_TCR_BUSY_Msk                   (1UL << ITM_TCR_BUSY_Pos)                   /*!< ITM TCR: BUSY Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   633  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   634  #define ITM_TCR_TraceBusID_Pos             16                                          /*!< ITM TCR: ATBID Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   635  #define ITM_TCR_TraceBusID_Msk             (0x7FUL << ITM_TCR_TraceBusID_Pos)          /*!< ITM TCR: ATBID Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   636  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   637  #define ITM_TCR_GTSFREQ_Pos                10                                          /*!< ITM TCR: Global timestamp frequency Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   638  #define ITM_TCR_GTSFREQ_Msk                (3UL << ITM_TCR_GTSFREQ_Pos)                /*!< ITM TCR: Global timestamp frequency Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   639  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   640  #define ITM_TCR_TSPrescale_Pos              8                                          /*!< ITM TCR: TSPrescale Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   641  #define ITM_TCR_TSPrescale_Msk             (3UL << ITM_TCR_TSPrescale_Pos)             /*!< ITM TCR: TSPrescale Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   642  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   643  #define ITM_TCR_SWOENA_Pos                  4                                          /*!< ITM TCR: SWOENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   644  #define ITM_TCR_SWOENA_Msk                 (1UL << ITM_TCR_SWOENA_Pos)                 /*!< ITM TCR: SWOENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   645  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   646  #define ITM_TCR_TXENA_Pos                   3                                          /*!< ITM TCR: TXENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   647  #define ITM_TCR_TXENA_Msk                  (1UL << ITM_TCR_TXENA_Pos)                  /*!< ITM TCR: TXENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   648  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   649  #define ITM_TCR_SYNCENA_Pos                 2                                          /*!< ITM TCR: SYNCENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   650  #define ITM_TCR_SYNCENA_Msk                (1UL << ITM_TCR_SYNCENA_Pos)                /*!< ITM TCR: SYNCENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   651  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   652  #define ITM_TCR_TSENA_Pos                   1                                          /*!< ITM TCR: TSENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   653  #define ITM_TCR_TSENA_Msk                  (1UL << ITM_TCR_TSENA_Pos)                  /*!< ITM TCR: TSENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   654  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   655  #define ITM_TCR_ITMENA_Pos                  0                                          /*!< ITM TCR: ITM Enable bit Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   656  #define ITM_TCR_ITMENA_Msk                 (1UL << ITM_TCR_ITMENA_Pos)                 /*!< ITM TCR: ITM Enable bit Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   657  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   658  /*@}*/ /* end of group CMSIS_ITM */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   659  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   660  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   661  #if (__MPU_PRESENT == 1)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   662  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   663      \defgroup CMSIS_MPU CMSIS MPU
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   664    Type definitions for the Cortex-M Memory Protection Unit (MPU)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   665    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   666   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   667  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   668  /** \brief  Structure type to access the Memory Protection Unit (MPU).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   669   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   670  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   671  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   672    __I  uint32_t TYPE;                    /*!< Offset: 0x000 (R/ )  MPU Type Register                              */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   673    __IO uint32_t CTRL;                    /*!< Offset: 0x004 (R/W)  MPU Control Register                           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   674    __IO uint32_t RNR;                     /*!< Offset: 0x008 (R/W)  MPU Region RNRber Register                     */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   675    __IO uint32_t RBAR;                    /*!< Offset: 0x00C (R/W)  MPU Region Base Address Register               */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   676    __IO uint32_t RASR;                    /*!< Offset: 0x010 (R/W)  MPU Region Attribute and Size Register         */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   677    __IO uint32_t RBAR_A1;                 /*!< Offset: 0x014 (R/W)  MPU Alias 1 Region Base Address Register       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   678    __IO uint32_t RASR_A1;                 /*!< Offset: 0x018 (R/W)  MPU Alias 1 Region Attribute and Size Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   679    __IO uint32_t RBAR_A2;                 /*!< Offset: 0x01C (R/W)  MPU Alias 2 Region Base Address Register       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   680    __IO uint32_t RASR_A2;                 /*!< Offset: 0x020 (R/W)  MPU Alias 2 Region Attribute and Size Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   681    __IO uint32_t RBAR_A3;                 /*!< Offset: 0x024 (R/W)  MPU Alias 3 Region Base Address Register       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   682    __IO uint32_t RASR_A3;                 /*!< Offset: 0x028 (R/W)  MPU Alias 3 Region Attribute and Size Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   683  } MPU_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   684  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   685  /* MPU Type Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   686  #define MPU_TYPE_IREGION_Pos               16                                             /*!< MPU TYPE: IREGION Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   687  #define MPU_TYPE_IREGION_Msk               (0xFFUL << MPU_TYPE_IREGION_Pos)               /*!< MPU TYPE: IREGION Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   688  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   689  #define MPU_TYPE_DREGION_Pos                8                                             /*!< MPU TYPE: DREGION Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   690  #define MPU_TYPE_DREGION_Msk               (0xFFUL << MPU_TYPE_DREGION_Pos)               /*!< MPU TYPE: DREGION Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   691  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   692  #define MPU_TYPE_SEPARATE_Pos               0                                             /*!< MPU TYPE: SEPARATE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   693  #define MPU_TYPE_SEPARATE_Msk              (1UL << MPU_TYPE_SEPARATE_Pos)                 /*!< MPU TYPE: SEPARATE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   694  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   695  /* MPU Control Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   696  #define MPU_CTRL_PRIVDEFENA_Pos             2                                             /*!< MPU CTRL: PRIVDEFENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   697  #define MPU_CTRL_PRIVDEFENA_Msk            (1UL << MPU_CTRL_PRIVDEFENA_Pos)               /*!< MPU CTRL: PRIVDEFENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   698  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   699  #define MPU_CTRL_HFNMIENA_Pos               1                                             /*!< MPU CTRL: HFNMIENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   700  #define MPU_CTRL_HFNMIENA_Msk              (1UL << MPU_CTRL_HFNMIENA_Pos)                 /*!< MPU CTRL: HFNMIENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   701  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   702  #define MPU_CTRL_ENABLE_Pos                 0                                             /*!< MPU CTRL: ENABLE Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   703  #define MPU_CTRL_ENABLE_Msk                (1UL << MPU_CTRL_ENABLE_Pos)                   /*!< MPU CTRL: ENABLE Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   704  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   705  /* MPU Region Number Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   706  #define MPU_RNR_REGION_Pos                  0                                             /*!< MPU RNR: REGION Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   707  #define MPU_RNR_REGION_Msk                 (0xFFUL << MPU_RNR_REGION_Pos)                 /*!< MPU RNR: REGION Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   708  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   709  /* MPU Region Base Address Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   710  #define MPU_RBAR_ADDR_Pos                   5                                             /*!< MPU RBAR: ADDR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   711  #define MPU_RBAR_ADDR_Msk                  (0x7FFFFFFUL << MPU_RBAR_ADDR_Pos)             /*!< MPU RBAR: ADDR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   712  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   713  #define MPU_RBAR_VALID_Pos                  4                                             /*!< MPU RBAR: VALID Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   714  #define MPU_RBAR_VALID_Msk                 (1UL << MPU_RBAR_VALID_Pos)                    /*!< MPU RBAR: VALID Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   715  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   716  #define MPU_RBAR_REGION_Pos                 0                                             /*!< MPU RBAR: REGION Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   717  #define MPU_RBAR_REGION_Msk                (0xFUL << MPU_RBAR_REGION_Pos)                 /*!< MPU RBAR: REGION Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   718  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   719  /* MPU Region Attribute and Size Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   720  #define MPU_RASR_ATTRS_Pos                 16                                             /*!< MPU RASR: MPU Region Attribute field Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   721  #define MPU_RASR_ATTRS_Msk                 (0xFFFFUL << MPU_RASR_ATTRS_Pos)               /*!< MPU RASR: MPU Region Attribute field Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   722  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   723  #define MPU_RASR_SRD_Pos                    8                                             /*!< MPU RASR: Sub-Region Disable Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   724  #define MPU_RASR_SRD_Msk                   (0xFFUL << MPU_RASR_SRD_Pos)                   /*!< MPU RASR: Sub-Region Disable Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   725  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   726  #define MPU_RASR_SIZE_Pos                   1                                             /*!< MPU RASR: Region Size Field Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   727  #define MPU_RASR_SIZE_Msk                  (0x1FUL << MPU_RASR_SIZE_Pos)                  /*!< MPU RASR: Region Size Field Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   728  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   729  #define MPU_RASR_ENABLE_Pos                 0                                             /*!< MPU RASR: Region enable bit Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   730  #define MPU_RASR_ENABLE_Msk                (1UL << MPU_RASR_ENABLE_Pos)                   /*!< MPU RASR: Region enable bit Disable Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   731  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   732  /*@} end of group CMSIS_MPU */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   733  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   734  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   735  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   736  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   737      \defgroup CMSIS_CoreDebug CMSIS Core Debug
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   738    Type definitions for the Cortex-M Core Debug Registers
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   739    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   740   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   741  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   742  /** \brief  Structure type to access the Core Debug Register (CoreDebug).
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   743   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   744  typedef struct
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   745  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   746    __IO uint32_t DHCSR;                   /*!< Offset: 0x000 (R/W)  Debug Halting Control and Status Register    */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   747    __O  uint32_t DCRSR;                   /*!< Offset: 0x004 ( /W)  Debug Core Register Selector Register        */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   748    __IO uint32_t DCRDR;                   /*!< Offset: 0x008 (R/W)  Debug Core Register Data Register            */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   749    __IO uint32_t DEMCR;                   /*!< Offset: 0x00C (R/W)  Debug Exception and Monitor Control Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   750  } CoreDebug_Type;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   751  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   752  /* Debug Halting Control and Status Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   753  #define CoreDebug_DHCSR_DBGKEY_Pos         16                                             /*!< CoreDebug DHCSR: DBGKEY Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   754  #define CoreDebug_DHCSR_DBGKEY_Msk         (0xFFFFUL << CoreDebug_DHCSR_DBGKEY_Pos)       /*!< CoreDebug DHCSR: DBGKEY Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   755  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   756  #define CoreDebug_DHCSR_S_RESET_ST_Pos     25                                             /*!< CoreDebug DHCSR: S_RESET_ST Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   757  #define CoreDebug_DHCSR_S_RESET_ST_Msk     (1UL << CoreDebug_DHCSR_S_RESET_ST_Pos)        /*!< CoreDebug DHCSR: S_RESET_ST Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   758  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   759  #define CoreDebug_DHCSR_S_RETIRE_ST_Pos    24                                             /*!< CoreDebug DHCSR: S_RETIRE_ST Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   760  #define CoreDebug_DHCSR_S_RETIRE_ST_Msk    (1UL << CoreDebug_DHCSR_S_RETIRE_ST_Pos)       /*!< CoreDebug DHCSR: S_RETIRE_ST Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   761  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   762  #define CoreDebug_DHCSR_S_LOCKUP_Pos       19                                             /*!< CoreDebug DHCSR: S_LOCKUP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   763  #define CoreDebug_DHCSR_S_LOCKUP_Msk       (1UL << CoreDebug_DHCSR_S_LOCKUP_Pos)          /*!< CoreDebug DHCSR: S_LOCKUP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   764  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   765  #define CoreDebug_DHCSR_S_SLEEP_Pos        18                                             /*!< CoreDebug DHCSR: S_SLEEP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   766  #define CoreDebug_DHCSR_S_SLEEP_Msk        (1UL << CoreDebug_DHCSR_S_SLEEP_Pos)           /*!< CoreDebug DHCSR: S_SLEEP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   767  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   768  #define CoreDebug_DHCSR_S_HALT_Pos         17                                             /*!< CoreDebug DHCSR: S_HALT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   769  #define CoreDebug_DHCSR_S_HALT_Msk         (1UL << CoreDebug_DHCSR_S_HALT_Pos)            /*!< CoreDebug DHCSR: S_HALT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   770  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   771  #define CoreDebug_DHCSR_S_REGRDY_Pos       16                                             /*!< CoreDebug DHCSR: S_REGRDY Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   772  #define CoreDebug_DHCSR_S_REGRDY_Msk       (1UL << CoreDebug_DHCSR_S_REGRDY_Pos)          /*!< CoreDebug DHCSR: S_REGRDY Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   773  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   774  #define CoreDebug_DHCSR_C_SNAPSTALL_Pos     5                                             /*!< CoreDebug DHCSR: C_SNAPSTALL Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   775  #define CoreDebug_DHCSR_C_SNAPSTALL_Msk    (1UL << CoreDebug_DHCSR_C_SNAPSTALL_Pos)       /*!< CoreDebug DHCSR: C_SNAPSTALL Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   776  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   777  #define CoreDebug_DHCSR_C_MASKINTS_Pos      3                                             /*!< CoreDebug DHCSR: C_MASKINTS Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   778  #define CoreDebug_DHCSR_C_MASKINTS_Msk     (1UL << CoreDebug_DHCSR_C_MASKINTS_Pos)        /*!< CoreDebug DHCSR: C_MASKINTS Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   779  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   780  #define CoreDebug_DHCSR_C_STEP_Pos          2                                             /*!< CoreDebug DHCSR: C_STEP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   781  #define CoreDebug_DHCSR_C_STEP_Msk         (1UL << CoreDebug_DHCSR_C_STEP_Pos)            /*!< CoreDebug DHCSR: C_STEP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   782  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   783  #define CoreDebug_DHCSR_C_HALT_Pos          1                                             /*!< CoreDebug DHCSR: C_HALT Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   784  #define CoreDebug_DHCSR_C_HALT_Msk         (1UL << CoreDebug_DHCSR_C_HALT_Pos)            /*!< CoreDebug DHCSR: C_HALT Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   785  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   786  #define CoreDebug_DHCSR_C_DEBUGEN_Pos       0                                             /*!< CoreDebug DHCSR: C_DEBUGEN Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   787  #define CoreDebug_DHCSR_C_DEBUGEN_Msk      (1UL << CoreDebug_DHCSR_C_DEBUGEN_Pos)         /*!< CoreDebug DHCSR: C_DEBUGEN Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   788  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   789  /* Debug Core Register Selector Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   790  #define CoreDebug_DCRSR_REGWnR_Pos         16                                             /*!< CoreDebug DCRSR: REGWnR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   791  #define CoreDebug_DCRSR_REGWnR_Msk         (1UL << CoreDebug_DCRSR_REGWnR_Pos)            /*!< CoreDebug DCRSR: REGWnR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   792  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   793  #define CoreDebug_DCRSR_REGSEL_Pos          0                                             /*!< CoreDebug DCRSR: REGSEL Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   794  #define CoreDebug_DCRSR_REGSEL_Msk         (0x1FUL << CoreDebug_DCRSR_REGSEL_Pos)         /*!< CoreDebug DCRSR: REGSEL Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   795  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   796  /* Debug Exception and Monitor Control Register */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   797  #define CoreDebug_DEMCR_TRCENA_Pos         24                                             /*!< CoreDebug DEMCR: TRCENA Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   798  #define CoreDebug_DEMCR_TRCENA_Msk         (1UL << CoreDebug_DEMCR_TRCENA_Pos)            /*!< CoreDebug DEMCR: TRCENA Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   799  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   800  #define CoreDebug_DEMCR_MON_REQ_Pos        19                                             /*!< CoreDebug DEMCR: MON_REQ Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   801  #define CoreDebug_DEMCR_MON_REQ_Msk        (1UL << CoreDebug_DEMCR_MON_REQ_Pos)           /*!< CoreDebug DEMCR: MON_REQ Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   802  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   803  #define CoreDebug_DEMCR_MON_STEP_Pos       18                                             /*!< CoreDebug DEMCR: MON_STEP Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   804  #define CoreDebug_DEMCR_MON_STEP_Msk       (1UL << CoreDebug_DEMCR_MON_STEP_Pos)          /*!< CoreDebug DEMCR: MON_STEP Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   805  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   806  #define CoreDebug_DEMCR_MON_PEND_Pos       17                                             /*!< CoreDebug DEMCR: MON_PEND Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   807  #define CoreDebug_DEMCR_MON_PEND_Msk       (1UL << CoreDebug_DEMCR_MON_PEND_Pos)          /*!< CoreDebug DEMCR: MON_PEND Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   808  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   809  #define CoreDebug_DEMCR_MON_EN_Pos         16                                             /*!< CoreDebug DEMCR: MON_EN Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   810  #define CoreDebug_DEMCR_MON_EN_Msk         (1UL << CoreDebug_DEMCR_MON_EN_Pos)            /*!< CoreDebug DEMCR: MON_EN Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   811  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   812  #define CoreDebug_DEMCR_VC_HARDERR_Pos     10                                             /*!< CoreDebug DEMCR: VC_HARDERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   813  #define CoreDebug_DEMCR_VC_HARDERR_Msk     (1UL << CoreDebug_DEMCR_VC_HARDERR_Pos)        /*!< CoreDebug DEMCR: VC_HARDERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   814  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   815  #define CoreDebug_DEMCR_VC_INTERR_Pos       9                                             /*!< CoreDebug DEMCR: VC_INTERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   816  #define CoreDebug_DEMCR_VC_INTERR_Msk      (1UL << CoreDebug_DEMCR_VC_INTERR_Pos)         /*!< CoreDebug DEMCR: VC_INTERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   817  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   818  #define CoreDebug_DEMCR_VC_BUSERR_Pos       8                                             /*!< CoreDebug DEMCR: VC_BUSERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   819  #define CoreDebug_DEMCR_VC_BUSERR_Msk      (1UL << CoreDebug_DEMCR_VC_BUSERR_Pos)         /*!< CoreDebug DEMCR: VC_BUSERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   820  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   821  #define CoreDebug_DEMCR_VC_STATERR_Pos      7                                             /*!< CoreDebug DEMCR: VC_STATERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   822  #define CoreDebug_DEMCR_VC_STATERR_Msk     (1UL << CoreDebug_DEMCR_VC_STATERR_Pos)        /*!< CoreDebug DEMCR: VC_STATERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   823  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   824  #define CoreDebug_DEMCR_VC_CHKERR_Pos       6                                             /*!< CoreDebug DEMCR: VC_CHKERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   825  #define CoreDebug_DEMCR_VC_CHKERR_Msk      (1UL << CoreDebug_DEMCR_VC_CHKERR_Pos)         /*!< CoreDebug DEMCR: VC_CHKERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   826  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   827  #define CoreDebug_DEMCR_VC_NOCPERR_Pos      5                                             /*!< CoreDebug DEMCR: VC_NOCPERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   828  #define CoreDebug_DEMCR_VC_NOCPERR_Msk     (1UL << CoreDebug_DEMCR_VC_NOCPERR_Pos)        /*!< CoreDebug DEMCR: VC_NOCPERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   829  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   830  #define CoreDebug_DEMCR_VC_MMERR_Pos        4                                             /*!< CoreDebug DEMCR: VC_MMERR Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   831  #define CoreDebug_DEMCR_VC_MMERR_Msk       (1UL << CoreDebug_DEMCR_VC_MMERR_Pos)          /*!< CoreDebug DEMCR: VC_MMERR Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   832  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   833  #define CoreDebug_DEMCR_VC_CORERESET_Pos    0                                             /*!< CoreDebug DEMCR: VC_CORERESET Position */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   834  #define CoreDebug_DEMCR_VC_CORERESET_Msk   (1UL << CoreDebug_DEMCR_VC_CORERESET_Pos)      /*!< CoreDebug DEMCR: VC_CORERESET Mask */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   835  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   836  /*@} end of group CMSIS_CoreDebug */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   837  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   838  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   839  /** \ingroup  CMSIS_core_register
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   840    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   841   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   842  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   843  /* Memory mapping of Cortex-M3 Hardware */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   844  #define SCS_BASE            (0xE000E000UL)                            /*!< System Control Space Base Address  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   845  #define ITM_BASE            (0xE0000000UL)                            /*!< ITM Base Address                   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   846  #define CoreDebug_BASE      (0xE000EDF0UL)                            /*!< Core Debug Base Address            */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   847  #define SysTick_BASE        (SCS_BASE +  0x0010UL)                    /*!< SysTick Base Address               */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   848  #define NVIC_BASE           (SCS_BASE +  0x0100UL)                    /*!< NVIC Base Address                  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   849  #define SCB_BASE            (SCS_BASE +  0x0D00UL)                    /*!< System Control Block Base Address  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   850  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   851  #define SCnSCB              ((SCnSCB_Type    *)     SCS_BASE      )   /*!< System control Register not in SCB */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   852  #define SCB                 ((SCB_Type       *)     SCB_BASE      )   /*!< SCB configuration struct           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   853  #define SysTick             ((SysTick_Type   *)     SysTick_BASE  )   /*!< SysTick configuration struct       */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   854  #define NVIC                ((NVIC_Type      *)     NVIC_BASE     )   /*!< NVIC configuration struct          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   855  #define ITM                 ((ITM_Type       *)     ITM_BASE      )   /*!< ITM configuration struct           */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   856  #define CoreDebug           ((CoreDebug_Type *)     CoreDebug_BASE)   /*!< Core Debug configuration struct    */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   857  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   858  #if (__MPU_PRESENT == 1)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   859    #define MPU_BASE          (SCS_BASE +  0x0D90UL)                    /*!< Memory Protection Unit             */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   860    #define MPU               ((MPU_Type       *)     MPU_BASE      )   /*!< Memory Protection Unit             */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   861  #endif
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   862  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   863  /*@} */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   864  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   865  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   866  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   867  /*******************************************************************************
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   868   *                Hardware Abstraction Layer
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   869   ******************************************************************************/
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   870  /** \defgroup CMSIS_Core_FunctionInterface CMSIS Core Function Interface
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   871    Core Function Interface contains:
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   872    - Core NVIC Functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   873    - Core SysTick Functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   874    - Core Debug Functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   875    - Core Register Access Functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   876  */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   877  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   878  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   879  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   880  /* ##########################   NVIC functions  #################################### */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   881  /** \ingroup  CMSIS_Core_FunctionInterface
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   882      \defgroup CMSIS_Core_NVICFunctions CMSIS Core NVIC Functions
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   883    @{
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   884   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   885  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   886  /** \brief  Set Priority Grouping
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   887  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   888    This function sets the priority grouping field using the required unlock sequence.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   889    The parameter PriorityGroup is assigned to the field SCB->AIRCR [10:8] PRIGROUP field.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   890    Only values from 0..7 are used.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   891    In case of a conflict between priority grouping and available
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   892    priority bits (__NVIC_PRIO_BITS) the smallest possible priority group is set.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   893  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   894      \param [in]      PriorityGroup  Priority grouping field
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   895   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   896  static __INLINE void NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   897  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   898    uint32_t reg_value;
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   899    uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07);               /* only values 0..7 are used          */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   900  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   901    reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
	movs	r3,#-536813568
	ldr	r0,[r3,#3340]
.L205:

; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   902    reg_value &= ~(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk);             /* clear bits to change               */
	movw	r1,#@lsh(63743)
.L206:
	ands	r0,r0,r1
.L207:

; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   903    reg_value  =  (reg_value                                 |
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   904                  ((uint32_t)0x5FA << SCB_AIRCR_VECTKEY_Pos) |
	movw	r2,#@lsh(100271872)
	movt	r2,#@msh(100271872)
.L208:
	orrs	r0,r0,r2
.L127:

; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   905                  (PriorityGroupTmp << 8));                                     /* Insert write key and priorty group */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   906    SCB->AIRCR =  reg_value;
	str	r0,[r3,#3340]
.L80:

; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   907  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   908  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   909  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   910  /** \brief  Get Priority Grouping
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   911  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   912    This function gets the priority grouping from NVIC Interrupt Controller.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   913    Priority grouping is SCB->AIRCR [10:8] PRIGROUP field.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   914  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   915      \return                Priority grouping field
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   916   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   917  static __INLINE uint32_t NVIC_GetPriorityGrouping(void)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   918  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   919    return ((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos);   /* read priority grouping field */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   920  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   921  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   922  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   923  /** \brief  Enable External Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   924  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   925      This function enables a device specific interrupt in the NVIC interrupt controller.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   926      The interrupt number cannot be a negative value.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   927  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   928      \param [in]      IRQn  Number of the external interrupt to enable
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   929   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   930  static __INLINE void NVIC_EnableIRQ(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   931  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   932    NVIC->ISER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* enable interrupt */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   933  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   934  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   935  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   936  /** \brief  Disable External Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   937  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   938      This function disables a device specific interrupt in the NVIC interrupt controller.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   939      The interrupt number cannot be a negative value.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   940  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   941      \param [in]      IRQn  Number of the external interrupt to disable
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   942   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   943  static __INLINE void NVIC_DisableIRQ(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   944  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   945    NVIC->ICER[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* disable interrupt */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   946  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   947  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   948  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   949  /** \brief  Get Pending Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   950  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   951      This function reads the pending register in the NVIC and returns the pending bit
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   952      for the specified interrupt.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   953  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   954      \param [in]      IRQn  Number of the interrupt for get pending
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   955      \return             0  Interrupt status is not pending
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   956      \return             1  Interrupt status is pending
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   957   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   958  static __INLINE uint32_t NVIC_GetPendingIRQ(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   959  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   960    return((uint32_t) ((NVIC->ISPR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if pending else 0 */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   961  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   962  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   963  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   964  /** \brief  Set Pending Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   965  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   966      This function sets the pending bit for the specified interrupt.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   967      The interrupt number cannot be a negative value.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   968  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   969      \param [in]      IRQn  Number of the interrupt for set pending
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   970   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   971  static __INLINE void NVIC_SetPendingIRQ(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   972  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   973    NVIC->ISPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* set interrupt pending */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   974  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   975  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   976  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   977  /** \brief  Clear Pending Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   978  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   979      This function clears the pending bit for the specified interrupt.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   980      The interrupt number cannot be a negative value.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   981  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   982      \param [in]      IRQn  Number of the interrupt for clear pending
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   983   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   984  static __INLINE void NVIC_ClearPendingIRQ(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   985  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   986    NVIC->ICPR[((uint32_t)(IRQn) >> 5)] = (1 << ((uint32_t)(IRQn) & 0x1F)); /* Clear pending interrupt */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   987  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   988  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   989  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   990  /** \brief  Get Active Interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   991  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   992      This function reads the active register in NVIC and returns the active bit.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   993      \param [in]      IRQn  Number of the interrupt for get active
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   994      \return             0  Interrupt status is not active
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   995      \return             1  Interrupt status is active
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   996   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   997  static __INLINE uint32_t NVIC_GetActive(IRQn_Type IRQn)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   998  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	   999    return((uint32_t)((NVIC->IABR[(uint32_t)(IRQn) >> 5] & (1 << ((uint32_t)(IRQn) & 0x1F)))?1:0)); /* Return 1 if active else 0 */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1000  }
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1001  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1002  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1003  /** \brief  Set Interrupt Priority
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1004  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1005      This function sets the priority for the specified interrupt. The interrupt
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1006      number can be positive to specify an external (device specific)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1007      interrupt, or negative to specify an internal (core) interrupt.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1008  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1009      Note: The priority cannot be set for every core interrupt.
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1010  
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1011      \param [in]      IRQn  Number of the interrupt for set priority
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1012      \param [in]  priority  Priority to set
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1013   */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1014  static __INLINE void NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1015  {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1016    if(IRQn < 0) {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1017      SCB->SHP[((uint32_t)(IRQn) & 0xF)-4] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff); } /* set Priority for Cortex-M  System Interrupts */
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1018    else {
; ..\..\..\..\..\..\Libraries\CMSIS\Include\core_cm3.h	  1019      NVIC->IP[(uint32_t)(IRQn)] = ((priority << (8 - __NVIC_PRIO_BITS)) & 0xff);    }        /* set Priority for device specific Interrupts  */
	movs	r0,#0
.L128:
	strb	r0,[r3,#1035]
.L87:
	movs	r0,#2048
.L209:
	str	r0,[r3,#256]
.L94:
	ldr	r0,[r3,#3340]
.L210:
	ands	r0,r0,r1
	orrs	r0,r0,r2
.L129:
	str	r0,[r3,#3340]
.L98:
	movs	r0,#32
.L130:
	strb	r0,[r3,#1052]
.L100:
	movs	r0,#268435456
.L211:
	str	r0,[r3,#256]
.L101:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   186  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   187  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   188    /* Enable DMA channel1 IRQ Channel -----------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   189     NVIC_SetPriorityGrouping(7); /* 0 bits for pre-emption priority 4 bits for
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   190  subpriority*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   191    NVIC_SetPriority(DMA1_Channel1_IRQn, 0x00); /* 0x00 = 0x0 << 3 | (0x0 & 0x7)*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   192    NVIC_EnableIRQ(DMA1_Channel1_IRQn);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   193  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   194  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   195    /* Enable TIM2 IRQ Channel -------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   196    NVIC_SetPriorityGrouping(7); /* 0 bits for pre-emption priority 4 bits for
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   197  subpriority*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   198    NVIC_SetPriority(TIM2_IRQn, 0x02); /* 0x00 = 0x0 << 3 | (0x02 & 0x7) */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   199    NVIC_EnableIRQ(TIM2_IRQn);
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   200  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   201  }
	pop	{pc}
.L37:
	.size	NVIC_Configuration,$-NVIC_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_TIM2_Configuration')
	.global	TIM2_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   202  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   203  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   204  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   205  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   206    * @brief  Configures the TIM2 to generate an interrupt after each
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   207    *   sampling period
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   208    * @param e required oversampling period in seconds
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   209    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   210    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   211  void TIM2_Configuration ( uint32_t Sampling_Period )
; Function TIM2_Configuration
.L42:
	.thumb
	.align	4
TIM2_Configuration:	.type	func

.L13:
	push	{r4,lr}
.L131:
	sub	sp,sp,#12
.L132:
	mov	r4,r0
.L135:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   212  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   213    TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   214  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   215    /* enable clock for TIM2 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   216    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM2, ENABLE);
	movs	r0,#1
.L134:
	mov	r1,r0
	bl	RCC_APB1PeriphClockCmd
.L216:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   217  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   218    /* -----------------------------------------------------------------------
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   219    TIM2CLK = 32 MHz, Prescaler = 32, TIM2 counter clock = 1 MHz
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   220    Period is configured with the Sampling_Period - 1
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   221    ----------------------------------------------------------------------- */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   222    /* Time base configuration */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   223    TIM_TimeBaseStructure.TIM_Period = Sampling_Period - 1;
	subs	r0,r4,#1
.L217:
	str	r0,[sp,#4]
.L218:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   224    TIM_TimeBaseStructure.TIM_Prescaler = 31;
	movs	r0,#31
.L219:
	strh	r0,[sp,#0]
.L220:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   225    TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
	movs	r0,#0
.L221:
	strh	r0,[sp,#8]
.L222:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   226    TIM_TimeBaseStructure.TIM_CounterMode =  TIM_CounterMode_Up;
	strh	r0,[sp,#2]
.L223:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   227  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   228    TIM_TimeBaseInit(TIM2, &TIM_TimeBaseStructure);
	mov	r1,sp
.L224:
	movs	r0,#1073741824
.L225:
	bl	TIM_TimeBaseInit
.L226:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   229  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   230    TIM_ARRPreloadConfig(TIM2, ENABLE);
	movs	r1,#1
.L227:
	movs	r0,#1073741824
.L228:
	bl	TIM_ARRPreloadConfig
.L229:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   231  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   232    /* Clear the interrupt Update pending bit */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   233    TIM_ClearITPendingBit( TIM2, TIM_IT_Update);
	movs	r1,#1
.L230:
	movs	r0,#1073741824
.L231:
	bl	TIM_ClearITPendingBit
.L232:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   234  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   235    /* Enable Timer 2 Update Event Interrupt */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   236    TIM_ITConfig( TIM2, TIM_IT_Update, ENABLE);
	movs	r1,#1
.L233:
	mov	r2,r1
.L234:
	movs	r0,#1073741824
.L235:
	bl	TIM_ITConfig
.L236:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   237  }
	add	sp,sp,#12
.L133:
	pop	{r4,pc}
.L43:
	.size	TIM2_Configuration,$-TIM2_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_DMA_ADC_Configuration')
	.global	DMA_ADC_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   238  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   239  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   240  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   241  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   242    * @brief  Configures the ADC and corresponding DMA channel
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   243    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   244    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   245    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   246  void DMA_ADC_Configuration ( void )
; Function DMA_ADC_Configuration
.L48:
	.thumb
	.align	4
DMA_ADC_Configuration:	.type	func

.L15:
	push	{r4,r5,r6,lr}
.L136:
	sub	sp,sp,#72
.L137:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   247  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   248    ADC_InitTypeDef ADC_InitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   249    DMA_InitTypeDef DMA_InitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   250  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   251    /* DMA channel1 configuration ----------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   252    RCC_AHBPeriphClockCmd(RCC_AHBPeriph_DMA1, ENABLE);
	movs	r1,#1
.L241:
	movs	r0,#16777216
.L242:
	bl	RCC_AHBPeriphClockCmd
.L243:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   253  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   254    DMA_DeInit(DMA1_Channel1);
	movw	r5,#@lsh(1073897480)
	movt	r5,#@msh(1073897480)
	mov	r0,r5
	bl	DMA_DeInit
.L244:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   255    DMA_InitStructure.DMA_PeripheralBaseAddr = ADC1_DR_Address;
	movw	r0,#@lsh(1073816664)
	movt	r0,#@msh(1073816664)
.L245:
	str	r0,[sp,#28]
.L246:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   256    DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)ADC_ConvertedValue;
	ldr	r0,.L4
.L247:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   257    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralSRC;
	movs	r4,#0
.L248:
	str	r0,[sp,#32]
.L249:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   258  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   259  #ifdef Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   260    DMA_InitStructure.DMA_BufferSize = Total_Samples_Number;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   261  #else
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   262    DMA_InitStructure.DMA_BufferSize = ADC_Oversampling_Factor;
	movs	r0,#8
.L250:
	str	r0,[sp,#40]
.L251:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   263  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   264    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   265    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	movs	r0,#128
.L252:
	str	r0,[sp,#48]
.L253:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   266    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	movs	r0,#256
.L254:
	str	r0,[sp,#52]
.L255:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   267    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	movs	r0,#1024
.L256:
	str	r0,[sp,#56]
.L257:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   268  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   269    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   270  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   271    DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	movs	r0,#8192
.L258:
	str	r0,[sp,#64]
.L259:
	str	r4,[sp,#36]
.L260:
	str	r4,[sp,#44]
.L261:
	str	r4,[sp,#60]
.L262:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   272    DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
	str	r4,[sp,#68]
.L263:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   273    DMA_Init(DMA1_Channel1, &DMA_InitStructure);
	mov	r0,r5
	add	r1,sp,#28
	bl	DMA_Init
.L264:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   274  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   275    /* Enable the End of Transfer Interrupt after each oversampling factor samples */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   276    DMA_ITConfig( DMA1_Channel1, DMA_IT_TC, ENABLE );
	mov	r0,r5
	movs	r2,#1
.L265:
	movs	r1,#2
.L266:
	bl	DMA_ITConfig
.L267:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   277  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   278    /* Enable DMA channel1 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   279    DMA_Cmd(DMA1_Channel1, ENABLE);
	mov	r0,r5
	movs	r1,#1
	bl	DMA_Cmd
.L268:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   280  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   281    /* ADC1 configuration ------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   282    RCC_APB2PeriphClockCmd(RCC_APB2Periph_ADC1, ENABLE);
	movs	r1,#1
.L269:
	movs	r0,#512
.L270:
	bl	RCC_APB2PeriphClockCmd
.L271:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   283  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   284    ADC_StructInit(&ADC_InitStructure);
	mov	r0,sp
	bl	ADC_StructInit
.L272:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   285    ADC_InitStructure.ADC_Resolution = ADC_Resolution_12b;
	str	r4,[sp,#0]
.L273:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   286    ADC_InitStructure.ADC_ContinuousConvMode = ENABLE;
	movs	r5,#1
.L274:
	str	r5,[sp,#8]
.L275:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   287    ADC_InitStructure.ADC_DataAlign = ADC_DataAlign_Right;
	str	r4,[sp,#20]
.L276:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   288    ADC_InitStructure.ADC_ExternalTrigConvEdge = ADC_ExternalTrigConvEdge_None;
	str	r4,[sp,#12]
.L277:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   289    ADC_InitStructure.ADC_NbrOfConversion = 1;
	strb	r5,[sp,#24]
.L278:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   290    ADC_InitStructure.ADC_ScanConvMode = ENABLE;
	str	r5,[sp,#4]
.L279:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   291  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   292    ADC_Init(ADC1, &ADC_InitStructure);
	movw	r6,#@lsh(1073816576)
	movt	r6,#@msh(1073816576)
.L280:
	mov	r0,r6
	mov	r1,sp
	bl	ADC_Init
.L281:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   293  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   294    /* ADC1 regular channel5 configuration */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   295    ADC_RegularChannelConfig(ADC1,ADC_Channel_5, 1, ADC_SampleTime_4Cycles);
	mov	r0,r6
.L282:
	mov	r2,r5
.L283:
	mov	r3,r4
.L284:
	movs	r1,#5
.L285:
	bl	ADC_RegularChannelConfig
.L286:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   296  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   297    /* Enable ADC1 DMA */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   298    ADC_DMARequestAfterLastTransferCmd(ADC1, DISABLE);
	mov	r0,r6
	mov	r1,r4
	bl	ADC_DMARequestAfterLastTransferCmd
.L287:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   299    ADC_DMACmd(ADC1, ENABLE);
	mov	r0,r6
	mov	r1,r5
	bl	ADC_DMACmd
.L288:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   300  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   301    /* Enable ADC1 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   302    ADC_Cmd(ADC1, ENABLE);
	mov	r0,r6
	mov	r1,r5
	bl	ADC_Cmd

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   303  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   304    /* Wait until the ADC1 is ready */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   305    while(ADC_GetFlagStatus(ADC1, ADC_FLAG_ADONS) == RESET)
.L3:
	mov	r0,r6
	movs	r1,#64
	bl	ADC_GetFlagStatus
.L289:
	cmp	r0,#0
	beq	.L3
.L290:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   306    {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   307    }
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   308  }
	add	sp,sp,#72
.L138:
	pop	{r4,r5,r6,pc}
.L105:
	.align	4
.L4:
	.dw	ADC_ConvertedValue
.L49:
	.size	DMA_ADC_Configuration,$-DMA_ADC_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_DMA_TIM3_Configuration')
	.global	DMA_TIM3_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   309  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   310  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   311  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   312  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   313    * @brief  Configures the TIM3 DMA
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   314    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   315    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   316    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   317  #ifndef Thermal_Noise_Measure
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   318  void DMA_TIM3_Configuration ( void )
; Function DMA_TIM3_Configuration
.L60:
	.thumb
	.align	4
DMA_TIM3_Configuration:	.type	func

.L17:
	push	{r4,lr}
.L139:
	sub	sp,sp,#44
.L140:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   319  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   320    DMA_InitTypeDef DMA_InitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   321  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   322    /* DMA channel3 configuration ----------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   323    DMA_DeInit(DMA1_Channel3);
	movw	r4,#@lsh(1073897520)
	movt	r4,#@msh(1073897520)
	mov	r0,r4
	bl	DMA_DeInit
.L319:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   324    DMA_InitStructure.DMA_PeripheralBaseAddr = (uint32_t)TIM3_CC1_Address;
	movw	r0,#@lsh(1073742900)
	movt	r0,#@msh(1073742900)
.L320:
	str	r0,[sp,#0]
.L321:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   325    DMA_InitStructure.DMA_MemoryBaseAddr = (uint32_t)TimerPulseWidth;
	ldr	r0,.L5
.L322:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   326    DMA_InitStructure.DMA_DIR = DMA_DIR_PeripheralDST;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   327    DMA_InitStructure.DMA_BufferSize = BUFFER_PW_WIDTH;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   328  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   329    DMA_InitStructure.DMA_PeripheralInc = DMA_PeripheralInc_Disable;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   330    DMA_InitStructure.DMA_MemoryInc = DMA_MemoryInc_Enable;
	movs	r1,#128
.L323:
	str	r0,[sp,#4]
.L324:
	movs	r0,#16
.L325:
	str	r1,[sp,#20]
.L326:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   331    DMA_InitStructure.DMA_PeripheralDataSize = DMA_PeripheralDataSize_HalfWord;
	movs	r1,#256
.L327:
	str	r0,[sp,#8]
.L328:
	movs	r0,#8
.L329:
	str	r1,[sp,#24]
.L330:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   332    DMA_InitStructure.DMA_MemoryDataSize = DMA_MemoryDataSize_HalfWord;
	movs	r1,#1024
.L331:
	str	r0,[sp,#12]
.L332:
	movs	r0,#0
.L333:
	str	r1,[sp,#28]
.L334:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   333  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   334    DMA_InitStructure.DMA_Mode = DMA_Mode_Normal;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   335  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   336    DMA_InitStructure.DMA_Priority = DMA_Priority_High;
	movs	r1,#8192
.L335:
	str	r1,[sp,#36]
.L336:
	str	r0,[sp,#16]
.L337:
	str	r0,[sp,#32]
.L338:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   337    DMA_InitStructure.DMA_M2M = DMA_M2M_Disable;
	str	r0,[sp,#40]
.L339:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   338    DMA_Init(DMA1_Channel3, &DMA_InitStructure);
	mov	r0,r4
	mov	r1,sp
	bl	DMA_Init
.L340:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   339  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   340    /* Enable DMA channel3 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   341    DMA_Cmd(DMA1_Channel3, ENABLE);
	mov	r0,r4
	movs	r1,#1
	bl	DMA_Cmd
.L341:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   342  }
	add	sp,sp,#44
.L141:
	pop	{r4,pc}
.L114:
	.align	4
.L5:
	.dw	TimerPulseWidth
.L61:
	.size	DMA_TIM3_Configuration,$-DMA_TIM3_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_TIM3_Configuration')
	.global	TIM3_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   343  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   344  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   345  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   346  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   347    * @brief  Configures the TIM3 Channel 1 into PWM mode.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   348    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   349    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   350    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   351  void TIM3_Configuration ( uint32_t PWM_period )
; Function TIM3_Configuration
.L54:
	.thumb
	.align	4
TIM3_Configuration:	.type	func

.L19:
	push	{r4,r5,r6,lr}
.L142:
	sub	sp,sp,#24
.L143:
	mov	r4,r0
.L146:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   352  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   353    TIM_TimeBaseInitTypeDef  TIM_TimeBaseStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   354    TIM_OCInitTypeDef  TIM_OCInitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   355  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   356    /* enable clock for TIM3 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   357    RCC_APB1PeriphClockCmd(RCC_APB1Periph_TIM3, ENABLE);
	movs	r1,#1
.L295:
	movs	r0,#2
.L145:
	bl	RCC_APB1PeriphClockCmd
.L296:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   358  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   359    /* -----------------------------------------------------------------------
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   360    TIM3CLK = 32 MHz, Prescaler = 0x0, TIM3 counter clock = 32 MHz
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   361    TIM3 ARR Register = 55 => TIM3 Frequency = TIM3 counter clock/(ARR + 1)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   362    TIM3 Frequency = 1Mhz = ADC Conversion rate @16Mhz and 4 sampling cycles
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   363    ----------------------------------------------------------------------- */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   364    /* Time base configuration */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   365    TIM_TimeBaseStructure.TIM_Period = PWM_period;
	str	r4,[sp,#4]
.L297:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   366    TIM_TimeBaseStructure.TIM_Prescaler = 0;
	movs	r4,#0
.L147:
	strh	r4,[sp,#0]
.L298:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   367    TIM_TimeBaseStructure.TIM_ClockDivision = 0x0;
	strh	r4,[sp,#8]
.L299:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   368    TIM_TimeBaseStructure.TIM_CounterMode =  TIM_CounterMode_Up;
	strh	r4,[sp,#2]
.L300:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   369  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   370    TIM_TimeBaseInit(TIM3, &TIM_TimeBaseStructure);
	movw	r5,#@lsh(1073742848)
	movt	r5,#@msh(1073742848)
.L301:
	mov	r0,r5
	mov	r1,sp
	bl	TIM_TimeBaseInit
.L302:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   371  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   372    /* PWM1 Mode configuration: Channel1 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   373    TIM_OCInitStructure.TIM_OCMode = TIM_OCMode_PWM1;
	movs	r0,#96
.L303:
	strh	r0,[sp,#12]
.L304:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   374    TIM_OCInitStructure.TIM_OutputState = TIM_OutputState_Enable;
	movs	r6,#1
.L305:
	strh	r6,[sp,#14]
.L306:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   375    TIM_OCInitStructure.TIM_Pulse = 0;
	str	r4,[sp,#16]
.L307:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   376    TIM_OCInitStructure.TIM_OCPolarity = TIM_OCPolarity_High;
	strh	r4,[sp,#20]
.L308:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   377    TIM_OC1Init(TIM3, &TIM_OCInitStructure);
	mov	r0,r5
	add	r1,sp,#12
	bl	TIM_OC1Init
.L309:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   378  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   379    TIM_OC1PreloadConfig(TIM3, TIM_OCPreload_Enable);
	mov	r0,r5
	movs	r1,#8
	bl	TIM_OC1PreloadConfig
.L310:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   380  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   381    TIM_ARRPreloadConfig(TIM3, ENABLE);
	mov	r0,r5
	mov	r1,r6
	bl	TIM_ARRPreloadConfig
.L311:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   382  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   383    /* Enable DMA CCR1 Update */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   384    TIM_DMACmd(TIM3, TIM_DMA_Update, ENABLE);
	mov	r0,r5
	mov	r2,r6
.L312:
	movs	r1,#256
.L313:
	bl	TIM_DMACmd
.L314:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   385  }
	add	sp,sp,#24
.L144:
	pop	{r4,r5,r6,pc}
.L55:
	.size	TIM3_Configuration,$-TIM3_Configuration
	; End of function
	.endsec	; End of section

	.section	.text ,cluster('$group_USART_Configuration')
	.global	USART_Configuration

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   386  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   387  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   388  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   389  #if defined ( Thermal_Noise_Measure ) || defined (Oversampling_Test)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   390  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   391  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   392  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   393    * @brief  Configures the USART2.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   394    * @param  None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   395    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   396    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   397  void USART_Configuration(void)
; Function USART_Configuration
.L66:
	.thumb
	.align	4
USART_Configuration:	.type	func

.L21:
	push	{r4,lr}
.L148:
	sub	sp,sp,#24
.L149:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   398  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   399    USART_InitTypeDef USART_InitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   400    USART_ClockInitTypeDef USART_ClockInitStructure;
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   401  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   402  /* USART2 configuration ------------------------------------------------------*/
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   403    /* USART2 configured as follow:
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   404          - BaudRate = 115200 baud
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   405          - Word Length = 8 Bits
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   406          - One Stop Bit
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   407          - No parity
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   408          - Hardware flow control disabled (RTS and CTS signals)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   409          - Receive and transmit enabled
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   410          - USART Clock disabled
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   411          - USART CPOL: Clock is active low
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   412          - USART CPHA: Data is captured on the middle
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   413          - USART LastBit: The clock pulse of the last data bit is not output to
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   414                           the SCLK pin
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   415    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   416    /* enable clock for USART2 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   417    RCC_APB1PeriphClockCmd(RCC_APB1Periph_USART2, ENABLE);
	movs	r1,#1
.L346:
	movs	r0,#131072
.L347:
	bl	RCC_APB1PeriphClockCmd
.L348:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   418  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   419    USART_InitStructure.USART_BaudRate = 115200;
	movs	r0,#115200
.L349:
	str	r0,[sp,#0]
.L350:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   420    USART_InitStructure.USART_WordLength = USART_WordLength_8b;
	movs	r0,#0
.L351:
	strh	r0,[sp,#4]
.L352:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   421    USART_InitStructure.USART_StopBits = USART_StopBits_1;
	strh	r0,[sp,#6]
.L353:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   422    USART_InitStructure.USART_Parity = USART_Parity_No;
	strh	r0,[sp,#8]
.L354:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   423    USART_InitStructure.USART_HardwareFlowControl = USART_HardwareFlowControl_None;
	strh	r0,[sp,#12]
.L355:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   424    USART_InitStructure.USART_Mode = USART_Mode_Rx | USART_Mode_Tx;
	movs	r1,#12
.L356:
	strh	r1,[sp,#10]
.L357:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   425    USART_ClockInitStructure.USART_Clock = USART_Clock_Disable;
	strh	r0,[sp,#16]
.L358:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   426    USART_ClockInitStructure.USART_CPOL = USART_CPOL_Low;
	strh	r0,[sp,#18]
.L359:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   427    USART_ClockInitStructure.USART_CPHA = USART_CPHA_2Edge;
	movs	r1,#512
.L360:
	strh	r1,[sp,#20]
.L361:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   428    USART_ClockInitStructure.USART_LastBit = USART_LastBit_Disable;
	strh	r0,[sp,#22]
.L362:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   429  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   430    USART_Init(USART2, &USART_InitStructure);
	movw	r4,#@lsh(1073759232)
	movt	r4,#@msh(1073759232)
.L363:
	mov	r0,r4
	mov	r1,sp
	bl	USART_Init
.L364:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   431  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   432    USART_ClockInit(USART2, &USART_ClockInitStructure);
	mov	r0,r4
	add	r1,sp,#16
	bl	USART_ClockInit
.L365:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   433  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   434    /* Enable USART2 */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   435    USART_Cmd(USART2, ENABLE);
	mov	r0,r4
	movs	r1,#1
	bl	USART_Cmd
.L366:

; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   436  }
	add	sp,sp,#24
.L150:
	pop	{r4,pc}
.L67:
	.size	USART_Configuration,$-USART_Configuration
	; End of function
	.endsec	; End of section

	.section	.bss ,cluster('$group_HSEStartUpStatus')
	.global	HSEStartUpStatus
	.align	4
HSEStartUpStatus:	.type	object
	.size	HSEStartUpStatus,4
	.ds	4
	.endsec	; End of section

	.calls	'main','SystemInit'
	.calls	'main','NVIC_Configuration'
	.calls	'main','GPIO_Configuration'
	.calls	'main','USART_Configuration'
	.calls	'main','DMA_ADC_Configuration'
	.calls	'main','Oversampling_InitData'
	.calls	'main','TIM2_Configuration'
	.calls	'main','DMA_TIM3_Configuration'
	.calls	'main','TIM3_Configuration'
	.calls	'main','TIM_Cmd'
	.calls	'main','ADC_SoftwareStartConv'
	.calls	'GPIO_Configuration','RCC_AHBPeriphClockCmd'
	.calls	'GPIO_Configuration','GPIO_PinAFConfig'
	.calls	'GPIO_Configuration','GPIO_Init'
	.calls	'NVIC_Configuration','NVIC_SetVectorTable'
	.calls	'TIM2_Configuration','RCC_APB1PeriphClockCmd'
	.calls	'TIM2_Configuration','TIM_TimeBaseInit'
	.calls	'TIM2_Configuration','TIM_ARRPreloadConfig'
	.calls	'TIM2_Configuration','TIM_ClearITPendingBit'
	.calls	'TIM2_Configuration','TIM_ITConfig'
	.calls	'DMA_ADC_Configuration','RCC_AHBPeriphClockCmd'
	.calls	'DMA_ADC_Configuration','DMA_DeInit'
	.calls	'DMA_ADC_Configuration','DMA_Init'
	.calls	'DMA_ADC_Configuration','DMA_ITConfig'
	.calls	'DMA_ADC_Configuration','DMA_Cmd'
	.calls	'DMA_ADC_Configuration','RCC_APB2PeriphClockCmd'
	.calls	'DMA_ADC_Configuration','ADC_StructInit'
	.calls	'DMA_ADC_Configuration','ADC_Init'
	.calls	'DMA_ADC_Configuration','ADC_RegularChannelConfig'
	.calls	'DMA_ADC_Configuration','ADC_DMARequestAfterLastTransferCmd'
	.calls	'DMA_ADC_Configuration','ADC_DMACmd'
	.calls	'DMA_ADC_Configuration','ADC_Cmd'
	.calls	'DMA_ADC_Configuration','ADC_GetFlagStatus'
	.calls	'DMA_TIM3_Configuration','DMA_DeInit'
	.calls	'DMA_TIM3_Configuration','DMA_Init'
	.calls	'DMA_TIM3_Configuration','DMA_Cmd'
	.calls	'TIM3_Configuration','RCC_APB1PeriphClockCmd'
	.calls	'TIM3_Configuration','TIM_TimeBaseInit'
	.calls	'TIM3_Configuration','TIM_OC1Init'
	.calls	'TIM3_Configuration','TIM_OC1PreloadConfig'
	.calls	'TIM3_Configuration','TIM_ARRPreloadConfig'
	.calls	'TIM3_Configuration','TIM_DMACmd'
	.calls	'USART_Configuration','RCC_APB1PeriphClockCmd'
	.calls	'USART_Configuration','USART_Init'
	.calls	'USART_Configuration','USART_ClockInit'
	.calls	'USART_Configuration','USART_Cmd'
	.calls	'main','',4
	.calls	'GPIO_Configuration','',52
	.calls	'NVIC_Configuration','',4
	.calls	'TIM2_Configuration','',20
	.calls	'DMA_ADC_Configuration','',88
	.calls	'DMA_TIM3_Configuration','',52
	.calls	'TIM3_Configuration','',40
	.calls	'USART_Configuration','',32
	.extern	SystemInit
	.extern	ADC_Init
	.extern	ADC_StructInit
	.extern	ADC_Cmd
	.extern	ADC_RegularChannelConfig
	.extern	ADC_SoftwareStartConv
	.extern	ADC_DMACmd
	.extern	ADC_DMARequestAfterLastTransferCmd
	.extern	ADC_GetFlagStatus
	.extern	DMA_DeInit
	.extern	DMA_Init
	.extern	DMA_Cmd
	.extern	DMA_ITConfig
	.extern	GPIO_Init
	.extern	GPIO_PinAFConfig
	.extern	RCC_AHBPeriphClockCmd
	.extern	RCC_APB2PeriphClockCmd
	.extern	RCC_APB1PeriphClockCmd
	.extern	TIM_TimeBaseInit
	.extern	TIM_ARRPreloadConfig
	.extern	TIM_Cmd
	.extern	TIM_OC1Init
	.extern	TIM_OC1PreloadConfig
	.extern	TIM_ITConfig
	.extern	TIM_ClearITPendingBit
	.extern	TIM_DMACmd
	.extern	USART_Init
	.extern	USART_ClockInit
	.extern	USART_Cmd
	.extern	NVIC_SetVectorTable
	.extern	Oversampling_InitData
	.extern	ADC_ConvertedValue
	.extern	TimerPulseWidth
	.extern	Reset_Handler
	.section	.debug_info
.L23:
	.dw	7464
	.dh	3
	.dw	.L24
	.db	4
.L22:
	.db	1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L25
.L78:
	.db	2
	.db	'NVIC_SetPriorityGrouping',0,3,1,128,7,22,1,1
.L84:
	.db	3
	.db	'unsigned int',0,4,7
.L81:
	.db	4
	.db	'PriorityGroup',0,1,128,7,56
	.dw	63
.L83:
	.db	5,0
.L93:
	.db	2
	.db	'NVIC_EnableIRQ',0,3,1,162,7,22,1,1,6
	.db	'IRQn',0,2,171,1,14,4,7
	.db	'NonMaskableInt_IRQn',0,114,7
	.db	'MemoryManagement_IRQn',0,116,7
	.db	'BusFault_IRQn',0,117,7
	.db	'UsageFault_IRQn',0,118,7
	.db	'SVC_IRQn',0,123,7
	.db	'DebugMonitor_IRQn',0,124,7
	.db	'PendSV_IRQn',0,126,7
	.db	'SysTick_IRQn',0,127,7
	.db	'WWDG_IRQn',0,0,7
	.db	'PVD_IRQn',0,1,7
	.db	'TAMPER_STAMP_IRQn',0,2,7
	.db	'RTC_WKUP_IRQn',0,3,7
	.db	'FLASH_IRQn',0,4,7
	.db	'RCC_IRQn',0,5,7
	.db	'EXTI0_IRQn',0,6,7
	.db	'EXTI1_IRQn',0,7,7
	.db	'EXTI2_IRQn',0,8,7
	.db	'EXTI3_IRQn',0,9,7
	.db	'EXTI4_IRQn',0,10,7
	.db	'DMA1_Channel1_IRQn',0,11,7
	.db	'DMA1_Channel2_IRQn',0,12,7
	.db	'DMA1_Channel3_IRQn',0,13,7
	.db	'DMA1_Channel4_IRQn',0,14,7
	.db	'DMA1_Channel5_IRQn',0,15,7
	.db	'DMA1_Channel6_IRQn',0,16,7
	.db	'DMA1_Channel7_IRQn',0,17,7
	.db	'ADC1_IRQn',0,18,7
	.db	'USB_HP_IRQn',0,19,7
	.db	'USB_LP_IRQn',0,20,7
	.db	'DAC_IRQn',0,21,7
	.db	'COMP_IRQn',0,22,7
	.db	'EXTI9_5_IRQn',0,23,7
	.db	'LCD_IRQn',0,24,7
	.db	'TIM9_IRQn',0,25,7
	.db	'TIM10_IRQn',0,26,7
	.db	'TIM11_IRQn',0,27,7
	.db	'TIM2_IRQn',0,28,7
	.db	'TIM3_IRQn',0,29,7
	.db	'TIM4_IRQn',0,30,7
	.db	'I2C1_EV_IRQn',0,31,7
	.db	'I2C1_ER_IRQn',0,32,7
	.db	'I2C2_EV_IRQn',0,33,7
	.db	'I2C2_ER_IRQn',0,34,7
	.db	'SPI1_IRQn',0,35,7
	.db	'SPI2_IRQn',0,36,7
	.db	'USART1_IRQn',0,37,7
	.db	'USART2_IRQn',0,38,7
	.db	'USART3_IRQn',0,39,7
	.db	'EXTI15_10_IRQn',0,40,7
	.db	'RTC_Alarm_IRQn',0,41,7
	.db	'USB_FS_WKUP_IRQn',0,42,7
	.db	'TIM6_IRQn',0,43,7
	.db	'TIM7_IRQn',0,44,0
.L95:
	.db	4
	.db	'IRQn',0,1,162,7,47
	.dw	127
.L97:
	.db	5,0
.L86:
	.db	2
	.db	'NVIC_SetPriority',0,3,1,246,7,22,1,1
.L88:
	.db	4
	.db	'IRQn',0,1,246,7,49
	.dw	127
.L90:
	.db	4
	.db	'priority',0,1,246,7,64
	.dw	63
.L92:
	.db	5,0,8
	.dw	30
	.db	9
	.dw	79
	.db	5,0,8
	.dw	104
	.db	9
	.dw	940
	.db	5,0,8
	.dw	956
	.db	9
	.dw	981
	.db	9
	.dw	995
	.db	5,0,10
	.db	'SystemInit',0,3,85,13,1,1,1,1,11
	.db	'ADC_Init',0,4,200,4,6,1,1,1,1,12,2,205,2,9,96,13
	.dw	63
	.db	14
	.db	'SR',0,4
	.dw	1099
	.db	2,35,0,13
	.dw	63
	.db	14
	.db	'CR1',0,4
	.dw	1116
	.db	2,35,4,13
	.dw	63
	.db	14
	.db	'CR2',0,4
	.dw	1134
	.db	2,35,8,13
	.dw	63
	.db	14
	.db	'SMPR1',0,4
	.dw	1152
	.db	2,35,12,13
	.dw	63
	.db	14
	.db	'SMPR2',0,4
	.dw	1172
	.db	2,35,16,13
	.dw	63
	.db	14
	.db	'SMPR3',0,4
	.dw	1192
	.db	2,35,20,13
	.dw	63
	.db	14
	.db	'JOFR1',0,4
	.dw	1212
	.db	2,35,24,13
	.dw	63
	.db	14
	.db	'JOFR2',0,4
	.dw	1232
	.db	2,35,28,13
	.dw	63
	.db	14
	.db	'JOFR3',0,4
	.dw	1252
	.db	2,35,32,13
	.dw	63
	.db	14
	.db	'JOFR4',0,4
	.dw	1272
	.db	2,35,36,13
	.dw	63
	.db	14
	.db	'HTR',0,4
	.dw	1292
	.db	2,35,40,13
	.dw	63
	.db	14
	.db	'LTR',0,4
	.dw	1310
	.db	2,35,44,13
	.dw	63
	.db	14
	.db	'SQR1',0,4
	.dw	1328
	.db	2,35,48,13
	.dw	63
	.db	14
	.db	'SQR2',0,4
	.dw	1347
	.db	2,35,52,13
	.dw	63
	.db	14
	.db	'SQR3',0,4
	.dw	1366
	.db	2,35,56,13
	.dw	63
	.db	14
	.db	'SQR4',0,4
	.dw	1385
	.db	2,35,60,13
	.dw	63
	.db	14
	.db	'SQR5',0,4
	.dw	1404
	.db	2,35,64,13
	.dw	63
	.db	14
	.db	'JSQR',0,4
	.dw	1423
	.db	2,35,68,13
	.dw	63
	.db	14
	.db	'JDR1',0,4
	.dw	1442
	.db	2,35,72,13
	.dw	63
	.db	14
	.db	'JDR2',0,4
	.dw	1461
	.db	2,35,76,13
	.dw	63
	.db	14
	.db	'JDR3',0,4
	.dw	1480
	.db	2,35,80,13
	.dw	63
	.db	14
	.db	'JDR4',0,4
	.dw	1499
	.db	2,35,84,13
	.dw	63
	.db	14
	.db	'DR',0,4
	.dw	1518
	.db	2,35,88,13
	.dw	63
	.db	14
	.db	'SMPR0',0,4
	.dw	1535
	.db	2,35,92,0,15
	.dw	1093
	.db	4
	.db	'ADCx',0,4,200,4,28
	.dw	1556
.L106:
	.db	12,4,54,9,28,14
	.db	'ADC_Resolution',0,4
	.dw	63
	.db	2,35,0,16,2,148,2,9,4,7
	.db	'DISABLE',0,0,7
	.db	'ENABLE',0,1,0,14
	.db	'ADC_ScanConvMode',0,4
	.dw	1604
	.db	2,35,4,14
	.db	'ADC_ContinuousConvMode',0,4
	.dw	1604
	.db	2,35,8,14
	.db	'ADC_ExternalTrigConvEdge',0,4
	.dw	63
	.db	2,35,12,14
	.db	'ADC_ExternalTrigConv',0,4
	.dw	63
	.db	2,35,16,14
	.db	'ADC_DataAlign',0,4
	.dw	63
	.db	2,35,20,3
	.db	'unsigned char',0,1,8,14
	.db	'ADC_NbrOfConversion',0,1
	.dw	1775
	.db	2,35,24,0,15
	.dw	1575
	.db	4
	.db	'ADC_InitStruct',0,4,200,4,51
	.dw	1822
	.db	0,11
	.db	'ADC_StructInit',0,4,201,4,6,1,1,1,1,4
	.db	'ADC_InitStruct',0,4,201,4,38
	.dw	1822
	.db	0,11
	.db	'ADC_Cmd',0,4,204,4,6,1,1,1,1,4
	.db	'ADCx',0,4,204,4,27
	.dw	1556
	.db	4
	.db	'NewState',0,4,204,4,49
	.dw	1604
	.db	0,11
	.db	'ADC_RegularChannelConfig',0,4,220,4,6,1,1,1,1,4
	.db	'ADCx',0,4,220,4,44
	.dw	1556
	.db	4
	.db	'ADC_Channel',0,4,220,4,58
	.dw	1775
	.db	4
	.db	'Rank',0,4,220,4,79
	.dw	1775
	.db	4
	.db	'ADC_SampleTime',0,4,220,4,93
	.dw	1775
	.db	0,11
	.db	'ADC_SoftwareStartConv',0,4,221,4,6,1,1,1,1,4
	.db	'ADCx',0,4,221,4,41
	.dw	1556
	.db	0,11
	.db	'ADC_DMACmd',0,4,230,4,6,1,1,1,1,4
	.db	'ADCx',0,4,230,4,30
	.dw	1556
	.db	4
	.db	'NewState',0,4,230,4,52
	.dw	1604
	.db	0,11
	.db	'ADC_DMARequestAfterLastTransferCmd',0,4,231,4,6,1,1,1,1,4
	.db	'ADCx',0,4,231,4,54
	.dw	1556
	.db	4
	.db	'NewState',0,4,231,4,76
	.dw	1604
	.db	0,16,2,146,2,9,4,7
	.db	'RESET',0,0,7
	.db	'SET',0,1,0,17
	.db	'ADC_GetFlagStatus',0,4,247,4,12
	.dw	2235
	.db	1,1,1,1,4
	.db	'ADCx',0,4,247,4,43
	.dw	1556
	.db	3
	.db	'unsigned short int',0,2,7,4
	.db	'ADC_FLAG',0,4,247,4,58
	.dw	2301
	.db	0,11
	.db	'DMA_DeInit',0,5,147,3,6,1,1,1,1,12,2,192,3,9,16,13
	.dw	63
	.db	14
	.db	'CCR',0,4
	.dw	2368
	.db	2,35,0,13
	.dw	63
	.db	14
	.db	'CNDTR',0,4
	.dw	2386
	.db	2,35,4,13
	.dw	63
	.db	14
	.db	'CPAR',0,4
	.dw	2406
	.db	2,35,8,13
	.dw	63
	.db	14
	.db	'CMAR',0,4
	.dw	2425
	.db	2,35,12,0,15
	.dw	2362
	.db	4
	.db	'DMAy_Channelx',0,5,147,3,38
	.dw	2445
	.db	0,11
	.db	'DMA_Init',0,5,150,3,6,1,1,1,1,4
	.db	'DMAy_Channelx',0,5,150,3,36
	.dw	2445
.L108:
	.db	12,5,54,9,44,14
	.db	'DMA_PeripheralBaseAddr',0,4
	.dw	63
	.db	2,35,0,14
	.db	'DMA_MemoryBaseAddr',0,4
	.dw	63
	.db	2,35,4,14
	.db	'DMA_DIR',0,4
	.dw	63
	.db	2,35,8,14
	.db	'DMA_BufferSize',0,4
	.dw	63
	.db	2,35,12,14
	.db	'DMA_PeripheralInc',0,4
	.dw	63
	.db	2,35,16,14
	.db	'DMA_MemoryInc',0,4
	.dw	63
	.db	2,35,20,14
	.db	'DMA_PeripheralDataSize',0,4
	.dw	63
	.db	2,35,24,14
	.db	'DMA_MemoryDataSize',0,4
	.dw	63
	.db	2,35,28,14
	.db	'DMA_Mode',0,4
	.dw	63
	.db	2,35,32,14
	.db	'DMA_Priority',0,4
	.dw	63
	.db	2,35,36,14
	.db	'DMA_M2M',0,4
	.dw	63
	.db	2,35,40,0,15
	.dw	2515
	.db	4
	.db	'DMA_InitStruct',0,5,150,3,68
	.dw	2789
	.db	0,11
	.db	'DMA_Cmd',0,5,152,3,6,1,1,1,1,4
	.db	'DMAy_Channelx',0,5,152,3,35
	.dw	2445
	.db	4
	.db	'NewState',0,5,152,3,66
	.dw	1604
	.db	0,11
	.db	'DMA_ITConfig',0,5,159,3,6,1,1,1,1,4
	.db	'DMAy_Channelx',0,5,159,3,40
	.dw	2445
	.db	4
	.db	'DMA_IT',0,5,159,3,64
	.dw	63
	.db	4
	.db	'NewState',0,5,159,3,88
	.dw	1604
	.db	0,11
	.db	'GPIO_Init',0,6,231,2,6,1,1,1,1,12,2,161,4,9,44,13
	.dw	63
	.db	14
	.db	'MODER',0,4
	.dw	2983
	.db	2,35,0,13
	.dw	2301
	.db	14
	.db	'OTYPER',0,2
	.dw	3003
	.db	2,35,4,14
	.db	'RESERVED0',0,2
	.dw	2301
	.db	2,35,6,13
	.dw	63
	.db	14
	.db	'OSPEEDR',0,4
	.dw	3043
	.db	2,35,8,13
	.dw	63
	.db	14
	.db	'PUPDR',0,4
	.dw	3065
	.db	2,35,12,13
	.dw	2301
	.db	14
	.db	'IDR',0,2
	.dw	3085
	.db	2,35,16,14
	.db	'RESERVED1',0,2
	.dw	2301
	.db	2,35,18,13
	.dw	2301
	.db	14
	.db	'ODR',0,2
	.dw	3122
	.db	2,35,20,14
	.db	'RESERVED2',0,2
	.dw	2301
	.db	2,35,22,13
	.dw	2301
	.db	14
	.db	'BSRRL',0,2
	.dw	3159
	.db	2,35,24,13
	.dw	2301
	.db	14
	.db	'BSRRH',0,2
	.dw	3179
	.db	2,35,26,13
	.dw	63
	.db	14
	.db	'LCKR',0,4
	.dw	3199
	.db	2,35,28,18,8
	.dw	63
	.db	19,1,0,13
	.dw	3218
	.db	14
	.db	'AFR',0,8
	.dw	3227
	.db	2,35,32,13
	.dw	2301
	.db	14
	.db	'BRR',0,2
	.dw	3245
	.db	2,35,40,14
	.db	'RESERVED3',0,2
	.dw	2301
	.db	2,35,42,0,15
	.dw	2977
	.db	4
	.db	'GPIOx',0,6,231,2,30
	.dw	3283
.L76:
	.db	12,6,134,1,9,20,14
	.db	'GPIO_Pin',0,4
	.dw	63
	.db	2,35,0,16,6,62,9,4,7
	.db	'GPIO_Mode_IN',0,0,7
	.db	'GPIO_Mode_OUT',0,1,7
	.db	'GPIO_Mode_AF',0,2,7
	.db	'GPIO_Mode_AN',0,3,0,14
	.db	'GPIO_Mode',0,4
	.dw	3327
	.db	2,35,4,16,6,91,9,4,7
	.db	'GPIO_Speed_400KHz',0,0,7
	.db	'GPIO_Speed_2MHz',0,1,7
	.db	'GPIO_Speed_10MHz',0,2,7
	.db	'GPIO_Speed_40MHz',0,3,0,14
	.db	'GPIO_Speed',0,4
	.dw	3413
	.db	2,35,8,16,6,78,9,4,7
	.db	'GPIO_OType_PP',0,0,7
	.db	'GPIO_OType_OD',0,1,0,14
	.db	'GPIO_OType',0,4
	.dw	3515
	.db	2,35,12,16,6,107,9,4,7
	.db	'GPIO_PuPd_NOPULL',0,0,7
	.db	'GPIO_PuPd_UP',0,1,7
	.db	'GPIO_PuPd_DOWN',0,2,0,14
	.db	'GPIO_PuPd',0,4
	.dw	3573
	.db	2,35,16,0,15
	.dw	3303
	.db	4
	.db	'GPIO_InitStruct',0,6,231,2,55
	.dw	3650
	.db	0,11
	.db	'GPIO_PinAFConfig',0,6,247,2,6,1,1,1,1,4
	.db	'GPIOx',0,6,247,2,37
	.dw	3283
	.db	4
	.db	'GPIO_PinSource',0,6,247,2,53
	.dw	2301
	.db	4
	.db	'GPIO_AF',0,6,247,2,77
	.dw	1775
	.db	0,11
	.db	'RCC_AHBPeriphClockCmd',0,7,199,3,6,1,1,1,1,4
	.db	'RCC_AHBPeriph',0,7,199,3,37
	.dw	63
	.db	4
	.db	'NewState',0,7,199,3,68
	.dw	1604
	.db	0,11
	.db	'RCC_APB2PeriphClockCmd',0,7,200,3,6,1,1,1,1,4
	.db	'RCC_APB2Periph',0,7,200,3,38
	.dw	63
	.db	4
	.db	'NewState',0,7,200,3,70
	.dw	1604
	.db	0,11
	.db	'RCC_APB1PeriphClockCmd',0,7,201,3,6,1,1,1,1,4
	.db	'RCC_APB1Periph',0,7,201,3,38
	.dw	63
	.db	4
	.db	'NewState',0,7,201,3,70
	.dw	1604
	.db	0,11
	.db	'TIM_TimeBaseInit',0,8,222,6,6,1,1,1,1,12,2,153,6,9,84,13
	.dw	2301
	.db	14
	.db	'CR1',0,2
	.dw	4019
	.db	2,35,0,14
	.db	'RESERVED0',0,2
	.dw	2301
	.db	2,35,2,13
	.dw	2301
	.db	14
	.db	'CR2',0,2
	.dw	4056
	.db	2,35,4,14
	.db	'RESERVED1',0,2
	.dw	2301
	.db	2,35,6,13
	.dw	2301
	.db	14
	.db	'SMCR',0,2
	.dw	4093
	.db	2,35,8,14
	.db	'RESERVED2',0,2
	.dw	2301
	.db	2,35,10,13
	.dw	2301
	.db	14
	.db	'DIER',0,2
	.dw	4131
	.db	2,35,12,14
	.db	'RESERVED3',0,2
	.dw	2301
	.db	2,35,14,13
	.dw	2301
	.db	14
	.db	'SR',0,2
	.dw	4169
	.db	2,35,16,14
	.db	'RESERVED4',0,2
	.dw	2301
	.db	2,35,18,13
	.dw	2301
	.db	14
	.db	'EGR',0,2
	.dw	4205
	.db	2,35,20,14
	.db	'RESERVED5',0,2
	.dw	2301
	.db	2,35,22,13
	.dw	2301
	.db	14
	.db	'CCMR1',0,2
	.dw	4242
	.db	2,35,24,14
	.db	'RESERVED6',0,2
	.dw	2301
	.db	2,35,26,13
	.dw	2301
	.db	14
	.db	'CCMR2',0,2
	.dw	4281
	.db	2,35,28,14
	.db	'RESERVED7',0,2
	.dw	2301
	.db	2,35,30,13
	.dw	2301
	.db	14
	.db	'CCER',0,2
	.dw	4320
	.db	2,35,32,14
	.db	'RESERVED8',0,2
	.dw	2301
	.db	2,35,34,13
	.dw	63
	.db	14
	.db	'CNT',0,4
	.dw	4358
	.db	2,35,36,13
	.dw	2301
	.db	14
	.db	'PSC',0,2
	.dw	4376
	.db	2,35,40,14
	.db	'RESERVED10',0,2
	.dw	2301
	.db	2,35,42,13
	.dw	63
	.db	14
	.db	'ARR',0,4
	.dw	4414
	.db	2,35,44,14
	.db	'RESERVED12',0,4
	.dw	63
	.db	2,35,48,13
	.dw	63
	.db	14
	.db	'CCR1',0,4
	.dw	4452
	.db	2,35,52,13
	.dw	63
	.db	14
	.db	'CCR2',0,4
	.dw	4471
	.db	2,35,56,13
	.dw	63
	.db	14
	.db	'CCR3',0,4
	.dw	4490
	.db	2,35,60,13
	.dw	63
	.db	14
	.db	'CCR4',0,4
	.dw	4509
	.db	2,35,64,14
	.db	'RESERVED17',0,4
	.dw	63
	.db	2,35,68,13
	.dw	2301
	.db	14
	.db	'DCR',0,2
	.dw	4548
	.db	2,35,72,14
	.db	'RESERVED18',0,2
	.dw	2301
	.db	2,35,74,13
	.dw	2301
	.db	14
	.db	'DMAR',0,2
	.dw	4586
	.db	2,35,76,14
	.db	'RESERVED19',0,2
	.dw	2301
	.db	2,35,78,13
	.dw	2301
	.db	14
	.db	'OR',0,2
	.dw	4625
	.db	2,35,80,14
	.db	'RESERVED20',0,2
	.dw	2301
	.db	2,35,82,0,15
	.dw	4013
	.db	4
	.db	'TIMx',0,8,222,6,36
	.dw	4663
.L103:
	.db	12,8,55,9,12,14
	.db	'TIM_Prescaler',0,2
	.dw	2301
	.db	2,35,0,14
	.db	'TIM_CounterMode',0,2
	.dw	2301
	.db	2,35,2,14
	.db	'TIM_Period',0,4
	.dw	63
	.db	2,35,4,14
	.db	'TIM_ClockDivision',0,2
	.dw	2301
	.db	2,35,8,0,15
	.dw	4682
	.db	4
	.db	'TIM_TimeBaseInitStruct',0,8,222,6,67
	.dw	4783
	.db	0,11
	.db	'TIM_ARRPreloadConfig',0,8,232,6,6,1,1,1,1,4
	.db	'TIMx',0,8,232,6,40
	.dw	4663
	.db	4
	.db	'NewState',0,8,232,6,62
	.dw	1604
	.db	0,11
	.db	'TIM_Cmd',0,8,235,6,6,1,1,1,1,4
	.db	'TIMx',0,8,235,6,27
	.dw	4663
	.db	4
	.db	'NewState',0,8,235,6,49
	.dw	1604
	.db	0,11
	.db	'TIM_OC1Init',0,8,238,6,6,1,1,1,1,4
	.db	'TIMx',0,8,238,6,31
	.dw	4663
.L112:
	.db	12,8,76,9,12,14
	.db	'TIM_OCMode',0,2
	.dw	2301
	.db	2,35,0,14
	.db	'TIM_OutputState',0,2
	.dw	2301
	.db	2,35,2,14
	.db	'TIM_Pulse',0,4
	.dw	63
	.db	2,35,4,14
	.db	'TIM_OCPolarity',0,2
	.dw	2301
	.db	2,35,8,0,15
	.dw	4969
	.db	4
	.db	'TIM_OCInitStruct',0,8,238,6,56
	.dw	5063
	.db	0,11
	.db	'TIM_OC1PreloadConfig',0,8,252,6,6,1,1,1,1,4
	.db	'TIMx',0,8,252,6,40
	.dw	4663
	.db	4
	.db	'TIM_OCPreload',0,8,252,6,55
	.dw	2301
	.db	0,11
	.db	'TIM_ITConfig',0,8,157,7,6,1,1,1,1,4
	.db	'TIMx',0,8,157,7,32
	.dw	4663
	.db	4
	.db	'TIM_IT',0,8,157,7,47
	.dw	2301
	.db	4
	.db	'NewState',0,8,157,7,71
	.dw	1604
	.db	0,11
	.db	'TIM_ClearITPendingBit',0,8,162,7,6,1,1,1,1,4
	.db	'TIMx',0,8,162,7,41
	.dw	4663
	.db	4
	.db	'TIM_IT',0,8,162,7,56
	.dw	2301
	.db	0,11
	.db	'TIM_DMACmd',0,8,164,7,6,1,1,1,1,4
	.db	'TIMx',0,8,164,7,30
	.dw	4663
	.db	4
	.db	'TIM_DMASource',0,8,164,7,45
	.dw	2301
	.db	4
	.db	'NewState',0,8,164,7,76
	.dw	1604
	.db	0,11
	.db	'USART_Init',0,9,240,2,6,1,1,1,1,12,2,195,6,9,28,13
	.dw	2301
	.db	14
	.db	'SR',0,2
	.dw	5398
	.db	2,35,0,14
	.db	'RESERVED0',0,2
	.dw	2301
	.db	2,35,2,13
	.dw	2301
	.db	14
	.db	'DR',0,2
	.dw	5434
	.db	2,35,4,14
	.db	'RESERVED1',0,2
	.dw	2301
	.db	2,35,6,13
	.dw	2301
	.db	14
	.db	'BRR',0,2
	.dw	5470
	.db	2,35,8,14
	.db	'RESERVED2',0,2
	.dw	2301
	.db	2,35,10,13
	.dw	2301
	.db	14
	.db	'CR1',0,2
	.dw	5507
	.db	2,35,12,14
	.db	'RESERVED3',0,2
	.dw	2301
	.db	2,35,14,13
	.dw	2301
	.db	14
	.db	'CR2',0,2
	.dw	5544
	.db	2,35,16,14
	.db	'RESERVED4',0,2
	.dw	2301
	.db	2,35,18,13
	.dw	2301
	.db	14
	.db	'CR3',0,2
	.dw	5581
	.db	2,35,20,14
	.db	'RESERVED5',0,2
	.dw	2301
	.db	2,35,22,13
	.dw	2301
	.db	14
	.db	'GTPR',0,2
	.dw	5618
	.db	2,35,24,14
	.db	'RESERVED6',0,2
	.dw	2301
	.db	2,35,26,0,15
	.dw	5392
	.db	4
	.db	'USARTx',0,9,240,2,32
	.dw	5657
.L116:
	.db	12,9,54,9,16,14
	.db	'USART_BaudRate',0,4
	.dw	63
	.db	2,35,0,14
	.db	'USART_WordLength',0,2
	.dw	2301
	.db	2,35,4,14
	.db	'USART_StopBits',0,2
	.dw	2301
	.db	2,35,6,14
	.db	'USART_Parity',0,2
	.dw	2301
	.db	2,35,8,14
	.db	'USART_Mode',0,2
	.dw	2301
	.db	2,35,10,14
	.db	'USART_HardwareFlowControl',0,2
	.dw	2301
	.db	2,35,12,0,15
	.dw	5678
	.db	4
	.db	'USART_InitStruct',0,9,240,2,59
	.dw	5835
	.db	0,11
	.db	'USART_ClockInit',0,9,242,2,6,1,1,1,1,4
	.db	'USARTx',0,9,242,2,37
	.dw	5657
.L118:
	.db	12,9,87,9,8,14
	.db	'USART_Clock',0,2
	.dw	2301
	.db	2,35,0,14
	.db	'USART_CPOL',0,2
	.dw	2301
	.db	2,35,2,14
	.db	'USART_CPHA',0,2
	.dw	2301
	.db	2,35,4,14
	.db	'USART_LastBit',0,2
	.dw	2301
	.db	2,35,6,0,15
	.dw	5908
	.db	4
	.db	'USART_ClockInitStruct',0,9,242,2,69
	.dw	5998
	.db	0,11
	.db	'USART_Cmd',0,9,244,2,6,1,1,1,1,4
	.db	'USARTx',0,9,244,2,31
	.dw	5657
	.db	4
	.db	'NewState',0,9,244,2,55
	.dw	1604
	.db	0,11
	.db	'NVIC_SetVectorTable',0,10,184,1,6,1,1,1,1,4
	.db	'NVIC_VectTab',0,10,184,1,35
	.dw	63
	.db	4
	.db	'Offset',0,10,184,1,58
	.dw	63
	.db	0,10
	.db	'Oversampling_InitData',0,11,56,6,1,1,1,1
.L120:
	.db	3
	.db	'int',0,4,5,20
	.db	'__size_t',0,12,1,1
	.dw	63
	.db	21
	.db	'void',0,15
	.dw	6211
	.db	20
	.db	'__prof_adm',0,12,1,1
	.dw	6217
	.db	22,1,15
	.dw	6241
	.db	20
	.db	'__codeptr',0,12,1,1
	.dw	6243
	.db	20
	.db	'IRQn_Type',0,2,132,2,3
	.dw	127
	.db	20
	.db	'uint8_t',0,13,24,33
	.dw	1775
	.db	20
	.db	'uint16_t',0,13,26,33
	.dw	2301
	.db	20
	.db	'int32_t',0,13,27,33
	.dw	6187
	.db	20
	.db	'uint32_t',0,13,28,33
	.dw	63
	.db	20
	.db	'FlagStatus',0,2,146,2,40
	.dw	2235
	.db	20
	.db	'FunctionalState',0,2,148,2,47
	.dw	1604
.L121:
	.db	16,2,151,2,9,4,7
	.db	'ERROR',0,0,7
	.db	'SUCCESS',0,1,0,20
	.db	'ErrorStatus',0,2,151,2,44
	.dw	6396
	.db	20
	.db	'ADC_TypeDef',0,2,231,2,3
	.dw	1093
	.db	20
	.db	'DMA_Channel_TypeDef',0,2,198,3,3
	.dw	2362
	.db	20
	.db	'GPIO_TypeDef',0,2,178,4,3
	.dw	2977
	.db	20
	.db	'TIM_TypeDef',0,2,189,6,3
	.dw	4013
	.db	20
	.db	'USART_TypeDef',0,2,211,6,3
	.dw	5392
	.db	20
	.db	'ADC_InitTypeDef',0,4,81,2
	.dw	1575
	.db	20
	.db	'DMA_InitTypeDef',0,5,89,2
	.dw	2515
	.db	16,14,54,9,4,7
	.db	'EXTI_Mode_Interrupt',0,0,7
	.db	'EXTI_Mode_Event',0,4,0,20
	.db	'EXTIMode_TypeDef',0,14,58,2
	.dw	6606
	.db	16,14,66,9,4,7
	.db	'EXTI_Trigger_Rising',0,8,7
	.db	'EXTI_Trigger_Falling',0,12,7
	.db	'EXTI_Trigger_Rising_Falling',0,16,0,20
	.db	'EXTITrigger_TypeDef',0,14,71,2
	.dw	6677
	.db	12,15,54,9,28,14
	.db	'FSMC_AddressSetupTime',0,4
	.dw	63
	.db	2,35,0,14
	.db	'FSMC_AddressHoldTime',0,4
	.dw	63
	.db	2,35,4,14
	.db	'FSMC_DataSetupTime',0,4
	.dw	63
	.db	2,35,8,14
	.db	'FSMC_BusTurnAroundDuration',0,4
	.dw	63
	.db	2,35,12,14
	.db	'FSMC_CLKDivision',0,4
	.dw	63
	.db	2,35,16,14
	.db	'FSMC_DataLatency',0,4
	.dw	63
	.db	2,35,20,14
	.db	'FSMC_AccessMode',0,4
	.dw	63
	.db	2,35,24,0,20
	.db	'FSMC_NORSRAMTimingInitTypeDef',0,15,90,2
	.dw	6786
	.db	20
	.db	'GPIOMode_TypeDef',0,6,68,2
	.dw	3327
	.db	20
	.db	'GPIOOType_TypeDef',0,6,81,2
	.dw	3515
	.db	20
	.db	'GPIOSpeed_TypeDef',0,6,97,2
	.dw	3413
	.db	20
	.db	'GPIOPuPd_TypeDef',0,6,111,2
	.dw	3573
	.db	20
	.db	'GPIO_InitTypeDef',0,6,150,1,2
	.dw	3303
	.db	12,16,68,9,4,14
	.db	'RTC_Hours',0,1
	.dw	1775
	.db	2,35,0,14
	.db	'RTC_Minutes',0,1
	.dw	1775
	.db	2,35,1,14
	.db	'RTC_Seconds',0,1
	.dw	1775
	.db	2,35,2,14
	.db	'RTC_H12',0,1
	.dw	1775
	.db	2,35,3,0,20
	.db	'RTC_TimeTypeDef',0,16,83,2
	.dw	7160
	.db	20
	.db	'TIM_TimeBaseInitTypeDef',0,8,70,3
	.dw	4682
	.db	20
	.db	'TIM_OCInitTypeDef',0,8,90,3
	.dw	4969
	.db	20
	.db	'USART_InitTypeDef',0,9,81,3
	.dw	5678
	.db	20
	.db	'USART_ClockInitTypeDef',0,9,102,3
	.dw	5908
	.db	20
	.db	'_iob_flag_t',0,17,74,25
	.dw	2301
	.db	18,16
	.dw	2301
	.db	19,7,0,23
	.db	'ADC_ConvertedValue',0,12,43,17
	.dw	7403
	.db	1,1,23
	.db	'TimerPulseWidth',0,12,44,17
	.dw	7403
	.db	1,1,0
	.endsec	; End of section

	.section	.debug_abbrev
.L24:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,16,6,0,0,2,46,1,3,8,32,13,58,15,59,15,57,15,54,15,39,12,0,0,3
	.db	36,0,3,8,11,15,62,15,0,0,4,5,0,3,8,58,15,59,15,57,15,73,19,0,0,5,11,0,0,0,6,4,1,3,8,58,15,59,15,57,15
	.db	11,15,0,0,7,40,0,3,8,28,13,0,0,8,46,1,49,19,0,0,9,5,0,49,19,0,0,10,46,0,3,8,58,15,59,15,57,15,54,15,39
	.db	12,63,12,60,12,0,0,11,46,1,3,8,58,15,59,15,57,15,54,15,39,12,63,12,60,12,0,0,12,19,1,58,15,59,15,57,15
	.db	11,15,0,0,13,53,0,73,19,0,0,14,13,0,3,8,11,15,73,19,56,9,0,0,15,15,0,73,19,0,0,16,4,1,58,15,59,15,57,15
	.db	11,15,0,0,17,46,1,3,8,58,15,59,15,57,15,73,19,54,15,39,12,63,12,60,12,0,0,18,1,1,11,15,73,19,0,0,19,33
	.db	0,47,15,0,0,20,22,0,3,8,58,15,59,15,57,15,73,19,0,0,21,59,0,3,8,0,0,22,21,0,54,15,0,0,23,52,0,3,8,58,15
	.db	59,15,57,15,73,19,63,12,60,12,0,0,0
	.endsec	; End of section

	.section	.debug_line
.L25:
	.dw	.L156-.L155
.L155:
	.dh	3
	.dw	.L158-.L157
.L157:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.db	'..\\..\\..\\..\\..\\..\\Libraries\\CMSIS\\Include',0
	.db	'..\\..\\..\\..\\..\\..\\Libraries\\CMSIS\\Device\\ST\\STM32L1xx\\Include',0
	.db	'..\\..\\..\\..\\..\\..\\Libraries\\STM32L1xx_StdPeriph_Driver\\inc',0
	.db	'..\\..\\..\\inc',0
	.db	'C:\\Program Files\\TASKING\\carm v4.4r1\\include\\',0,0
	.db	'core_cm3.h',0,1,0,0
	.db	'stm32l1xx.h',0,2,0,0
	.db	'system_stm32l1xx.h',0,2,0,0
	.db	'stm32l1xx_adc.h',0,3,0,0
	.db	'stm32l1xx_dma.h',0,3,0,0
	.db	'stm32l1xx_gpio.h',0,3,0,0
	.db	'stm32l1xx_rcc.h',0,3,0,0
	.db	'stm32l1xx_tim.h',0,3,0,0
	.db	'stm32l1xx_usart.h',0,3,0,0
	.db	'misc.h',0,3,0,0
	.db	'oversampling.h',0,4,0,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0
	.db	'stdint.h',0,5,0,0
	.db	'stm32l1xx_exti.h',0,3,0,0
	.db	'stm32l1xx_fsmc.h',0,3,0,0
	.db	'stm32l1xx_rtc.h',0,3,0,0
	.db	'stdio.h',0,5,0,0,0
.L158:
.L156:
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_GPIO_Configuration')
.L26:
	.dw	117
	.dh	3
	.dw	.L27
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L29,.L28
	.db	2
	.dw	.L22
	.db	3
	.db	'GPIO_Configuration',0,1,127,6,1,1,1
	.dw	.L9,.L31,.L8
	.db	4
	.dw	.L9,.L31
	.db	5
	.db	'GPIO_InitStructure',0,1,129,1,20
	.dw	.L76,.L77
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_GPIO_Configuration')
.L27:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_GPIO_Configuration')
.L28:
	.dw	.L160-.L159
.L159:
	.dh	3
	.dw	.L162-.L161
.L161:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L162:
	.db	5,6,7,0,5,2
	.dw	.L9
	.db	3,254,0,1,5,68,9
	.dh	.L124-.L9
	.db	3,5,1,5,45,9
	.dh	.L163-.L124
	.db	1,5,68,9
	.dh	.L164-.L163
	.db	1,5,20,9
	.dh	.L165-.L164
	.db	3,3,1,5,44,9
	.dh	.L166-.L165
	.db	1,5,27,9
	.dh	.L167-.L166
	.db	1,5,44,9
	.dh	.L168-.L167
	.db	1,9
	.dh	.L169-.L168
	.db	3,1,1,5,27,9
	.dh	.L170-.L169
	.db	1,5,44,9
	.dh	.L171-.L170
	.db	1,5,33,9
	.dh	.L172-.L171
	.db	3,3,1,5,31,9
	.dh	.L173-.L172
	.db	1,5,34,9
	.dh	.L174-.L173
	.db	3,1,1,5,32,9
	.dh	.L175-.L174
	.db	1,5,34,9
	.dh	.L176-.L175
	.db	3,1,1,5,32,9
	.dh	.L177-.L176
	.db	1,5,13,9
	.dh	.L178-.L177
	.db	3,1,1,5,21,9
	.dh	.L179-.L178
	.db	1,5,34,9
	.dh	.L180-.L179
	.db	3,3,1,5,31,9
	.dh	.L181-.L180
	.db	1,5,34,9
	.dh	.L182-.L181
	.db	3,1,1,5,32,9
	.dh	.L183-.L182
	.db	1,5,33,9
	.dh	.L184-.L183
	.db	3,1,1,9
	.dh	.L185-.L184
	.db	3,1,1,5,21,9
	.dh	.L186-.L185
	.db	3,1,1,5,44,9
	.dh	.L187-.L186
	.db	3,3,1,5,27,9
	.dh	.L188-.L187
	.db	1,5,44,9
	.dh	.L189-.L188
	.db	1,5,31,9
	.dh	.L190-.L189
	.db	3,4,1,5,32,9
	.dh	.L191-.L190
	.db	3,1,1,5,33,9
	.dh	.L192-.L191
	.db	3,1,1,9
	.dh	.L193-.L192
	.db	3,1,1,5,21,9
	.dh	.L194-.L193
	.db	3,1,1,5,31,9
	.dh	.L195-.L194
	.db	3,3,1,5,32,9
	.dh	.L196-.L195
	.db	3,1,1,5,21,9
	.dh	.L197-.L196
	.db	3,1,1,5,1,9
	.dh	.L198-.L197
	.db	3,3,1,9
	.dh	.L31-.L198
	.db	0,1,1
.L160:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_GPIO_Configuration')
.L29:
	.dw	-1,.L30,0,.L31-.L30,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_NVIC_Configuration')
.L32:
	.dw	368
	.dh	3
	.dw	.L33
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L35,.L34
	.db	2
	.dw	.L22
	.db	3
	.db	'NVIC_Configuration',0,1,177,1,6,1,1,1
	.dw	.L11,.L37,.L10
	.db	4
	.dw	.L11,.L37
	.db	5
	.dw	.L78,.L79,.L80
	.db	6
	.dw	.L81,.L82
	.db	7
	.dw	.L83,.L79,.L80
	.db	8
	.db	'reg_value',0,2,130,7,12
	.dw	.L84,.L85
	.db	0,0,5
	.dw	.L86,.L80,.L87
	.db	6
	.dw	.L88,.L89
	.db	6
	.dw	.L90,.L91
	.db	9
	.dw	.L92,.L80,.L87
	.db	0,5
	.dw	.L93,.L87,.L94
	.db	6
	.dw	.L95,.L96
	.db	9
	.dw	.L97,.L87,.L94
	.db	0,5
	.dw	.L78,.L94,.L98
	.db	6
	.dw	.L81,.L82
	.db	7
	.dw	.L83,.L94,.L98
	.db	8
	.db	'reg_value',0,2,130,7,12
	.dw	.L84,.L99
	.db	0,0,5
	.dw	.L86,.L98,.L100
	.db	6
	.dw	.L88,.L89
	.db	6
	.dw	.L90,.L91
	.db	9
	.dw	.L92,.L98,.L100
	.db	0,5
	.dw	.L93,.L100,.L101
	.db	6
	.dw	.L95,.L96
	.db	9
	.dw	.L97,.L100,.L101
	.db	0,0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_NVIC_Configuration')
.L33:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,29,1,49,16,17,1,18,1,0,0,6,5,0,49,16,2,6,0,0
	.db	7,11,1,49,16,17,1,18,1,0,0,8,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,9,11,0,49,16,17,1,18,1,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_NVIC_Configuration')
.L34:
	.dw	.L200-.L199
.L199:
	.dh	3
	.dw	.L202-.L201
.L201:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1
	.db	'..\\..\\..\\..\\..\\..\\Libraries\\CMSIS\\Include',0,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0
	.db	'core_cm3.h',0,1,0,0,0
.L202:
	.db	5,6,7,0,5,2
	.dw	.L11
	.db	3,176,1,1,5,43,9
	.dh	.L126-.L11
	.db	3,8,1,5,23,9
	.dh	.L203-.L126
	.db	1,5,43,9
	.dh	.L204-.L203
	.db	1,4,2,5,20,9
	.dh	.L79-.L204
	.db	3,204,5,1,5,16,9
	.dh	.L205-.L79
	.db	3,1,1,5,13,9
	.dh	.L206-.L205
	.db	1,5,34,9
	.dh	.L207-.L206
	.db	3,2,1,5,13,9
	.dh	.L208-.L207
	.db	3,126,1,5,14,9
	.dh	.L127-.L208
	.db	3,4,1,5,72,9
	.dh	.L80-.L127
	.db	3,241,0,1,5,32,9
	.dh	.L128-.L80
	.db	1,5,44,9
	.dh	.L87-.L128
	.db	3,169,127,1,5,39,9
	.dh	.L209-.L87
	.db	1,5,20,9
	.dh	.L94-.L209
	.db	3,97,1,5,13,9
	.dh	.L210-.L94
	.db	3,1,1,5,14,9
	.dh	.L129-.L210
	.db	3,4,1,5,72,9
	.dh	.L98-.L129
	.db	3,241,0,1,5,32,9
	.dh	.L130-.L98
	.db	1,5,44,9
	.dh	.L100-.L130
	.db	3,169,127,1,5,39,9
	.dh	.L211-.L100
	.db	1,4,1,5,1,9
	.dh	.L101-.L211
	.db	3,165,122,1,7,9
	.dh	.L37-.L101
	.db	0,1,1
.L200:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_NVIC_Configuration')
.L35:
	.dw	-1,.L36,0,.L37-.L36,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_TIM2_Configuration')
.L38:
	.dw	150
	.dh	3
	.dw	.L39
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L41,.L40
	.db	2
	.dw	.L22
	.db	3
	.db	'TIM2_Configuration',0,1,211,1,6,1,1,1
	.dw	.L13,.L43,.L12
	.db	4
	.db	'Sampling_Period',0,1,211,1,36
	.dw	.L84,.L102
	.db	5
	.dw	.L13,.L43
	.db	6
	.db	'TIM_TimeBaseStructure',0,1,213,1,28
	.dw	.L103,.L104
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_TIM2_Configuration')
.L39:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52
	.db	0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_TIM2_Configuration')
.L40:
	.dw	.L213-.L212
.L212:
	.dh	3
	.dw	.L215-.L214
.L214:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L215:
	.db	5,6,7,0,5,2
	.dw	.L13
	.db	3,210,1,1,5,26,9
	.dh	.L135-.L13
	.db	3,5,1,5,47,9
	.dh	.L134-.L135
	.db	1,5,54,9
	.dh	.L216-.L134
	.db	3,7,1,5,36,9
	.dh	.L217-.L216
	.db	1,5,41,9
	.dh	.L218-.L217
	.db	3,1,1,5,39,9
	.dh	.L219-.L218
	.db	1,5,45,9
	.dh	.L220-.L219
	.db	3,1,1,5,43,9
	.dh	.L221-.L220
	.db	1,5,41,9
	.dh	.L222-.L221
	.db	3,1,1,5,27,9
	.dh	.L223-.L222
	.db	3,2,1,5,20,9
	.dh	.L224-.L223
	.db	1,5,27,9
	.dh	.L225-.L224
	.db	1,5,30,9
	.dh	.L226-.L225
	.db	3,2,1,5,24,9
	.dh	.L227-.L226
	.db	1,5,30,9
	.dh	.L228-.L227
	.db	1,5,32,9
	.dh	.L229-.L228
	.db	3,3,1,5,26,9
	.dh	.L230-.L229
	.db	1,5,32,9
	.dh	.L231-.L230
	.db	1,5,23,9
	.dh	.L232-.L231
	.db	3,3,1,5,38,9
	.dh	.L233-.L232
	.db	1,5,17,9
	.dh	.L234-.L233
	.db	1,5,38,9
	.dh	.L235-.L234
	.db	1,5,1,9
	.dh	.L236-.L235
	.db	3,1,1,9
	.dh	.L43-.L236
	.db	0,1,1
.L213:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_TIM2_Configuration')
.L41:
	.dw	-1,.L42,0,.L43-.L42,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_DMA_ADC_Configuration')
.L44:
	.dw	151
	.dh	3
	.dw	.L45
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L47,.L46
	.db	2
	.dw	.L22
	.db	3
	.db	'DMA_ADC_Configuration',0,1,246,1,6,1,1,1
	.dw	.L15,.L105,.L14
	.db	4
	.dw	.L15,.L105
	.db	5
	.db	'ADC_InitStructure',0,1,248,1,19
	.dw	.L106,.L107
	.db	5
	.db	'DMA_InitStructure',0,1,249,1,19
	.dw	.L108,.L109
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_DMA_ADC_Configuration')
.L45:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_DMA_ADC_Configuration')
.L46:
	.dw	.L238-.L237
.L237:
	.dh	3
	.dw	.L240-.L239
.L239:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L240:
	.db	5,6,7,0,5,2
	.dw	.L15
	.db	3,245,1,1,5,45,9
	.dh	.L137-.L15
	.db	3,6,1,5,25,9
	.dh	.L241-.L137
	.db	1,5,45,9
	.dh	.L242-.L241
	.db	1,5,14,9
	.dh	.L243-.L242
	.db	3,2,1,5,46,9
	.dh	.L244-.L243
	.db	3,1,1,5,44,9
	.dh	.L245-.L244
	.db	1,5,52,9
	.dh	.L246-.L245
	.db	3,1,1,5,31,9
	.dh	.L247-.L246
	.db	3,1,1,5,40,9
	.dh	.L248-.L247
	.db	3,127,1,5,38,9
	.dh	.L249-.L248
	.db	3,6,1,5,36,9
	.dh	.L250-.L249
	.db	1,5,37,9
	.dh	.L251-.L250
	.db	3,3,1,5,35,9
	.dh	.L252-.L251
	.db	1,5,46,9
	.dh	.L253-.L252
	.db	3,1,1,5,44,9
	.dh	.L254-.L253
	.db	1,5,42,9
	.dh	.L255-.L254
	.db	3,1,1,5,40,9
	.dh	.L256-.L255
	.db	1,5,36,9
	.dh	.L257-.L256
	.db	3,4,1,5,34,9
	.dh	.L258-.L257
	.db	1,5,29,9
	.dh	.L259-.L258
	.db	3,114,1,5,39,9
	.dh	.L260-.L259
	.db	3,7,1,5,30,9
	.dh	.L261-.L260
	.db	3,5,1,5,29,9
	.dh	.L262-.L261
	.db	3,3,1,5,28,9
	.dh	.L263-.L262
	.db	3,1,1,5,43,9
	.dh	.L264-.L263
	.db	3,3,1,5,32,9
	.dh	.L265-.L264
	.db	1,5,43,9
	.dh	.L266-.L265
	.db	1,5,26,9
	.dh	.L267-.L266
	.db	3,3,1,5,47,9
	.dh	.L268-.L267
	.db	3,3,1,5,26,9
	.dh	.L269-.L268
	.db	1,5,47,9
	.dh	.L270-.L269
	.db	1,5,19,9
	.dh	.L271-.L270
	.db	3,2,1,5,36,9
	.dh	.L272-.L271
	.db	3,1,1,5,46,9
	.dh	.L273-.L272
	.db	3,1,1,5,44,9
	.dh	.L274-.L273
	.db	1,5,35,9
	.dh	.L275-.L274
	.db	3,1,1,5,46,9
	.dh	.L276-.L275
	.db	3,1,1,5,41,9
	.dh	.L277-.L276
	.db	3,1,1,5,38,9
	.dh	.L278-.L277
	.db	3,1,1,5,12,9
	.dh	.L279-.L278
	.db	3,2,1,5,19,9
	.dh	.L280-.L279
	.db	1,5,51,9
	.dh	.L281-.L280
	.db	3,3,1,5,48,9
	.dh	.L282-.L281
	.db	1,5,51,9
	.dh	.L283-.L282
	.db	1,5,33,9
	.dh	.L284-.L283
	.db	1,5,51,9
	.dh	.L285-.L284
	.db	1,5,44,9
	.dh	.L286-.L285
	.db	3,3,1,5,20,9
	.dh	.L287-.L286
	.db	3,1,1,5,17,9
	.dh	.L288-.L287
	.db	3,3,1,5,33,9
	.dh	.L3-.L288
	.db	3,3,1,5,57,9
	.dh	.L289-.L3
	.db	1,5,1,9
	.dh	.L290-.L289
	.db	3,3,1,9
	.dh	.L49-.L290
	.db	0,1,1
.L238:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_DMA_ADC_Configuration')
.L47:
	.dw	-1,.L48,0,.L49-.L48,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_TIM3_Configuration')
.L50:
	.dw	178
	.dh	3
	.dw	.L51
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L53,.L52
	.db	2
	.dw	.L22
	.db	3
	.db	'TIM3_Configuration',0,1,223,2,6,1,1,1
	.dw	.L19,.L55,.L18
	.db	4
	.db	'PWM_period',0,1,223,2,36
	.dw	.L84,.L110
	.db	5
	.dw	.L19,.L55
	.db	6
	.db	'TIM_TimeBaseStructure',0,1,225,2,28
	.dw	.L103,.L111
	.db	6
	.db	'TIM_OCInitStructure',0,1,226,2,22
	.dw	.L112,.L113
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_TIM3_Configuration')
.L51:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,5,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,5,11,1,17,1,18,1,0,0,6,52
	.db	0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_TIM3_Configuration')
.L52:
	.dw	.L292-.L291
.L291:
	.dh	3
	.dw	.L294-.L293
.L293:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L294:
	.db	5,6,7,0,5,2
	.dw	.L19
	.db	3,222,2,1,5,47,9
	.dh	.L146-.L19
	.db	3,6,1,5,26,9
	.dh	.L295-.L146
	.db	1,5,47,9
	.dh	.L145-.L295
	.db	1,5,36,9
	.dh	.L296-.L145
	.db	3,8,1,5,41,9
	.dh	.L297-.L296
	.db	3,1,1,5,39,9
	.dh	.L147-.L297
	.db	1,5,43,9
	.dh	.L298-.L147
	.db	3,1,1,5,41,9
	.dh	.L299-.L298
	.db	3,1,1,5,20,9
	.dh	.L300-.L299
	.db	3,2,1,5,27,9
	.dh	.L301-.L300
	.db	1,5,36,9
	.dh	.L302-.L301
	.db	3,3,1,5,34,9
	.dh	.L303-.L302
	.db	1,5,41,9
	.dh	.L304-.L303
	.db	3,1,1,5,39,9
	.dh	.L305-.L304
	.db	1,5,33,9
	.dh	.L306-.L305
	.db	3,1,1,5,38,9
	.dh	.L307-.L306
	.db	3,1,1,5,22,9
	.dh	.L308-.L307
	.db	3,1,1,5,30,9
	.dh	.L309-.L308
	.db	3,2,1,9
	.dh	.L310-.L309
	.db	3,2,1,5,36,9
	.dh	.L311-.L310
	.db	3,3,1,5,20,9
	.dh	.L312-.L311
	.db	1,5,36,9
	.dh	.L313-.L312
	.db	1,5,1,9
	.dh	.L314-.L313
	.db	3,1,1,9
	.dh	.L55-.L314
	.db	0,1,1
.L292:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_TIM3_Configuration')
.L53:
	.dw	-1,.L54,0,.L55-.L54,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_DMA_TIM3_Configuration')
.L56:
	.dw	121
	.dh	3
	.dw	.L57
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L59,.L58
	.db	2
	.dw	.L22
	.db	3
	.db	'DMA_TIM3_Configuration',0,1,190,2,6,1,1,1
	.dw	.L17,.L114,.L16
	.db	4
	.dw	.L17,.L114
	.db	5
	.db	'DMA_InitStructure',0,1,192,2,19
	.dw	.L108,.L115
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_DMA_TIM3_Configuration')
.L57:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_DMA_TIM3_Configuration')
.L58:
	.dw	.L316-.L315
.L315:
	.dh	3
	.dw	.L318-.L317
.L317:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L318:
	.db	5,6,7,0,5,2
	.dw	.L17
	.db	3,189,2,1,5,14,9
	.dh	.L140-.L17
	.db	3,5,1,5,56,9
	.dh	.L319-.L140
	.db	3,1,1,5,44,9
	.dh	.L320-.L319
	.db	1,5,52,9
	.dh	.L321-.L320
	.db	3,1,1,5,37,9
	.dh	.L322-.L321
	.db	3,5,1,5,40,9
	.dh	.L323-.L322
	.db	3,123,1,5,31,9
	.dh	.L324-.L323
	.db	3,1,1,5,35,9
	.dh	.L325-.L324
	.db	3,4,1,5,46,9
	.dh	.L326-.L325
	.db	3,1,1,5,29,9
	.dh	.L327-.L326
	.db	3,123,1,5,38,9
	.dh	.L328-.L327
	.db	3,1,1,5,44,9
	.dh	.L329-.L328
	.db	3,4,1,5,42,9
	.dh	.L330-.L329
	.db	3,1,1,5,36,9
	.dh	.L331-.L330
	.db	3,123,1,5,41,9
	.dh	.L332-.L331
	.db	3,2,1,5,40,9
	.dh	.L333-.L332
	.db	3,3,1,5,36,9
	.dh	.L334-.L333
	.db	3,4,1,5,34,9
	.dh	.L335-.L334
	.db	1,5,39,9
	.dh	.L336-.L335
	.db	3,121,1,5,30,9
	.dh	.L337-.L336
	.db	3,5,1,5,29,9
	.dh	.L338-.L337
	.db	3,3,1,5,28,9
	.dh	.L339-.L338
	.db	3,1,1,5,26,9
	.dh	.L340-.L339
	.db	3,3,1,5,1,9
	.dh	.L341-.L340
	.db	3,1,1,9
	.dh	.L61-.L341
	.db	0,1,1
.L316:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_DMA_TIM3_Configuration')
.L59:
	.dw	-1,.L60,0,.L61-.L60,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_USART_Configuration')
.L62:
	.dw	158
	.dh	3
	.dw	.L63
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L65,.L64
	.db	2
	.dw	.L22
	.db	3
	.db	'USART_Configuration',0,1,141,3,6,1,1,1
	.dw	.L21,.L67,.L20
	.db	4
	.dw	.L21,.L67
	.db	5
	.db	'USART_InitStructure',0,1,143,3,21
	.dw	.L116,.L117
	.db	5
	.db	'USART_ClockInitStructure',0,1,144,3,26
	.dw	.L118,.L119
	.db	0,0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_USART_Configuration')
.L63:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,54
	.db	15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,1,17,1,18,1,0,0,5,52,0,3,8,58,15,59,15,57,15,73,16,2,6,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_USART_Configuration')
.L64:
	.dw	.L343-.L342
.L342:
	.dh	3
	.dw	.L345-.L344
.L344:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L345:
	.db	5,6,7,0,5,2
	.dw	.L21
	.db	3,140,3,1,5,49,9
	.dh	.L149-.L21
	.db	3,20,1,5,26,9
	.dh	.L346-.L149
	.db	1,5,49,9
	.dh	.L347-.L346
	.db	1,5,40,9
	.dh	.L348-.L347
	.db	3,2,1,5,38,9
	.dh	.L349-.L348
	.db	1,5,42,9
	.dh	.L350-.L349
	.db	3,1,1,5,40,9
	.dh	.L351-.L350
	.db	1,5,38,9
	.dh	.L352-.L351
	.db	3,1,1,5,36,9
	.dh	.L353-.L352
	.db	3,1,1,5,49,9
	.dh	.L354-.L353
	.db	3,1,1,5,50,9
	.dh	.L355-.L354
	.db	3,1,1,5,34,9
	.dh	.L356-.L355
	.db	1,5,40,9
	.dh	.L357-.L356
	.db	3,1,1,5,39,9
	.dh	.L358-.L357
	.db	3,1,1,5,41,9
	.dh	.L359-.L358
	.db	3,1,1,5,39,9
	.dh	.L360-.L359
	.db	1,5,42,9
	.dh	.L361-.L360
	.db	3,1,1,5,14,9
	.dh	.L362-.L361
	.db	3,2,1,5,23,9
	.dh	.L363-.L362
	.db	1,5,28,9
	.dh	.L364-.L363
	.db	3,2,1,5,21,9
	.dh	.L365-.L364
	.db	3,3,1,5,1,9
	.dh	.L366-.L365
	.db	3,1,1,9
	.dh	.L67-.L366
	.db	0,1,1
.L343:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_USART_Configuration')
.L65:
	.dw	-1,.L66,0,.L67-.L66,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_main')
.L68:
	.dw	74
	.dh	3
	.dw	.L69
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1
	.dw	.L71,.L70
	.db	2
	.dw	.L22
	.db	3
	.db	'main',0,1,71,5
	.dw	.L120
	.db	1,1,1
	.dw	.L7,.L73,.L6
	.db	4
	.dw	.L7,.L73
	.db	0,0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_main')
.L69:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,85,6,16,6,0,0,2,61,0,24,16,0,0,3,46,1,3,8,58,15,59,15,57,15,73
	.db	16,54,15,39,12,63,12,17,1,18,1,64,6,0,0,4,11,0,17,1,18,1,0,0,0
	.endsec	; End of section

	.section	.debug_line ,cluster('$group_main')
.L70:
	.dw	.L368-.L367
.L367:
	.dh	3
	.dw	.L370-.L369
.L369:
	.db	2,1,-4,9,10,0,1,1,1,1,0,0,0,1,0
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.db	0,0,0,0
.L370:
	.db	5,5,7,0,5,2
	.dw	.L7
	.db	3,198,0,1,5,13,9
	.dh	.L122-.L7
	.db	3,5,1,5,21,9
	.dh	.L371-.L122
	.db	3,3,1,9
	.dh	.L372-.L371
	.db	3,3,1,5,22,9
	.dh	.L373-.L372
	.db	3,4,1,5,24,9
	.dh	.L374-.L373
	.db	3,4,1,9
	.dh	.L375-.L374
	.db	3,3,1,5,23,9
	.dh	.L376-.L375
	.db	3,3,1,5,25,9
	.dh	.L377-.L376
	.db	3,3,1,5,23,9
	.dh	.L378-.L377
	.db	3,1,1,5,11,9
	.dh	.L379-.L378
	.db	3,2,1,5,17,9
	.dh	.L380-.L379
	.db	1,5,25,9
	.dh	.L381-.L380
	.db	3,4,1,5,11,9
	.dh	.L382-.L381
	.db	3,4,1,5,17,9
	.dh	.L383-.L382
	.db	1,5,10,9
	.dh	.L2-.L383
	.db	3,4,1,5,1,9
	.dh	.L73-.L2
	.db	3,4,0,1,1
.L368:
	.endsec	; End of section

	.section	.debug_ranges ,cluster('$group_main')
.L71:
	.dw	-1,.L72,0,.L73-.L72,0,0
	.endsec	; End of section

	.section	.debug_info ,cluster('$group_HSEStartUpStatus')
.L74:
	.dw	60
	.dh	3
	.dw	.L75
	.db	4,1
	.dw	.L151,.L152,.L153
	.db	12,1,2
	.dw	.L22
	.db	3
	.db	'HSEStartUpStatus',0,12,46,13
	.dw	.L121
	.db	1,5,3
	.dw	HSEStartUpStatus
	.db	0
	.endsec	; End of section

	.section	.debug_abbrev ,cluster('$group_HSEStartUpStatus')
.L75:
	.db	1,17,1,3,14,37,14,27,14,19,15,128,70,12,0,0,2,61,0,24,16,0,0,3,52,0,3,8,58,15,59,15,57,15,73,16,63,12
	.db	2,9,0,0,0
	.endsec	; End of section

	.section	.debug_str
.L152:
	.db	'TASKING VX-toolset for ARM Cortex: C compiler',0
.L153:
	.db	'C:\\Users\\hmidenen\\Desktop\\Sanity Check\\AN2668_FW_V3.0.0\\Project\\ADCOversampling-STM32L\\TriangularDitherMethod\\TASKING\\STM32L152-EVAL\\Debug\\',0
.L151:
	.db	'C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c',0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_DMA_ADC_Configuration')
.L107:
	.dw	-1,.L15,0,.L105-.L15
	.dh	3
	.db	145,168,127
	.dw	0,0
.L14:
	.dw	-1,.L15,0,.L136-.L15
	.dh	2
	.db	125,0
	.dw	.L136-.L15,.L137-.L15
	.dh	2
	.db	125,16
	.dw	.L137-.L15,.L138-.L15
	.dh	3
	.db	125,216,0
	.dw	.L138-.L15,.L105-.L15
	.dh	2
	.db	125,16
	.dw	.L105-.L15,.L105-.L15
	.dh	2
	.db	125,0
	.dw	0,0
.L109:
	.dw	-1,.L15,0,.L105-.L15
	.dh	2
	.db	145,68
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_DMA_TIM3_Configuration')
.L115:
	.dw	-1,.L17,0,.L114-.L17
	.dh	2
	.db	145,76
	.dw	0,0
.L16:
	.dw	-1,.L17,0,.L139-.L17
	.dh	2
	.db	125,0
	.dw	.L139-.L17,.L140-.L17
	.dh	2
	.db	125,8
	.dw	.L140-.L17,.L141-.L17
	.dh	2
	.db	125,52
	.dw	.L141-.L17,.L114-.L17
	.dh	2
	.db	125,8
	.dw	.L114-.L17,.L114-.L17
	.dh	2
	.db	125,0
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_GPIO_Configuration')
.L8:
	.dw	-1,.L9,0,.L123-.L9
	.dh	2
	.db	125,0
	.dw	.L123-.L9,.L124-.L9
	.dh	2
	.db	125,32
	.dw	.L124-.L9,.L125-.L9
	.dh	2
	.db	125,52
	.dw	.L125-.L9,.L31-.L9
	.dh	2
	.db	125,32
	.dw	.L31-.L9,.L31-.L9
	.dh	2
	.db	125,0
	.dw	0,0
.L77:
	.dw	-1,.L9,0,.L31-.L9
	.dh	2
	.db	145,76
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_NVIC_Configuration')
.L89:
	.dw	0,0
.L96:
	.dw	0,0
.L10:
	.dw	-1,.L11,0,.L126-.L11
	.dh	2
	.db	125,0
	.dw	.L126-.L11,.L37-.L11
	.dh	2
	.db	125,4
	.dw	.L37-.L11,.L37-.L11
	.dh	2
	.db	125,0
	.dw	0,0
.L82:
	.dw	0,0
.L91:
	.dw	0,0
.L85:
	.dw	-1,.L11,.L127-.L11,.L128-.L11
	.dh	1
	.db	80
	.dw	0,0
.L99:
	.dw	-1,.L11,.L129-.L11,.L130-.L11
	.dh	1
	.db	80
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_TIM2_Configuration')
.L102:
	.dw	-1,.L13,0,.L134-.L13
	.dh	1
	.db	80
	.dw	.L135-.L13,.L43-.L13
	.dh	1
	.db	84
	.dw	0,0
.L12:
	.dw	-1,.L13,0,.L131-.L13
	.dh	2
	.db	125,0
	.dw	.L131-.L13,.L132-.L13
	.dh	2
	.db	125,8
	.dw	.L132-.L13,.L133-.L13
	.dh	2
	.db	125,20
	.dw	.L133-.L13,.L43-.L13
	.dh	2
	.db	125,8
	.dw	.L43-.L13,.L43-.L13
	.dh	2
	.db	125,0
	.dw	0,0
.L104:
	.dw	-1,.L13,0,.L43-.L13
	.dh	2
	.db	145,108
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_TIM3_Configuration')
.L110:
	.dw	-1,.L19,0,.L145-.L19
	.dh	1
	.db	80
	.dw	.L146-.L19,.L147-.L19
	.dh	1
	.db	84
	.dw	0,0
.L18:
	.dw	-1,.L19,0,.L142-.L19
	.dh	2
	.db	125,0
	.dw	.L142-.L19,.L143-.L19
	.dh	2
	.db	125,16
	.dw	.L143-.L19,.L144-.L19
	.dh	2
	.db	125,40
	.dw	.L144-.L19,.L55-.L19
	.dh	2
	.db	125,16
	.dw	.L55-.L19,.L55-.L19
	.dh	2
	.db	125,0
	.dw	0,0
.L113:
	.dw	-1,.L19,0,.L55-.L19
	.dh	2
	.db	145,100
	.dw	0,0
.L111:
	.dw	-1,.L19,0,.L55-.L19
	.dh	2
	.db	145,88
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_USART_Configuration')
.L119:
	.dw	-1,.L21,0,.L67-.L21
	.dh	2
	.db	145,112
	.dw	0,0
.L20:
	.dw	-1,.L21,0,.L148-.L21
	.dh	2
	.db	125,0
	.dw	.L148-.L21,.L149-.L21
	.dh	2
	.db	125,8
	.dw	.L149-.L21,.L150-.L21
	.dh	2
	.db	125,32
	.dw	.L150-.L21,.L67-.L21
	.dh	2
	.db	125,8
	.dw	.L67-.L21,.L67-.L21
	.dh	2
	.db	125,0
	.dw	0,0
.L117:
	.dw	-1,.L21,0,.L67-.L21
	.dh	2
	.db	145,96
	.dw	0,0
	.endsec	; End of section

	.section	.debug_loc ,cluster('$group_main')
.L6:
	.dw	-1,.L7,0,.L122-.L7
	.dh	2
	.db	125,0
	.dw	.L122-.L7,.L73-.L7
	.dh	2
	.db	125,4
	.dw	0,0
	.endsec	; End of section

	.section	.debug_frame
.L384:
	.dw	64
	.dw	-1
	.db	3,0,2,2,14,12,13,0,8,4,8,5,8,6,8,7,8,8,8,9,8,10,8,11,8,13,8,14,8,15,8,128,1,8,136,2,8,137,2,8,138,2,8
	.db	139,2,8,140,2,8,141,2,8,142,2,8,143,2,0,0,0
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_main')
	.dw	28
	.dw	.L384,.L7,.L73-.L7
	.db	4
	.dw	(.L122-.L7)/2
	.db	19,2,22,13,3,19,125,4,17,14,126
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_GPIO_Configuration')
	.dw	84
	.dw	.L384,.L9,.L31-.L9
	.db	4
	.dw	(.L123-.L9)/2
	.db	19,16,22,13,3,19,125,32,17,14,126,17,10,124,17,9,122,17,8,120,17,7,118,17,6,116,17,5,114,17,4,112,4
	.dw	(.L124-.L123)/2
	.db	19,26,22,13,3,19,125,52,4
	.dw	(.L125-.L124)/2
	.db	19,16,22,13,3,19,125,32,4
	.dw	(.L31-.L125)/2
	.db	19,0,8,13
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_NVIC_Configuration')
	.dw	40
	.dw	.L384,.L11,.L37-.L11
	.db	4
	.dw	(.L126-.L11)/2
	.db	19,2,22,13,3,19,125,4,17,14,126,4
	.dw	(.L37-.L126)/2
	.db	19,0,8,13,0,0,0
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_TIM2_Configuration')
	.dw	68
	.dw	.L384,.L13,.L43-.L13
	.db	4
	.dw	(.L131-.L13)/2
	.db	19,4,22,13,3,19,125,8,17,14,126,17,4,124,4
	.dw	(.L132-.L131)/2
	.db	19,10,22,13,3,19,125,20,4
	.dw	(.L133-.L132)/2
	.db	19,4,22,13,3,19,125,8,4
	.dw	(.L43-.L133)/2
	.db	19,0,8,13,0,0
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_DMA_ADC_Configuration')
	.dw	76
	.dw	.L384,.L15,.L105-.L15
	.db	4
	.dw	(.L136-.L15)/2
	.db	19,8,22,13,3,19,125,16,17,14,126,17,6,124,17,5,122,17,4,120,4
	.dw	(.L137-.L136)/2
	.db	19,44,22,13,4,19,125,216,0,4
	.dw	(.L138-.L137)/2
	.db	19,8,22,13,3,19,125,16,4
	.dw	(.L105-.L138)/2
	.db	19,0,8,13,0,0,0
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_DMA_TIM3_Configuration')
	.dw	68
	.dw	.L384,.L17,.L114-.L17
	.db	4
	.dw	(.L139-.L17)/2
	.db	19,4,22,13,3,19,125,8,17,14,126,17,4,124,4
	.dw	(.L140-.L139)/2
	.db	19,26,22,13,3,19,125,52,4
	.dw	(.L141-.L140)/2
	.db	19,4,22,13,3,19,125,8,4
	.dw	(.L114-.L141)/2
	.db	19,0,8,13,0,0
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_TIM3_Configuration')
	.dw	72
	.dw	.L384,.L19,.L55-.L19
	.db	4
	.dw	(.L142-.L19)/2
	.db	19,8,22,13,3,19,125,16,17,14,126,17,6,124,17,5,122,17,4,120,4
	.dw	(.L143-.L142)/2
	.db	19,20,22,13,3,19,125,40,4
	.dw	(.L144-.L143)/2
	.db	19,8,22,13,3,19,125,16,4
	.dw	(.L55-.L144)/2
	.db	19,0,8,13
	.endsec	; End of section

	.section	.debug_frame ,cluster('$group_USART_Configuration')
	.dw	68
	.dw	.L384,.L21,.L67-.L21
	.db	4
	.dw	(.L148-.L21)/2
	.db	19,4,22,13,3,19,125,8,17,14,126,17,4,124,4
	.dw	(.L149-.L148)/2
	.db	19,16,22,13,3,19,125,32,4
	.dw	(.L150-.L149)/2
	.db	19,4,22,13,3,19,125,8,4
	.dw	(.L67-.L150)/2
	.db	19,0,8,13,0,0
	.endsec	; End of section


; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   437  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   438  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   439  #ifdef  USE_FULL_ASSERT
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   440  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   441  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   442  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   443    * @brief  Reports the name of the source file and the source line number
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   444    *   where the assert error has occurred.
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   445    * @param file: pointer to the source file name
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   446    * @param line: assert error line source number
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   447    * @retval : None
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   448    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   449  void assert_failed(uint8_t* file, uint32_t line)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   450  {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   451    /* User can add his own implementation to report the file name and line number,
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   452       ex: printf("Wrong parameters value: file %s on line %d\r\n", file, line) */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   453  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   454    /* Infinite loop */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   455    while (1)
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   456    {
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   457    }
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   458  }
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   459  #endif
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   460  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   461  /**
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   462    * @}
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   463    */
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   464  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   465  
; C:/Users/hmidenen/Desktop/Sanity Check/AN2668_FW_V3.0.0/Project/ADCOversampling-STM32L/TriangularDitherMethod/src/main.c	   466  /******************* (C) COPYRIGHT 2009 STMicroelectronics *****END OF FILE****/

	; Module end
	.end
