#ifndef _HW_IFPLL_H_
#define _HW_IFPLL_H_

#define IO_IFPLL_BASE (IO_VIRT + 0x60000)
#define IO_MEMPLL_BASE (IO_VIRT + 0x58000)

//Page TABLE
#define REG_IFPGA_CFG0 (IO_IFPLL_BASE + 0x1500)
    #define FLD_RG_IFIBIAS Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_IFPGA_TESTE Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_PGATOSIF_EN Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_PGAVOCMSEL Fld(2,4,AC_MSKB0)//[5:4]
    #define FLD_RG_PGAVOCM_EN Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_PGAVOCM_PWD Fld(1,2,AC_MSKB0)//[2:2]
    #define FLD_RG_PGA_PWD Fld(1,1,AC_MSKB0)//[1:1]
    #define FLD_RG_PGAVIOPEN_EN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_IFPGA_CFG1 (IO_IFPLL_BASE + 0x1504)
    #define FLD_RG_IFTQI_MON Fld(8,24,AC_FULLB3)//[31:24]
    #define FLD_RG_IFTESTP_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_IFTESTN_EN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_IFTESTI Fld(2,20,AC_MSKB2)//[21:20]
    #define FLD_RG_IFTESTBUF_PWD Fld(1,19,AC_MSKB2)//[19:19]
    #define FLD_RG_IFBG_PWD Fld(1,18,AC_MSKB2)//[18:18]
    #define FLD_RG_IFPGASHORT Fld(1,17,AC_MSKB2)//[17:17]
    #define FLD_RG_IFPGA_ABIST_EN Fld(1,16,AC_MSKB2)//[16:16]
    #define FLD_RG_340U_IFPGA Fld(2,14,AC_MSKB1)//[15:14]
    #define FLD_RG_90U_IFPGA Fld(2,12,AC_MSKB1)//[13:12]
    #define FLD_RG_40U_IFPGA Fld(3,9,AC_MSKB1)//[11:9]
    #define FLD_RG_IFPGAGMSEL Fld(1,8,AC_MSKB1)//[8:8]
    #define FLD_RG_20U_IFVCO Fld(2,6,AC_MSKB0)//[7:6]
    #define FLD_RG_20U_IFTH Fld(2,4,AC_MSKB0)//[5:4]
    #define FLD_RG_10U_IFV2V Fld(2,2,AC_MSKB0)//[3:2]
    #define FLD_RG_5U_IFPGABIST Fld(2,0,AC_MSKB0)//[1:0]
#define REG_IFPGA_CFG2 (IO_IFPLL_BASE + 0x1508)
    #define FLD_RG_IFPGAREV Fld(8,24,AC_FULLB3)//[31:24]    
#define REG_IFPLL_CFG0 (IO_IFPLL_BASE + 0x1600)
    #define FLD_RG_ULJPLL_PWD Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_ULJPLL_FBDIV Fld(7,24,AC_MSKB3)//[30:24]
    #define FLD_RG_ULJPLL_POSDIV Fld(2,22,AC_MSKB2)//[23:22]
    #define FLD_RG_ULJPLL_CKCTRL Fld(2,20,AC_MSKB2)//[21:20]
    #define FLD_RG_ULJPLL_FBSEL Fld(2,18,AC_MSKB2)//[19:18]
    #define FLD_RG_ULJPLL_BPC Fld(2,16,AC_MSKB2)//[17:16]
    #define FLD_RG_ULJPLL_BPA Fld(5,11,AC_MSKB1)//[15:11]
    #define FLD_RG_ULJPLL_BPB Fld(3,8,AC_MSKB1)//[10:8]
    #define FLD_RG_ULJPLL_FPEN Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_ULJPLL_BAND Fld(6,1,AC_MSKB0)//[6:1]
    #define FLD_RG_ULJPLL_ACCEN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_IFPLL_CFG1 (IO_IFPLL_BASE + 0x1604)
    #define FLD_RG_ULJPLL_BR Fld(3,29,AC_MSKB3)//[31:29]
    #define FLD_RG_ULJPLL_BI Fld(4,25,AC_MSKB3)//[28:25]
    #define FLD_RG_ULJPLL_AUTOK_VCO Fld(1,24,AC_MSKB3)//[24:24]
    #define FLD_RG_ULJPLL_AUTOK_LOAD Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_ULJPLL_BC Fld(5,18,AC_MSKB2)//[22:18]
    #define FLD_RG_ULJPLL_KVSEL Fld(1,17,AC_MSKB2)//[17:17]
    #define FLD_RG_ULJPLL_LOAD_RSTB Fld(1,16,AC_MSKB2)//[16:16]
    #define FLD_RG_ULJPLL_TCADJ Fld(6,10,AC_MSKB1)//[15:10]
    #define FLD_RG_ULJPLL_BYPASS Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_ULJPLL_RLEN Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_ULJPLL_RLPOL Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_ULJPLL_MONEN Fld(1,5,AC_MSKB0)//[5:5]
    #define FLD_RG_ULJPLL_MONCKEN Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_ULJPLL_DIV3_RSTB Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_EXSEL Fld(1,2,AC_MSKB0)//[2:2]
    #define FLD_RG_PXSEL Fld(1,1,AC_MSKB0)//[1:1]
    #define FLD_RG_TSTCKEN Fld(1,0,AC_MSKB0)//[0:0]
#define REG_IFPLL_CFG2 (IO_IFPLL_BASE + 0x1608)
    #define FLD_RG_CLKEN Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_DCKEN Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RG_CVBSCKEN Fld(1,29,AC_MSKB3)//[29:29]
    #define FLD_RG_PWMCKEN Fld(1,28,AC_MSKB3)//[28:28]
    #define FLD_RG_XTALEN1 Fld(1,27,AC_MSKB3)//[27:27]
    #define FLD_RG_XTALEN2 Fld(1,26,AC_MSKB3)//[26:26]
    #define FLD_RG_ULJPLL_RESERVE Fld(10,16,AC_MSKW32)//[25:16]
#define RGS_IFPLL_CFG0 (IO_IFPLL_BASE + 0x160C)
    #define FLD_RGS_ULJPLL_VCOCAL_CPLT Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RGS_ULJPLL_VCOCAL_FAIL Fld(1,30,AC_MSKB3)//[30:30]
    #define FLD_RGS_ULJPLL_VCOCAL_STATE Fld(7,23,AC_MSKW32)//[29:23]

//Page IO_DDRPHY_1
#define REG_MEMPLL0 (IO_MEMPLL_BASE + 0x290)
    #define FLD_RG_MEMPLL_PWD Fld(1,31,AC_MSKB3)//[31:31]
    #define FLD_RG_MEMPLL_FBDIV Fld(7,24,AC_MSKB3)//[30:24]
    #define FLD_RG_MEMPLL_PREDIV Fld(2,22,AC_MSKB2)//[23:22]
    #define FLD_RG_MEMPLL_POSDIV Fld(2,20,AC_MSKB2)//[21:20]
    #define FLD_RG_MEMPLL_CKCTRL Fld(2,18,AC_MSKB2)//[19:18]
    #define FLD_RG_MEMPLL_FBSEL Fld(2,16,AC_MSKB2)//[17:16]
    #define FLD_RG_MEMPLL_DIVEN Fld(3,13,AC_MSKB1)//[15:13]
    #define FLD_RG_MEMPLL_BP Fld(1,12,AC_MSKB1)//[12:12]
    #define FLD_RG_MEMPLL_BR Fld(1,11,AC_MSKB1)//[11:11]
    #define FLD_RG_MEMPLL_HF Fld(1,10,AC_MSKB1)//[10:10]
    #define FLD_RG_MEMPLL_LF Fld(1,9,AC_MSKB1)//[9:9]
    #define FLD_RG_MEMPLL_FPEN Fld(1,8,AC_MSKB1)//[8:8]
    #define FLD_RG_MEMPLL_MONEN Fld(1,7,AC_MSKB0)//[7:7]
    #define FLD_RG_MEMPLL_ACCEN Fld(1,6,AC_MSKB0)//[6:6]
    #define FLD_RG_MEMPLL_BIAS_RST Fld(1,5,AC_MSKB0)//[5:5]
    #define FLD_RG_MEMPLL_BIAS_PWD Fld(1,4,AC_MSKB0)//[4:4]
    #define FLD_RG_BRCKRX_PD Fld(1,3,AC_MSKB0)//[3:3]
    #define FLD_RG_MEMPLL_BRCKMON_PD Fld(1,2,AC_MSKB0)//[2:2]
    #define FLD_RG_MEMPLL_VODEN Fld(1,1,AC_MSKB0)//[1:1]
    #define FLD_RG_MEMPLL_SEL_CK Fld(1,0,AC_MSKB0)//[0:0]
#define REG_MEMPLL1 (IO_MEMPLL_BASE + 0x294)
    #define FLD_RG_MEMPLL_MONSEL Fld(4,28,AC_MSKB3)//[31:28]
    #define FLD_RG_MEMPLL_BRCKMON_AMPADJ Fld(3,25,AC_MSKB3)//[27:25]
    #define FLD_RG_MEMPLL_MONCKEN Fld(1,24,AC_MSKB3)//[24:24]
    #define FLD_RG_MEMPLL_DDS_CK_EN Fld(1,23,AC_MSKB2)//[23:23]
    #define FLD_RG_MEMPLL_FMEN Fld(1,22,AC_MSKB2)//[22:22]
    #define FLD_RG_MEMPLL_REFCK_SEL Fld(2,20,AC_MSKB2)//[21:20]
    #define FLD_RG_MEMPLL_M4PDIV Fld(2,18,AC_MSKB2)//[19:18]
    #define FLD_RG_MEMPLL_V11EN Fld(1,17,AC_MSKB2)//[17:17]
    #define FLD_RG_MEMPLL_D2S_SEL Fld(1,16,AC_MSKB2)//[16:16]
    #define FLD_RG_MEMPLL_RESERVE Fld(6,10,AC_MSKB1)//[15:10]
    #define FLD_RG_MEMPLL_MON Fld(2,8,AC_MSKB1)//[9:8]
    #define FLD_RG_MEMPLL_D2S Fld(8,0,AC_FULLB0)//[7:0]
#define REG_MEMPLL2 (IO_MEMPLL_BASE + 0x298)
    #define FLD_RG_MEMPLL_DMSUS Fld(1,31,AC_MSKB3)//[31:31]
    
#endif /* _HW_IFPLL_H_ */
