# This is the hw.tcl file for 'steeringGen/DUT'
# Generated by Altera DSP Builder Advanced

package require -exact qsys 12.0

# module steeringGen_DUT
set_module_property NAME steeringGen_DUT
set_module_property VERSION 1.0
set_module_property INTERNAL false
set_module_property GROUP "Altera DSP Builder Advanced"
set_module_property DISPLAY_NAME DUT
set_module_property EDITABLE false

# filesets
add_fileset DSPBA_QUARTUS_SYNTH QUARTUS_SYNTH quartus_synth_callback
set_fileset_property DSPBA_QUARTUS_SYNTH TOP_LEVEL steeringGen_DUT

add_fileset DSPBA_SIM_VERILOG SIM_VERILOG sim_verilog_callback
set_fileset_property DSPBA_SIM_VERILOG TOP_LEVEL steeringGen_DUT

add_fileset DSPBA_SIM_VHDL SIM_VHDL sim_vhdl_callback
set_fileset_property DSPBA_SIM_VHDL TOP_LEVEL steeringGen_DUT

proc quartus_synth_callback {entity_name} {
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library.vhd"
    add_fileset_file steeringGen_safe_path_flat.vhd VHDL PATH steeringGen_safe_path_flat.vhd
    add_fileset_file steeringGen_DUT.vhd VHDL PATH steeringGen_DUT.vhd
    add_fileset_file SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd VHDL PATH SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd
}

proc sim_verilog_callback {entity_name} {
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library.vhd"
    add_fileset_file steeringGen_safe_path_flat.vhd VHDL PATH steeringGen_safe_path_flat.vhd
    add_fileset_file steeringGen_DUT.vhd VHDL PATH steeringGen_DUT.vhd
    add_fileset_file SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd VHDL PATH SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd
}

proc sim_vhdl_callback {entity_name} {
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/hcc_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/hcc_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/math_implementation.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/math_implementation.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/fpc/fpc_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/fpc/fpc_library.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library_package.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library_package.vhd"
    add_fileset_file "dspba/Libraries/vhdl/base/dspba_library.vhd" VHDL PATH "$::env(QUARTUS_ROOTDIR)/dspba/Libraries/vhdl/base/dspba_library.vhd"
    add_fileset_file steeringGen_safe_path_flat.vhd VHDL PATH steeringGen_safe_path_flat.vhd
    add_fileset_file steeringGen_DUT.vhd VHDL PATH steeringGen_DUT.vhd
    add_fileset_file SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd VHDL PATH SteeringVecGen/steeringGen_DUT_SteeringVecGen.vhd
}


# connection point clock
add_interface clock clock end
set_interface_property clock ENABLED true
add_interface_port clock clk clk Input 1
add_interface_port clock areset reset Input 1

# +-----------------------------------
# | interface exp
# | 
add_interface exp conduit end
set_interface_property exp ENABLED true
add_interface_port exp azang_s export Input 32
add_interface_port exp chan_s export Input 8
add_interface_port exp dp_s export Input 32
add_interface_port exp elang_s export Input 32
add_interface_port exp en_s export Input 1
set_port_property en_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp go_s export Input 1
set_port_property go_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp prf_s export Input 32
add_interface_port exp qc_s export Output 8
add_interface_port exp qdone_s export Output 1
set_port_property qdone_s VHDL_TYPE STD_LOGIC_VECTOR
add_interface_port exp qm_re export Output 32
add_interface_port exp qm_im export Output 32
add_interface_port exp qv_s export Output 1
set_port_property qv_s VHDL_TYPE STD_LOGIC_VECTOR
