
*** Running vivado
    with args -log Global_Average_Layer.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source Global_Average_Layer.tcl -notrace


****** Vivado v2018.3.1 (64-bit)
  **** SW Build 2489853 on Tue Mar 26 04:18:30 MDT 2019
  **** IP Build 2486929 on Tue Mar 26 06:44:21 MDT 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source Global_Average_Layer.tcl -notrace
Command: link_design -top Global_Average_Layer -part xc7a100tcsg324-1
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Project 1-454] Reading design checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/sources_1/ip/Mult_Add_Global_Average/Mult_Add_Global_Average.dcp' for cell 'mult'
INFO: [Netlist 29-17] Analyzing 11 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2018.3.1
INFO: [Device 21-403] Loading part xc7a100tcsg324-1
INFO: [Project 1-570] Preparing netlist for logic optimization
Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
Finished Parsing XDC File [/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.srcs/constrs_1/new/main.xdc]
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1647.660 ; gain = 0.000 ; free physical = 11121 ; free virtual = 23924
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

8 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
link_design completed successfully
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.94 ; elapsed = 00:00:00.87 . Memory (MB): peak = 1696.676 ; gain = 49.016 ; free physical = 11108 ; free virtual = 23910

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1c5f9a2ef

Time (s): cpu = 00:00:05 ; elapsed = 00:00:05 . Memory (MB): peak = 2082.176 ; gain = 385.500 ; free physical = 10888 ; free virtual = 23516

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 1c5f9a2ef

Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10829 ; free virtual = 23456
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 1f8e7e957

Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.01 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10829 ; free virtual = 23456
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: 1c45e31c7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10829 ; free virtual = 23456
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 4 BUFG optimization
Phase 4 BUFG optimization | Checksum: 1c45e31c7

Time (s): cpu = 00:00:00.04 ; elapsed = 00:00:00.04 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10829 ; free virtual = 23456
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 5 Shift Register Optimization
Phase 5 Shift Register Optimization | Checksum: 13d8c4621

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23456
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 6 Post Processing Netlist
Phase 6 Post Processing Netlist | Checksum: 13d8c4621

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23456
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------



Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23456
Ending Logic Optimization Task | Checksum: 13d8c4621

Time (s): cpu = 00:00:00.08 ; elapsed = 00:00:00.08 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23456

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 13d8c4621

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23455

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 13d8c4621

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23455

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23455
Ending Netlist Obfuscation Task | Checksum: 13d8c4621

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23455
INFO: [Common 17-83] Releasing license: Implementation
24 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 2160.176 ; gain = 512.516 ; free physical = 10828 ; free virtual = 23455
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2160.176 ; gain = 0.000 ; free physical = 10828 ; free virtual = 23455
INFO: [Timing 38-480] Writing timing data to binary archive.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.191 ; gain = 0.000 ; free physical = 10823 ; free virtual = 23451
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_opt.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Global_Average_Layer_drc_opted.rpt -pb Global_Average_Layer_drc_opted.pb -rpx Global_Average_Layer_drc_opted.rpx
Command: report_drc -file Global_Average_Layer_drc_opted.rpt -pb Global_Average_Layer_drc_opted.pb -rpx Global_Average_Layer_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_drc_opted.rpt.
report_drc completed successfully
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.191 ; gain = 0.000 ; free physical = 10818 ; free virtual = 23445
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 651ee531

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.03 . Memory (MB): peak = 2192.191 ; gain = 0.000 ; free physical = 10818 ; free virtual = 23445
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2192.191 ; gain = 0.000 ; free physical = 10818 ; free virtual = 23445

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
INFO: [Timing 38-35] Done setting XDC timing constraints.
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 13455b355

Time (s): cpu = 00:00:00.73 ; elapsed = 00:00:00.41 . Memory (MB): peak = 2197.191 ; gain = 5.000 ; free physical = 10811 ; free virtual = 23439

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1b9e23ba2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.45 . Memory (MB): peak = 2204.824 ; gain = 12.633 ; free physical = 10813 ; free virtual = 23440

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1b9e23ba2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2204.824 ; gain = 12.633 ; free physical = 10813 ; free virtual = 23440
Phase 1 Placer Initialization | Checksum: 1b9e23ba2

Time (s): cpu = 00:00:00.79 ; elapsed = 00:00:00.46 . Memory (MB): peak = 2204.824 ; gain = 12.633 ; free physical = 10813 ; free virtual = 23440

Phase 2 Global Placement

Phase 2.1 Floorplanning
Phase 2.1 Floorplanning | Checksum: 146a169fd

Time (s): cpu = 00:00:00.82 ; elapsed = 00:00:00.47 . Memory (MB): peak = 2204.824 ; gain = 12.633 ; free physical = 10812 ; free virtual = 23439

Phase 2.2 Physical Synthesis In Placer
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for HD net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10800 ; free virtual = 23428

Summary of Physical Synthesis Optimizations
============================================


----------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                  |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
----------------------------------------------------------------------------------------------------------------------------------------
|  Very High Fanout              |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                  |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                 |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  HD Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                         |            0  |              0  |                     0  |           0  |           2  |  00:00:00  |
----------------------------------------------------------------------------------------------------------------------------------------


Phase 2.2 Physical Synthesis In Placer | Checksum: 1b13a460a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.78 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10800 ; free virtual = 23428
Phase 2 Global Placement | Checksum: 1d6bb2323

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.82 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10801 ; free virtual = 23428

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 1d6bb2323

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.83 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10801 ; free virtual = 23428

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 1abc16c97

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10801 ; free virtual = 23428

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 1640adf65

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10801 ; free virtual = 23428

Phase 3.4 Pipeline Register Optimization
Phase 3.4 Pipeline Register Optimization | Checksum: 10e55fd32

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.85 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10801 ; free virtual = 23428

Phase 3.5 Small Shape Detail Placement
Phase 3.5 Small Shape Detail Placement | Checksum: 26fbde6ef

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.98 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10798 ; free virtual = 23425

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 25f0603e8

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10798 ; free virtual = 23425

Phase 3.7 Pipeline Register Optimization
Phase 3.7 Pipeline Register Optimization | Checksum: 1c8b0e1f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10798 ; free virtual = 23425
Phase 3 Detail Placement | Checksum: 1c8b0e1f7

Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.99 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10798 ; free virtual = 23425

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 219cd167d

Phase 4.1.1.1 BUFG Insertion
INFO: [Place 46-46] BUFG insertion identified 0 candidate nets, 0 success, 0 bufg driver replicated, 0 skipped for placement/routing, 0 skipped for timing, 0 skipped for netlist change reason
Phase 4.1.1.1 BUFG Insertion | Checksum: 219cd167d

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10788 ; free virtual = 23416
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.303. For the most accurate timing information please run report_timing.
Phase 4.1.1 Post Placement Optimization | Checksum: 2116c9f60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10788 ; free virtual = 23416
Phase 4.1 Post Commit Optimization | Checksum: 2116c9f60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10788 ; free virtual = 23416

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 2116c9f60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10790 ; free virtual = 23418

Phase 4.3 Placer Reporting
Phase 4.3 Placer Reporting | Checksum: 2116c9f60

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10790 ; free virtual = 23418

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10790 ; free virtual = 23418
Phase 4.4 Final Placement Cleanup | Checksum: 20d74d175

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10790 ; free virtual = 23418
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 20d74d175

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10790 ; free virtual = 23418
Ending Placer Task | Checksum: 11e3971f9

Time (s): cpu = 00:00:02 ; elapsed = 00:00:01 . Memory (MB): peak = 2220.832 ; gain = 28.641 ; free physical = 10800 ; free virtual = 23427
INFO: [Common 17-83] Releasing license: Implementation
51 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10800 ; free virtual = 23427
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10797 ; free virtual = 23425
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10797 ; free virtual = 23425
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_placed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_io -file Global_Average_Layer_io_placed.rpt
report_io: Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.09 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10794 ; free virtual = 23421
INFO: [runtcl-4] Executing : report_utilization -file Global_Average_Layer_utilization_placed.rpt -pb Global_Average_Layer_utilization_placed.pb
INFO: [runtcl-4] Executing : report_control_sets -verbose -file Global_Average_Layer_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.05 . Memory (MB): peak = 2220.832 ; gain = 0.000 ; free physical = 10802 ; free virtual = 23429
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xc7a100t'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7a100t'
Running DRC as a precondition to command route_design
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs
Checksum: PlaceDB: b829ac41 ConstDB: 0 ShapeSum: 660fc5b8 RouteDB: 0

Phase 1 Build RT Design
Phase 1 Build RT Design | Checksum: 17bf96147

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2354.465 ; gain = 133.633 ; free physical = 10569 ; free virtual = 23215
Post Restoration Checksum: NetGraph: 9ade521d NumContArr: e11b0f2a Constraints: 0 Timing: 0

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 17bf96147

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2354.465 ; gain = 133.633 ; free physical = 10564 ; free virtual = 23209

Phase 2.2 Fix Topology Constraints
Phase 2.2 Fix Topology Constraints | Checksum: 17bf96147

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.461 ; gain = 147.629 ; free physical = 10548 ; free virtual = 23193

Phase 2.3 Pre Route Cleanup
Phase 2.3 Pre Route Cleanup | Checksum: 17bf96147

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2368.461 ; gain = 147.629 ; free physical = 10548 ; free virtual = 23193
 Number of Nodes with overlaps = 0

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 201dc5f6e

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2378.734 ; gain = 157.902 ; free physical = 10527 ; free virtual = 23173
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.298  | TNS=0.000  | WHS=-0.174 | THS=-6.800 |

Phase 2 Router Initialization | Checksum: 225d8b9af

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2378.734 ; gain = 157.902 ; free physical = 10526 ; free virtual = 23172

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: e2e17d87

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23173

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0
 Number of Nodes with overlaps = 16
 Number of Nodes with overlaps = 10
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.110  | TNS=0.000  | WHS=N/A    | THS=N/A    |

Phase 4.1 Global Iteration 0 | Checksum: 164f5bfcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172
Phase 4 Rip-up And Reroute | Checksum: 164f5bfcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172

Phase 5 Delay and Skew Optimization

Phase 5.1 Delay CleanUp
Phase 5.1 Delay CleanUp | Checksum: 164f5bfcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172

Phase 5.2 Clock Skew Optimization
Phase 5.2 Clock Skew Optimization | Checksum: 164f5bfcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172
Phase 5 Delay and Skew Optimization | Checksum: 164f5bfcf

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172

Phase 6 Post Hold Fix

Phase 6.1 Hold Fix Iter

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 161f823e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.205  | TNS=0.000  | WHS=0.129  | THS=0.000  |

Phase 6.1 Hold Fix Iter | Checksum: 161f823e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172
Phase 6 Post Hold Fix | Checksum: 161f823e9

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172

Phase 7 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.0400836 %
  Global Horizontal Routing Utilization  = 0.0422705 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 7 Route finalize | Checksum: 231f9436f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10527 ; free virtual = 23172

Phase 8 Verifying routed nets

 Verification completed successfully
Phase 8 Verifying routed nets | Checksum: 231f9436f

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10526 ; free virtual = 23172

Phase 9 Depositing Routes
Phase 9 Depositing Routes | Checksum: 2bd4b4f9a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10526 ; free virtual = 23172

Phase 10 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.205  | TNS=0.000  | WHS=0.129  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 10 Post Router Timing | Checksum: 2bd4b4f9a

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10526 ; free virtual = 23172
INFO: [Route 35-16] Router Completed Successfully

Time (s): cpu = 00:00:19 ; elapsed = 00:00:16 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10543 ; free virtual = 23189

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
68 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:20 ; elapsed = 00:00:17 . Memory (MB): peak = 2382.582 ; gain = 161.750 ; free physical = 10543 ; free virtual = 23189
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.582 ; gain = 0.000 ; free physical = 10545 ; free virtual = 23191
INFO: [Timing 38-480] Writing timing data to binary archive.
Writing placer database...
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.02 . Memory (MB): peak = 2382.582 ; gain = 0.000 ; free physical = 10539 ; free virtual = 23186
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2382.582 ; gain = 0.000 ; free physical = 10538 ; free virtual = 23185
INFO: [Common 17-1381] The checkpoint '/home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_routed.dcp' has been generated.
INFO: [runtcl-4] Executing : report_drc -file Global_Average_Layer_drc_routed.rpt -pb Global_Average_Layer_drc_routed.pb -rpx Global_Average_Layer_drc_routed.rpx
Command: report_drc -file Global_Average_Layer_drc_routed.rpt -pb Global_Average_Layer_drc_routed.pb -rpx Global_Average_Layer_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 4 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_drc_routed.rpt.
report_drc completed successfully
INFO: [runtcl-4] Executing : report_methodology -file Global_Average_Layer_methodology_drc_routed.rpt -pb Global_Average_Layer_methodology_drc_routed.pb -rpx Global_Average_Layer_methodology_drc_routed.rpx
Command: report_methodology -file Global_Average_Layer_methodology_drc_routed.rpt -pb Global_Average_Layer_methodology_drc_routed.pb -rpx Global_Average_Layer_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [DRC 23-133] Running Methodology with 4 threads
INFO: [Coretcl 2-1520] The results of Report Methodology are in file /home/andrew/infernet/accelerator/MNIST_Solver/MNIST_Solver.runs/impl_1/Global_Average_Layer_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [runtcl-4] Executing : report_power -file Global_Average_Layer_power_routed.rpt -pb Global_Average_Layer_power_summary_routed.pb -rpx Global_Average_Layer_power_routed.rpx
Command: report_power -file Global_Average_Layer_power_routed.rpt -pb Global_Average_Layer_power_summary_routed.pb -rpx Global_Average_Layer_power_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
80 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [runtcl-4] Executing : report_route_status -file Global_Average_Layer_route_status.rpt -pb Global_Average_Layer_route_status.pb
INFO: [runtcl-4] Executing : report_timing_summary -max_paths 10 -file Global_Average_Layer_timing_summary_routed.rpt -pb Global_Average_Layer_timing_summary_routed.pb -rpx Global_Average_Layer_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [runtcl-4] Executing : report_incremental_reuse -file Global_Average_Layer_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [runtcl-4] Executing : report_clock_utilization -file Global_Average_Layer_clock_utilization_routed.rpt
INFO: [runtcl-4] Executing : report_bus_skew -warn_on_violation -file Global_Average_Layer_bus_skew_routed.rpt -pb Global_Average_Layer_bus_skew_routed.pb -rpx Global_Average_Layer_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 4 CPUs
INFO: [Common 17-206] Exiting Vivado at Wed Mar 24 14:20:48 2021...
