# Changelog

## [rev.1] 2020-04-11

* Move SPI SCLK pin from PB3 to PA5, so that TRACESWO can go on PB3.
* Add BOOT0 strapping resistor.
* Bump revision resistors.
* Fixed pull-up, should be on MDIO not MDC
* PHY_~RST~ should be pulled high
