---
layout: default
title: Appendix F1_07ã€€CFETãƒ¢ãƒ‡ãƒ«å®Ÿç¿’
---

---

# ğŸ§ª Appendix F1_07ã€€CFETãƒ¢ãƒ‡ãƒ«å®Ÿç¿’  
**Appendix F1_07: CFET Modeling Practice**

---

## ğŸ”° æ¦‚è¦ / *Overview*
æœ¬è£œè¶³ã§ã¯ã€**CFETæ§‹é€ ï¼ˆStacked n/pMOSï¼‰** ã«å¯¾å¿œã™ã‚‹**ä»®æƒ³çš„ãªã‚³ãƒ³ãƒ‘ã‚¯ãƒˆãƒ¢ãƒ‡ãƒ«**ã®å®Ÿç¿’ä¾‹ã‚’æç¤ºã—ã¾ã™ã€‚  
BSIM-CMG ã‚’æ‹¡å¼µã™ã‚‹å½¢ã§ã€ŒCFETç‰ˆCompact Modelã€ã®æ¦‚å¿µã‚’ç†è§£ã™ã‚‹ã“ã¨ãŒç›®çš„ã§ã™ã€‚  

*This appendix provides practical exercises with a **virtual compact model for CFET structures**,  
demonstrating how BSIM-CMG can be extended conceptually toward a future **CFET-oriented model**.*

---

## âš™ï¸ 1. ãƒ¢ãƒ‡ãƒ«æ§‹ç¯‰ã®è€ƒãˆæ–¹ / *Concept of Model Construction*
- **ãƒ™ãƒ¼ã‚¹ãƒ¢ãƒ‡ãƒ«**ï¼šBSIM-CMGï¼ˆFinFET/GAAå¯¾å¿œï¼‰  
- **æ‹¡å¼µæ–¹æ³•**ï¼šä¸Šä¸‹ã« nMOS / pMOS ã‚’ã‚¹ã‚¿ãƒƒã‚¯ã—ã€å†…éƒ¨ãƒãƒ¼ãƒ‰ã§çµåˆ  
- **è¿½åŠ ãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ä¾‹**  
  - `thermal_resistance_stack`ï¼šç†±çµåˆ  
  - `coupling_cap_np`ï¼šä¸Šä¸‹ã‚²ãƒ¼ãƒˆé–“å¯„ç”Ÿå®¹é‡  
  - `delay_propagation`ï¼šä¿¡å·é…å»¶çµåˆ  

---

## ğŸ“˜ 2. Spiceæ“¬ä¼¼ãƒ¢ãƒ‡ãƒ«ä¾‹ / *Example of Pseudo-Spice Model*

```spice
* ===============================================
* Pseudo CFET Compact Model (Stacked nMOS/pMOS)
* ===============================================
.subckt CFET_NP_STACK D G S B
* --- Upper nMOS ---
Xn D G Nint B bsimcmg type=n fin=2
* --- Lower pMOS ---
Xp Nint G S B bsimcmg type=p fin=2
* --- Coupling elements ---
Rth Nint B  5k       ; thermal resistance (example)
Cnp G Nint  2e-15    ; coupling capacitance
.ends CFET_NP_STACK
```

ğŸ‘‰ ã“ã®ä¾‹ã¯ **æ•™è‚²ç”¨ã®ç–‘ä¼¼å®šç¾©**ã§ã‚ã‚Šã€å®Ÿéš›ã®BSIMãƒ©ã‚¤ãƒ–ãƒ©ãƒªã«ã¯å­˜åœ¨ã—ã¾ã›ã‚“ã€‚  
å­¦ç¿’è€…ã«ã€Œãƒ¢ãƒ‡ãƒ«ã®æ‹¡å¼µã‚¤ãƒ¡ãƒ¼ã‚¸ã€ã‚’æ´ã¾ã›ã‚‹ã“ã¨ãŒç›®çš„ã§ã™ã€‚  

---

## ğŸ–¥ï¸ 3. ã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿç¿’ / *Simulation Exercises*
ã“ã“ã§ã¯ã€æ“¬ä¼¼CFETãƒ¢ãƒ‡ãƒ«ã‚’ç”¨ã„ãŸç°¡æ˜“çš„ãªã‚·ãƒŸãƒ¥ãƒ¬ãƒ¼ã‚·ãƒ§ãƒ³å®Ÿç¿’ã‚’è¡Œã„ã¾ã™ã€‚  
LTspice ã‚„ ngspice ã§å®Ÿè¡Œå¯èƒ½ãª `.spice` ãƒãƒƒãƒˆãƒªã‚¹ãƒˆä¾‹ã‚’åŸºã«ã€**ç†±çµåˆã‚„å¯„ç”Ÿå®¹é‡ã®åŠ¹æœ**ã‚’ç¢ºèªã—ã¾ã™ã€‚  

*This section demonstrates simple **simulation exercises** using a pseudo-CFET model.  
By running these in LTspice or ngspice, learners can observe the impact of **thermal coupling and parasitics**.*

---

### ğŸ§© 3.1 CMOSã‚¤ãƒ³ãƒãƒ¼ã‚¿å›è·¯ã¸ã®é©ç”¨ / *Applying to CMOS Inverter*
- nMOS/pMOS ãƒšã‚¢ã‚’ **`CFET_NP_STACK`** ã«ç½®æ›  
- å…¥åŠ›é›»åœ§ã‚’æƒå¼•ã—ã€**VTCï¼ˆä¼é”ç‰¹æ€§æ›²ç·šï¼‰** ã‚’å–å¾—  

```spice
* CFET CMOS Inverter Example
Vin in 0 DC 0
Vdd vdd 0 0.8
Xc1 vdd in out 0 CFET_NP_STACK
Xc2 out in 0 0 CFET_NP_STACK
.dc Vin 0 0.8 0.01
.plot dc V(out)
.end
```

*Run a DC sweep on `Vin` to observe the inverterâ€™s **Voltage Transfer Characteristic (VTC).***

---

### ğŸŒ¡ï¸ 3.2 ç†±çµåˆãƒ‘ãƒ©ãƒ¡ãƒ¼ã‚¿ã®åŠ¹æœ / *Effect of Thermal Coupling*
- `Rth` ã‚’å¤‰åŒ–ã•ã›ã¦ã€ç†±æŠµæŠ—ãŒå°ã•ã„å ´åˆã«å‡ºåŠ›ç‰¹æ€§ãŒã‚·ãƒ•ãƒˆã™ã‚‹æ§˜å­ã‚’ç¢ºèª  
- **ä½Rth â†’ ç†±çµåˆãŒå¼·ã„ â†’ ç‰¹æ€§åŠ£åŒ–ãŒé¡•è‘—**  

```spice
.param Rthval=5k
Rth Nint B {Rthval}
```

ğŸ‘‰ `Rthval` ã‚’ `1k`ã€`10k` ã¨å¤‰åŒ–ã•ã›ã€ä¼é”ç‰¹æ€§ã®å¤‰åŒ–ã‚’æ¯”è¼ƒã™ã‚‹ã€‚  

---

### âš¡ 3.3 å¯„ç”Ÿå®¹é‡ã®å½±éŸ¿è§£æ / *Analyzing Parasitic Coupling*
- `Cnp` ã‚’æœ‰åŠ¹ï¼ç„¡åŠ¹ã«åˆ‡ã‚Šæ›¿ãˆã€ã‚¹ã‚¤ãƒƒãƒãƒ³ã‚°é…å»¶ã®é•ã„ã‚’è¦³å¯Ÿ  
- `.tran` è§£æã§å…¥åŠ›æ–¹å½¢æ³¢ã«å¯¾ã™ã‚‹å‡ºåŠ›æ³¢å½¢ã‚’æ¯”è¼ƒ  

```spice
Vin in 0 PULSE(0 0.8 0ps 10ps 10ps 100ps 200ps)
.tran 0.1ps 1ns
.plot tran V(in) V(out)
```

ğŸ‘‰ `Cnp` ã‚’ `0` ã¨ `2e-15` ã«è¨­å®šã—ã€å‡ºåŠ›é…å»¶ã®å·®ã‚’è¦³å¯Ÿã€‚  

---

## ğŸ“Š 4. æ•™è‚²çš„åŠ¹æœ / *Educational Value*
- **BSIM4 â†’ BSIM-CMG â†’ CFETæ§‹æƒ³** ã®æµã‚Œã‚’ã€**å®Ÿéš›ã«ä½“é¨“ã§ãã‚‹æ¼”ç¿’**ã¨ã—ã¦ç†è§£å¯èƒ½  
- æ¨™æº–åŒ–ã•ã‚Œã¦ã„ãªã„CFETé ˜åŸŸã‚’ã€Œä»®æƒ³ãƒ¢ãƒ‡ãƒ«ã€ã§è©¦ã™ã“ã¨ã§ã€**ç ”ç©¶èª²é¡Œã‚’å…·ä½“çš„ã«æŠŠæ¡**ã§ãã‚‹  
- å­¦ç¿’è€…ãŒã€ŒEDAã¨ãƒ‡ãƒã‚¤ã‚¹ç‰©ç†ã®æ¥ç‚¹ã€ã‚’å®Ÿæ„Ÿã§ãã‚‹  

*Through these exercises, learners experience the transition from **BSIM4 â†’ BSIM-CMG â†’ CFET models**.  
By working with a **virtual CFET model**, they gain insight into the **open challenges of modeling** and the  
importance of **EDAâ€“device integration** in future semiconductor design.*

---

## ğŸ”™ é–¢é€£ãƒªãƒ³ã‚¯ / *Related Links*
- [ğŸ“˜ 1.6 BSIM4 â†’ BSIM-CMG â†’ CFETç‰ˆæ§‹æƒ³](f1_6_bsim_models.md)  
- [ğŸ“˜ spice_models/](./spice_models/)  
