Release 13.4 - xst O.87xd (nt64)
Copyright (c) 1995-2011 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.26 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.27 secs
 
--> Reading design: vga_controller.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Compilation
  3) Design Hierarchy Analysis
  4) HDL Analysis
  5) HDL Synthesis
     5.1) HDL Synthesis Report
  6) Advanced HDL Synthesis
     6.1) Advanced HDL Synthesis Report
  7) Low Level Synthesis
  8) Partition Report
  9) Final Report
	9.1) Device utilization summary
	9.2) Partition Resource Summary
	9.3) TIMING REPORT


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "vga_controller.prj"
Input Format                       : mixed
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "vga_controller"
Output Format                      : NGC
Target Device                      : xc3s500e-4-fg320

---- Source Options
Top Module Name                    : vga_controller
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Mux Style                          : Auto
Decoder Extraction                 : YES
Priority Encoder Extraction        : Yes
Shift Register Extraction          : YES
Logical Shifter Extraction         : YES
XOR Collapsing                     : YES
ROM Style                          : Auto
Mux Extraction                     : Yes
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Multiplier Style                   : Auto
Automatic Register Balancing       : No

---- Target Options
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 24
Register Duplication               : YES
Slice Packing                      : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Yes
Use Synchronous Set                : Yes
Use Synchronous Reset              : Yes
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
Verilog 2001                       : YES
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Compilation                              *
=========================================================================
Compiling vhdl file "C:/Users/Administrator/Documents/GitHub/lissajous/test/VGA_test/vga_test_pattern.vhd" in Library work.
Architecture behavioral of Entity vga_test_pattern is up to date.
Compiling vhdl file "C:/Users/Administrator/Documents/GitHub/lissajous/test/VGA_test/vga_controller.vhd" in Library work.
Architecture structural of Entity vga_controller is up to date.

=========================================================================
*                     Design Hierarchy Analysis                         *
=========================================================================
Analyzing hierarchy for entity <vga_controller> in library <work> (architecture <structural>).

Analyzing hierarchy for entity <vga_test_pattern> in library <work> (architecture <behavioral>).


=========================================================================
*                            HDL Analysis                               *
=========================================================================
Analyzing Entity <vga_controller> in library <work> (Architecture <structural>).
Entity <vga_controller> analyzed. Unit <vga_controller> generated.

Analyzing Entity <vga_test_pattern> in library <work> (Architecture <behavioral>).
Entity <vga_test_pattern> analyzed. Unit <vga_test_pattern> generated.


=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Performing bidirectional port resolution...

Synthesizing Unit <vga_test_pattern>.
    Related source file is "C:/Users/Administrator/Documents/GitHub/lissajous/test/VGA_test/vga_test_pattern.vhd".
    Found 11-bit comparator greatequal for signal <color$cmp_ge0000> created at line 48.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0001> created at line 50.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0002> created at line 52.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0003> created at line 54.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0004> created at line 56.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0005> created at line 58.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0006> created at line 60.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0007> created at line 77.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0008> created at line 81.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0009> created at line 83.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0010> created at line 85.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0011> created at line 89.
    Found 11-bit comparator greatequal for signal <color$cmp_ge0012> created at line 91.
    Found 11-bit comparator lessequal for signal <color$cmp_le0000> created at line 58.
    Found 11-bit comparator lessequal for signal <color$cmp_le0001> created at line 77.
    Found 11-bit comparator less for signal <color$cmp_lt0000> created at line 47.
    Found 11-bit comparator less for signal <color$cmp_lt0001> created at line 47.
    Found 11-bit comparator less for signal <color$cmp_lt0002> created at line 48.
    Found 11-bit comparator less for signal <color$cmp_lt0003> created at line 50.
    Found 11-bit comparator less for signal <color$cmp_lt0004> created at line 52.
    Found 11-bit comparator less for signal <color$cmp_lt0005> created at line 54.
    Found 11-bit comparator less for signal <color$cmp_lt0006> created at line 56.
    Found 11-bit comparator less for signal <color$cmp_lt0007> created at line 60.
    Found 11-bit comparator less for signal <color$cmp_lt0008> created at line 77.
    Found 11-bit comparator less for signal <color$cmp_lt0009> created at line 81.
    Found 11-bit comparator less for signal <color$cmp_lt0010> created at line 83.
    Found 11-bit comparator less for signal <color$cmp_lt0011> created at line 87.
    Found 11-bit comparator less for signal <color$cmp_lt0012> created at line 89.
    Summary:
	inferred  28 Comparator(s).
Unit <vga_test_pattern> synthesized.


Synthesizing Unit <vga_controller>.
    Related source file is "C:/Users/Administrator/Documents/GitHub/lissajous/test/VGA_test/vga_controller.vhd".
    Found 3-bit register for signal <vgaRed>.
    Found 3-bit register for signal <vgaGreen>.
    Found 2-bit register for signal <vgaBlue>.
    Found 32-bit up counter for signal <clk_count>.
    Found 32-bit comparator greater for signal <Hsync$cmp_gt0000> created at line 99.
    Found 32-bit comparator less for signal <Hsync$cmp_lt0000> created at line 99.
    Found 1-bit register for signal <slow_clk>.
    Found 32-bit comparator less for signal <vgaBlue$cmp_lt0000> created at line 82.
    Found 32-bit comparator less for signal <vgaBlue$cmp_lt0001> created at line 82.
    Found 32-bit comparator greater for signal <Vsync$cmp_gt0000> created at line 101.
    Found 32-bit comparator less for signal <Vsync$cmp_lt0000> created at line 101.
    Found 32-bit up counter for signal <x>.
    Found 32-bit register for signal <y>.
    Found 32-bit adder for signal <y$addsub0000> created at line 70.
    Summary:
	inferred   2 Counter(s).
	inferred  41 D-type flip-flop(s).
	inferred   1 Adder/Subtractor(s).
	inferred   6 Comparator(s).
Unit <vga_controller> synthesized.


=========================================================================
HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 5
 1-bit register                                        : 1
 2-bit register                                        : 1
 3-bit register                                        : 2
 32-bit register                                       : 1
# Comparators                                          : 34
 11-bit comparator greatequal                          : 13
 11-bit comparator less                                : 13
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Adders/Subtractors                                   : 1
 32-bit adder                                          : 1
# Counters                                             : 2
 32-bit up counter                                     : 2
# Registers                                            : 41
 Flip-Flops                                            : 41
# Comparators                                          : 34
 11-bit comparator greatequal                          : 13
 11-bit comparator less                                : 13
 11-bit comparator lessequal                           : 2
 32-bit comparator greater                             : 2
 32-bit comparator less                                : 4

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <vga_controller> ...

Optimizing unit <vga_test_pattern> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block vga_controller, actual ratio is 3.
FlipFlop y_6 has been replicated 1 time(s)
FlipFlop y_7 has been replicated 1 time(s)
FlipFlop y_9 has been replicated 1 time(s)

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 108
 Flip-Flops                                            : 108

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Final Report                               *
=========================================================================
Final Results
RTL Top Level Output File Name     : vga_controller.ngr
Top Level Output File Name         : vga_controller
Output Format                      : NGC
Optimization Goal                  : Speed
Keep Hierarchy                     : No

Design Statistics
# IOs                              : 11

Cell Usage :
# BELS                             : 626
#      GND                         : 1
#      INV                         : 17
#      LUT1                        : 100
#      LUT2                        : 42
#      LUT2_D                      : 3
#      LUT2_L                      : 2
#      LUT3                        : 18
#      LUT3_D                      : 4
#      LUT3_L                      : 5
#      LUT4                        : 132
#      LUT4_D                      : 12
#      LUT4_L                      : 15
#      MUXCY                       : 169
#      MUXF5                       : 9
#      VCC                         : 1
#      XORCY                       : 96
# FlipFlops/Latches                : 108
#      FDE                         : 43
#      FDR                         : 33
#      FDRE                        : 32
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 10
#      OBUF                        : 10
=========================================================================

Device utilization summary:
---------------------------

Selected Device : 3s500efg320-4 

 Number of Slices:                      180  out of   4656     3%  
 Number of Slice Flip Flops:            108  out of   9312     1%  
 Number of 4 input LUTs:                350  out of   9312     3%  
 Number of IOs:                          11
 Number of bonded IOBs:                  11  out of    232     4%  
 Number of GCLKs:                         1  out of     24     4%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
TIMING REPORT

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+------------------------+-------+
Clock Signal                       | Clock buffer(FF name)  | Load  |
-----------------------------------+------------------------+-------+
clk50                              | BUFGP                  | 108   |
-----------------------------------+------------------------+-------+

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -4

   Minimum period: 9.442ns (Maximum Frequency: 105.910MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 8.807ns
   Maximum combinational path delay: No path found

Timing Detail:
--------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'clk50'
  Clock period: 9.442ns (frequency: 105.910MHz)
  Total number of paths / destination ports: 11463 / 247
-------------------------------------------------------------------------
Delay:               9.442ns (Levels of Logic = 7)
  Source:            y_2 (FF)
  Destination:       vgaGreen_1 (FF)
  Source Clock:      clk50 rising
  Destination Clock: clk50 rising

  Data Path: y_2 to vgaGreen_1
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             13   0.591   1.158  y_2 (y_2)
     LUT4:I0->O            4   0.704   0.666  Inst_vga_test_pattern/color_cmp_lt0005121 (Inst_vga_test_pattern/color_cmp_lt0005121)
     LUT3:I1->O           17   0.704   1.055  Inst_vga_test_pattern/color_cmp_lt0005135 (Inst_vga_test_pattern/color_cmp_lt0005)
     LUT4:I3->O            4   0.704   0.591  Inst_vga_test_pattern/color<2>211 (Inst_vga_test_pattern/color_and0011)
     LUT4:I3->O            1   0.704   0.000  vgaGreen_mux0001<3>20_SW0_G (N90)
     MUXF5:I1->O           1   0.321   0.424  vgaGreen_mux0001<3>20_SW0 (N44)
     LUT4_L:I3->LO         1   0.704   0.104  vgaGreen_mux0001<3>37_SW0 (N27)
     LUT4:I3->O            1   0.704   0.000  vgaGreen_mux0001<3>66 (vgaGreen_mux0001<3>)
     FDE:D                     0.308          vgaGreen_1
    ----------------------------------------
    Total                      9.442ns (5.444ns logic, 3.998ns route)
                                       (57.7% logic, 42.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'clk50'
  Total number of paths / destination ports: 129 / 10
-------------------------------------------------------------------------
Offset:              8.807ns (Levels of Logic = 10)
  Source:            y_9 (FF)
  Destination:       Vsync (PAD)
  Source Clock:      clk50 rising

  Data Path: y_9 to Vsync
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDE:C->Q             21   0.591   1.303  y_9 (y_9)
     LUT4:I0->O            1   0.704   0.000  Mcompar_Vsync_cmp_gt0000_lut<2> (Mcompar_Vsync_cmp_gt0000_lut<2>)
     MUXCY:S->O            1   0.464   0.000  Mcompar_Vsync_cmp_gt0000_cy<2> (Mcompar_Vsync_cmp_gt0000_cy<2>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Vsync_cmp_gt0000_cy<3> (Mcompar_Vsync_cmp_gt0000_cy<3>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Vsync_cmp_gt0000_cy<4> (Mcompar_Vsync_cmp_gt0000_cy<4>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Vsync_cmp_gt0000_cy<5> (Mcompar_Vsync_cmp_gt0000_cy<5>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Vsync_cmp_gt0000_cy<6> (Mcompar_Vsync_cmp_gt0000_cy<6>)
     MUXCY:CI->O           1   0.059   0.000  Mcompar_Vsync_cmp_gt0000_cy<7> (Mcompar_Vsync_cmp_gt0000_cy<7>)
     MUXCY:CI->O           1   0.459   0.595  Mcompar_Vsync_cmp_gt0000_cy<8> (Mcompar_Vsync_cmp_gt0000_cy<8>)
     LUT2:I0->O            1   0.704   0.420  Vsync1 (Vsync_OBUF)
     OBUF:I->O                 3.272          Vsync_OBUF (Vsync)
    ----------------------------------------
    Total                      8.807ns (6.489ns logic, 2.318ns route)
                                       (73.7% logic, 26.3% route)

=========================================================================


Total REAL time to Xst completion: 21.00 secs
Total CPU time to Xst completion: 21.32 secs
 
--> 

Total memory usage is 264912 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    0 (   0 filtered)
Number of infos    :    0 (   0 filtered)

