// Seed: 464453828
module module_0 (
    input wor id_0,
    input tri1 id_1,
    output tri id_2
    , id_12,
    input tri id_3,
    input supply1 id_4,
    output supply0 id_5,
    input supply1 id_6,
    output wand id_7,
    output wand id_8,
    input supply1 id_9,
    input wand id_10
);
  logic id_13, id_14, id_15;
endmodule
module module_1 (
    input supply1 id_0,
    input tri0 id_1,
    output tri0 id_2,
    input tri id_3,
    output tri1 id_4,
    input tri0 id_5,
    input uwire id_6,
    inout tri1 id_7,
    input supply0 id_8,
    input supply1 id_9,
    input wor id_10,
    output tri1 id_11,
    input supply1 id_12,
    output wand id_13,
    output tri1 id_14
);
  assign id_13 = 1;
  module_0 modCall_1 (
      id_8,
      id_6,
      id_4,
      id_6,
      id_9,
      id_4,
      id_7,
      id_4,
      id_4,
      id_12,
      id_9
  );
  assign modCall_1.id_2 = 0;
endmodule
