// Seed: 1558806180
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  assign module_1.id_6 = 0;
  inout wire id_3;
  inout wire id_2;
  output wire id_1;
  localparam id_6 = 1 || -1;
  logic id_7;
  logic id_8 = id_3, id_9;
  logic [-1 : ""] id_10;
  integer id_11;
  wire id_12;
  ;
endmodule
module module_1 #(
    parameter id_6 = 32'd63,
    parameter id_9 = 32'd99
) (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    _id_6,
    id_7
);
  output wire id_7;
  inout wire _id_6;
  module_0 modCall_1 (
      id_3,
      id_2,
      id_2,
      id_2,
      id_2
  );
  input wire id_5;
  output wire id_4;
  output tri0 id_3;
  inout wire id_2;
  output wire id_1;
  logic [7:0] id_8;
  _id_9(
      id_8[-1+:id_9], -1, -1, id_5
  );
  if (1) begin : LABEL_0
    wire [id_6 : !  -1] id_10;
    wire id_11;
    ;
  end else assign id_3 = -1;
endmodule
