<!DOCTYPE html>
<html>
<head>
	<meta charset="utf-8">
	<title>CS570 Report</title>
	<link rel="stylesheet" type="text/css" href="assets/stylesheets/main.css">
</head>
<body>
<header class="primary-header container group">
  <h1 class="logo">
  <a href="index.html">CS570 <br>Final Project</a>
  </h1>
  <h3 class="tagline">Winter 2022 &mdash; Oregon State University</h3>
  <nav class="nav primary-nav">
    <ul>
      <li><a href="index.html">Home</a></li><!--
      --><li><a href="groupmembers.html">Team Members</a></li><!--
      --><li><a href="fullreport.html">Full Report</a></li>
    </ul>
  </nav>
</header>

<section class="row-alt">
  <div class="lead container">
    <div class="container">

    <h2>[tentative]Machine Learning Accelerators</h2>
	<p>Victor Martin Agostinelli III, Indhu Priya Karunagaran, Diksha Pritam Todankar, </br>and  Kazi Ahmed Asif Fuad</p>
    </div>
  </div>
</section>
<section class="row">
  <div class="container">
  <h3>1. Introduction </h3>
  Introduction
  
  <h3></h3>
  <h3>2. Literature review </h3>
  Introduction
  
  <h3></h3>
  
  <h3>3. Architecture </h3>
  Introduction
  
  <h3></h3>
  
  <h3>4. Analysis </h3>
  Introduction
  
  <h3></h3>
  
  <h3>Conclusion</h3>
  Introduction
  
  <h3></h3>
  
  <h3>Reference </h3>
    [1] Y. Chen, J. Emer and V. Sze, "Using Dataflow to Optimize Energy Efficiency of Deep Neural Network Accelerators," in IEEE Micro, vol. 37, no. 3, pp. 12-21, 2017, doi: 10.1109/MM.2017.54.</br>
    [2] W. Lu, G. Yan, J. Li, S. Gong, Y. Han and X. Li, "FlexFlow: A Flexible Dataflow Accelerator Architecture for Convolutional Neural Networks," 2017 IEEE International Symposium on High Performance Computer Architecture (HPCA), Austin, TX, 2017, pp. 553-564, doi: 10.1109/HPCA.2017.29.</br>
    [3] J. Jo, S. Kim and I. Park, "Energy-Efficient Convolution Architecture Based on Rescheduled Dataflow," in IEEE Transactions on Circuits and Systems I: Regular Papers, vol. 65, no. 12, pp. 4196-4207, Dec. 2018, doi: 10.1109/TCSI.2018.2840092.</br>
    [4] Hyoukjun Kwon, Ananda Samajdar, and Tushar Krishna. 2018. MAERI: Enabling Flexible Dataflow Mapping over DNN Accelerators via Reconfigurable Interconnects. SIGPLAN Not. 53, 2 (February 2018), 461–475. DOI:https://doi.org/10.1145/3296957.3173176.</br>
    [5] Yu-Hsin Chen, Joel Emer, and Vivienne Sze. 2016. Eyeriss: a spatial architecture for energy-efficient dataflow for convolutional neural networks. SIGARCH Comput. Archit. News 44, 3 (June 2016), 367–379. DOI:https://doi.org/10.1145/3007787.3001177.</br>
  
  <h3></h3>
  <h3>Project Work Distribution</h3>
  Project Work Distribution
  </div>
</section>


<footer class="primary-footer container group">
  <small>&copy; Team Members</small>
  <nav class="nav">
    <ul>
      <li><a href="index.html">Home</a></li><!--
      --><li><a href="groupmembers.html">Team Members</a></li><!--
      --><li><a href="fullreport.html">Full Report</a></li>
    </ul>
  </nav>

</footer>
</body>
</html>