<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "https://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html xmlns="http://www.w3.org/1999/xhtml" lang="en-US">
<head>
<meta http-equiv="Content-Type" content="text/xhtml;charset=UTF-8"/>
<meta http-equiv="X-UA-Compatible" content="IE=11"/>
<meta name="generator" content="Doxygen 1.9.7"/>
<meta name="viewport" content="width=device-width, initial-scale=1"/>
<title>MCUX CLNS: MCUXCLRSA_SIGN_WA</title>
<link href="tabs.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="jquery.js"></script>
<script type="text/javascript" src="dynsections.js"></script>
<link href="navtree.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="resize.js"></script>
<script type="text/javascript" src="navtreedata.js"></script>
<script type="text/javascript" src="navtree.js"></script>
<link href="search/search.css" rel="stylesheet" type="text/css"/>
<script type="text/javascript" src="search/searchdata.js"></script>
<script type="text/javascript" src="search/search.js"></script>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
  $(document).ready(function() { init_search(); });
/* @license-end */
</script>
<script type="text/x-mathjax-config">
MathJax.Hub.Config({
  extensions: ["tex2jax.js"],
  jax: ["input/TeX","output/HTML-CSS"],
});
</script>
<script type="text/javascript" async="async" src="https://cdnjs.cloudflare.com/ajax/libs/mathjax/2.7.5/MathJax.js"></script>
<link href="doxygen.css" rel="stylesheet" type="text/css" />
</head>
<body>
<div id="top"><!-- do not remove this div, it is closed by doxygen! -->
<div id="titlearea">
<table cellspacing="0" cellpadding="0">
 <tbody>
 <tr id="projectrow">
  <td id="projectalign">
   <div id="projectname">MCUX CLNS
   </div>
   <div id="projectbrief">MCUX Crypto Library Normal Secure</div>
  </td>
    <td>        <div id="MSearchBox" class="MSearchBoxInactive">
        <span class="left">
          <span id="MSearchSelect"                onmouseover="return searchBox.OnSearchSelectShow()"                onmouseout="return searchBox.OnSearchSelectHide()">&#160;</span>
          <input type="text" id="MSearchField" value="" placeholder="Search" accesskey="S"
               onfocus="searchBox.OnSearchFieldFocus(true)" 
               onblur="searchBox.OnSearchFieldFocus(false)" 
               onkeyup="searchBox.OnSearchFieldChange(event)"/>
          </span><span class="right">
            <a id="MSearchClose" href="javascript:searchBox.CloseResultsWindow()"><img id="MSearchCloseImg" border="0" src="search/close.svg" alt=""/></a>
          </span>
        </div>
</td>
 </tr>
 </tbody>
</table>
</div>
<!-- end header part -->
<!-- Generated by Doxygen 1.9.7 -->
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
var searchBox = new SearchBox("searchBox", "search/",'.html');
/* @license-end */
</script>
</div><!-- top -->
<div id="side-nav" class="ui-resizable side-nav-resizable">
  <div id="nav-tree">
    <div id="nav-tree-contents">
      <div id="nav-sync" class="sync"></div>
    </div>
  </div>
  <div id="splitbar" style="-moz-user-select:none;" 
       class="ui-resizable-handle">
  </div>
</div>
<script type="text/javascript">
/* @license magnet:?xt=urn:btih:d3d9a9a6595521f9666a5e94cc830dab83b65699&amp;dn=expat.txt MIT */
$(document).ready(function(){initNavTree('a01260.html',''); initResizable(); });
/* @license-end */
</script>
<div id="doc-content">
<!-- window showing the filter options -->
<div id="MSearchSelectWindow"
     onmouseover="return searchBox.OnSearchSelectShow()"
     onmouseout="return searchBox.OnSearchSelectHide()"
     onkeydown="return searchBox.OnSearchSelectKey(event)">
</div>

<!-- iframe showing the search results (closed by default) -->
<div id="MSearchResultsWindow">
<div id="MSearchResults">
<div class="SRPage">
<div id="SRIndex">
<div id="SRResults"></div>
<div class="SRStatus" id="Loading">Loading...</div>
<div class="SRStatus" id="Searching">Searching...</div>
<div class="SRStatus" id="NoMatches">No Matches</div>
</div>
</div>
</div>
</div>

<div class="header">
  <div class="summary">
<a href="#define-members">Macros</a>  </div>
  <div class="headertitle"><div class="title">MCUXCLRSA_SIGN_WA<div class="ingroups"><a class="el" href="a01170.html">mcuxClRsa</a> &raquo; <a class="el" href="a01178.html">mcuxClRsa_Macros</a></div></div></div>
</div><!--header-->
<div class="contents">

<p>Definitions of workarea sizes for the mcuxClRsa Sign.  
<a href="#details">More...</a></p>
<table class="memberdecls">
<tr class="heading"><td colspan="2"><h2 class="groupheader"><a id="define-members" name="define-members"></a>
Macros</h2></td></tr>
<tr class="memitem:ga62affe57ed8b934c432d1e4957ca2b96"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga62affe57ed8b934c432d1e4957ca2b96">MCUXCLRSA_SIGN_PLAIN_NOENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga62affe57ed8b934c432d1e4957ca2b96"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <br /></td></tr>
<tr class="separator:ga62affe57ed8b934c432d1e4957ca2b96"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga0771ad370b59155e8fee261c84e51531"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga0771ad370b59155e8fee261c84e51531">MCUXCLRSA_SIGN_PLAIN_NOENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga0771ad370b59155e8fee261c84e51531"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <br /></td></tr>
<tr class="separator:ga0771ad370b59155e8fee261c84e51531"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae3e6841f0361a7df7d5308d663b114c6"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gae3e6841f0361a7df7d5308d663b114c6">MCUXCLRSA_SIGN_PLAIN_NOENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gae3e6841f0361a7df7d5308d663b114c6"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <br /></td></tr>
<tr class="separator:gae3e6841f0361a7df7d5308d663b114c6"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga34b88e6a0e6b4168b989aa9d6bf9c569"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga34b88e6a0e6b4168b989aa9d6bf9c569">MCUXCLRSA_SIGN_PLAIN_NOENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga34b88e6a0e6b4168b989aa9d6bf9c569"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode.  <br /></td></tr>
<tr class="separator:ga34b88e6a0e6b4168b989aa9d6bf9c569"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa605aa3b59dcc107147ddeb6fcb7e8c0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaa605aa3b59dcc107147ddeb6fcb7e8c0">MCUXCLRSA_SIGN_PLAIN_NOENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gaa605aa3b59dcc107147ddeb6fcb7e8c0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <br /></td></tr>
<tr class="separator:gaa605aa3b59dcc107147ddeb6fcb7e8c0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga4312eb8909ce30ba6362af6aaa03f69e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga4312eb8909ce30ba6362af6aaa03f69e">MCUXCLRSA_SIGN_PLAIN_PSSENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga4312eb8909ce30ba6362af6aaa03f69e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <br /></td></tr>
<tr class="separator:ga4312eb8909ce30ba6362af6aaa03f69e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf455d79389af05675935d6d53d7ade7c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaf455d79389af05675935d6d53d7ade7c">MCUXCLRSA_SIGN_PLAIN_PSSENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaf455d79389af05675935d6d53d7ade7c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <br /></td></tr>
<tr class="separator:gaf455d79389af05675935d6d53d7ade7c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga164cca6715f5d4ad090ccc4ab882dd68"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga164cca6715f5d4ad090ccc4ab882dd68">MCUXCLRSA_SIGN_PLAIN_PSSENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga164cca6715f5d4ad090ccc4ab882dd68"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <br /></td></tr>
<tr class="separator:ga164cca6715f5d4ad090ccc4ab882dd68"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga773066aea6da7ba38442305ad2bf6af2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga773066aea6da7ba38442305ad2bf6af2">MCUXCLRSA_SIGN_PLAIN_PSSENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga773066aea6da7ba38442305ad2bf6af2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*.  <br /></td></tr>
<tr class="separator:ga773066aea6da7ba38442305ad2bf6af2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga1dea31cb3edffff3b19d105f7374aa81"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga1dea31cb3edffff3b19d105f7374aa81">MCUXCLRSA_SIGN_PLAIN_PSSENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga1dea31cb3edffff3b19d105f7374aa81"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <br /></td></tr>
<tr class="separator:ga1dea31cb3edffff3b19d105f7374aa81"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga25a8fb0b64b30957a85d6cc8ccff3694"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga25a8fb0b64b30957a85d6cc8ccff3694">MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga25a8fb0b64b30957a85d6cc8ccff3694"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <br /></td></tr>
<tr class="separator:ga25a8fb0b64b30957a85d6cc8ccff3694"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga6c85361c450a7a291e4a21ba5ad8c829"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga6c85361c450a7a291e4a21ba5ad8c829">MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga6c85361c450a7a291e4a21ba5ad8c829"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <br /></td></tr>
<tr class="separator:ga6c85361c450a7a291e4a21ba5ad8c829"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa0b8b7e5e999f0f647b157570879ab70"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaa0b8b7e5e999f0f647b157570879ab70">MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaa0b8b7e5e999f0f647b157570879ab70"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <br /></td></tr>
<tr class="separator:gaa0b8b7e5e999f0f647b157570879ab70"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48f0eed84fa89303aab8926a5af140e0"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga48f0eed84fa89303aab8926a5af140e0">MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga48f0eed84fa89303aab8926a5af140e0"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*.  <br /></td></tr>
<tr class="separator:ga48f0eed84fa89303aab8926a5af140e0"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab630a43086137a34a22d379d99d4979e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gab630a43086137a34a22d379d99d4979e">MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gab630a43086137a34a22d379d99d4979e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <br /></td></tr>
<tr class="separator:gab630a43086137a34a22d379d99d4979e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga48b4346142911ddd75ac4bb4575b4a44"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga48b4346142911ddd75ac4bb4575b4a44">MCUXCLRSA_SIGN_PLAIN_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga48b4346142911ddd75ac4bb4575b4a44"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys.  <br /></td></tr>
<tr class="separator:ga48b4346142911ddd75ac4bb4575b4a44"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga5b2d3626004c26e5935658c75faed0fe"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga5b2d3626004c26e5935658c75faed0fe">MCUXCLRSA_SIGN_PLAIN_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga5b2d3626004c26e5935658c75faed0fe"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys.  <br /></td></tr>
<tr class="separator:ga5b2d3626004c26e5935658c75faed0fe"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga87f2af5e231ca701d6c241260f6632c8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga87f2af5e231ca701d6c241260f6632c8">MCUXCLRSA_SIGN_PLAIN_3072_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga87f2af5e231ca701d6c241260f6632c8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys.  <br /></td></tr>
<tr class="separator:ga87f2af5e231ca701d6c241260f6632c8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gac51d995815daa1270660faa6c941556b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gac51d995815daa1270660faa6c941556b">MCUXCLRSA_SIGN_PLAIN_4096_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gac51d995815daa1270660faa6c941556b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys.  <br /></td></tr>
<tr class="separator:gac51d995815daa1270660faa6c941556b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gab592bb2afe239d110b69019bbcfbf39a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gab592bb2afe239d110b69019bbcfbf39a">MCUXCLRSA_SIGN_PLAIN_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gab592bb2afe239d110b69019bbcfbf39a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN.  <br /></td></tr>
<tr class="separator:gab592bb2afe239d110b69019bbcfbf39a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga08af4d804d4c5dd22c246fe4ee55afd1"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga08af4d804d4c5dd22c246fe4ee55afd1">MCUXCLRSA_SIGN_CRT_NOENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga08af4d804d4c5dd22c246fe4ee55afd1"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 1024-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga08af4d804d4c5dd22c246fe4ee55afd1"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gada60205f871f7cbdff86547038599ec8"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gada60205f871f7cbdff86547038599ec8">MCUXCLRSA_SIGN_CRT_NOENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gada60205f871f7cbdff86547038599ec8"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 2048-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gada60205f871f7cbdff86547038599ec8"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaa9fbd44b2d8b333ef36b98aa36d8ce91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaa9fbd44b2d8b333ef36b98aa36d8ce91">MCUXCLRSA_SIGN_CRT_NOENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaa9fbd44b2d8b333ef36b98aa36d8ce91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 3072-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaa9fbd44b2d8b333ef36b98aa36d8ce91"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga9afbf286d2d7eda637ba13f19bbf727f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga9afbf286d2d7eda637ba13f19bbf727f">MCUXCLRSA_SIGN_CRT_NOENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga9afbf286d2d7eda637ba13f19bbf727f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 4096-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga9afbf286d2d7eda637ba13f19bbf727f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga97d05e715e7d13e8eccdaad372e7d50a"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga97d05e715e7d13e8eccdaad372e7d50a">MCUXCLRSA_SIGN_CRT_NOENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga97d05e715e7d13e8eccdaad372e7d50a"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <br /></td></tr>
<tr class="separator:ga97d05e715e7d13e8eccdaad372e7d50a"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga94c5de50e6e2c146a56ca41fe875b1ae"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga94c5de50e6e2c146a56ca41fe875b1ae">MCUXCLRSA_SIGN_CRT_PSSENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga94c5de50e6e2c146a56ca41fe875b1ae"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 1024-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga94c5de50e6e2c146a56ca41fe875b1ae"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaffa8f7a22bc5dc5f0102e6a7d58aae22"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaffa8f7a22bc5dc5f0102e6a7d58aae22">MCUXCLRSA_SIGN_CRT_PSSENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaffa8f7a22bc5dc5f0102e6a7d58aae22"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 2048-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaffa8f7a22bc5dc5f0102e6a7d58aae22"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga622d0a8ac987bd0a74fbf3a6aafb0622"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga622d0a8ac987bd0a74fbf3a6aafb0622">MCUXCLRSA_SIGN_CRT_PSSENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga622d0a8ac987bd0a74fbf3a6aafb0622"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 3072-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga622d0a8ac987bd0a74fbf3a6aafb0622"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56c7e14b62345bd224a7dd133c9cf47e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga56c7e14b62345bd224a7dd133c9cf47e">MCUXCLRSA_SIGN_CRT_PSSENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga56c7e14b62345bd224a7dd133c9cf47e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 4096-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga56c7e14b62345bd224a7dd133c9cf47e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaae863be535c94424a53999e430f94345"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaae863be535c94424a53999e430f94345">MCUXCLRSA_SIGN_CRT_PSSENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gaae863be535c94424a53999e430f94345"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <br /></td></tr>
<tr class="separator:gaae863be535c94424a53999e430f94345"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf8a8d4ef6856d0325171771a38ed2b3f"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaf8a8d4ef6856d0325171771a38ed2b3f">MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_1024_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaf8a8d4ef6856d0325171771a38ed2b3f"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 1024-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaf8a8d4ef6856d0325171771a38ed2b3f"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga13a37dc2bf4e9369d0f97257eedbb240"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga13a37dc2bf4e9369d0f97257eedbb240">MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_2048_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga13a37dc2bf4e9369d0f97257eedbb240"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 2048-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga13a37dc2bf4e9369d0f97257eedbb240"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaf1c40d9d43240fca324f6bddb7ba22b2"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaf1c40d9d43240fca324f6bddb7ba22b2">MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_3072_WACPU_SIZE</a></td></tr>
<tr class="memdesc:gaf1c40d9d43240fca324f6bddb7ba22b2"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 3072-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaf1c40d9d43240fca324f6bddb7ba22b2"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga85c6c2f1faf8413022119493161d08eb"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga85c6c2f1faf8413022119493161d08eb">MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_4096_WACPU_SIZE</a></td></tr>
<tr class="memdesc:ga85c6c2f1faf8413022119493161d08eb"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 4096-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga85c6c2f1faf8413022119493161d08eb"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga437b8eb62b4f1c455f0fcf9185dee790"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga437b8eb62b4f1c455f0fcf9185dee790">MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_WACPU_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:ga437b8eb62b4f1c455f0fcf9185dee790"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <br /></td></tr>
<tr class="separator:ga437b8eb62b4f1c455f0fcf9185dee790"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaace82904ad5b20b810d80d9561e6277b"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaace82904ad5b20b810d80d9561e6277b">MCUXCLRSA_SIGN_CRT_1024_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gaace82904ad5b20b810d80d9561e6277b"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaace82904ad5b20b810d80d9561e6277b"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gaab6efa4449159180daf2c0ad4452283c"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gaab6efa4449159180daf2c0ad4452283c">MCUXCLRSA_SIGN_CRT_2048_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:gaab6efa4449159180daf2c0ad4452283c"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private CRT keys.  <br /></td></tr>
<tr class="separator:gaab6efa4449159180daf2c0ad4452283c"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga7844b694581a8cb752edd86444a10812"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga7844b694581a8cb752edd86444a10812">MCUXCLRSA_SIGN_CRT_3072_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga7844b694581a8cb752edd86444a10812"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga7844b694581a8cb752edd86444a10812"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:ga56f2ed2760ce4db4e8246d96f768e23e"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#ga56f2ed2760ce4db4e8246d96f768e23e">MCUXCLRSA_SIGN_CRT_4096_WAPKC_SIZE</a></td></tr>
<tr class="memdesc:ga56f2ed2760ce4db4e8246d96f768e23e"><td class="mdescLeft">&#160;</td><td class="mdescRight">Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private CRT keys.  <br /></td></tr>
<tr class="separator:ga56f2ed2760ce4db4e8246d96f768e23e"><td class="memSeparator" colspan="2">&#160;</td></tr>
<tr class="memitem:gae92072e416a0f52664b7720d33b1fd91"><td class="memItemLeft" align="right" valign="top">#define&#160;</td><td class="memItemRight" valign="bottom"><a class="el" href="a01260.html#gae92072e416a0f52664b7720d33b1fd91">MCUXCLRSA_SIGN_CRT_WAPKC_SIZE</a>(keyBitLength)</td></tr>
<tr class="memdesc:gae92072e416a0f52664b7720d33b1fd91"><td class="mdescLeft">&#160;</td><td class="mdescRight">Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA.  <br /></td></tr>
<tr class="separator:gae92072e416a0f52664b7720d33b1fd91"><td class="memSeparator" colspan="2">&#160;</td></tr>
</table>
<a name="details" id="details"></a><h2 class="groupheader">Detailed Description</h2>
<p>Definitions of workarea sizes for the mcuxClRsa Sign. </p>
<h2 class="groupheader">Macro Definition Documentation</h2>
<a id="ga62affe57ed8b934c432d1e4957ca2b96" name="ga62affe57ed8b934c432d1e4957ca2b96"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga62affe57ed8b934c432d1e4957ca2b96">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_NOENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_NOENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="a01674.html#a8">mcuxClRsa_sign_NoEncode_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga0771ad370b59155e8fee261c84e51531" name="ga0771ad370b59155e8fee261c84e51531"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga0771ad370b59155e8fee261c84e51531">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_NOENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_NOENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="gae3e6841f0361a7df7d5308d663b114c6" name="gae3e6841f0361a7df7d5308d663b114c6"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae3e6841f0361a7df7d5308d663b114c6">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_NOENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_NOENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="ga34b88e6a0e6b4168b989aa9d6bf9c569" name="ga34b88e6a0e6b4168b989aa9d6bf9c569"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga34b88e6a0e6b4168b989aa9d6bf9c569">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_NOENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_NOENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_NoEncode. </p>

</div>
</div>
<a id="gaa605aa3b59dcc107147ddeb6fcb7e8c0" name="gaa605aa3b59dcc107147ddeb6fcb7e8c0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa605aa3b59dcc107147ddeb6fcb7e8c0">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_NOENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_NOENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga4312eb8909ce30ba6362af6aaa03f69e" name="ga4312eb8909ce30ba6362af6aaa03f69e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga4312eb8909ce30ba6362af6aaa03f69e">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PSSENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PSSENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="gaf455d79389af05675935d6d53d7ade7c" name="gaf455d79389af05675935d6d53d7ade7c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf455d79389af05675935d6d53d7ade7c">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PSSENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PSSENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="a01672.html#a9">mcuxClRsa_sign_pss_sha2_256_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga164cca6715f5d4ad090ccc4ab882dd68" name="ga164cca6715f5d4ad090ccc4ab882dd68"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga164cca6715f5d4ad090ccc4ab882dd68">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PSSENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PSSENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="ga773066aea6da7ba38442305ad2bf6af2" name="ga773066aea6da7ba38442305ad2bf6af2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga773066aea6da7ba38442305ad2bf6af2">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PSSENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PSSENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*. </p>

</div>
</div>
<a id="ga1dea31cb3edffff3b19d105f7374aa81" name="ga1dea31cb3edffff3b19d105f7374aa81"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga1dea31cb3edffff3b19d105f7374aa81">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PSSENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PSSENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga25a8fb0b64b30957a85d6cc8ccff3694" name="ga25a8fb0b64b30957a85d6cc8ccff3694"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga25a8fb0b64b30957a85d6cc8ccff3694">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga6c85361c450a7a291e4a21ba5ad8c829" name="ga6c85361c450a7a291e4a21ba5ad8c829"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga6c85361c450a7a291e4a21ba5ad8c829">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="gaa0b8b7e5e999f0f647b157570879ab70" name="gaa0b8b7e5e999f0f647b157570879ab70"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa0b8b7e5e999f0f647b157570879ab70">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="ga48f0eed84fa89303aab8926a5af140e0" name="ga48f0eed84fa89303aab8926a5af140e0"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48f0eed84fa89303aab8926a5af140e0">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*. </p>

</div>
</div>
<a id="gab630a43086137a34a22d379d99d4979e" name="gab630a43086137a34a22d379d99d4979e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab630a43086137a34a22d379d99d4979e">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_PKCS1V15ENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga48b4346142911ddd75ac4bb4575b4a44" name="ga48b4346142911ddd75ac4bb4575b4a44"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga48b4346142911ddd75ac4bb4575b4a44">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private plain keys. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="a01674.html#a9">mcuxClRsa_sign_NoEncode_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga5b2d3626004c26e5935658c75faed0fe" name="ga5b2d3626004c26e5935658c75faed0fe"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga5b2d3626004c26e5935658c75faed0fe">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private plain keys. </p>
<dl class="section examples"><dt>Examples</dt><dd><a class="el" href="a01672.html#a10">mcuxClRsa_sign_pss_sha2_256_example.c</a>.</dd>
</dl>

</div>
</div>
<a id="ga87f2af5e231ca701d6c241260f6632c8" name="ga87f2af5e231ca701d6c241260f6632c8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga87f2af5e231ca701d6c241260f6632c8">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_3072_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private plain keys. </p>

</div>
</div>
<a id="gac51d995815daa1270660faa6c941556b" name="gac51d995815daa1270660faa6c941556b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gac51d995815daa1270660faa6c941556b">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_4096_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private plain keys. </p>

</div>
</div>
<a id="gab592bb2afe239d110b69019bbcfbf39a" name="gab592bb2afe239d110b69019bbcfbf39a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gab592bb2afe239d110b69019bbcfbf39a">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_PLAIN_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_PLAIN_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATEPLAIN. </p>

</div>
</div>
<a id="ga08af4d804d4c5dd22c246fe4ee55afd1" name="ga08af4d804d4c5dd22c246fe4ee55afd1"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga08af4d804d4c5dd22c246fe4ee55afd1">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_NOENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_NOENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 1024-bit private CRT keys. </p>

</div>
</div>
<a id="gada60205f871f7cbdff86547038599ec8" name="gada60205f871f7cbdff86547038599ec8"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gada60205f871f7cbdff86547038599ec8">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_NOENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_NOENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 2048-bit private CRT keys. </p>

</div>
</div>
<a id="gaa9fbd44b2d8b333ef36b98aa36d8ce91" name="gaa9fbd44b2d8b333ef36b98aa36d8ce91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaa9fbd44b2d8b333ef36b98aa36d8ce91">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_NOENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_NOENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 3072-bit private CRT keys. </p>

</div>
</div>
<a id="ga9afbf286d2d7eda637ba13f19bbf727f" name="ga9afbf286d2d7eda637ba13f19bbf727f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga9afbf286d2d7eda637ba13f19bbf727f">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_NOENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_NOENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_NoEncode, for 4096-bit private CRT keys. </p>

</div>
</div>
<a id="ga97d05e715e7d13e8eccdaad372e7d50a" name="ga97d05e715e7d13e8eccdaad372e7d50a"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga97d05e715e7d13e8eccdaad372e7d50a">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_NOENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_NOENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="ga94c5de50e6e2c146a56ca41fe875b1ae" name="ga94c5de50e6e2c146a56ca41fe875b1ae"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga94c5de50e6e2c146a56ca41fe875b1ae">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PSSENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PSSENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 1024-bit private CRT keys. </p>

</div>
</div>
<a id="gaffa8f7a22bc5dc5f0102e6a7d58aae22" name="gaffa8f7a22bc5dc5f0102e6a7d58aae22"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaffa8f7a22bc5dc5f0102e6a7d58aae22">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PSSENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PSSENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 2048-bit private CRT keys. </p>

</div>
</div>
<a id="ga622d0a8ac987bd0a74fbf3a6aafb0622" name="ga622d0a8ac987bd0a74fbf3a6aafb0622"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga622d0a8ac987bd0a74fbf3a6aafb0622">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PSSENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PSSENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 3072-bit private CRT keys. </p>

</div>
</div>
<a id="ga56c7e14b62345bd224a7dd133c9cf47e" name="ga56c7e14b62345bd224a7dd133c9cf47e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56c7e14b62345bd224a7dd133c9cf47e">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PSSENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PSSENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_Pss_Sha2_*, for 4096-bit private CRT keys. </p>

</div>
</div>
<a id="gaae863be535c94424a53999e430f94345" name="gaae863be535c94424a53999e430f94345"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaae863be535c94424a53999e430f94345">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PSSENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PSSENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="gaf8a8d4ef6856d0325171771a38ed2b3f" name="gaf8a8d4ef6856d0325171771a38ed2b3f"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf8a8d4ef6856d0325171771a38ed2b3f">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_1024_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_1024_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 1024-bit private CRT keys. </p>

</div>
</div>
<a id="ga13a37dc2bf4e9369d0f97257eedbb240" name="ga13a37dc2bf4e9369d0f97257eedbb240"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga13a37dc2bf4e9369d0f97257eedbb240">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_2048_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_2048_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 2048-bit private CRT keys. </p>

</div>
</div>
<a id="gaf1c40d9d43240fca324f6bddb7ba22b2" name="gaf1c40d9d43240fca324f6bddb7ba22b2"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaf1c40d9d43240fca324f6bddb7ba22b2">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_3072_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_3072_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 3072-bit private CRT keys. </p>

</div>
</div>
<a id="ga85c6c2f1faf8413022119493161d08eb" name="ga85c6c2f1faf8413022119493161d08eb"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga85c6c2f1faf8413022119493161d08eb">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_4096_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_4096_WACPU_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of CPU workarea size for the mcuxClRsa_sign function using mode mcuxClRsa_Mode_Sign_PKCS1v15_Sha2_*, for 4096-bit private CRT keys. </p>

</div>
</div>
<a id="ga437b8eb62b4f1c455f0fcf9185dee790" name="ga437b8eb62b4f1c455f0fcf9185dee790"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga437b8eb62b4f1c455f0fcf9185dee790">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_WACPU_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_PKCS1V15ENCODE_WACPU_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract CPU workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
<a id="gaace82904ad5b20b810d80d9561e6277b" name="gaace82904ad5b20b810d80d9561e6277b"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaace82904ad5b20b810d80d9561e6277b">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_1024_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_1024_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 1024-bit private CRT keys. </p>

</div>
</div>
<a id="gaab6efa4449159180daf2c0ad4452283c" name="gaab6efa4449159180daf2c0ad4452283c"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gaab6efa4449159180daf2c0ad4452283c">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_2048_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_2048_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 2048-bit private CRT keys. </p>

</div>
</div>
<a id="ga7844b694581a8cb752edd86444a10812" name="ga7844b694581a8cb752edd86444a10812"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga7844b694581a8cb752edd86444a10812">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_3072_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_3072_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 3072-bit private CRT keys. </p>

</div>
</div>
<a id="ga56f2ed2760ce4db4e8246d96f768e23e" name="ga56f2ed2760ce4db4e8246d96f768e23e"></a>
<h2 class="memtitle"><span class="permalink"><a href="#ga56f2ed2760ce4db4e8246d96f768e23e">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_4096_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_4096_WAPKC_SIZE</td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Definition of PKC workarea size for the mcuxClRsa_sign function for 4096-bit private CRT keys. </p>

</div>
</div>
<a id="gae92072e416a0f52664b7720d33b1fd91" name="gae92072e416a0f52664b7720d33b1fd91"></a>
<h2 class="memtitle"><span class="permalink"><a href="#gae92072e416a0f52664b7720d33b1fd91">&#9670;&#160;</a></span>MCUXCLRSA_SIGN_CRT_WAPKC_SIZE</h2>

<div class="memitem">
<div class="memproto">
      <table class="memname">
        <tr>
          <td class="memname">#define MCUXCLRSA_SIGN_CRT_WAPKC_SIZE</td>
          <td>(</td>
          <td class="paramtype">&#160;</td>
          <td class="paramname">keyBitLength</td><td>)</td>
          <td></td>
        </tr>
      </table>
</div><div class="memdoc">

<p>Macro to extract PKC workarea size to be used with a non-standard key length, with a key of type MCUXCLRSA_KEY_PRIVATECRT or MCUXCLRSA_KEY_PRIVATECRT_DFA. </p>

</div>
</div>
</div><!-- contents -->
</div><!-- doc-content -->
<!-- start footer part -->
<div id="nav-path" class="navpath"><!-- id is needed for treeview function! -->
  <ul>
    <li class="footer">Generated by <a href="https://www.doxygen.org/index.html"><img class="footer" src="doxygen.svg" width="104" height="31" alt="doxygen"/></a> 1.9.7 </li>
  </ul>
</div>
</body>
</html>
