# RISC-V 32I Single Cycle Processor

Implementation of a RISC-V single cycle architecture supporting six base instruction formats (R, I, B, S, J, U).

## Features
- 32-bit RV32I ISA implementation
- Single-cycle execution
- Verilog HDL implementation

![image](https://github.com/user-attachments/assets/b8355e67-780f-49e0-9873-b1c917fa5d60)
