From isla Require Import isla_lang.

Definition trace : list trc := [
  [
    Smt (DeclareConst 7%Z (Ty_BitVec 32%N)) Mk_annot;
    Smt (Assert (Binop (Eq) (Manyop (Bvmanyarith Bvor) [Val (Val_Bits [BV{1%N} 0x0%Z]) Mk_annot; Unop (Extract 0%N 0%N) (Binop ((Bvarith Bvlshr)) (Manyop (Bvmanyarith Bvor) [Manyop (Bvmanyarith Bvand) [Val (Val_Symbolic 7%Z) Mk_annot; Val (Val_Bits [BV{32%N} 0xfffffffe%Z]) Mk_annot] Mk_annot; Val (Val_Bits [BV{32%N} 0x1%Z]) Mk_annot] Mk_annot) (Val (Val_Bits [BV{32%N} 0x0%Z]) Mk_annot) Mk_annot) Mk_annot] Mk_annot) (Val (Val_Bits [BV{1%N} 0x1%Z]) Mk_annot) Mk_annot)) Mk_annot;
    BranchAddress (Val_Bits [BV{64%N} 0x10300000%Z]) Mk_annot;
    Smt (DeclareConst 3372%Z (Ty_BitVec 64%N)) Mk_annot;
    Smt (DefineConst 3373%Z (Val (Val_Symbolic 3372%Z) Mk_annot)) Mk_annot;
    Smt (DeclareConst 3374%Z (Ty_BitVec 64%N)) Mk_annot;
    Smt (DefineConst 3375%Z (Val (Val_Symbolic 3374%Z) Mk_annot)) Mk_annot;
    Cycle Mk_annot;
    ReadReg "SEE" [] (Val_I (-1)%Z 128%Z) Mk_annot;
    WriteReg "SEE" [] (Val_I 1687%Z 128%Z) Mk_annot;
    WriteReg "__unconditional" [] (Val_Bool true) Mk_annot;
    ReadReg "R2" [] (Val_Symbolic 3373%Z) Mk_annot;
    ReadReg "R3" [] (Val_Symbolic 3375%Z) Mk_annot;
    Smt (DefineConst 3466%Z (Manyop (Bvmanyarith Bvadd) [Unop (Extract 63%N 0%N) (Unop (ZeroExtend 64%N) (Val (Val_Symbolic 3373%Z) Mk_annot) Mk_annot) Mk_annot; Unop (Extract 63%N 0%N) (Unop (ZeroExtend 64%N) (Val (Val_Symbolic 3375%Z) Mk_annot) Mk_annot) Mk_annot] Mk_annot)) Mk_annot;
    WriteReg "R1" [] (Val_Symbolic 3466%Z) Mk_annot
  ]
].
