
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.158351                       # Number of seconds simulated
sim_ticks                                158350680500                       # Number of ticks simulated
final_tick                               585551120500                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  48228                       # Simulator instruction rate (inst/s)
host_op_rate                                    80848                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                               76369081                       # Simulator tick rate (ticks/s)
host_mem_usage                                2210064                       # Number of bytes of host memory used
host_seconds                                  2073.49                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     167636860                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst             34688                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data             84416                       # Number of bytes read from this memory
system.physmem.bytes_read::total               119104                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst        34688                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           34688                       # Number of instructions bytes read from this memory
system.physmem.num_reads::cpu.inst                542                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data               1319                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  1861                       # Number of read requests responded to by this memory
system.physmem.bw_read::cpu.inst               219058                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data               533095                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                  752153                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst          219058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             219058                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_total::cpu.inst              219058                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data              533095                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total                 752153                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                              0                       # number of replacements
system.l2.tagsinuse                       1376.471555                       # Cycle average of tags in use
system.l2.total_refs                           354831                       # Total number of references to valid blocks.
system.l2.sampled_refs                           1546                       # Sample count of references to valid blocks.
system.l2.avg_refs                         229.515524                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           367.820350                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             478.646671                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data             530.004533                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.089800                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.116857                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.129396                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.336053                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst                 8100                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               217375                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  225475                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           230853                       # number of Writeback hits
system.l2.Writeback_hits::total                230853                       # number of Writeback hits
system.l2.ReadExReq_hits::cpu.data             186839                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                186839                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                  8100                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                404214                       # number of demand (read+write) hits
system.l2.demand_hits::total                   412314                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst                 8100                       # number of overall hits
system.l2.overall_hits::cpu.data               404214                       # number of overall hits
system.l2.overall_hits::total                  412314                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst                542                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data                667                       # number of ReadReq misses
system.l2.ReadReq_misses::total                  1209                       # number of ReadReq misses
system.l2.ReadExReq_misses::cpu.data              652                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                 652                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst                 542                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data                1319                       # number of demand (read+write) misses
system.l2.demand_misses::total                   1861                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst                542                       # number of overall misses
system.l2.overall_misses::cpu.data               1319                       # number of overall misses
system.l2.overall_misses::total                  1861                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst     28938000                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data     36135500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total        65073500                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data     34089500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total      34089500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst      28938000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data      70225000                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total         99163000                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst     28938000                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data     70225000                       # number of overall miss cycles
system.l2.overall_miss_latency::total        99163000                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst             8642                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data           218042                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              226684                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       230853                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            230853                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         187491                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            187491                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst              8642                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data            405533                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               414175                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst             8642                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data           405533                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              414175                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.062717                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.003059                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.005333                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.003478                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.003478                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.062717                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.003253                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.004493                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.062717                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.003253                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.004493                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53391.143911                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 54176.161919                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53824.234905                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 52284.509202                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 52284.509202                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53391.143911                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53241.091736                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53284.793122                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53391.143911                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53241.091736                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53284.793122                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.ReadReq_mshr_misses::cpu.inst           542                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data           667                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total             1209                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data          652                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total            652                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst            542                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data           1319                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total              1861                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst           542                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data          1319                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total             1861                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst     22319000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data     28010000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total     50329000                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data     26199000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total     26199000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst     22319000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data     54209000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total     76528000                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst     22319000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data     54209000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total     76528000                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.062717                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.003059                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.005333                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.003478                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.003478                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.062717                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.003253                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.004493                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.062717                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.003253                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.004493                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 41178.966790                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41994.002999                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41628.618693                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 40182.515337                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 40182.515337                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 41178.966790                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41098.559515                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41121.977431                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 41178.966790                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41098.559515                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41121.977431                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                15967706                       # Number of BP lookups
system.cpu.branchPred.condPredicted          15967706                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1123689                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups              9834030                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                 8742252                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             88.897959                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                    0                       # Number of system calls
system.cpu.numCycles                        316977591                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           19070503                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      122012219                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    15967706                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches            8742252                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      59520401                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                 9225325                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles              220832480                       # Number of cycles fetch has spent blocked
system.cpu.fetch.CacheLines                  18133235                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                245926                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          307507798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              0.672284                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.442901                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                249469454     81.13%     81.13% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  3464822      1.13%     82.25% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3873101      1.26%     83.51% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7280079      2.37%     85.88% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 43420342     14.12%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            307507798                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.050375                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.384924                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 32190274                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles             209978784                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  48565941                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               8688373                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles                8084414                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              204059229                       # Number of instructions handled by decode
system.cpu.rename.SquashCycles                8084414                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 39315691                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles               183842277                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles              0                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  47526195                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles              28739209                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              202049067                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               9857159                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents               10128213                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               3397716                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.RenamedOperands           237189313                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             494365169                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        299711118                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups         194654051                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             199815753                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 37373424                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                  0                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts              0                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  48743650                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             33613794                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores             9004613                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2285483                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores          1191958                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  197969096                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               20935                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 173397629                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued           8638754                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        30333320                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     64863098                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           9215                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     307507798                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         0.563880                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        0.813711                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0           186565211     60.67%     60.67% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            78896790     25.66%     86.33% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            32765590     10.66%     96.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3             8151169      2.65%     99.63% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4             1129038      0.37%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       307507798                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                  524463     15.55%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%     15.55% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd               2847533     84.45%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            146241      0.08%      0.08% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             100101799     57.73%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     57.81% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd            35816026     20.66%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     78.47% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             29982410     17.29%     95.76% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite             7351153      4.24%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              173397629                       # Type of FU issued
system.cpu.iq.rate                           0.547034                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     3371996                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.019447                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          549383490                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         148551940                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    116018679                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads           116930312                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes           79787183                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses     56076874                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              117250906                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                59372478                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          3455664                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      5216142                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses          482                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation        15772                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      1774741                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads            3                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          3221                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles                8084414                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                42449823                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               7073423                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           197990031                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             95682                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              33613794                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts              9004613                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                  0                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                4910276                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                 31558                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents          15772                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1034758                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect        93927                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              1128685                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             172884662                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              29856834                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts            512963                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     37194264                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 12845336                       # Number of branches executed
system.cpu.iew.exec_stores                    7337430                       # Number of stores executed
system.cpu.iew.exec_rate                     0.545416                       # Inst execution rate
system.cpu.iew.wb_sent                      172453023                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     172095553                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 133500039                       # num instructions producing a value
system.cpu.iew.wb_consumers                 213730183                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.542927                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.624619                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        30369852                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls           11720                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1123689                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    299423384                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     0.559866                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.309886                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    246419428     82.30%     82.30% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     10555487      3.53%     85.82% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      3430896      1.15%     86.97% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3      5850711      1.95%     88.92% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     33166862     11.08%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    299423384                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              167636860                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       35627501                       # Number of memory references committed
system.cpu.commit.loads                      28397630                       # Number of loads committed
system.cpu.commit.membars                       11720                       # Number of memory barriers committed
system.cpu.commit.branches                   12626847                       # Number of branches committed
system.cpu.commit.fp_insts                   54683872                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 135087432                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              33166862                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    464263234                       # The number of ROB reads
system.cpu.rob.rob_writes                   404100496                       # The number of ROB writes
system.cpu.timesIdled                         2777317                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                         9469793                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     167636860                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               3.169776                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         3.169776                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.315480                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.315480                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                256676598                       # number of integer regfile reads
system.cpu.int_regfile_writes               155122363                       # number of integer regfile writes
system.cpu.fp_regfile_reads                  94396229                       # number of floating regfile reads
system.cpu.fp_regfile_writes                 50479551                       # number of floating regfile writes
system.cpu.misc_regfile_reads                69840449                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                   8209                       # number of replacements
system.cpu.icache.tagsinuse                394.560187                       # Cycle average of tags in use
system.cpu.icache.total_refs                 18123972                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                   8642                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                2097.196482                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle                      0                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     394.560187                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.770625                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.770625                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     18123972                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        18123972                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      18123972                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         18123972                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     18123972                       # number of overall hits
system.cpu.icache.overall_hits::total        18123972                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         9263                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          9263                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         9263                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           9263                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         9263                       # number of overall misses
system.cpu.icache.overall_misses::total          9263                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    142274000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    142274000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    142274000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    142274000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    142274000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    142274000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     18133235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     18133235                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     18133235                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     18133235                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     18133235                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     18133235                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000511                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000511                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000511                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000511                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000511                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 15359.386808                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 15359.386808                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 15359.386808                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 15359.386808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 15359.386808                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 15359.386808                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs           31                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 1                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs           31                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst          621                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total          621                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst          621                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total          621                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst          621                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total          621                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         8642                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         8642                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         8642                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         8642                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         8642                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         8642                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    118848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    118848500                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    118848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    118848500                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    118848500                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    118848500                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000477                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000477                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000477                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000477                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000477                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 13752.429993                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 13752.429993                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 13752.429993                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 13752.429993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 13752.429993                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 13752.429993                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                 405021                       # number of replacements
system.cpu.dcache.tagsinuse                511.739039                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 33088740                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                 405533                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  81.593212                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           431828558000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.739039                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999490                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999490                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     26046363                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        26046363                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      7042377                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        7042377                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      33088740                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         33088740                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     33088740                       # number of overall hits
system.cpu.dcache.overall_hits::total        33088740                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data       352638                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total        352638                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       187494                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       187494                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data       540132                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total         540132                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data       540132                       # number of overall misses
system.cpu.dcache.overall_misses::total        540132                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data   4364519500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total   4364519500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   2466781170                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   2466781170                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data   6831300670                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total   6831300670                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data   6831300670                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total   6831300670                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     26399001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     26399001                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      7229871                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     33628872                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     33628872                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     33628872                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     33628872                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.013358                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.013358                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.025933                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.025933                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.016062                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.016062                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.016062                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.016062                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 12376.770229                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 12376.770229                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 13156.587251                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 13156.587251                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 12647.465194                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 12647.465194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 12647.465194                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 12647.465194                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs        42701                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs              3833                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    11.140360                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       230853                       # number of writebacks
system.cpu.dcache.writebacks::total            230853                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data       134596                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total       134596                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data            3                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total            3                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data       134599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total       134599                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data       134599                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total       134599                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data       218042                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total       218042                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       187491                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       187491                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data       405533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total       405533                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data       405533                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total       405533                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data   2446472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total   2446472500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   2091703670                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   2091703670                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data   4538176170                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total   4538176170                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data   4538176170                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total   4538176170                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.008259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.008259                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.025933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.025933                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.012059                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.012059                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.012059                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.012059                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 11220.189230                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 11220.189230                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 11156.288409                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 11156.288409                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 11190.645817                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 11190.645817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 11190.645817                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 11190.645817                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
