
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.035018                       # Number of seconds simulated
sim_ticks                                 35018128359                       # Number of ticks simulated
final_tick                               563066589030                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 309455                       # Simulator instruction rate (inst/s)
host_op_rate                                   390438                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                3280598                       # Simulator tick rate (ticks/s)
host_mem_usage                               16902604                       # Number of bytes of host memory used
host_seconds                                 10674.31                       # Real time elapsed on the host
sim_insts                                  3303218022                       # Number of instructions simulated
sim_ops                                    4167652601                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         1792                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       579712                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         2048                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       540672                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         1664                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       904704                       # Number of bytes read from this memory
system.physmem.bytes_read::total              2030592                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         1792                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         2048                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         1664                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total            5504                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      1396608                       # Number of bytes written to this memory
system.physmem.bytes_written::total           1396608                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           14                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         4529                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           16                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         4224                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           13                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data         7068                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                 15864                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           10911                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                10911                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst        51173                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     16554625                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst        58484                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     15439774                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst        47518                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     25835304                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total                57986880                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst        51173                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst        58484                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst        47518                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total             157176                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          39882428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               39882428                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          39882428                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst        51173                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     16554625                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst        58484                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     15439774                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst        47518                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     25835304                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total               97869308                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus0.numCycles                83976328                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups        31102265                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted     25357133                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect      2076806                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups     13078191                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits        12156542                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS         3351344                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect        92020                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles     31118720                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts             170899622                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches           31102265                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches     15507886                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles             37964887                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles       11042445                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles       5101496                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.PendingTrapStallCycles           49                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.CacheLines         15358553                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes      1003949                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples     83125194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.548060                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.295726                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0        45160307     54.33%     54.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1         2511941      3.02%     57.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2         4708450      5.66%     63.01% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3         4658271      5.60%     68.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4         2905455      3.50%     72.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5         2304625      2.77%     74.89% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6         1444949      1.74%     76.62% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7         1359914      1.64%     78.26% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8        18071282     21.74%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total     83125194                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.370369                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               2.035093                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles        32445693                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles      5043261                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles         36472076                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles       224354                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles       8939802                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved      5261413                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred          256                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts     205070694                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         1384                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles       8939802                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles        34800928                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         980665                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles       835996                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles         34296362                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles      3271433                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts     197766976                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           10                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents       1359199                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents      1002034                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands    277643327                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups    922684327                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups    922684327                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps    171704564                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps       105938758                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts        35191                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts        16906                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts          9113240                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads     18306661                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores      9349222                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads       117209                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores      2979150                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded         186422158                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded        33812                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued        148487658                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued       291552                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined     63058744                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined    192899007                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.issued_per_cycle::samples     83125194                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.786314                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.898993                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0     28340335     34.09%     34.09% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1     18169582     21.86%     55.95% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2     11852390     14.26%     70.21% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3      7856133      9.45%     79.66% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4      8293984      9.98%     89.64% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5      3995638      4.81%     94.45% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6      3164163      3.81%     98.25% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7       717959      0.86%     99.12% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8       735010      0.88%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total     83125194                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu         924940     72.38%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.38% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead        177243     13.87%     86.26% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite       175627     13.74%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu    124195672     83.64%     83.64% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult      1994643      1.34%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.98% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc        16906      0.01%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     85.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead     14359298      9.67%     94.67% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite      7921139      5.33%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total     148487658                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.768209                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt            1277810                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.008605                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads    381669872                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes    249515023                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses    145080988                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses     149765468                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads       461960                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads      7113226                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses         2016                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          309                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores      2258180                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles       8939802                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         505896                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles        88934                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts    186455975                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts       370635                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts     18306661                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts      9349222                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts        16906                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents         69812                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          309                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect      1297432                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect      1155994                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts      2453426                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts    146504876                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts     13698884                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts      1982782                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs            21426984                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches        20772407                       # Number of branches executed
system.switch_cpus0.iew.exec_stores           7728100                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.744597                       # Inst execution rate
system.switch_cpus0.iew.wb_sent             145122535                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count            145080988                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers         92475170                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers        265417428                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.727641                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.348414                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts    100000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps    123129416                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts     63327001                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls        33812                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts      2101925                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples     74185392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.659753                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.151565                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0     27975671     37.71%     37.71% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1     20865104     28.13%     65.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2      8675288     11.69%     77.53% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3      4324117      5.83%     83.36% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4      4303715      5.80%     89.16% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5      1732729      2.34%     91.50% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6      1736329      2.34%     93.84% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7       934606      1.26%     95.10% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8      3637833      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total     74185392                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts    100000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps     123129416                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs              18284477                       # Number of memory references committed
system.switch_cpus0.commit.loads             11193435                       # Number of loads committed
system.switch_cpus0.commit.membars              16906                       # Number of memory barriers committed
system.switch_cpus0.commit.branches          17772285                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts        110930287                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls      2539564                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events      3637833                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads           257003976                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes          381858397                       # The number of ROB writes
system.switch_cpus0.timesIdled                  31671                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 851134                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts          100000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps            123129416                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total    100000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.839763                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.839763                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.190812                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.190812                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads       658132687                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes      201514661                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads      188361983                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes         33812                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus1.numCycles                83976328                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups        31698018                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted     25862277                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect      2110632                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups     13236501                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits        12492467                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS         3273936                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect        93027                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles     32805994                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts             172177865                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches           31698018                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches     15766403                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles             37331409                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles       11024763                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles       4647921                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.PendingTrapStallCycles           56                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.CacheLines         15969395                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes       808809                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples     83682033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.544435                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.340246                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0        46350624     55.39%     55.39% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1         3051684      3.65%     59.04% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2         4596640      5.49%     64.53% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3         3177665      3.80%     68.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4         2236880      2.67%     71.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5         2176917      2.60%     73.60% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6         1305042      1.56%     75.16% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7         2809507      3.36%     78.52% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8        17977074     21.48%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total     83682033                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.377464                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               2.050314                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles        33749233                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles      4874412                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles         35641613                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles       520336                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles       8896437                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved      5339443                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred          637                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts     206190200                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         1254                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles       8896437                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles        35626355                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         501432                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles      1652768                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles         34246758                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles      2758276                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts     200066358                       # Number of instructions processed by rename
system.switch_cpus1.rename.IQFullEvents       1156155                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents       937349                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands    280548611                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups    931280736                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups    931280736                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps    172838787                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps       107709757                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts        36045                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts        17233                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts          8195343                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads     18353120                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores      9397057                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads       111783                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores      2571038                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded         186507244                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded        34405                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued        149017709                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued       296968                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined     62170901                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined    190110359                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           61                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples     83682033                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.780761                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.920069                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0     29770691     35.58%     35.58% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1     16868735     20.16%     55.73% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2     11999871     14.34%     70.07% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3      8038209      9.61%     79.68% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4      8165001      9.76%     89.44% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5      3911535      4.67%     94.11% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6      3472800      4.15%     98.26% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7       661402      0.79%     99.05% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8       793789      0.95%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total     83682033                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         812839     70.81%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     70.81% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead        162709     14.17%     84.98% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite       172375     15.02%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu    124637604     83.64%     83.64% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult      1882113      1.26%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.90% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc        17171      0.01%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.91% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead     14633846      9.82%     94.73% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite      7846975      5.27%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total     149017709                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.774520                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt            1147923                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.007703                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads    383162340                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes    248712904                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses    144905581                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses     150165632                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads       468151                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads      7121910                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses         6329                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          358                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores      2254875                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles       8896437                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles         261253                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        49471                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts    186541655                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts       638111                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts     18353120                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts      9397057                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts        17233                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         41744                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          358                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect      1279542                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect      1155701                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts      2435243                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts    146286045                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts     13683800                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts      2731662                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    6                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs            21334917                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches        20799947                       # Number of branches executed
system.switch_cpus1.iew.exec_stores           7651117                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.741991                       # Inst execution rate
system.switch_cpus1.iew.wb_sent             144967710                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count            144905581                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers         93883221                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers        266725518                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.725553                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351984                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts    100493954                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps    123873414                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts     62668438                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls        34344                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts      2127657                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples     74785596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.656381                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.177986                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0     28427937     38.01%     38.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1     21507616     28.76%     66.77% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2      8130826     10.87%     77.64% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3      4550934      6.09%     83.73% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4      3836407      5.13%     88.86% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5      1713398      2.29%     91.15% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6      1641622      2.20%     93.35% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7      1125854      1.51%     94.85% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8      3851002      5.15%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total     74785596                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts    100493954                       # Number of instructions committed
system.switch_cpus1.commit.committedOps     123873414                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs              18373389                       # Number of memory references committed
system.switch_cpus1.commit.loads             11231207                       # Number of loads committed
system.switch_cpus1.commit.membars              17172                       # Number of memory barriers committed
system.switch_cpus1.commit.branches          17972808                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts        111517950                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls      2562099                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events      3851002                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads           257476446                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes          381985858                       # The number of ROB writes
system.switch_cpus1.timesIdled                  17532                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 294295                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts          100493954                       # Number of Instructions Simulated
system.switch_cpus1.committedOps            123873414                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total    100493954                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.835636                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.835636                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.196694                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.196694                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads       656993228                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes      201514302                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads      189563365                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes         34344                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                   0                       # Number of system calls
system.switch_cpus2.numCycles                83976328                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups        30812411                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted     25063717                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect      2057290                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups     12781587                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits        12122280                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS         3150564                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect        90044                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles     34044913                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts             168254881                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches           30812411                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches     15272844                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles             35326437                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles       10576243                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles       5133097                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.PendingTrapStallCycles           29                       # Number of stall cycles due to pending traps
system.switch_cpus2.fetch.CacheLines         16633906                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes       812970                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples     82988380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.498059                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.302587                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0        47661943     57.43%     57.43% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1         1889892      2.28%     59.71% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2         2465340      2.97%     62.68% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3         3741332      4.51%     67.19% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4         3636973      4.38%     71.57% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5         2769234      3.34%     74.91% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6         1622232      1.95%     76.86% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7         2473663      2.98%     79.84% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8        16727771     20.16%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total     82988380                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.366918                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               2.003599                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles        35181805                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles      5021701                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles         34035359                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles       265853                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles       8483661                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved      5225712                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          276                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts     201228351                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1320                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles       8483661                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles        37032188                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles        1001564                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles      1307417                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles         32407419                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles      2756125                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts     195396523                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents          789                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents       1188174                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents       867454                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.FullRegisterEvents           76                       # Number of times there has been no free registers
system.switch_cpus2.rename.RenamedOperands    272247459                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups    909945459                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups    909945459                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps    169165550                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps       103081855                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts        41689                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts        23595                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts          7817227                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads     18122807                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores      9598763                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads       185529                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores      3043383                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded         181644723                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded        39561                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued        146238010                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued       271051                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined     59183177                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined    179991345                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved         6533                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples     82988380                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.762150                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.898276                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0     28708079     34.59%     34.59% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1     18271061     22.02%     56.61% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2     11785669     14.20%     70.81% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3      8062799      9.72%     80.53% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4      7547559      9.09%     89.62% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5      4027434      4.85%     94.47% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6      2959465      3.57%     98.04% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7       887494      1.07%     99.11% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8       738820      0.89%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total     82988380                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu         718273     68.88%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             5      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     68.88% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead        150845     14.47%     83.35% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite       173616     16.65%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu    121692589     83.22%     83.22% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult      2065014      1.41%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.63% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc        16514      0.01%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.64% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead     14419005      9.86%     94.50% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite      8044888      5.50%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total     146238010                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.741419                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt            1042739                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.007130                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads    376778188                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes    240868254                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses    142119996                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses     147280749                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads       495786                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads      6959468                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses         2146                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          836                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores      2443372                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked          110                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles       8483661                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles         581841                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles        96835                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts    181684287                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts      1169022                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts     18122807                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts      9598763                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts        23047                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents         73465                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents            0                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          836                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect      1254569                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect      1167298                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts      2421867                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts    143413332                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts     13571154                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts      2824676                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    3                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs            21429678                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches        20088029                       # Number of branches executed
system.switch_cpus2.iew.exec_stores           7858524                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.707783                       # Inst execution rate
system.switch_cpus2.iew.wb_sent             142154233                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count            142119996                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers         91301760                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers        256436408                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.692382                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.356041                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts     99072420                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps    121764272                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts     59920190                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls        33028                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts      2091409                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples     74504719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.634316                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.154875                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0     28588436     38.37%     38.37% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1     21471295     28.82%     67.19% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2      7910573     10.62%     77.81% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3      4529149      6.08%     83.89% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4      3777368      5.07%     88.96% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5      1844090      2.48%     91.43% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6      1861655      2.50%     93.93% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       792692      1.06%     94.99% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8      3729461      5.01%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total     74504719                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts     99072420                       # Number of instructions committed
system.switch_cpus2.commit.committedOps     121764272                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs              18318724                       # Number of memory references committed
system.switch_cpus2.commit.loads             11163335                       # Number of loads committed
system.switch_cpus2.commit.membars              16514                       # Number of memory barriers committed
system.switch_cpus2.commit.branches          17463723                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts        109754126                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls      2484525                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events      3729461                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads           252459720                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes          371857124                       # The number of ROB writes
system.switch_cpus2.timesIdled                  31673                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                 987948                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts           99072420                       # Number of Instructions Simulated
system.switch_cpus2.committedOps            121764272                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total     99072420                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.847626                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.847626                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.179766                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.179766                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads       645330769                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes      196289733                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads      185903101                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes         33028                       # number of misc regfile writes
system.l2.replacements                          15867                       # number of replacements
system.l2.tagsinuse                      32767.986801                       # Cycle average of tags in use
system.l2.total_refs                          1280738                       # Total number of references to valid blocks.
system.l2.sampled_refs                          48635                       # Sample count of references to valid blocks.
system.l2.avg_refs                          26.333669                       # Average number of references to valid blocks.
system.l2.warmup_cycle                              0                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks          1408.443309                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.inst     13.555422                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus0.data   2254.354756                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.inst     15.341763                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus1.data   2095.223851                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.inst     12.370255                       # Average occupied blocks per requestor
system.l2.occ_blocks::switch_cpus2.data   3486.429901                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu0.data           7674.254054                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu1.data           5703.027218                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu2.data          10104.986271                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.042982                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.inst     0.000414                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus0.data     0.068797                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.inst     0.000468                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus1.data     0.063941                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.inst     0.000378                       # Average percentage of cache occupancy
system.l2.occ_percent::switch_cpus2.data     0.106397                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu0.data             0.234200                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu1.data             0.174043                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu2.data             0.308380                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 1.000000                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::switch_cpus0.data        34319                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus1.data        28997                       # number of ReadReq hits
system.l2.ReadReq_hits::switch_cpus2.data        44673                       # number of ReadReq hits
system.l2.ReadReq_hits::total                  107989                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks            43304                       # number of Writeback hits
system.l2.Writeback_hits::total                 43304                       # number of Writeback hits
system.l2.demand_hits::switch_cpus0.data        34319                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus1.data        28997                       # number of demand (read+write) hits
system.l2.demand_hits::switch_cpus2.data        44673                       # number of demand (read+write) hits
system.l2.demand_hits::total                   107989                       # number of demand (read+write) hits
system.l2.overall_hits::switch_cpus0.data        34319                       # number of overall hits
system.l2.overall_hits::switch_cpus1.data        28997                       # number of overall hits
system.l2.overall_hits::switch_cpus2.data        44673                       # number of overall hits
system.l2.overall_hits::total                  107989                       # number of overall hits
system.l2.ReadReq_misses::switch_cpus0.inst           14                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus0.data         4529                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.inst           16                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus1.data         4224                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.inst           13                       # number of ReadReq misses
system.l2.ReadReq_misses::switch_cpus2.data         7065                       # number of ReadReq misses
system.l2.ReadReq_misses::total                 15861                       # number of ReadReq misses
system.l2.ReadExReq_misses::switch_cpus2.data            3                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total                   3                       # number of ReadExReq misses
system.l2.demand_misses::switch_cpus0.inst           14                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus0.data         4529                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.inst           16                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus1.data         4224                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.inst           13                       # number of demand (read+write) misses
system.l2.demand_misses::switch_cpus2.data         7068                       # number of demand (read+write) misses
system.l2.demand_misses::total                  15864                       # number of demand (read+write) misses
system.l2.overall_misses::switch_cpus0.inst           14                       # number of overall misses
system.l2.overall_misses::switch_cpus0.data         4529                       # number of overall misses
system.l2.overall_misses::switch_cpus1.inst           16                       # number of overall misses
system.l2.overall_misses::switch_cpus1.data         4224                       # number of overall misses
system.l2.overall_misses::switch_cpus2.inst           13                       # number of overall misses
system.l2.overall_misses::switch_cpus2.data         7068                       # number of overall misses
system.l2.overall_misses::total                 15864                       # number of overall misses
system.l2.ReadReq_miss_latency::switch_cpus0.inst       742036                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus0.data    254732302                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.inst       732747                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus1.data    234114041                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.inst       677315                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::switch_cpus2.data    373660891                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total       864659332                       # number of ReadReq miss cycles
system.l2.ReadExReq_miss_latency::switch_cpus2.data       211794                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total        211794                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::switch_cpus0.inst       742036                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus0.data    254732302                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.inst       732747                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus1.data    234114041                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.inst       677315                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::switch_cpus2.data    373872685                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total        864871126                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::switch_cpus0.inst       742036                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus0.data    254732302                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.inst       732747                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus1.data    234114041                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.inst       677315                       # number of overall miss cycles
system.l2.overall_miss_latency::switch_cpus2.data    373872685                       # number of overall miss cycles
system.l2.overall_miss_latency::total       864871126                       # number of overall miss cycles
system.l2.ReadReq_accesses::switch_cpus0.inst           14                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus0.data        38848                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.inst           16                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus1.data        33221                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.inst           13                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::switch_cpus2.data        51738                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total              123850                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks        43304                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total             43304                       # number of Writeback accesses(hits+misses)
system.l2.ReadExReq_accesses::switch_cpus2.data            3                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total                 3                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::switch_cpus0.inst           14                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus0.data        38848                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.inst           16                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus1.data        33221                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.inst           13                       # number of demand (read+write) accesses
system.l2.demand_accesses::switch_cpus2.data        51741                       # number of demand (read+write) accesses
system.l2.demand_accesses::total               123853                       # number of demand (read+write) accesses
system.l2.overall_accesses::switch_cpus0.inst           14                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus0.data        38848                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.inst           16                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus1.data        33221                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.inst           13                       # number of overall (read+write) accesses
system.l2.overall_accesses::switch_cpus2.data        51741                       # number of overall (read+write) accesses
system.l2.overall_accesses::total              123853                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::switch_cpus0.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus0.data     0.116583                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus1.data     0.127148                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.inst            1                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::switch_cpus2.data     0.136553                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.128066                       # miss rate for ReadReq accesses
system.l2.ReadExReq_miss_rate::switch_cpus2.data            1                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total                1                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::switch_cpus0.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus0.data     0.116583                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus1.data     0.127148                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.inst            1                       # miss rate for demand accesses
system.l2.demand_miss_rate::switch_cpus2.data     0.136603                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.128087                       # miss rate for demand accesses
system.l2.overall_miss_rate::switch_cpus0.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus0.data     0.116583                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus1.data     0.127148                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.inst            1                       # miss rate for overall accesses
system.l2.overall_miss_rate::switch_cpus2.data     0.136603                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.128087                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::switch_cpus0.inst 53002.571429                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus0.data 56244.712299                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.inst 45796.687500                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus1.data 55424.725616                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.inst 52101.153846                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::switch_cpus2.data 52889.015004                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 54514.805624                       # average ReadReq miss latency
system.l2.ReadExReq_avg_miss_latency::switch_cpus2.data        70598                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total        70598                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.inst 53002.571429                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus0.data 56244.712299                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.inst 45796.687500                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus1.data 55424.725616                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.inst 52101.153846                       # average overall miss latency
system.l2.demand_avg_miss_latency::switch_cpus2.data 52896.531551                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 54517.847075                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.inst 53002.571429                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus0.data 56244.712299                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.inst 45796.687500                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus1.data 55424.725616                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.inst 52101.153846                       # average overall miss latency
system.l2.overall_avg_miss_latency::switch_cpus2.data 52896.531551                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 54517.847075                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                10911                       # number of writebacks
system.l2.writebacks::total                     10911                       # number of writebacks
system.l2.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus0.data         4529                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus1.data         4224                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::switch_cpus2.data         7065                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total            15861                       # number of ReadReq MSHR misses
system.l2.ReadExReq_mshr_misses::switch_cpus2.data            3                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total              3                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus0.data         4529                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus1.data         4224                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::switch_cpus2.data         7068                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total             15864                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus0.data         4529                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus1.data         4224                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.l2.overall_mshr_misses::switch_cpus2.data         7068                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total            15864                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.inst       661267                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus0.data    228604754                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.inst       638483                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus1.data    209688312                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.inst       602492                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::switch_cpus2.data    332594112                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total    772789420                       # number of ReadReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::switch_cpus2.data       194307                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total       194307                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.inst       661267                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus0.data    228604754                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.inst       638483                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus1.data    209688312                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.inst       602492                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::switch_cpus2.data    332788419                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total    772983727                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.inst       661267                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus0.data    228604754                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.inst       638483                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus1.data    209688312                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.inst       602492                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::switch_cpus2.data    332788419                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total    772983727                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus0.data     0.116583                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus1.data     0.127148                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::switch_cpus2.data     0.136553                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.128066                       # mshr miss rate for ReadReq accesses
system.l2.ReadExReq_mshr_miss_rate::switch_cpus2.data            1                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total            1                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus0.data     0.116583                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus1.data     0.127148                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::switch_cpus2.data     0.136603                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.128087                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus0.data     0.116583                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus1.data     0.127148                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.inst            1                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::switch_cpus2.data     0.136603                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.128087                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 47233.357143                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 50475.768161                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 39905.187500                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 49642.119318                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 46345.538462                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 47076.307431                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 48722.616481                       # average ReadReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::switch_cpus2.data        64769                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total        64769                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.inst 47233.357143                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus0.data 50475.768161                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.inst 39905.187500                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus1.data 49642.119318                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.inst 46345.538462                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::switch_cpus2.data 47083.817063                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 48725.650971                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.inst 47233.357143                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus0.data 50475.768161                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.inst 39905.187500                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus1.data 49642.119318                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.inst 46345.538462                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::switch_cpus2.data 47083.817063                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 48725.650971                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     0                       # number of replacements
system.cpu0.icache.tagsinuse               462.996369                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1015366186                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   463                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              2193015.520518                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    13.996369                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst          449                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.022430                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.719551                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.741981                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst     15358537                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total       15358537                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst     15358537                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total        15358537                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst     15358537                       # number of overall hits
system.cpu0.icache.overall_hits::total       15358537                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           16                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           16                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           16                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            16                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           16                       # number of overall misses
system.cpu0.icache.overall_misses::total           16                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst       950775                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total       950775                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst       950775                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total       950775                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst       950775                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total       950775                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst     15358553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total     15358553                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst     15358553                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total     15358553                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst     15358553                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total     15358553                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000001                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 59423.437500                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 59423.437500                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 59423.437500                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 59423.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 59423.437500                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 59423.437500                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst            2                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total            2                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total            2                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst            2                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total            2                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           14                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           14                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           14                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           14                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           14                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst       788046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total       788046                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst       788046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total       788046                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst       788046                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total       788046                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst        56289                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total        56289                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst        56289                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total        56289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst        56289                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total        56289                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                 38848                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               169194482                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                 39104                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs               4326.781966                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   231.596971                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    24.403029                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.904676                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.095324                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data     10452606                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total       10452606                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data      7057777                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total       7057777                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total        16906                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data        16906                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total        16906                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data     17510383                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total        17510383                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data     17510383                       # number of overall hits
system.cpu0.dcache.overall_hits::total       17510383                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data       101135                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total       101135                       # number of ReadReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data       101135                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total        101135                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data       101135                       # number of overall misses
system.cpu0.dcache.overall_misses::total       101135                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   3086300583                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   3086300583                       # number of ReadReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   3086300583                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   3086300583                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   3086300583                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   3086300583                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data     10553741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total     10553741                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total      7057777                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total        16906                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total        16906                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data     17611518                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total     17611518                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data     17611518                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total     17611518                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.009583                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.009583                       # miss rate for ReadReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.005743                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.005743                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.005743                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.005743                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 30516.641944                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 30516.641944                       # average ReadReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 30516.641944                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 30516.641944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 30516.641944                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 30516.641944                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks         9340                       # number of writebacks
system.cpu0.dcache.writebacks::total             9340                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        62287                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        62287                       # number of ReadReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        62287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        62287                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        62287                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        62287                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total        38848                       # number of ReadReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total        38848                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data        38848                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total        38848                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    500643453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    500643453                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    500643453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    500643453                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    500643453                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    500643453                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.003681                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002206                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002206                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 12887.238803                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 12887.238803                       # average ReadReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 12887.238803                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 12887.238803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 12887.238803                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 12887.238803                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               461.996052                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1019370901                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   462                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2206430.521645                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    15.996052                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          446                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.025635                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.714744                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.740378                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst     15969375                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total       15969375                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst     15969375                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total        15969375                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst     15969375                       # number of overall hits
system.cpu1.icache.overall_hits::total       15969375                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           20                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           20                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           20                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            20                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           20                       # number of overall misses
system.cpu1.icache.overall_misses::total           20                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst       943896                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total       943896                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst       943896                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total       943896                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst       943896                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total       943896                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst     15969395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total     15969395                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst     15969395                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total     15969395                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst     15969395                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total     15969395                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000001                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 47194.800000                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 47194.800000                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 47194.800000                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 47194.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 47194.800000                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 47194.800000                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst            4                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total            4                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total            4                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst            4                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total            4                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           16                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           16                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           16                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           16                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           16                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst       757219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total       757219                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst       757219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total       757219                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst       757219                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total       757219                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 47326.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 47326.187500                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 47326.187500                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 47326.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 47326.187500                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 47326.187500                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                 33221                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               164246645                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                 33477                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs               4906.253398                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   230.707697                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    25.292303                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.901202                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.098798                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data     10413960                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total       10413960                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data      7107838                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total       7107838                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data        17203                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total        17203                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data        17172                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total        17172                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data     17521798                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total        17521798                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data     17521798                       # number of overall hits
system.cpu1.dcache.overall_hits::total       17521798                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        67535                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        67535                       # number of ReadReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        67535                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         67535                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        67535                       # number of overall misses
system.cpu1.dcache.overall_misses::total        67535                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data   1747490627                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total   1747490627                       # number of ReadReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data   1747490627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total   1747490627                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data   1747490627                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total   1747490627                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data     10481495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total     10481495                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data      7107838                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total      7107838                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data        17203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total        17203                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total        17172                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data     17589333                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total     17589333                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data     17589333                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total     17589333                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.006443                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.006443                       # miss rate for ReadReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.003840                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.003840                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 25875.333190                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 25875.333190                       # average ReadReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 25875.333190                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 25875.333190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 25875.333190                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 25875.333190                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks         9923                       # number of writebacks
system.cpu1.dcache.writebacks::total             9923                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data        34314                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total        34314                       # number of ReadReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data        34314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total        34314                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data        34314                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total        34314                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data        33221                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total        33221                       # number of ReadReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data        33221                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total        33221                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data        33221                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total        33221                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    483794628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    483794628                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    483794628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    483794628                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    483794628                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    483794628                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.003169                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.001889                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.001889                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 14562.915866                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 14562.915866                       # average ReadReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 14562.915866                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 14562.915866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 14562.915866                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 14562.915866                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               495.996712                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1016899274                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   496                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2050200.149194                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    12.996712                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          483                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.020828                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.774038                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.794867                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst     16633887                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total       16633887                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst     16633887                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total        16633887                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst     16633887                       # number of overall hits
system.cpu2.icache.overall_hits::total       16633887                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           19                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           19                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           19                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            19                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           19                       # number of overall misses
system.cpu2.icache.overall_misses::total           19                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst      1076374                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total      1076374                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst      1076374                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total      1076374                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst      1076374                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total      1076374                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst     16633906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total     16633906                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst     16633906                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total     16633906                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst     16633906                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total     16633906                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000001                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000001                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000001                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000001                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 56651.263158                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 56651.263158                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 56651.263158                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 56651.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 56651.263158                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 56651.263158                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst            6                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total            6                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total            6                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst            6                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total            6                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           13                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           13                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           13                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           13                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           13                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst       699423                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total       699423                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst       699423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total       699423                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst       699423                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total       699423                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000001                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000001                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000001                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 53801.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 53801.769231                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 53801.769231                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 53801.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 53801.769231                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 53801.769231                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                 51741                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               173486519                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                 51997                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs               3336.471700                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   233.305538                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    22.694462                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.911350                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.088650                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data     10321255                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total       10321255                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data      7118371                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total       7118371                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data        17490                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total        17490                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data        16514                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total        16514                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data     17439626                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total        17439626                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data     17439626                       # number of overall hits
system.cpu2.dcache.overall_hits::total       17439626                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data       132119                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total       132119                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data         2990                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total         2990                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data       135109                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total        135109                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data       135109                       # number of overall misses
system.cpu2.dcache.overall_misses::total       135109                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data   4061129631                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total   4061129631                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data    171578887                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total    171578887                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data   4232708518                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total   4232708518                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data   4232708518                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total   4232708518                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data     10453374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total     10453374                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data      7121361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total      7121361                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data        17490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total        17490                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total        16514                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data     17574735                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total     17574735                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data     17574735                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total     17574735                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.012639                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.012639                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000420                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000420                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.007688                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.007688                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.007688                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.007688                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 30738.422415                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 30738.422415                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 57384.243144                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 57384.243144                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 31328.101888                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 31328.101888                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 31328.101888                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 31328.101888                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets       412339                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets             13                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets 31718.384615                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks        24041                       # number of writebacks
system.cpu2.dcache.writebacks::total            24041                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data        80381                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total        80381                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data         2987                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total         2987                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data        83368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total        83368                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data        83368                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total        83368                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data        51738                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total        51738                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total            3                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data        51741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total        51741                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data        51741                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total        51741                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    767251602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    767251602                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       214794                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       214794                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    767466396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    767466396                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    767466396                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    767466396                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.004949                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000000                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002944                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002944                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002944                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002944                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 14829.556651                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 14829.556651                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data        71598                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total        71598                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 14832.848148                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 14832.848148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 14832.848148                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 14832.848148                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
