$comment
	File created using the following command:
		vcd file processor.msim.vcd -direction
$end
$date
	Sun Dec 05 21:56:51 2021
$end
$version
	ModelSim Version 10.4b
$end
$timescale
	1ps
$end

$scope module processor_vlg_vec_tst $end
$var reg 1 ! fast_clk $end
$var reg 1 " reset $end
$var reg 1 # slow_clk $end
$var wire 1 $ inst_out [31] $end
$var wire 1 % inst_out [30] $end
$var wire 1 & inst_out [29] $end
$var wire 1 ' inst_out [28] $end
$var wire 1 ( inst_out [27] $end
$var wire 1 ) inst_out [26] $end
$var wire 1 * inst_out [25] $end
$var wire 1 + inst_out [24] $end
$var wire 1 , inst_out [23] $end
$var wire 1 - inst_out [22] $end
$var wire 1 . inst_out [21] $end
$var wire 1 / inst_out [20] $end
$var wire 1 0 inst_out [19] $end
$var wire 1 1 inst_out [18] $end
$var wire 1 2 inst_out [17] $end
$var wire 1 3 inst_out [16] $end
$var wire 1 4 inst_out [15] $end
$var wire 1 5 inst_out [14] $end
$var wire 1 6 inst_out [13] $end
$var wire 1 7 inst_out [12] $end
$var wire 1 8 inst_out [11] $end
$var wire 1 9 inst_out [10] $end
$var wire 1 : inst_out [9] $end
$var wire 1 ; inst_out [8] $end
$var wire 1 < inst_out [7] $end
$var wire 1 = inst_out [6] $end
$var wire 1 > inst_out [5] $end
$var wire 1 ? inst_out [4] $end
$var wire 1 @ inst_out [3] $end
$var wire 1 A inst_out [2] $end
$var wire 1 B inst_out [1] $end
$var wire 1 C inst_out [0] $end
$var wire 1 D PC_out [31] $end
$var wire 1 E PC_out [30] $end
$var wire 1 F PC_out [29] $end
$var wire 1 G PC_out [28] $end
$var wire 1 H PC_out [27] $end
$var wire 1 I PC_out [26] $end
$var wire 1 J PC_out [25] $end
$var wire 1 K PC_out [24] $end
$var wire 1 L PC_out [23] $end
$var wire 1 M PC_out [22] $end
$var wire 1 N PC_out [21] $end
$var wire 1 O PC_out [20] $end
$var wire 1 P PC_out [19] $end
$var wire 1 Q PC_out [18] $end
$var wire 1 R PC_out [17] $end
$var wire 1 S PC_out [16] $end
$var wire 1 T PC_out [15] $end
$var wire 1 U PC_out [14] $end
$var wire 1 V PC_out [13] $end
$var wire 1 W PC_out [12] $end
$var wire 1 X PC_out [11] $end
$var wire 1 Y PC_out [10] $end
$var wire 1 Z PC_out [9] $end
$var wire 1 [ PC_out [8] $end
$var wire 1 \ PC_out [7] $end
$var wire 1 ] PC_out [6] $end
$var wire 1 ^ PC_out [5] $end
$var wire 1 _ PC_out [4] $end
$var wire 1 ` PC_out [3] $end
$var wire 1 a PC_out [2] $end
$var wire 1 b PC_out [1] $end
$var wire 1 c PC_out [0] $end
$var wire 1 d read_data1_out [31] $end
$var wire 1 e read_data1_out [30] $end
$var wire 1 f read_data1_out [29] $end
$var wire 1 g read_data1_out [28] $end
$var wire 1 h read_data1_out [27] $end
$var wire 1 i read_data1_out [26] $end
$var wire 1 j read_data1_out [25] $end
$var wire 1 k read_data1_out [24] $end
$var wire 1 l read_data1_out [23] $end
$var wire 1 m read_data1_out [22] $end
$var wire 1 n read_data1_out [21] $end
$var wire 1 o read_data1_out [20] $end
$var wire 1 p read_data1_out [19] $end
$var wire 1 q read_data1_out [18] $end
$var wire 1 r read_data1_out [17] $end
$var wire 1 s read_data1_out [16] $end
$var wire 1 t read_data1_out [15] $end
$var wire 1 u read_data1_out [14] $end
$var wire 1 v read_data1_out [13] $end
$var wire 1 w read_data1_out [12] $end
$var wire 1 x read_data1_out [11] $end
$var wire 1 y read_data1_out [10] $end
$var wire 1 z read_data1_out [9] $end
$var wire 1 { read_data1_out [8] $end
$var wire 1 | read_data1_out [7] $end
$var wire 1 } read_data1_out [6] $end
$var wire 1 ~ read_data1_out [5] $end
$var wire 1 !! read_data1_out [4] $end
$var wire 1 "! read_data1_out [3] $end
$var wire 1 #! read_data1_out [2] $end
$var wire 1 $! read_data1_out [1] $end
$var wire 1 %! read_data1_out [0] $end
$var wire 1 &! read_data2_out [31] $end
$var wire 1 '! read_data2_out [30] $end
$var wire 1 (! read_data2_out [29] $end
$var wire 1 )! read_data2_out [28] $end
$var wire 1 *! read_data2_out [27] $end
$var wire 1 +! read_data2_out [26] $end
$var wire 1 ,! read_data2_out [25] $end
$var wire 1 -! read_data2_out [24] $end
$var wire 1 .! read_data2_out [23] $end
$var wire 1 /! read_data2_out [22] $end
$var wire 1 0! read_data2_out [21] $end
$var wire 1 1! read_data2_out [20] $end
$var wire 1 2! read_data2_out [19] $end
$var wire 1 3! read_data2_out [18] $end
$var wire 1 4! read_data2_out [17] $end
$var wire 1 5! read_data2_out [16] $end
$var wire 1 6! read_data2_out [15] $end
$var wire 1 7! read_data2_out [14] $end
$var wire 1 8! read_data2_out [13] $end
$var wire 1 9! read_data2_out [12] $end
$var wire 1 :! read_data2_out [11] $end
$var wire 1 ;! read_data2_out [10] $end
$var wire 1 <! read_data2_out [9] $end
$var wire 1 =! read_data2_out [8] $end
$var wire 1 >! read_data2_out [7] $end
$var wire 1 ?! read_data2_out [6] $end
$var wire 1 @! read_data2_out [5] $end
$var wire 1 A! read_data2_out [4] $end
$var wire 1 B! read_data2_out [3] $end
$var wire 1 C! read_data2_out [2] $end
$var wire 1 D! read_data2_out [1] $end
$var wire 1 E! read_data2_out [0] $end
$var wire 1 F! read_reg1_out [4] $end
$var wire 1 G! read_reg1_out [3] $end
$var wire 1 H! read_reg1_out [2] $end
$var wire 1 I! read_reg1_out [1] $end
$var wire 1 J! read_reg1_out [0] $end
$var wire 1 K! read_reg2_out [4] $end
$var wire 1 L! read_reg2_out [3] $end
$var wire 1 M! read_reg2_out [2] $end
$var wire 1 N! read_reg2_out [1] $end
$var wire 1 O! read_reg2_out [0] $end
$var wire 1 P! write_data_out [31] $end
$var wire 1 Q! write_data_out [30] $end
$var wire 1 R! write_data_out [29] $end
$var wire 1 S! write_data_out [28] $end
$var wire 1 T! write_data_out [27] $end
$var wire 1 U! write_data_out [26] $end
$var wire 1 V! write_data_out [25] $end
$var wire 1 W! write_data_out [24] $end
$var wire 1 X! write_data_out [23] $end
$var wire 1 Y! write_data_out [22] $end
$var wire 1 Z! write_data_out [21] $end
$var wire 1 [! write_data_out [20] $end
$var wire 1 \! write_data_out [19] $end
$var wire 1 ]! write_data_out [18] $end
$var wire 1 ^! write_data_out [17] $end
$var wire 1 _! write_data_out [16] $end
$var wire 1 `! write_data_out [15] $end
$var wire 1 a! write_data_out [14] $end
$var wire 1 b! write_data_out [13] $end
$var wire 1 c! write_data_out [12] $end
$var wire 1 d! write_data_out [11] $end
$var wire 1 e! write_data_out [10] $end
$var wire 1 f! write_data_out [9] $end
$var wire 1 g! write_data_out [8] $end
$var wire 1 h! write_data_out [7] $end
$var wire 1 i! write_data_out [6] $end
$var wire 1 j! write_data_out [5] $end
$var wire 1 k! write_data_out [4] $end
$var wire 1 l! write_data_out [3] $end
$var wire 1 m! write_data_out [2] $end
$var wire 1 n! write_data_out [1] $end
$var wire 1 o! write_data_out [0] $end
$var wire 1 p! write_reg_out [4] $end
$var wire 1 q! write_reg_out [3] $end
$var wire 1 r! write_reg_out [2] $end
$var wire 1 s! write_reg_out [1] $end
$var wire 1 t! write_reg_out [0] $end

$scope module i1 $end
$var wire 1 u! gnd $end
$var wire 1 v! vcc $end
$var wire 1 w! unknown $end
$var tri1 1 x! devclrn $end
$var tri1 1 y! devpor $end
$var tri1 1 z! devoe $end
$var wire 1 {! reset~input_o $end
$var wire 1 |! slow_clk~input_o $end
$var wire 1 }! fast_clk~input_o $end
$var wire 1 ~! ~QUARTUS_CREATED_GND~I_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0!
0"
0#
0C
0B
0A
0@
0?
0>
0=
0<
0;
0:
09
08
07
06
05
04
03
02
01
00
0/
0.
0-
0,
0+
0*
0)
0(
0'
0&
0%
0$
0c
0b
0a
0`
0_
0^
0]
0\
0[
0Z
0Y
0X
0W
0V
0U
0T
0S
0R
0Q
0P
0O
0N
1M
0L
0K
0J
0I
0H
0G
0F
0E
0D
0%!
0$!
0#!
0"!
0!!
0~
0}
0|
0{
0z
0y
0x
0w
0v
0u
0t
0s
0r
0q
0p
0o
0n
0m
0l
0k
0j
0i
0h
0g
0f
0e
0d
0E!
0D!
0C!
0B!
0A!
0@!
0?!
0>!
0=!
0<!
0;!
0:!
09!
08!
07!
06!
05!
04!
03!
02!
01!
00!
0/!
0.!
0-!
0,!
0+!
0*!
0)!
0(!
0'!
0&!
0J!
0I!
0H!
0G!
0F!
0O!
0N!
0M!
0L!
0K!
0o!
0n!
0m!
0l!
0k!
0j!
0i!
0h!
0g!
0f!
0e!
0d!
0c!
0b!
0a!
0`!
0_!
0^!
0]!
0\!
0[!
0Z!
0Y!
0X!
0W!
0V!
0U!
0T!
0S!
0R!
0Q!
0P!
0t!
0s!
0r!
0q!
0p!
0u!
1v!
xw!
1x!
1y!
1z!
0{!
0|!
0}!
0~!
$end
#500000
1!
1}!
#1000000
0!
0}!
#1500000
1!
1}!
#2000000
0!
0}!
#2500000
1!
1}!
#2560000
1"
1{!
#3000000
0!
0}!
#3500000
1!
1}!
#4000000
0!
0}!
#4500000
1!
1}!
#5000000
1#
0!
1|!
0}!
#5500000
1!
1}!
#6000000
0!
0}!
#6500000
1!
1}!
#7000000
0!
0}!
#7500000
1!
1}!
#8000000
0!
0}!
#8500000
1!
1}!
#9000000
0!
0}!
#9500000
1!
1}!
#10000000
0#
0!
0|!
0}!
#10500000
1!
1}!
#11000000
0!
0}!
#11500000
1!
1}!
#12000000
0!
0}!
#12500000
1!
1}!
#13000000
0!
0}!
#13500000
1!
1}!
#14000000
0!
0}!
#14500000
1!
1}!
#15000000
1#
0!
1|!
0}!
#15500000
1!
1}!
#16000000
0!
0}!
#16500000
1!
1}!
#17000000
0!
0}!
#17500000
1!
1}!
#18000000
0!
0}!
#18500000
1!
1}!
#19000000
0!
0}!
#19500000
1!
1}!
#20000000
0#
0!
0|!
0}!
#20500000
1!
1}!
#21000000
0!
0}!
#21500000
1!
1}!
#22000000
0!
0}!
#22500000
1!
1}!
#23000000
0!
0}!
#23500000
1!
1}!
#24000000
0!
0}!
#24500000
1!
1}!
#25000000
1#
0!
1|!
0}!
#25500000
1!
1}!
#26000000
0!
0}!
#26500000
1!
1}!
#27000000
0!
0}!
#27500000
1!
1}!
#28000000
0!
0}!
#28500000
1!
1}!
#29000000
0!
0}!
#29500000
1!
1}!
#30000000
0#
0!
0|!
0}!
#30500000
1!
1}!
#31000000
0!
0}!
#31500000
1!
1}!
#32000000
0!
0}!
#32500000
1!
1}!
#33000000
0!
0}!
#33500000
1!
1}!
#34000000
0!
0}!
#34500000
1!
1}!
#35000000
1#
0!
1|!
0}!
#35500000
1!
1}!
#36000000
0!
0}!
#36500000
1!
1}!
#37000000
0!
0}!
#37500000
1!
1}!
#38000000
0!
0}!
#38500000
1!
1}!
#39000000
0!
0}!
#39500000
1!
1}!
#40000000
0#
0!
0|!
0}!
#40500000
1!
1}!
#41000000
0!
0}!
#41500000
1!
1}!
#42000000
0!
0}!
#42500000
1!
1}!
#43000000
0!
0}!
#43500000
1!
1}!
#44000000
0!
0}!
#44500000
1!
1}!
#45000000
1#
0!
1|!
0}!
#45500000
1!
1}!
#46000000
0!
0}!
#46500000
1!
1}!
#47000000
0!
0}!
#47500000
1!
1}!
#48000000
0!
0}!
#48500000
1!
1}!
#49000000
0!
0}!
#49500000
1!
1}!
#50000000
0#
0!
0|!
0}!
#50500000
1!
1}!
#51000000
0!
0}!
#51500000
1!
1}!
#52000000
0!
0}!
#52500000
1!
1}!
#53000000
0!
0}!
#53500000
1!
1}!
#54000000
0!
0}!
#54500000
1!
1}!
#55000000
1#
0!
1|!
0}!
#55500000
1!
1}!
#56000000
0!
0}!
#56500000
1!
1}!
#57000000
0!
0}!
#57500000
1!
1}!
#58000000
0!
0}!
#58500000
1!
1}!
#59000000
0!
0}!
#59500000
1!
1}!
#60000000
0#
0!
0|!
0}!
#60500000
1!
1}!
#61000000
0!
0}!
#61500000
1!
1}!
#62000000
0!
0}!
#62500000
1!
1}!
#63000000
0!
0}!
#63500000
1!
1}!
#64000000
0!
0}!
#64500000
1!
1}!
#65000000
1#
0!
1|!
0}!
#65500000
1!
1}!
#66000000
0!
0}!
#66500000
1!
1}!
#67000000
0!
0}!
#67500000
1!
1}!
#68000000
0!
0}!
#68500000
1!
1}!
#69000000
0!
0}!
#69500000
1!
1}!
#70000000
0#
0!
0|!
0}!
#70500000
1!
1}!
#71000000
0!
0}!
#71500000
1!
1}!
#72000000
0!
0}!
#72500000
1!
1}!
#73000000
0!
0}!
#73500000
1!
1}!
#74000000
0!
0}!
#74500000
1!
1}!
#75000000
1#
0!
1|!
0}!
#75500000
1!
1}!
#76000000
0!
0}!
#76500000
1!
1}!
#77000000
0!
0}!
#77500000
1!
1}!
#78000000
0!
0}!
#78500000
1!
1}!
#79000000
0!
0}!
#79500000
1!
1}!
#80000000
0#
0!
0|!
0}!
#80500000
1!
1}!
#81000000
0!
0}!
#81500000
1!
1}!
#82000000
0!
0}!
#82500000
1!
1}!
#83000000
0!
0}!
#83500000
1!
1}!
#84000000
0!
0}!
#84500000
1!
1}!
#85000000
1#
0!
1|!
0}!
#85500000
1!
1}!
#86000000
0!
0}!
#86500000
1!
1}!
#87000000
0!
0}!
#87500000
1!
1}!
#88000000
0!
0}!
#88500000
1!
1}!
#89000000
0!
0}!
#89500000
1!
1}!
#90000000
0#
0!
0|!
0}!
#90500000
1!
1}!
#91000000
0!
0}!
#91500000
1!
1}!
#92000000
0!
0}!
#92500000
1!
1}!
#93000000
0!
0}!
#93500000
1!
1}!
#94000000
0!
0}!
#94500000
1!
1}!
#95000000
1#
0!
1|!
0}!
#95500000
1!
1}!
#96000000
0!
0}!
#96500000
1!
1}!
#97000000
0!
0}!
#97500000
1!
1}!
#98000000
0!
0}!
#98500000
1!
1}!
#99000000
0!
0}!
#99500000
1!
1}!
#100000000
