// Copyright (C) 2017  Intel Corporation. All rights reserved.
// Your use of Intel Corporation's design tools, logic functions 
// and other software and tools, and its AMPP partner logic 
// functions, and any output files from any of the foregoing 
// (including device programming or simulation files), and any 
// associated documentation or information are expressly subject 
// to the terms and conditions of the Intel Program License 
// Subscription Agreement, the Intel Quartus Prime License Agreement,
// the Intel FPGA IP License Agreement, or other applicable license
// agreement, including, without limitation, that your use is for
// the sole purpose of programming logic devices manufactured by
// Intel and sold by Intel or its authorized distributors.  Please
// refer to the applicable agreement for further details.

// VENDOR "Altera"
// PROGRAM "Quartus Prime"
// VERSION "Version 17.1.0 Build 590 10/25/2017 SJ Lite Edition"

// DATE "07/02/2021 16:20:49"

// 
// Device: Altera EP4CE115F29C7 Package FBGA780
// 

// 
// This Verilog file should be used for ModelSim-Altera (Verilog) only
// 

`timescale 1 ps/ 1 ps

module avalon_UART (
	CLK,
	RST,
	flag_tx,
	TX,
	RX,
	READDATA,
	WAITREQUEST,
	ADDRESS,
	WRITEDATA,
	BEGINTRANSFER,
	READ,
	WRITE,
	LOCK,
	doneSending);
input 	CLK;
input 	RST;
input 	flag_tx;
output 	TX;
input 	RX;
input 	[31:0] READDATA;
input 	WAITREQUEST;
output 	[31:0] ADDRESS;
output 	[31:0] WRITEDATA;
output 	BEGINTRANSFER;
output 	READ;
output 	WRITE;
output 	LOCK;
output 	doneSending;

// Design Ports Information
// TX	=>  Location: PIN_G18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[0]	=>  Location: PIN_AF5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[1]	=>  Location: PIN_N21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[2]	=>  Location: PIN_D18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[3]	=>  Location: PIN_C19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[4]	=>  Location: PIN_B19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[5]	=>  Location: PIN_R27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[6]	=>  Location: PIN_AB20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[7]	=>  Location: PIN_P27,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[8]	=>  Location: PIN_AH3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[9]	=>  Location: PIN_AA12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[10]	=>  Location: PIN_F8,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[11]	=>  Location: PIN_W1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[12]	=>  Location: PIN_C11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[13]	=>  Location: PIN_AC17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[14]	=>  Location: PIN_A10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[15]	=>  Location: PIN_AH10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[16]	=>  Location: PIN_G2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[17]	=>  Location: PIN_L22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[18]	=>  Location: PIN_H10,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[19]	=>  Location: PIN_C4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[20]	=>  Location: PIN_J25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[21]	=>  Location: PIN_AH11,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[22]	=>  Location: PIN_AF17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[23]	=>  Location: PIN_AF14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[24]	=>  Location: PIN_E22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[25]	=>  Location: PIN_D7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[26]	=>  Location: PIN_G5,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[27]	=>  Location: PIN_Y15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[28]	=>  Location: PIN_Y6,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[29]	=>  Location: PIN_AG3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[30]	=>  Location: PIN_AE28,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ADDRESS[31]	=>  Location: PIN_Y12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[0]	=>  Location: PIN_C21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[1]	=>  Location: PIN_B21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[2]	=>  Location: PIN_G23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[3]	=>  Location: PIN_G24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[4]	=>  Location: PIN_E21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[5]	=>  Location: PIN_H22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[6]	=>  Location: PIN_F18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[7]	=>  Location: PIN_C18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[8]	=>  Location: PIN_C24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[9]	=>  Location: PIN_C22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[10]	=>  Location: PIN_D23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[11]	=>  Location: PIN_C25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[12]	=>  Location: PIN_D24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[13]	=>  Location: PIN_A23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[14]	=>  Location: PIN_F19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[15]	=>  Location: PIN_C23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[16]	=>  Location: PIN_D19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[17]	=>  Location: PIN_A21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[18]	=>  Location: PIN_B22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[19]	=>  Location: PIN_C20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[20]	=>  Location: PIN_A22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[21]	=>  Location: PIN_G17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[22]	=>  Location: PIN_E24,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[23]	=>  Location: PIN_D20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[24]	=>  Location: PIN_A26,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[25]	=>  Location: PIN_B23,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[26]	=>  Location: PIN_F22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[27]	=>  Location: PIN_F21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[28]	=>  Location: PIN_E19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[29]	=>  Location: PIN_D25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[30]	=>  Location: PIN_D21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITEDATA[31]	=>  Location: PIN_E18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// BEGINTRANSFER	=>  Location: PIN_A19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READ	=>  Location: PIN_B25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WRITE	=>  Location: PIN_E25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// LOCK	=>  Location: PIN_B18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// doneSending	=>  Location: PIN_A18,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RST	=>  Location: PIN_Y2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// CLK	=>  Location: PIN_J1,	 I/O Standard: 2.5 V,	 Current Strength: Default
// WAITREQUEST	=>  Location: PIN_D17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// flag_tx	=>  Location: PIN_C17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// RX	=>  Location: PIN_A25,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[14]	=>  Location: PIN_C15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[6]	=>  Location: PIN_E17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[30]	=>  Location: PIN_C13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[22]	=>  Location: PIN_C16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[13]	=>  Location: PIN_A17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[5]	=>  Location: PIN_D13,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[29]	=>  Location: PIN_D15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[21]	=>  Location: PIN_D16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[12]	=>  Location: PIN_H14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[4]	=>  Location: PIN_D12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[28]	=>  Location: PIN_C14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[20]	=>  Location: PIN_F15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[15]	=>  Location: PIN_H16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[7]	=>  Location: PIN_J15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[31]	=>  Location: PIN_G19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[23]	=>  Location: PIN_H15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[10]	=>  Location: PIN_D14,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[2]	=>  Location: PIN_G20,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[26]	=>  Location: PIN_H19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[18]	=>  Location: PIN_H17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[25]	=>  Location: PIN_G22,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[1]	=>  Location: PIN_J19,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[9]	=>  Location: PIN_G21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[17]	=>  Location: PIN_H21,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[8]	=>  Location: PIN_F17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[0]	=>  Location: PIN_E15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[24]	=>  Location: PIN_G16,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[16]	=>  Location: PIN_J17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[27]	=>  Location: PIN_G15,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[3]	=>  Location: PIN_C12,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[11]	=>  Location: PIN_B17,	 I/O Standard: 2.5 V,	 Current Strength: Default
// READDATA[19]	=>  Location: PIN_J16,	 I/O Standard: 2.5 V,	 Current Strength: Default


wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

tri1 devclrn;
tri1 devpor;
tri1 devoe;
// synopsys translate_off
initial $sdf_annotate("perifericos_niosii_v.sdo");
// synopsys translate_on

wire \TX~output_o ;
wire \ADDRESS[0]~output_o ;
wire \ADDRESS[1]~output_o ;
wire \ADDRESS[2]~output_o ;
wire \ADDRESS[3]~output_o ;
wire \ADDRESS[4]~output_o ;
wire \ADDRESS[5]~output_o ;
wire \ADDRESS[6]~output_o ;
wire \ADDRESS[7]~output_o ;
wire \ADDRESS[8]~output_o ;
wire \ADDRESS[9]~output_o ;
wire \ADDRESS[10]~output_o ;
wire \ADDRESS[11]~output_o ;
wire \ADDRESS[12]~output_o ;
wire \ADDRESS[13]~output_o ;
wire \ADDRESS[14]~output_o ;
wire \ADDRESS[15]~output_o ;
wire \ADDRESS[16]~output_o ;
wire \ADDRESS[17]~output_o ;
wire \ADDRESS[18]~output_o ;
wire \ADDRESS[19]~output_o ;
wire \ADDRESS[20]~output_o ;
wire \ADDRESS[21]~output_o ;
wire \ADDRESS[22]~output_o ;
wire \ADDRESS[23]~output_o ;
wire \ADDRESS[24]~output_o ;
wire \ADDRESS[25]~output_o ;
wire \ADDRESS[26]~output_o ;
wire \ADDRESS[27]~output_o ;
wire \ADDRESS[28]~output_o ;
wire \ADDRESS[29]~output_o ;
wire \ADDRESS[30]~output_o ;
wire \ADDRESS[31]~output_o ;
wire \WRITEDATA[0]~output_o ;
wire \WRITEDATA[1]~output_o ;
wire \WRITEDATA[2]~output_o ;
wire \WRITEDATA[3]~output_o ;
wire \WRITEDATA[4]~output_o ;
wire \WRITEDATA[5]~output_o ;
wire \WRITEDATA[6]~output_o ;
wire \WRITEDATA[7]~output_o ;
wire \WRITEDATA[8]~output_o ;
wire \WRITEDATA[9]~output_o ;
wire \WRITEDATA[10]~output_o ;
wire \WRITEDATA[11]~output_o ;
wire \WRITEDATA[12]~output_o ;
wire \WRITEDATA[13]~output_o ;
wire \WRITEDATA[14]~output_o ;
wire \WRITEDATA[15]~output_o ;
wire \WRITEDATA[16]~output_o ;
wire \WRITEDATA[17]~output_o ;
wire \WRITEDATA[18]~output_o ;
wire \WRITEDATA[19]~output_o ;
wire \WRITEDATA[20]~output_o ;
wire \WRITEDATA[21]~output_o ;
wire \WRITEDATA[22]~output_o ;
wire \WRITEDATA[23]~output_o ;
wire \WRITEDATA[24]~output_o ;
wire \WRITEDATA[25]~output_o ;
wire \WRITEDATA[26]~output_o ;
wire \WRITEDATA[27]~output_o ;
wire \WRITEDATA[28]~output_o ;
wire \WRITEDATA[29]~output_o ;
wire \WRITEDATA[30]~output_o ;
wire \WRITEDATA[31]~output_o ;
wire \BEGINTRANSFER~output_o ;
wire \READ~output_o ;
wire \WRITE~output_o ;
wire \LOCK~output_o ;
wire \doneSending~output_o ;
wire \CLK~input_o ;
wire \CLK~inputclkctrl_outclk ;
wire \UART|UART_TX_INST|r_Clock_Count[0]~9_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[0]~19_combout ;
wire \UART|UART_TX_INST|Equal0~2_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[0]~10 ;
wire \UART|UART_TX_INST|r_Clock_Count[1]~11_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[1]~12 ;
wire \UART|UART_TX_INST|r_Clock_Count[2]~13_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[2]~14 ;
wire \UART|UART_TX_INST|r_Clock_Count[3]~15_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[3]~16 ;
wire \UART|UART_TX_INST|r_Clock_Count[4]~17_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[4]~18 ;
wire \UART|UART_TX_INST|r_Clock_Count[5]~20_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[5]~21 ;
wire \UART|UART_TX_INST|r_Clock_Count[6]~22_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[6]~23 ;
wire \UART|UART_TX_INST|r_Clock_Count[7]~24_combout ;
wire \UART|UART_TX_INST|r_Clock_Count[7]~25 ;
wire \UART|UART_TX_INST|r_Clock_Count[8]~26_combout ;
wire \UART|UART_TX_INST|LessThan1~1_combout ;
wire \UART|UART_TX_INST|LessThan1~0_combout ;
wire \UART|UART_TX_INST|LessThan1~2_combout ;
wire \UART|UART_TX_INST|r_SM_Main~2_combout ;
wire \UART|UART_TX_INST|WideOr0~0_combout ;
wire \UART|UART_TX_INST|Selector13~0_combout ;
wire \UART|UART_TX_INST|Selector13~1_combout ;
wire \UART|UART_TX_INST|Selector12~0_combout ;
wire \UART|UART_TX_INST|Selector12~1_combout ;
wire \UART|UART_TX_INST|Selector11~0_combout ;
wire \UART|UART_TX_INST|Selector16~0_combout ;
wire \UART|UART_TX_INST|Selector11~1_combout ;
wire \UART|stateWr[1]~0_combout ;
wire \UART|UART_TX_INST|Equal0~1_combout ;
wire \UART|UART_TX_INST|Selector1~0_combout ;
wire \UART|UART_TX_INST|Selector1~1_combout ;
wire \UART|UART_TX_INST|r_Tx_Done~q ;
wire \UART|indexCountTx~5_combout ;
wire \UART|Equal5~0_combout ;
wire \UART|indexCountTx~7_combout ;
wire \UART|Add1~0_combout ;
wire \UART|indexCountTx~6_combout ;
wire \UART|Add1~3_combout ;
wire \UART|Add1~2_combout ;
wire \UART|Add1~1_combout ;
wire \UART|done_tx~0_combout ;
wire \RST~input_o ;
wire \RX~input_o ;
wire \UART|Selector0~0_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[0]~11_combout ;
wire \UART|UART_RX_INST|Selector1~0_combout ;
wire \UART|UART_RX_INST|Equal0~0_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~24 ;
wire \UART|UART_RX_INST|r_Clock_Count[7]~25_combout ;
wire \UART|UART_RX_INST|r_Rx_Data_R~0_combout ;
wire \UART|UART_RX_INST|r_Rx_Data_R~q ;
wire \UART|UART_RX_INST|r_Rx_Data~feeder_combout ;
wire \UART|UART_RX_INST|r_Rx_Data~q ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~31_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[7]~26 ;
wire \UART|UART_RX_INST|r_Clock_Count[8]~27_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~9_combout ;
wire \UART|UART_RX_INST|Equal0~1_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~10_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~29_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~30_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[0]~12 ;
wire \UART|UART_RX_INST|r_Clock_Count[1]~13_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[1]~14 ;
wire \UART|UART_RX_INST|r_Clock_Count[2]~15_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[2]~16 ;
wire \UART|UART_RX_INST|r_Clock_Count[3]~17_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[3]~18 ;
wire \UART|UART_RX_INST|r_Clock_Count[4]~19_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[4]~20 ;
wire \UART|UART_RX_INST|r_Clock_Count[5]~21_combout ;
wire \UART|UART_RX_INST|r_Clock_Count[5]~22 ;
wire \UART|UART_RX_INST|r_Clock_Count[6]~23_combout ;
wire \UART|UART_RX_INST|LessThan2~1_combout ;
wire \UART|UART_RX_INST|LessThan2~0_combout ;
wire \UART|UART_RX_INST|LessThan2~2_combout ;
wire \UART|UART_RX_INST|Selector15~0_combout ;
wire \UART|UART_RX_INST|Equal1~0_combout ;
wire \UART|UART_RX_INST|Selector14~0_combout ;
wire \UART|UART_RX_INST|Equal0~2_combout ;
wire \UART|UART_RX_INST|Selector15~3_combout ;
wire \UART|UART_RX_INST|Selector13~4_combout ;
wire \UART|UART_RX_INST|WideOr0~0_combout ;
wire \UART|UART_RX_INST|Selector10~0_combout ;
wire \UART|UART_RX_INST|Selector13~2_combout ;
wire \UART|UART_RX_INST|Selector13~3_combout ;
wire \UART|UART_RX_INST|Selector12~0_combout ;
wire \UART|UART_RX_INST|Selector12~1_combout ;
wire \UART|UART_RX_INST|Selector11~0_combout ;
wire \UART|UART_RX_INST|Selector11~1_combout ;
wire \UART|UART_RX_INST|Selector15~1_combout ;
wire \UART|UART_RX_INST|Selector15~2_combout ;
wire \UART|UART_RX_INST|Selector15~4_combout ;
wire \UART|UART_RX_INST|r_SM_Main~0_combout ;
wire \UART|UART_RX_INST|Selector0~0_combout ;
wire \UART|UART_RX_INST|r_Rx_DV~q ;
wire \UART|indexCount[0]~4_combout ;
wire \UART|indexCount[3]~12_combout ;
wire \UART|indexCount[0]~5 ;
wire \UART|indexCount[1]~6_combout ;
wire \UART|indexCount[1]~7 ;
wire \UART|indexCount[2]~8_combout ;
wire \UART|indexCount[2]~9 ;
wire \UART|indexCount[3]~10_combout ;
wire \UART|LessThan0~0_combout ;
wire \UART|done_rx~1_combout ;
wire \UART|done_rx~2_combout ;
wire \UART|done_rx~q ;
wire \Selector1~0_combout ;
wire \RST~inputclkctrl_outclk ;
wire \startTransfer~1_combout ;
wire \startTransfer~0_combout ;
wire \WAITREQUEST~input_o ;
wire \masterUART|Selector1~0_combout ;
wire \masterUART|Selector0~0_combout ;
wire \state~0_combout ;
wire \state~1_combout ;
wire \flag_tx~input_o ;
wire \Selector0~0_combout ;
wire \Selector0~1_combout ;
wire \Selector0~2_combout ;
wire \Selector2~0_combout ;
wire \UART|done_tx~q ;
wire \Selector2~1_combout ;
wire \stateTransmit~0_combout ;
wire \UART|Selector1~0_combout ;
wire \UART|Selector1~1_combout ;
wire \UART|indexCountTx~4_combout ;
wire \UART|done_rx~0_combout ;
wire \UART|flag_tx_aux~feeder_combout ;
wire \UART|flag_tx_aux~q ;
wire \UART|UART_TX_INST|Selector16~1_combout ;
wire \UART|UART_TX_INST|Selector16~2_combout ;
wire \UART|UART_TX_INST|Selector16~3_combout ;
wire \UART|UART_TX_INST|Equal0~0_combout ;
wire \UART|UART_TX_INST|Selector15~2_combout ;
wire \UART|UART_TX_INST|Selector0~1_combout ;
wire \READDATA[15]~input_o ;
wire \READDATA[23]~input_o ;
wire \READDATA[31]~input_o ;
wire \READDATA[7]~input_o ;
wire \UART|Mux8~0_combout ;
wire \UART|data_tx_aux[4]~0_combout ;
wire \UART|Mux8~1_combout ;
wire \UART|UART_TX_INST|r_Tx_Data[7]~feeder_combout ;
wire \UART|UART_TX_INST|Selector15~3_combout ;
wire \READDATA[30]~input_o ;
wire \READDATA[6]~input_o ;
wire \UART|Mux9~0_combout ;
wire \READDATA[22]~input_o ;
wire \READDATA[14]~input_o ;
wire \UART|Mux9~1_combout ;
wire \READDATA[13]~input_o ;
wire \READDATA[21]~input_o ;
wire \READDATA[29]~input_o ;
wire \READDATA[5]~input_o ;
wire \UART|Mux10~0_combout ;
wire \UART|Mux10~1_combout ;
wire \UART|UART_TX_INST|r_Tx_Data[5]~feeder_combout ;
wire \READDATA[12]~input_o ;
wire \READDATA[20]~input_o ;
wire \READDATA[4]~input_o ;
wire \READDATA[28]~input_o ;
wire \UART|Mux11~0_combout ;
wire \UART|Mux11~1_combout ;
wire \UART|UART_TX_INST|Mux0~0_combout ;
wire \UART|UART_TX_INST|Mux0~1_combout ;
wire \READDATA[19]~input_o ;
wire \READDATA[27]~input_o ;
wire \READDATA[11]~input_o ;
wire \READDATA[3]~input_o ;
wire \UART|Mux12~0_combout ;
wire \UART|Mux12~1_combout ;
wire \UART|UART_TX_INST|r_Tx_Data[3]~feeder_combout ;
wire \READDATA[10]~input_o ;
wire \READDATA[18]~input_o ;
wire \READDATA[2]~input_o ;
wire \READDATA[26]~input_o ;
wire \UART|Mux13~0_combout ;
wire \UART|Mux13~1_combout ;
wire \READDATA[17]~input_o ;
wire \READDATA[9]~input_o ;
wire \READDATA[1]~input_o ;
wire \UART|Mux14~0_combout ;
wire \READDATA[25]~input_o ;
wire \UART|Mux14~1_combout ;
wire \UART|UART_TX_INST|r_Tx_Data[1]~feeder_combout ;
wire \READDATA[8]~input_o ;
wire \READDATA[16]~input_o ;
wire \READDATA[24]~input_o ;
wire \READDATA[0]~input_o ;
wire \UART|Mux15~0_combout ;
wire \UART|Mux15~1_combout ;
wire \UART|UART_TX_INST|Mux0~2_combout ;
wire \UART|UART_TX_INST|Mux0~3_combout ;
wire \UART|UART_TX_INST|Selector0~0_combout ;
wire \UART|UART_TX_INST|Selector0~2_combout ;
wire \UART|UART_TX_INST|o_Tx_Serial~q ;
wire \masterUART|ADDRESS[4]~0_combout ;
wire \UART|UART_RX_INST|Decoder0~0_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[0]~0_combout ;
wire \UART|data_to_recieve[4][0]~1_combout ;
wire \UART|data_to_recieve[4][0]~0_combout ;
wire \UART|data_to_recieve[4][0]~2_combout ;
wire \UART|data_to_recieve[4][0]~q ;
wire \masterUART|ADDRESS[4]~2_combout ;
wire \UART|UART_RX_INST|Decoder0~1_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[1]~1_combout ;
wire \UART|data_to_recieve[4][1]~q ;
wire \masterUART|ADDRESS[3]~1_combout ;
wire \masterUART|ADDRESS[2]~3_combout ;
wire \masterUART|ADDRESS[3]~4_combout ;
wire \masterUART|ADDRESS[3]~5_combout ;
wire \masterUART|ADDRESS[4]~6_combout ;
wire \UART|data_to_recieve[3][0]~3_combout ;
wire \UART|data_to_recieve[0][0]~4_combout ;
wire \UART|data_to_recieve[0][0]~q ;
wire \masterUART|WRITEDATA[0]~0_combout ;
wire \UART|data_to_recieve[0][1]~q ;
wire \masterUART|WRITEDATA[1]~1_combout ;
wire \UART|UART_RX_INST|Decoder0~2_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[2]~2_combout ;
wire \UART|data_to_recieve[0][2]~q ;
wire \masterUART|WRITEDATA[2]~2_combout ;
wire \UART|UART_RX_INST|Decoder0~3_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[3]~3_combout ;
wire \UART|data_to_recieve[0][3]~q ;
wire \masterUART|WRITEDATA[3]~3_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[4]~4_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[4]~5_combout ;
wire \UART|data_to_recieve[0][4]~q ;
wire \masterUART|WRITEDATA[4]~4_combout ;
wire \UART|UART_RX_INST|Decoder0~4_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[5]~6_combout ;
wire \UART|data_to_recieve[0][5]~q ;
wire \masterUART|WRITEDATA[5]~5_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[6]~7_combout ;
wire \UART|data_to_recieve[0][6]~q ;
wire \masterUART|WRITEDATA[6]~6_combout ;
wire \UART|UART_RX_INST|Decoder0~5_combout ;
wire \UART|UART_RX_INST|r_Rx_Byte[7]~8_combout ;
wire \UART|data_to_recieve[0][7]~q ;
wire \masterUART|WRITEDATA[7]~7_combout ;
wire \UART|data_to_recieve[1][0]~5_combout ;
wire \UART|data_to_recieve[1][0]~q ;
wire \masterUART|WRITEDATA[8]~8_combout ;
wire \UART|data_to_recieve[1][1]~q ;
wire \masterUART|WRITEDATA[9]~9_combout ;
wire \UART|data_to_recieve[1][2]~q ;
wire \masterUART|WRITEDATA[10]~10_combout ;
wire \UART|data_to_recieve[1][3]~q ;
wire \masterUART|WRITEDATA[11]~11_combout ;
wire \UART|data_to_recieve[1][4]~q ;
wire \masterUART|WRITEDATA[12]~12_combout ;
wire \UART|data_to_recieve[1][5]~q ;
wire \masterUART|WRITEDATA[13]~13_combout ;
wire \UART|data_to_recieve[1][6]~q ;
wire \masterUART|WRITEDATA[14]~14_combout ;
wire \UART|data_to_recieve[1][7]~q ;
wire \masterUART|WRITEDATA[15]~15_combout ;
wire \UART|data_to_recieve[2][0]~6_combout ;
wire \UART|data_to_recieve[2][0]~q ;
wire \masterUART|WRITEDATA[16]~16_combout ;
wire \UART|data_to_recieve[2][1]~q ;
wire \masterUART|WRITEDATA[17]~17_combout ;
wire \UART|data_to_recieve[2][2]~q ;
wire \masterUART|WRITEDATA[18]~18_combout ;
wire \UART|data_to_recieve[2][3]~q ;
wire \masterUART|WRITEDATA[19]~19_combout ;
wire \UART|data_to_recieve[2][4]~q ;
wire \masterUART|WRITEDATA[20]~20_combout ;
wire \UART|data_to_recieve[2][5]~q ;
wire \masterUART|WRITEDATA[21]~21_combout ;
wire \UART|data_to_recieve[2][6]~q ;
wire \masterUART|WRITEDATA[22]~22_combout ;
wire \UART|data_to_recieve[2][7]~q ;
wire \masterUART|WRITEDATA[23]~23_combout ;
wire \UART|data_to_recieve[3][0]~7_combout ;
wire \UART|data_to_recieve[3][0]~q ;
wire \masterUART|WRITEDATA[24]~24_combout ;
wire \UART|data_to_recieve[3][1]~q ;
wire \masterUART|WRITEDATA[25]~25_combout ;
wire \UART|data_to_recieve[3][2]~q ;
wire \masterUART|WRITEDATA[26]~26_combout ;
wire \UART|data_to_recieve[3][3]~q ;
wire \masterUART|WRITEDATA[27]~27_combout ;
wire \UART|data_to_recieve[3][4]~q ;
wire \masterUART|WRITEDATA[28]~28_combout ;
wire \UART|data_to_recieve[3][5]~q ;
wire \masterUART|WRITEDATA[29]~29_combout ;
wire \UART|data_to_recieve[3][6]~q ;
wire \masterUART|WRITEDATA[30]~30_combout ;
wire \UART|data_to_recieve[3][7]~q ;
wire \masterUART|WRITEDATA[31]~31_combout ;
wire \masterUART|READ~0_combout ;
wire \masterUART|READ~1_combout ;
wire \masterUART|WRITE~0_combout ;
wire \masterUART|Equal0~0_combout ;
wire [31:0] stateTransmit;
wire [3:0] \UART|indexCount ;
wire [8:0] \UART|UART_RX_INST|r_Clock_Count ;
wire [8:0] \UART|UART_TX_INST|r_Clock_Count ;
wire [31:0] state;
wire [7:0] \UART|data_tx_aux ;
wire [31:0] \masterUART|state ;
wire [7:0] \UART|UART_TX_INST|r_Tx_Data ;
wire [2:0] \UART|UART_TX_INST|r_Bit_Index ;
wire [31:0] \UART|UART_TX_INST|r_SM_Main ;
wire [7:0] \UART|UART_RX_INST|r_Rx_Byte ;
wire [31:0] \UART|state ;
wire [31:0] \UART|stateWr ;
wire [3:0] \UART|indexCountTx ;
wire [31:0] \UART|UART_RX_INST|r_SM_Main ;
wire [3:0] \UART|UART_RX_INST|r_Bit_Index ;


hard_block auto_generated_inst(
	.devpor(devpor),
	.devclrn(devclrn),
	.devoe(devoe));

// Location: IOOBUF_X69_Y73_N23
cycloneive_io_obuf \TX~output (
	.i(\UART|UART_TX_INST|o_Tx_Serial~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\TX~output_o ),
	.obar());
// synopsys translate_off
defparam \TX~output .bus_hold = "false";
defparam \TX~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N16
cycloneive_io_obuf \ADDRESS[0]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[0]~output .bus_hold = "false";
defparam \ADDRESS[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y42_N16
cycloneive_io_obuf \ADDRESS[1]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[1]~output .bus_hold = "false";
defparam \ADDRESS[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N2
cycloneive_io_obuf \ADDRESS[2]~output (
	.i(\masterUART|ADDRESS[2]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[2]~output .bus_hold = "false";
defparam \ADDRESS[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N9
cycloneive_io_obuf \ADDRESS[3]~output (
	.i(\masterUART|ADDRESS[3]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[3]~output .bus_hold = "false";
defparam \ADDRESS[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N23
cycloneive_io_obuf \ADDRESS[4]~output (
	.i(\masterUART|ADDRESS[4]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[4]~output .bus_hold = "false";
defparam \ADDRESS[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y34_N16
cycloneive_io_obuf \ADDRESS[5]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[5]~output .bus_hold = "false";
defparam \ADDRESS[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y0_N2
cycloneive_io_obuf \ADDRESS[6]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[6]~output .bus_hold = "false";
defparam \ADDRESS[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y44_N9
cycloneive_io_obuf \ADDRESS[7]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[7]~output .bus_hold = "false";
defparam \ADDRESS[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X5_Y0_N9
cycloneive_io_obuf \ADDRESS[8]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[8]~output .bus_hold = "false";
defparam \ADDRESS[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N16
cycloneive_io_obuf \ADDRESS[9]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[9]~output .bus_hold = "false";
defparam \ADDRESS[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X11_Y73_N9
cycloneive_io_obuf \ADDRESS[10]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[10]~output .bus_hold = "false";
defparam \ADDRESS[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y25_N16
cycloneive_io_obuf \ADDRESS[11]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[11]~output .bus_hold = "false";
defparam \ADDRESS[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X23_Y73_N2
cycloneive_io_obuf \ADDRESS[12]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[12]~output .bus_hold = "false";
defparam \ADDRESS[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X74_Y0_N23
cycloneive_io_obuf \ADDRESS[13]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[13]~output .bus_hold = "false";
defparam \ADDRESS[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X38_Y73_N2
cycloneive_io_obuf \ADDRESS[14]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[14]~output .bus_hold = "false";
defparam \ADDRESS[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X31_Y0_N2
cycloneive_io_obuf \ADDRESS[15]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[15]~output .bus_hold = "false";
defparam \ADDRESS[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y55_N9
cycloneive_io_obuf \ADDRESS[16]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[16]~output .bus_hold = "false";
defparam \ADDRESS[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y62_N16
cycloneive_io_obuf \ADDRESS[17]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[17]~output .bus_hold = "false";
defparam \ADDRESS[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X20_Y73_N16
cycloneive_io_obuf \ADDRESS[18]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[18]~output .bus_hold = "false";
defparam \ADDRESS[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y73_N23
cycloneive_io_obuf \ADDRESS[19]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[19]~output .bus_hold = "false";
defparam \ADDRESS[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y51_N2
cycloneive_io_obuf \ADDRESS[20]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[20]~output .bus_hold = "false";
defparam \ADDRESS[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X40_Y0_N16
cycloneive_io_obuf \ADDRESS[21]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[21]~output .bus_hold = "false";
defparam \ADDRESS[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X67_Y0_N2
cycloneive_io_obuf \ADDRESS[22]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[22]~output .bus_hold = "false";
defparam \ADDRESS[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X49_Y0_N16
cycloneive_io_obuf \ADDRESS[23]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[23]~output .bus_hold = "false";
defparam \ADDRESS[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X111_Y73_N9
cycloneive_io_obuf \ADDRESS[24]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[24]~output .bus_hold = "false";
defparam \ADDRESS[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X13_Y73_N2
cycloneive_io_obuf \ADDRESS[25]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[25]~output .bus_hold = "false";
defparam \ADDRESS[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y67_N23
cycloneive_io_obuf \ADDRESS[26]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[26]~output .bus_hold = "false";
defparam \ADDRESS[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X56_Y0_N2
cycloneive_io_obuf \ADDRESS[27]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[27]~output .bus_hold = "false";
defparam \ADDRESS[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X0_Y13_N9
cycloneive_io_obuf \ADDRESS[28]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[28]~output .bus_hold = "false";
defparam \ADDRESS[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X3_Y0_N16
cycloneive_io_obuf \ADDRESS[29]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[29]~output .bus_hold = "false";
defparam \ADDRESS[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y11_N2
cycloneive_io_obuf \ADDRESS[30]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[30]~output .bus_hold = "false";
defparam \ADDRESS[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X52_Y0_N23
cycloneive_io_obuf \ADDRESS[31]~output (
	.i(gnd),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\ADDRESS[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \ADDRESS[31]~output .bus_hold = "false";
defparam \ADDRESS[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X91_Y73_N16
cycloneive_io_obuf \WRITEDATA[0]~output (
	.i(\masterUART|WRITEDATA[0]~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[0]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[0]~output .bus_hold = "false";
defparam \WRITEDATA[0]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N2
cycloneive_io_obuf \WRITEDATA[1]~output (
	.i(\masterUART|WRITEDATA[1]~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[1]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[1]~output .bus_hold = "false";
defparam \WRITEDATA[1]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N16
cycloneive_io_obuf \WRITEDATA[2]~output (
	.i(\masterUART|WRITEDATA[2]~2_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[2]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[2]~output .bus_hold = "false";
defparam \WRITEDATA[2]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N23
cycloneive_io_obuf \WRITEDATA[3]~output (
	.i(\masterUART|WRITEDATA[3]~3_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[3]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[3]~output .bus_hold = "false";
defparam \WRITEDATA[3]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N9
cycloneive_io_obuf \WRITEDATA[4]~output (
	.i(\masterUART|WRITEDATA[4]~4_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[4]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[4]~output .bus_hold = "false";
defparam \WRITEDATA[4]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X115_Y69_N2
cycloneive_io_obuf \WRITEDATA[5]~output (
	.i(\masterUART|WRITEDATA[5]~5_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[5]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[5]~output .bus_hold = "false";
defparam \WRITEDATA[5]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N16
cycloneive_io_obuf \WRITEDATA[6]~output (
	.i(\masterUART|WRITEDATA[6]~6_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[6]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[6]~output .bus_hold = "false";
defparam \WRITEDATA[6]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N23
cycloneive_io_obuf \WRITEDATA[7]~output (
	.i(\masterUART|WRITEDATA[7]~7_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[7]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[7]~output .bus_hold = "false";
defparam \WRITEDATA[7]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N16
cycloneive_io_obuf \WRITEDATA[8]~output (
	.i(\masterUART|WRITEDATA[8]~8_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[8]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[8]~output .bus_hold = "false";
defparam \WRITEDATA[8]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N16
cycloneive_io_obuf \WRITEDATA[9]~output (
	.i(\masterUART|WRITEDATA[9]~9_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[9]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[9]~output .bus_hold = "false";
defparam \WRITEDATA[9]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N16
cycloneive_io_obuf \WRITEDATA[10]~output (
	.i(\masterUART|WRITEDATA[10]~10_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[10]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[10]~output .bus_hold = "false";
defparam \WRITEDATA[10]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N9
cycloneive_io_obuf \WRITEDATA[11]~output (
	.i(\masterUART|WRITEDATA[11]~11_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[11]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[11]~output .bus_hold = "false";
defparam \WRITEDATA[11]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X98_Y73_N23
cycloneive_io_obuf \WRITEDATA[12]~output (
	.i(\masterUART|WRITEDATA[12]~12_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[12]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[12]~output .bus_hold = "false";
defparam \WRITEDATA[12]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N2
cycloneive_io_obuf \WRITEDATA[13]~output (
	.i(\masterUART|WRITEDATA[13]~13_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[13]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[13]~output .bus_hold = "false";
defparam \WRITEDATA[13]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N2
cycloneive_io_obuf \WRITEDATA[14]~output (
	.i(\masterUART|WRITEDATA[14]~14_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[14]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[14]~output .bus_hold = "false";
defparam \WRITEDATA[14]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X100_Y73_N23
cycloneive_io_obuf \WRITEDATA[15]~output (
	.i(\masterUART|WRITEDATA[15]~15_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[15]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[15]~output .bus_hold = "false";
defparam \WRITEDATA[15]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N16
cycloneive_io_obuf \WRITEDATA[16]~output (
	.i(\masterUART|WRITEDATA[16]~16_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[16]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[16]~output .bus_hold = "false";
defparam \WRITEDATA[16]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N23
cycloneive_io_obuf \WRITEDATA[17]~output (
	.i(\masterUART|WRITEDATA[17]~17_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[17]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[17]~output .bus_hold = "false";
defparam \WRITEDATA[17]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N16
cycloneive_io_obuf \WRITEDATA[18]~output (
	.i(\masterUART|WRITEDATA[18]~18_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[18]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[18]~output .bus_hold = "false";
defparam \WRITEDATA[18]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N9
cycloneive_io_obuf \WRITEDATA[19]~output (
	.i(\masterUART|WRITEDATA[19]~19_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[19]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[19]~output .bus_hold = "false";
defparam \WRITEDATA[19]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X89_Y73_N9
cycloneive_io_obuf \WRITEDATA[20]~output (
	.i(\masterUART|WRITEDATA[20]~20_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[20]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[20]~output .bus_hold = "false";
defparam \WRITEDATA[20]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N23
cycloneive_io_obuf \WRITEDATA[21]~output (
	.i(\masterUART|WRITEDATA[21]~21_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[21]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[21]~output .bus_hold = "false";
defparam \WRITEDATA[21]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N23
cycloneive_io_obuf \WRITEDATA[22]~output (
	.i(\masterUART|WRITEDATA[22]~22_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[22]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[22]~output .bus_hold = "false";
defparam \WRITEDATA[22]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X85_Y73_N16
cycloneive_io_obuf \WRITEDATA[23]~output (
	.i(\masterUART|WRITEDATA[23]~23_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[23]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[23]~output .bus_hold = "false";
defparam \WRITEDATA[23]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X109_Y73_N2
cycloneive_io_obuf \WRITEDATA[24]~output (
	.i(\masterUART|WRITEDATA[24]~24_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[24]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[24]~output .bus_hold = "false";
defparam \WRITEDATA[24]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X102_Y73_N9
cycloneive_io_obuf \WRITEDATA[25]~output (
	.i(\masterUART|WRITEDATA[25]~25_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[25]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[25]~output .bus_hold = "false";
defparam \WRITEDATA[25]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N23
cycloneive_io_obuf \WRITEDATA[26]~output (
	.i(\masterUART|WRITEDATA[26]~26_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[26]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[26]~output .bus_hold = "false";
defparam \WRITEDATA[26]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N16
cycloneive_io_obuf \WRITEDATA[27]~output (
	.i(\masterUART|WRITEDATA[27]~27_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[27]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[27]~output .bus_hold = "false";
defparam \WRITEDATA[27]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X94_Y73_N9
cycloneive_io_obuf \WRITEDATA[28]~output (
	.i(\masterUART|WRITEDATA[28]~28_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[28]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[28]~output .bus_hold = "false";
defparam \WRITEDATA[28]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X105_Y73_N2
cycloneive_io_obuf \WRITEDATA[29]~output (
	.i(\masterUART|WRITEDATA[29]~29_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[29]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[29]~output .bus_hold = "false";
defparam \WRITEDATA[29]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X96_Y73_N23
cycloneive_io_obuf \WRITEDATA[30]~output (
	.i(\masterUART|WRITEDATA[30]~30_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[30]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[30]~output .bus_hold = "false";
defparam \WRITEDATA[30]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X87_Y73_N9
cycloneive_io_obuf \WRITEDATA[31]~output (
	.i(\masterUART|WRITEDATA[31]~31_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITEDATA[31]~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITEDATA[31]~output .bus_hold = "false";
defparam \WRITEDATA[31]~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X81_Y73_N16
cycloneive_io_obuf \BEGINTRANSFER~output (
	.i(\startTransfer~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\BEGINTRANSFER~output_o ),
	.obar());
// synopsys translate_off
defparam \BEGINTRANSFER~output .bus_hold = "false";
defparam \BEGINTRANSFER~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X107_Y73_N2
cycloneive_io_obuf \READ~output (
	.i(\masterUART|READ~1_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\READ~output_o ),
	.obar());
// synopsys translate_off
defparam \READ~output .bus_hold = "false";
defparam \READ~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X83_Y73_N2
cycloneive_io_obuf \WRITE~output (
	.i(\masterUART|WRITE~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\WRITE~output_o ),
	.obar());
// synopsys translate_off
defparam \WRITE~output .bus_hold = "false";
defparam \WRITE~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N9
cycloneive_io_obuf \LOCK~output (
	.i(\masterUART|Equal0~0_combout ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\LOCK~output_o ),
	.obar());
// synopsys translate_off
defparam \LOCK~output .bus_hold = "false";
defparam \LOCK~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOOBUF_X79_Y73_N2
cycloneive_io_obuf \doneSending~output (
	.i(\UART|done_tx~q ),
	.oe(vcc),
	.seriesterminationcontrol(16'b0000000000000000),
	.devoe(devoe),
	.o(\doneSending~output_o ),
	.obar());
// synopsys translate_off
defparam \doneSending~output .bus_hold = "false";
defparam \doneSending~output .open_drain_output = "false";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N8
cycloneive_io_ibuf \CLK~input (
	.i(CLK),
	.ibar(gnd),
	.o(\CLK~input_o ));
// synopsys translate_off
defparam \CLK~input .bus_hold = "false";
defparam \CLK~input .simulate_z_as = "z";
// synopsys translate_on

// Location: CLKCTRL_G2
cycloneive_clkctrl \CLK~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\CLK~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\CLK~inputclkctrl_outclk ));
// synopsys translate_off
defparam \CLK~inputclkctrl .clock_type = "global clock";
defparam \CLK~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N6
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[0]~9 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[0]~9_combout  = \UART|UART_TX_INST|r_Clock_Count [0] $ (VCC)
// \UART|UART_TX_INST|r_Clock_Count[0]~10  = CARRY(\UART|UART_TX_INST|r_Clock_Count [0])

	.dataa(\UART|UART_TX_INST|r_Clock_Count [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Clock_Count[0]~9_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[0]~10 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[0]~9 .lut_mask = 16'h55AA;
defparam \UART|UART_TX_INST|r_Clock_Count[0]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N2
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[0]~19 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[0]~19_combout  = ((!\UART|UART_TX_INST|r_SM_Main [2] & (!\UART|UART_TX_INST|r_SM_Main [0] & !\UART|UART_TX_INST|r_SM_Main [1]))) # (!\UART|UART_TX_INST|LessThan1~2_combout )

	.dataa(\UART|UART_TX_INST|r_SM_Main [2]),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|r_SM_Main [1]),
	.datad(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[0]~19 .lut_mask = 16'h01FF;
defparam \UART|UART_TX_INST|r_Clock_Count[0]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N4
cycloneive_lcell_comb \UART|UART_TX_INST|Equal0~2 (
// Equation(s):
// \UART|UART_TX_INST|Equal0~2_combout  = (\UART|UART_TX_INST|r_SM_Main [0]) # ((\UART|UART_TX_INST|r_SM_Main [1]) # (!\UART|UART_TX_INST|r_SM_Main [2]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|r_SM_Main [1]),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Equal0~2 .lut_mask = 16'hFCFF;
defparam \UART|UART_TX_INST|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X68_Y69_N7
dffeas \UART|UART_TX_INST|r_Clock_Count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[0]~9_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N8
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[1]~11 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[1]~11_combout  = (\UART|UART_TX_INST|r_Clock_Count [1] & (!\UART|UART_TX_INST|r_Clock_Count[0]~10 )) # (!\UART|UART_TX_INST|r_Clock_Count [1] & ((\UART|UART_TX_INST|r_Clock_Count[0]~10 ) # (GND)))
// \UART|UART_TX_INST|r_Clock_Count[1]~12  = CARRY((!\UART|UART_TX_INST|r_Clock_Count[0]~10 ) # (!\UART|UART_TX_INST|r_Clock_Count [1]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Clock_Count [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[0]~10 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[1]~11_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[1]~12 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[1]~11 .lut_mask = 16'h3C3F;
defparam \UART|UART_TX_INST|r_Clock_Count[1]~11 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N9
dffeas \UART|UART_TX_INST|r_Clock_Count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[1]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N10
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[2]~13 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[2]~13_combout  = (\UART|UART_TX_INST|r_Clock_Count [2] & (\UART|UART_TX_INST|r_Clock_Count[1]~12  $ (GND))) # (!\UART|UART_TX_INST|r_Clock_Count [2] & (!\UART|UART_TX_INST|r_Clock_Count[1]~12  & VCC))
// \UART|UART_TX_INST|r_Clock_Count[2]~14  = CARRY((\UART|UART_TX_INST|r_Clock_Count [2] & !\UART|UART_TX_INST|r_Clock_Count[1]~12 ))

	.dataa(\UART|UART_TX_INST|r_Clock_Count [2]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[1]~12 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[2]~13_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[2]~14 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[2]~13 .lut_mask = 16'hA50A;
defparam \UART|UART_TX_INST|r_Clock_Count[2]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N11
dffeas \UART|UART_TX_INST|r_Clock_Count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[2]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N12
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[3]~15 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[3]~15_combout  = (\UART|UART_TX_INST|r_Clock_Count [3] & (!\UART|UART_TX_INST|r_Clock_Count[2]~14 )) # (!\UART|UART_TX_INST|r_Clock_Count [3] & ((\UART|UART_TX_INST|r_Clock_Count[2]~14 ) # (GND)))
// \UART|UART_TX_INST|r_Clock_Count[3]~16  = CARRY((!\UART|UART_TX_INST|r_Clock_Count[2]~14 ) # (!\UART|UART_TX_INST|r_Clock_Count [3]))

	.dataa(\UART|UART_TX_INST|r_Clock_Count [3]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[2]~14 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[3]~15_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[3]~16 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[3]~15 .lut_mask = 16'h5A5F;
defparam \UART|UART_TX_INST|r_Clock_Count[3]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N13
dffeas \UART|UART_TX_INST|r_Clock_Count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[3]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N14
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[4]~17 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[4]~17_combout  = (\UART|UART_TX_INST|r_Clock_Count [4] & (\UART|UART_TX_INST|r_Clock_Count[3]~16  $ (GND))) # (!\UART|UART_TX_INST|r_Clock_Count [4] & (!\UART|UART_TX_INST|r_Clock_Count[3]~16  & VCC))
// \UART|UART_TX_INST|r_Clock_Count[4]~18  = CARRY((\UART|UART_TX_INST|r_Clock_Count [4] & !\UART|UART_TX_INST|r_Clock_Count[3]~16 ))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[3]~16 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[4]~17_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[4]~18 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[4]~17 .lut_mask = 16'hC30C;
defparam \UART|UART_TX_INST|r_Clock_Count[4]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N15
dffeas \UART|UART_TX_INST|r_Clock_Count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[4]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N16
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[5]~20 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[5]~20_combout  = (\UART|UART_TX_INST|r_Clock_Count [5] & (!\UART|UART_TX_INST|r_Clock_Count[4]~18 )) # (!\UART|UART_TX_INST|r_Clock_Count [5] & ((\UART|UART_TX_INST|r_Clock_Count[4]~18 ) # (GND)))
// \UART|UART_TX_INST|r_Clock_Count[5]~21  = CARRY((!\UART|UART_TX_INST|r_Clock_Count[4]~18 ) # (!\UART|UART_TX_INST|r_Clock_Count [5]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Clock_Count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[4]~18 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[5]~20_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[5]~21 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[5]~20 .lut_mask = 16'h3C3F;
defparam \UART|UART_TX_INST|r_Clock_Count[5]~20 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N17
dffeas \UART|UART_TX_INST|r_Clock_Count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[5]~20_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N18
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[6]~22 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[6]~22_combout  = (\UART|UART_TX_INST|r_Clock_Count [6] & (\UART|UART_TX_INST|r_Clock_Count[5]~21  $ (GND))) # (!\UART|UART_TX_INST|r_Clock_Count [6] & (!\UART|UART_TX_INST|r_Clock_Count[5]~21  & VCC))
// \UART|UART_TX_INST|r_Clock_Count[6]~23  = CARRY((\UART|UART_TX_INST|r_Clock_Count [6] & !\UART|UART_TX_INST|r_Clock_Count[5]~21 ))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Clock_Count [6]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[5]~21 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[6]~22_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[6]~23 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[6]~22 .lut_mask = 16'hC30C;
defparam \UART|UART_TX_INST|r_Clock_Count[6]~22 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N19
dffeas \UART|UART_TX_INST|r_Clock_Count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[6]~22_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N20
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[7]~24 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[7]~24_combout  = (\UART|UART_TX_INST|r_Clock_Count [7] & (!\UART|UART_TX_INST|r_Clock_Count[6]~23 )) # (!\UART|UART_TX_INST|r_Clock_Count [7] & ((\UART|UART_TX_INST|r_Clock_Count[6]~23 ) # (GND)))
// \UART|UART_TX_INST|r_Clock_Count[7]~25  = CARRY((!\UART|UART_TX_INST|r_Clock_Count[6]~23 ) # (!\UART|UART_TX_INST|r_Clock_Count [7]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Clock_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_TX_INST|r_Clock_Count[6]~23 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[7]~24_combout ),
	.cout(\UART|UART_TX_INST|r_Clock_Count[7]~25 ));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[7]~24 .lut_mask = 16'h3C3F;
defparam \UART|UART_TX_INST|r_Clock_Count[7]~24 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N21
dffeas \UART|UART_TX_INST|r_Clock_Count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[7]~24_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N22
cycloneive_lcell_comb \UART|UART_TX_INST|r_Clock_Count[8]~26 (
// Equation(s):
// \UART|UART_TX_INST|r_Clock_Count[8]~26_combout  = \UART|UART_TX_INST|r_Clock_Count [8] $ (!\UART|UART_TX_INST|r_Clock_Count[7]~25 )

	.dataa(\UART|UART_TX_INST|r_Clock_Count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|UART_TX_INST|r_Clock_Count[7]~25 ),
	.combout(\UART|UART_TX_INST|r_Clock_Count[8]~26_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[8]~26 .lut_mask = 16'hA5A5;
defparam \UART|UART_TX_INST|r_Clock_Count[8]~26 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X68_Y69_N23
dffeas \UART|UART_TX_INST|r_Clock_Count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Clock_Count[8]~26_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_TX_INST|r_Clock_Count[0]~19_combout ),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Equal0~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N26
cycloneive_lcell_comb \UART|UART_TX_INST|LessThan1~1 (
// Equation(s):
// \UART|UART_TX_INST|LessThan1~1_combout  = (!\UART|UART_TX_INST|r_Clock_Count [3] & (!\UART|UART_TX_INST|r_Clock_Count [1] & (!\UART|UART_TX_INST|r_Clock_Count [2] & !\UART|UART_TX_INST|r_Clock_Count [0])))

	.dataa(\UART|UART_TX_INST|r_Clock_Count [3]),
	.datab(\UART|UART_TX_INST|r_Clock_Count [1]),
	.datac(\UART|UART_TX_INST|r_Clock_Count [2]),
	.datad(\UART|UART_TX_INST|r_Clock_Count [0]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|LessThan1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|LessThan1~1 .lut_mask = 16'h0001;
defparam \UART|UART_TX_INST|LessThan1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N0
cycloneive_lcell_comb \UART|UART_TX_INST|LessThan1~0 (
// Equation(s):
// \UART|UART_TX_INST|LessThan1~0_combout  = ((!\UART|UART_TX_INST|r_Clock_Count [6] & ((!\UART|UART_TX_INST|r_Clock_Count [4]) # (!\UART|UART_TX_INST|r_Clock_Count [5])))) # (!\UART|UART_TX_INST|r_Clock_Count [7])

	.dataa(\UART|UART_TX_INST|r_Clock_Count [7]),
	.datab(\UART|UART_TX_INST|r_Clock_Count [5]),
	.datac(\UART|UART_TX_INST|r_Clock_Count [4]),
	.datad(\UART|UART_TX_INST|r_Clock_Count [6]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|LessThan1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|LessThan1~0 .lut_mask = 16'h557F;
defparam \UART|UART_TX_INST|LessThan1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N28
cycloneive_lcell_comb \UART|UART_TX_INST|LessThan1~2 (
// Equation(s):
// \UART|UART_TX_INST|LessThan1~2_combout  = ((\UART|UART_TX_INST|LessThan1~0_combout ) # ((!\UART|UART_TX_INST|r_Clock_Count [6] & \UART|UART_TX_INST|LessThan1~1_combout ))) # (!\UART|UART_TX_INST|r_Clock_Count [8])

	.dataa(\UART|UART_TX_INST|r_Clock_Count [8]),
	.datab(\UART|UART_TX_INST|r_Clock_Count [6]),
	.datac(\UART|UART_TX_INST|LessThan1~1_combout ),
	.datad(\UART|UART_TX_INST|LessThan1~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|LessThan1~2 .lut_mask = 16'hFF75;
defparam \UART|UART_TX_INST|LessThan1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N2
cycloneive_lcell_comb \UART|UART_TX_INST|r_SM_Main~2 (
// Equation(s):
// \UART|UART_TX_INST|r_SM_Main~2_combout  = (\UART|UART_TX_INST|r_SM_Main [1] & (\UART|UART_TX_INST|r_SM_Main [0] & (!\UART|UART_TX_INST|r_SM_Main [2] & !\UART|UART_TX_INST|LessThan1~2_combout )))

	.dataa(\UART|UART_TX_INST|r_SM_Main [1]),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|r_SM_Main [2]),
	.datad(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_SM_Main~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_SM_Main~2 .lut_mask = 16'h0008;
defparam \UART|UART_TX_INST|r_SM_Main~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N3
dffeas \UART|UART_TX_INST|r_SM_Main[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_SM_Main~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_SM_Main [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_SM_Main[2] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_SM_Main[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N14
cycloneive_lcell_comb \UART|UART_TX_INST|WideOr0~0 (
// Equation(s):
// \UART|UART_TX_INST|WideOr0~0_combout  = (\UART|UART_TX_INST|r_SM_Main [0] & (!\UART|UART_TX_INST|r_SM_Main [2])) # (!\UART|UART_TX_INST|r_SM_Main [0] & (\UART|UART_TX_INST|r_SM_Main [2] & !\UART|UART_TX_INST|r_SM_Main [1]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|r_SM_Main [2]),
	.datad(\UART|UART_TX_INST|r_SM_Main [1]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|WideOr0~0 .lut_mask = 16'h0C3C;
defparam \UART|UART_TX_INST|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N20
cycloneive_lcell_comb \UART|UART_TX_INST|Selector13~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector13~0_combout  = (\UART|UART_TX_INST|r_Clock_Count [8] & (!\UART|UART_TX_INST|LessThan1~0_combout  & ((\UART|UART_TX_INST|r_Clock_Count [6]) # (!\UART|UART_TX_INST|LessThan1~1_combout ))))

	.dataa(\UART|UART_TX_INST|LessThan1~1_combout ),
	.datab(\UART|UART_TX_INST|r_Clock_Count [8]),
	.datac(\UART|UART_TX_INST|LessThan1~0_combout ),
	.datad(\UART|UART_TX_INST|r_Clock_Count [6]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector13~0 .lut_mask = 16'h0C04;
defparam \UART|UART_TX_INST|Selector13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N2
cycloneive_lcell_comb \UART|UART_TX_INST|Selector13~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector13~1_combout  = (\UART|UART_TX_INST|r_Bit_Index [0] & ((\UART|UART_TX_INST|WideOr0~0_combout ) # ((\UART|UART_TX_INST|Equal0~0_combout  & !\UART|UART_TX_INST|Selector13~0_combout )))) # (!\UART|UART_TX_INST|r_Bit_Index [0] & 
// (\UART|UART_TX_INST|Equal0~0_combout  & ((\UART|UART_TX_INST|Selector13~0_combout ))))

	.dataa(\UART|UART_TX_INST|Equal0~0_combout ),
	.datab(\UART|UART_TX_INST|WideOr0~0_combout ),
	.datac(\UART|UART_TX_INST|r_Bit_Index [0]),
	.datad(\UART|UART_TX_INST|Selector13~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector13~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector13~1 .lut_mask = 16'hCAE0;
defparam \UART|UART_TX_INST|Selector13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N3
dffeas \UART|UART_TX_INST|r_Bit_Index[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N12
cycloneive_lcell_comb \UART|UART_TX_INST|Selector12~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector12~0_combout  = (\UART|UART_TX_INST|Equal0~0_combout  & (\UART|UART_TX_INST|r_Bit_Index [1] $ (((\UART|UART_TX_INST|r_Bit_Index [0] & !\UART|UART_TX_INST|LessThan1~2_combout )))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|r_Bit_Index [0]),
	.datac(\UART|UART_TX_INST|LessThan1~2_combout ),
	.datad(\UART|UART_TX_INST|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector12~0 .lut_mask = 16'hA600;
defparam \UART|UART_TX_INST|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N30
cycloneive_lcell_comb \UART|UART_TX_INST|Selector12~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector12~1_combout  = (\UART|UART_TX_INST|Selector12~0_combout ) # ((\UART|UART_TX_INST|WideOr0~0_combout  & \UART|UART_TX_INST|r_Bit_Index [1]))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|WideOr0~0_combout ),
	.datac(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_TX_INST|Selector12~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector12~1 .lut_mask = 16'hFFC0;
defparam \UART|UART_TX_INST|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N31
dffeas \UART|UART_TX_INST|r_Bit_Index[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N18
cycloneive_lcell_comb \UART|UART_TX_INST|Selector11~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector11~0_combout  = (\UART|UART_TX_INST|WideOr0~0_combout ) # ((\UART|UART_TX_INST|Equal0~0_combout  & ((\UART|UART_TX_INST|LessThan1~2_combout ) # (!\UART|UART_TX_INST|r_Bit_Index [0]))))

	.dataa(\UART|UART_TX_INST|LessThan1~2_combout ),
	.datab(\UART|UART_TX_INST|r_Bit_Index [0]),
	.datac(\UART|UART_TX_INST|WideOr0~0_combout ),
	.datad(\UART|UART_TX_INST|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector11~0 .lut_mask = 16'hFBF0;
defparam \UART|UART_TX_INST|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N0
cycloneive_lcell_comb \UART|UART_TX_INST|Selector16~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector16~0_combout  = (\UART|UART_TX_INST|r_Bit_Index [0] & (!\UART|UART_TX_INST|LessThan1~2_combout  & \UART|UART_TX_INST|Equal0~0_combout ))

	.dataa(gnd),
	.datab(\UART|UART_TX_INST|r_Bit_Index [0]),
	.datac(\UART|UART_TX_INST|LessThan1~2_combout ),
	.datad(\UART|UART_TX_INST|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector16~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector16~0 .lut_mask = 16'h0C00;
defparam \UART|UART_TX_INST|Selector16~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N10
cycloneive_lcell_comb \UART|UART_TX_INST|Selector11~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector11~1_combout  = (\UART|UART_TX_INST|r_Bit_Index [2] & ((\UART|UART_TX_INST|Selector11~0_combout ) # ((!\UART|UART_TX_INST|r_Bit_Index [1] & \UART|UART_TX_INST|Selector16~0_combout )))) # (!\UART|UART_TX_INST|r_Bit_Index [2] & 
// (\UART|UART_TX_INST|r_Bit_Index [1] & ((\UART|UART_TX_INST|Selector16~0_combout ))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|Selector11~0_combout ),
	.datac(\UART|UART_TX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_TX_INST|Selector16~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector11~1 .lut_mask = 16'hDAC0;
defparam \UART|UART_TX_INST|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N11
dffeas \UART|UART_TX_INST|r_Bit_Index[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N14
cycloneive_lcell_comb \UART|stateWr[1]~0 (
// Equation(s):
// \UART|stateWr[1]~0_combout  = \UART|stateWr [1] $ (\UART|stateWr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|stateWr [1]),
	.datad(\UART|stateWr [0]),
	.cin(gnd),
	.combout(\UART|stateWr[1]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|stateWr[1]~0 .lut_mask = 16'h0FF0;
defparam \UART|stateWr[1]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N15
dffeas \UART|stateWr[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|stateWr[1]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|stateWr [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|stateWr[1] .is_wysiwyg = "true";
defparam \UART|stateWr[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N14
cycloneive_lcell_comb \UART|UART_TX_INST|Equal0~1 (
// Equation(s):
// \UART|UART_TX_INST|Equal0~1_combout  = (\UART|UART_TX_INST|r_SM_Main [0] & !\UART|UART_TX_INST|r_SM_Main [2])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART_TX_INST|r_SM_Main [0]),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Equal0~1 .lut_mask = 16'h00F0;
defparam \UART|UART_TX_INST|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N16
cycloneive_lcell_comb \UART|UART_TX_INST|Selector1~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector1~0_combout  = (\UART|UART_TX_INST|r_Tx_Done~q  & (!\UART|UART_TX_INST|r_SM_Main [2] & ((\UART|UART_TX_INST|r_SM_Main [1]) # (\UART|UART_TX_INST|r_SM_Main [0]))))

	.dataa(\UART|UART_TX_INST|r_SM_Main [1]),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|r_Tx_Done~q ),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector1~0 .lut_mask = 16'h00E0;
defparam \UART|UART_TX_INST|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N20
cycloneive_lcell_comb \UART|UART_TX_INST|Selector1~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector1~1_combout  = (\UART|UART_TX_INST|Selector1~0_combout ) # ((\UART|UART_TX_INST|Equal0~1_combout  & (\UART|UART_TX_INST|r_SM_Main [1] & !\UART|UART_TX_INST|LessThan1~2_combout )))

	.dataa(\UART|UART_TX_INST|Equal0~1_combout ),
	.datab(\UART|UART_TX_INST|r_SM_Main [1]),
	.datac(\UART|UART_TX_INST|Selector1~0_combout ),
	.datad(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector1~1 .lut_mask = 16'hF0F8;
defparam \UART|UART_TX_INST|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N21
dffeas \UART|UART_TX_INST|r_Tx_Done (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Done~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Done .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Done .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N6
cycloneive_lcell_comb \UART|indexCountTx~5 (
// Equation(s):
// \UART|indexCountTx~5_combout  = (!\UART|stateWr [0] & (\UART|stateWr [1] & (\UART|indexCountTx [0] $ (\UART|UART_TX_INST|r_Tx_Done~q ))))

	.dataa(\UART|stateWr [0]),
	.datab(\UART|stateWr [1]),
	.datac(\UART|indexCountTx [0]),
	.datad(\UART|UART_TX_INST|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\UART|indexCountTx~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCountTx~5 .lut_mask = 16'h0440;
defparam \UART|indexCountTx~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N7
dffeas \UART|indexCountTx[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCountTx~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCountTx [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCountTx[0] .is_wysiwyg = "true";
defparam \UART|indexCountTx[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N28
cycloneive_lcell_comb \UART|Equal5~0 (
// Equation(s):
// \UART|Equal5~0_combout  = (\UART|stateWr [1] & !\UART|stateWr [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|stateWr [1]),
	.datad(\UART|stateWr [0]),
	.cin(gnd),
	.combout(\UART|Equal5~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Equal5~0 .lut_mask = 16'h00F0;
defparam \UART|Equal5~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N30
cycloneive_lcell_comb \UART|indexCountTx~7 (
// Equation(s):
// \UART|indexCountTx~7_combout  = (\UART|Equal5~0_combout  & (\UART|indexCountTx [1] $ (((\UART|indexCountTx [0] & \UART|UART_TX_INST|r_Tx_Done~q )))))

	.dataa(\UART|indexCountTx [0]),
	.datab(\UART|UART_TX_INST|r_Tx_Done~q ),
	.datac(\UART|indexCountTx [1]),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|indexCountTx~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCountTx~7 .lut_mask = 16'h7800;
defparam \UART|indexCountTx~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N31
dffeas \UART|indexCountTx[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCountTx~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCountTx [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCountTx[1] .is_wysiwyg = "true";
defparam \UART|indexCountTx[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N8
cycloneive_lcell_comb \UART|Add1~0 (
// Equation(s):
// \UART|Add1~0_combout  = (\UART|indexCountTx [0] & (\UART|indexCountTx [1] & \UART|UART_TX_INST|r_Tx_Done~q ))

	.dataa(\UART|indexCountTx [0]),
	.datab(gnd),
	.datac(\UART|indexCountTx [1]),
	.datad(\UART|UART_TX_INST|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\UART|Add1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add1~0 .lut_mask = 16'hA000;
defparam \UART|Add1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N24
cycloneive_lcell_comb \UART|indexCountTx~6 (
// Equation(s):
// \UART|indexCountTx~6_combout  = (\UART|Equal5~0_combout  & (\UART|indexCountTx [3] $ (((\UART|indexCountTx [2] & \UART|Add1~0_combout )))))

	.dataa(\UART|indexCountTx [2]),
	.datab(\UART|Add1~0_combout ),
	.datac(\UART|indexCountTx [3]),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|indexCountTx~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCountTx~6 .lut_mask = 16'h7800;
defparam \UART|indexCountTx~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N25
dffeas \UART|indexCountTx[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCountTx~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCountTx [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCountTx[3] .is_wysiwyg = "true";
defparam \UART|indexCountTx[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N12
cycloneive_lcell_comb \UART|Add1~3 (
// Equation(s):
// \UART|Add1~3_combout  = \UART|indexCountTx [3] $ (((\UART|Add1~0_combout  & \UART|indexCountTx [2])))

	.dataa(gnd),
	.datab(\UART|indexCountTx [3]),
	.datac(\UART|Add1~0_combout ),
	.datad(\UART|indexCountTx [2]),
	.cin(gnd),
	.combout(\UART|Add1~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add1~3 .lut_mask = 16'h3CCC;
defparam \UART|Add1~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N18
cycloneive_lcell_comb \UART|Add1~2 (
// Equation(s):
// \UART|Add1~2_combout  = \UART|indexCountTx [1] $ (((\UART|indexCountTx [0] & \UART|UART_TX_INST|r_Tx_Done~q )))

	.dataa(\UART|indexCountTx [0]),
	.datab(gnd),
	.datac(\UART|indexCountTx [1]),
	.datad(\UART|UART_TX_INST|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\UART|Add1~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add1~2 .lut_mask = 16'h5AF0;
defparam \UART|Add1~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N16
cycloneive_lcell_comb \UART|Add1~1 (
// Equation(s):
// \UART|Add1~1_combout  = \UART|indexCountTx [0] $ (\UART|UART_TX_INST|r_Tx_Done~q )

	.dataa(\UART|indexCountTx [0]),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART_TX_INST|r_Tx_Done~q ),
	.cin(gnd),
	.combout(\UART|Add1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Add1~1 .lut_mask = 16'h55AA;
defparam \UART|Add1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N0
cycloneive_lcell_comb \UART|done_tx~0 (
// Equation(s):
// \UART|done_tx~0_combout  = (!\UART|Add1~3_combout  & (!\UART|Add1~2_combout  & (\UART|indexCountTx~4_combout  & !\UART|Add1~1_combout )))

	.dataa(\UART|Add1~3_combout ),
	.datab(\UART|Add1~2_combout ),
	.datac(\UART|indexCountTx~4_combout ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|done_tx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|done_tx~0 .lut_mask = 16'h0010;
defparam \UART|done_tx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X0_Y36_N15
cycloneive_io_ibuf \RST~input (
	.i(RST),
	.ibar(gnd),
	.o(\RST~input_o ));
// synopsys translate_off
defparam \RST~input .bus_hold = "false";
defparam \RST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: FF_X86_Y69_N11
dffeas \UART|state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|done_rx~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state[0] .is_wysiwyg = "true";
defparam \UART|state[0] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X109_Y73_N8
cycloneive_io_ibuf \RX~input (
	.i(RX),
	.ibar(gnd),
	.o(\RX~input_o ));
// synopsys translate_off
defparam \RX~input .bus_hold = "false";
defparam \RX~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N4
cycloneive_lcell_comb \UART|Selector0~0 (
// Equation(s):
// \UART|Selector0~0_combout  = (!\UART|state [0] & ((\UART|state [1]) # (!\RX~input_o )))

	.dataa(\UART|state [0]),
	.datab(gnd),
	.datac(\UART|state [1]),
	.datad(\RX~input_o ),
	.cin(gnd),
	.combout(\UART|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector0~0 .lut_mask = 16'h5055;
defparam \UART|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y69_N5
dffeas \UART|state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|state[1] .is_wysiwyg = "true";
defparam \UART|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N6
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[0]~11 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[0]~11_combout  = \UART|UART_RX_INST|r_Clock_Count [0] $ (VCC)
// \UART|UART_RX_INST|r_Clock_Count[0]~12  = CARRY(\UART|UART_RX_INST|r_Clock_Count [0])

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [0]),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[0]~11_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[0]~12 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[0]~11 .lut_mask = 16'h33CC;
defparam \UART|UART_RX_INST|r_Clock_Count[0]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N20
cycloneive_lcell_comb \UART|UART_RX_INST|Selector1~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector1~0_combout  = (!\UART|UART_RX_INST|r_SM_Main [1] & !\UART|UART_RX_INST|r_SM_Main [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|r_SM_Main [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector1~0 .lut_mask = 16'h000F;
defparam \UART|UART_RX_INST|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N30
cycloneive_lcell_comb \UART|UART_RX_INST|Equal0~0 (
// Equation(s):
// \UART|UART_RX_INST|Equal0~0_combout  = (\UART|UART_RX_INST|r_Clock_Count [3] & (!\UART|UART_RX_INST|r_Clock_Count [1] & (!\UART|UART_RX_INST|r_Clock_Count [2] & !\UART|UART_RX_INST|r_Clock_Count [0])))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [3]),
	.datab(\UART|UART_RX_INST|r_Clock_Count [1]),
	.datac(\UART|UART_RX_INST|r_Clock_Count [2]),
	.datad(\UART|UART_RX_INST|r_Clock_Count [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Equal0~0 .lut_mask = 16'h0002;
defparam \UART|UART_RX_INST|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N18
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~23 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~23_combout  = (\UART|UART_RX_INST|r_Clock_Count [6] & (\UART|UART_RX_INST|r_Clock_Count[5]~22  $ (GND))) # (!\UART|UART_RX_INST|r_Clock_Count [6] & (!\UART|UART_RX_INST|r_Clock_Count[5]~22  & VCC))
// \UART|UART_RX_INST|r_Clock_Count[6]~24  = CARRY((\UART|UART_RX_INST|r_Clock_Count [6] & !\UART|UART_RX_INST|r_Clock_Count[5]~22 ))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [6]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[5]~22 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~23_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[6]~24 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~23 .lut_mask = 16'hA50A;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~23 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N20
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[7]~25 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[7]~25_combout  = (\UART|UART_RX_INST|r_Clock_Count [7] & (!\UART|UART_RX_INST|r_Clock_Count[6]~24 )) # (!\UART|UART_RX_INST|r_Clock_Count [7] & ((\UART|UART_RX_INST|r_Clock_Count[6]~24 ) # (GND)))
// \UART|UART_RX_INST|r_Clock_Count[7]~26  = CARRY((!\UART|UART_RX_INST|r_Clock_Count[6]~24 ) # (!\UART|UART_RX_INST|r_Clock_Count [7]))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [7]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[6]~24 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[7]~25_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[7]~26 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[7]~25 .lut_mask = 16'h3C3F;
defparam \UART|UART_RX_INST|r_Clock_Count[7]~25 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N30
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Data_R~0 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Data_R~0_combout  = !\RX~input_o 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\RX~input_o ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Data_R~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Data_R~0 .lut_mask = 16'h00FF;
defparam \UART|UART_RX_INST|r_Rx_Data_R~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y69_N31
dffeas \UART|UART_RX_INST|r_Rx_Data_R (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Data_R~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Data_R~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Data_R .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Data_R .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N24
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Data~feeder (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Data~feeder_combout  = \UART|UART_RX_INST|r_Rx_Data_R~q 

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|UART_RX_INST|r_Rx_Data_R~q ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Data~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Data~feeder .lut_mask = 16'hFF00;
defparam \UART|UART_RX_INST|r_Rx_Data~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N25
dffeas \UART|UART_RX_INST|r_Rx_Data (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Data~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Data~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Data .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Data .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N2
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~31 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~31_combout  = (\UART|UART_RX_INST|r_SM_Main [2] & (!\UART|UART_RX_INST|Selector1~0_combout  & ((\UART|UART_RX_INST|r_Rx_Data~q ) # (!\UART|UART_RX_INST|r_Clock_Count[6]~10_combout )))) # (!\UART|UART_RX_INST|r_SM_Main 
// [2] & ((\UART|UART_RX_INST|r_Rx_Data~q ) # ((!\UART|UART_RX_INST|r_Clock_Count[6]~10_combout ))))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Clock_Count[6]~10_combout ),
	.datad(\UART|UART_RX_INST|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~31 .lut_mask = 16'h45CF;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N21
dffeas \UART|UART_RX_INST|r_Clock_Count[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[7]~25_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[7] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N22
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[8]~27 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[8]~27_combout  = \UART|UART_RX_INST|r_Clock_Count [8] $ (!\UART|UART_RX_INST|r_Clock_Count[7]~26 )

	.dataa(\UART|UART_RX_INST|r_Clock_Count [8]),
	.datab(gnd),
	.datac(gnd),
	.datad(gnd),
	.cin(\UART|UART_RX_INST|r_Clock_Count[7]~26 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[8]~27_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[8]~27 .lut_mask = 16'hA5A5;
defparam \UART|UART_RX_INST|r_Clock_Count[8]~27 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N23
dffeas \UART|UART_RX_INST|r_Clock_Count[8] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[8]~27_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [8]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[8] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[8] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N4
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~9 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~9_combout  = (!\UART|UART_RX_INST|r_Clock_Count [8] & (!\UART|UART_RX_INST|r_SM_Main [1] & !\UART|UART_RX_INST|r_SM_Main [2]))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [8]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~9_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~9 .lut_mask = 16'h0005;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N28
cycloneive_lcell_comb \UART|UART_RX_INST|Equal0~1 (
// Equation(s):
// \UART|UART_RX_INST|Equal0~1_combout  = (\UART|UART_RX_INST|r_Clock_Count [6] & (!\UART|UART_RX_INST|r_Clock_Count [5] & (\UART|UART_RX_INST|r_Clock_Count [4] & \UART|UART_RX_INST|r_Clock_Count [7])))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [6]),
	.datab(\UART|UART_RX_INST|r_Clock_Count [5]),
	.datac(\UART|UART_RX_INST|r_Clock_Count [4]),
	.datad(\UART|UART_RX_INST|r_Clock_Count [7]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Equal0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Equal0~1 .lut_mask = 16'h2000;
defparam \UART|UART_RX_INST|Equal0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N26
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~10 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~10_combout  = (\UART|UART_RX_INST|Equal0~0_combout  & (\UART|UART_RX_INST|r_SM_Main [0] & (\UART|UART_RX_INST|r_Clock_Count[6]~9_combout  & \UART|UART_RX_INST|Equal0~1_combout )))

	.dataa(\UART|UART_RX_INST|Equal0~0_combout ),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|r_Clock_Count[6]~9_combout ),
	.datad(\UART|UART_RX_INST|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~10 .lut_mask = 16'h8000;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N14
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~29 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~29_combout  = (!\UART|UART_RX_INST|r_SM_Main [2] & (\UART|UART_RX_INST|r_SM_Main [1] & \UART|UART_RX_INST|LessThan2~2_combout ))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~29_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~29 .lut_mask = 16'h5000;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N24
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[6]~30 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[6]~30_combout  = \UART|UART_RX_INST|r_Clock_Count[6]~10_combout  $ (\UART|UART_RX_INST|r_Clock_Count[6]~29_combout  $ (((!\UART|UART_RX_INST|r_SM_Main [2] & \UART|UART_RX_INST|Selector1~0_combout ))))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|Selector1~0_combout ),
	.datac(\UART|UART_RX_INST|r_Clock_Count[6]~10_combout ),
	.datad(\UART|UART_RX_INST|r_Clock_Count[6]~29_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6]~30 .lut_mask = 16'h4BB4;
defparam \UART|UART_RX_INST|r_Clock_Count[6]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X90_Y69_N7
dffeas \UART|UART_RX_INST|r_Clock_Count[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[0]~11_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[0] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N8
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[1]~13 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[1]~13_combout  = (\UART|UART_RX_INST|r_Clock_Count [1] & (!\UART|UART_RX_INST|r_Clock_Count[0]~12 )) # (!\UART|UART_RX_INST|r_Clock_Count [1] & ((\UART|UART_RX_INST|r_Clock_Count[0]~12 ) # (GND)))
// \UART|UART_RX_INST|r_Clock_Count[1]~14  = CARRY((!\UART|UART_RX_INST|r_Clock_Count[0]~12 ) # (!\UART|UART_RX_INST|r_Clock_Count [1]))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [1]),
	.datab(gnd),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[0]~12 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[1]~13_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[1]~14 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[1]~13 .lut_mask = 16'h5A5F;
defparam \UART|UART_RX_INST|r_Clock_Count[1]~13 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N9
dffeas \UART|UART_RX_INST|r_Clock_Count[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[1]~13_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[1] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N10
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[2]~15 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[2]~15_combout  = (\UART|UART_RX_INST|r_Clock_Count [2] & (\UART|UART_RX_INST|r_Clock_Count[1]~14  $ (GND))) # (!\UART|UART_RX_INST|r_Clock_Count [2] & (!\UART|UART_RX_INST|r_Clock_Count[1]~14  & VCC))
// \UART|UART_RX_INST|r_Clock_Count[2]~16  = CARRY((\UART|UART_RX_INST|r_Clock_Count [2] & !\UART|UART_RX_INST|r_Clock_Count[1]~14 ))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[1]~14 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[2]~15_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[2]~16 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[2]~15 .lut_mask = 16'hC30C;
defparam \UART|UART_RX_INST|r_Clock_Count[2]~15 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N11
dffeas \UART|UART_RX_INST|r_Clock_Count[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[2]~15_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[2] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N12
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[3]~17 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[3]~17_combout  = (\UART|UART_RX_INST|r_Clock_Count [3] & (!\UART|UART_RX_INST|r_Clock_Count[2]~16 )) # (!\UART|UART_RX_INST|r_Clock_Count [3] & ((\UART|UART_RX_INST|r_Clock_Count[2]~16 ) # (GND)))
// \UART|UART_RX_INST|r_Clock_Count[3]~18  = CARRY((!\UART|UART_RX_INST|r_Clock_Count[2]~16 ) # (!\UART|UART_RX_INST|r_Clock_Count [3]))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [3]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[2]~16 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[3]~17_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[3]~18 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[3]~17 .lut_mask = 16'h3C3F;
defparam \UART|UART_RX_INST|r_Clock_Count[3]~17 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N13
dffeas \UART|UART_RX_INST|r_Clock_Count[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[3]~17_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[3] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N14
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[4]~19 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[4]~19_combout  = (\UART|UART_RX_INST|r_Clock_Count [4] & (\UART|UART_RX_INST|r_Clock_Count[3]~18  $ (GND))) # (!\UART|UART_RX_INST|r_Clock_Count [4] & (!\UART|UART_RX_INST|r_Clock_Count[3]~18  & VCC))
// \UART|UART_RX_INST|r_Clock_Count[4]~20  = CARRY((\UART|UART_RX_INST|r_Clock_Count [4] & !\UART|UART_RX_INST|r_Clock_Count[3]~18 ))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [4]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[3]~18 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[4]~19_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[4]~20 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[4]~19 .lut_mask = 16'hC30C;
defparam \UART|UART_RX_INST|r_Clock_Count[4]~19 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N15
dffeas \UART|UART_RX_INST|r_Clock_Count[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[4]~19_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[4] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N16
cycloneive_lcell_comb \UART|UART_RX_INST|r_Clock_Count[5]~21 (
// Equation(s):
// \UART|UART_RX_INST|r_Clock_Count[5]~21_combout  = (\UART|UART_RX_INST|r_Clock_Count [5] & (!\UART|UART_RX_INST|r_Clock_Count[4]~20 )) # (!\UART|UART_RX_INST|r_Clock_Count [5] & ((\UART|UART_RX_INST|r_Clock_Count[4]~20 ) # (GND)))
// \UART|UART_RX_INST|r_Clock_Count[5]~22  = CARRY((!\UART|UART_RX_INST|r_Clock_Count[4]~20 ) # (!\UART|UART_RX_INST|r_Clock_Count [5]))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Clock_Count [5]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|UART_RX_INST|r_Clock_Count[4]~20 ),
	.combout(\UART|UART_RX_INST|r_Clock_Count[5]~21_combout ),
	.cout(\UART|UART_RX_INST|r_Clock_Count[5]~22 ));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[5]~21 .lut_mask = 16'h3C3F;
defparam \UART|UART_RX_INST|r_Clock_Count[5]~21 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X90_Y69_N17
dffeas \UART|UART_RX_INST|r_Clock_Count[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[5]~21_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[5] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X90_Y69_N19
dffeas \UART|UART_RX_INST|r_Clock_Count[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Clock_Count[6]~23_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|UART_RX_INST|r_Clock_Count[6]~30_combout ),
	.sload(gnd),
	.ena(\UART|UART_RX_INST|r_Clock_Count[6]~31_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Clock_Count [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Clock_Count[6] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Clock_Count[6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X90_Y69_N0
cycloneive_lcell_comb \UART|UART_RX_INST|LessThan2~1 (
// Equation(s):
// \UART|UART_RX_INST|LessThan2~1_combout  = (!\UART|UART_RX_INST|r_Clock_Count [3] & (!\UART|UART_RX_INST|r_Clock_Count [1] & (!\UART|UART_RX_INST|r_Clock_Count [0] & !\UART|UART_RX_INST|r_Clock_Count [2])))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [3]),
	.datab(\UART|UART_RX_INST|r_Clock_Count [1]),
	.datac(\UART|UART_RX_INST|r_Clock_Count [0]),
	.datad(\UART|UART_RX_INST|r_Clock_Count [2]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|LessThan2~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|LessThan2~1 .lut_mask = 16'h0001;
defparam \UART|UART_RX_INST|LessThan2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N18
cycloneive_lcell_comb \UART|UART_RX_INST|LessThan2~0 (
// Equation(s):
// \UART|UART_RX_INST|LessThan2~0_combout  = (\UART|UART_RX_INST|r_Clock_Count [7] & ((\UART|UART_RX_INST|r_Clock_Count [6]) # ((\UART|UART_RX_INST|r_Clock_Count [5] & \UART|UART_RX_INST|r_Clock_Count [4]))))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [7]),
	.datab(\UART|UART_RX_INST|r_Clock_Count [5]),
	.datac(\UART|UART_RX_INST|r_Clock_Count [4]),
	.datad(\UART|UART_RX_INST|r_Clock_Count [6]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|LessThan2~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|LessThan2~0 .lut_mask = 16'hAA80;
defparam \UART|UART_RX_INST|LessThan2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N12
cycloneive_lcell_comb \UART|UART_RX_INST|LessThan2~2 (
// Equation(s):
// \UART|UART_RX_INST|LessThan2~2_combout  = (\UART|UART_RX_INST|r_Clock_Count [8] & (\UART|UART_RX_INST|LessThan2~0_combout  & ((\UART|UART_RX_INST|r_Clock_Count [6]) # (!\UART|UART_RX_INST|LessThan2~1_combout ))))

	.dataa(\UART|UART_RX_INST|r_Clock_Count [6]),
	.datab(\UART|UART_RX_INST|r_Clock_Count [8]),
	.datac(\UART|UART_RX_INST|LessThan2~1_combout ),
	.datad(\UART|UART_RX_INST|LessThan2~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|LessThan2~2 .lut_mask = 16'h8C00;
defparam \UART|UART_RX_INST|LessThan2~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N22
cycloneive_lcell_comb \UART|UART_RX_INST|Selector15~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector15~0_combout  = (!\UART|UART_RX_INST|r_SM_Main [2] & (\UART|UART_RX_INST|r_SM_Main [0] & (\UART|UART_RX_INST|r_SM_Main [1] & !\UART|UART_RX_INST|LessThan2~2_combout )))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector15~0 .lut_mask = 16'h0040;
defparam \UART|UART_RX_INST|Selector15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N8
cycloneive_lcell_comb \UART|UART_RX_INST|Equal1~0 (
// Equation(s):
// \UART|UART_RX_INST|Equal1~0_combout  = (!\UART|UART_RX_INST|r_SM_Main [0] & (\UART|UART_RX_INST|r_SM_Main [1] & !\UART|UART_RX_INST|r_SM_Main [2]))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Equal1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Equal1~0 .lut_mask = 16'h0030;
defparam \UART|UART_RX_INST|Equal1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N26
cycloneive_lcell_comb \UART|UART_RX_INST|Selector14~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector14~0_combout  = (\UART|UART_RX_INST|Selector15~0_combout ) # ((\UART|UART_RX_INST|Equal1~0_combout ) # ((\UART|UART_RX_INST|r_Rx_Data~q  & \UART|UART_RX_INST|r_Clock_Count[6]~10_combout )))

	.dataa(\UART|UART_RX_INST|Selector15~0_combout ),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|Equal1~0_combout ),
	.datad(\UART|UART_RX_INST|r_Clock_Count[6]~10_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector14~0 .lut_mask = 16'hFEFA;
defparam \UART|UART_RX_INST|Selector14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N27
dffeas \UART|UART_RX_INST|r_SM_Main[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector14~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_SM_Main [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_SM_Main[1] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_SM_Main[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N30
cycloneive_lcell_comb \UART|UART_RX_INST|Equal0~2 (
// Equation(s):
// \UART|UART_RX_INST|Equal0~2_combout  = (\UART|UART_RX_INST|Equal0~0_combout  & (!\UART|UART_RX_INST|r_Clock_Count [8] & \UART|UART_RX_INST|Equal0~1_combout ))

	.dataa(\UART|UART_RX_INST|Equal0~0_combout ),
	.datab(\UART|UART_RX_INST|r_Clock_Count [8]),
	.datac(gnd),
	.datad(\UART|UART_RX_INST|Equal0~1_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Equal0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Equal0~2 .lut_mask = 16'h2200;
defparam \UART|UART_RX_INST|Equal0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N4
cycloneive_lcell_comb \UART|UART_RX_INST|Selector15~3 (
// Equation(s):
// \UART|UART_RX_INST|Selector15~3_combout  = (!\UART|UART_RX_INST|r_SM_Main [2] & ((\UART|UART_RX_INST|r_SM_Main [0] & (!\UART|UART_RX_INST|Equal0~2_combout )) # (!\UART|UART_RX_INST|r_SM_Main [0] & ((\UART|UART_RX_INST|r_Rx_Data~q )))))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|Equal0~2_combout ),
	.datad(\UART|UART_RX_INST|r_Rx_Data~q ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector15~3 .lut_mask = 16'h1504;
defparam \UART|UART_RX_INST|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N10
cycloneive_lcell_comb \UART|UART_RX_INST|Selector13~4 (
// Equation(s):
// \UART|UART_RX_INST|Selector13~4_combout  = (\UART|UART_RX_INST|r_SM_Main [1] & (!\UART|UART_RX_INST|r_SM_Main [0] & (!\UART|UART_RX_INST|LessThan2~2_combout  & !\UART|UART_RX_INST|r_SM_Main [2])))

	.dataa(\UART|UART_RX_INST|r_SM_Main [1]),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|LessThan2~2_combout ),
	.datad(\UART|UART_RX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector13~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector13~4 .lut_mask = 16'h0002;
defparam \UART|UART_RX_INST|Selector13~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N10
cycloneive_lcell_comb \UART|UART_RX_INST|WideOr0~0 (
// Equation(s):
// \UART|UART_RX_INST|WideOr0~0_combout  = (\UART|UART_RX_INST|r_SM_Main [2] & (!\UART|UART_RX_INST|r_SM_Main [1] & !\UART|UART_RX_INST|r_SM_Main [0])) # (!\UART|UART_RX_INST|r_SM_Main [2] & ((\UART|UART_RX_INST|r_SM_Main [0])))

	.dataa(\UART|UART_RX_INST|r_SM_Main [1]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_SM_Main [2]),
	.datad(\UART|UART_RX_INST|r_SM_Main [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|WideOr0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|WideOr0~0 .lut_mask = 16'h0F50;
defparam \UART|UART_RX_INST|WideOr0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N2
cycloneive_lcell_comb \UART|UART_RX_INST|Selector10~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector10~0_combout  = (\UART|UART_RX_INST|r_Bit_Index [3] & ((\UART|UART_RX_INST|WideOr0~0_combout ) # ((\UART|UART_RX_INST|Equal1~0_combout  & !\UART|UART_RX_INST|LessThan2~2_combout ))))

	.dataa(\UART|UART_RX_INST|WideOr0~0_combout ),
	.datab(\UART|UART_RX_INST|Equal1~0_combout ),
	.datac(\UART|UART_RX_INST|r_Bit_Index [3]),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector10~0 .lut_mask = 16'hA0E0;
defparam \UART|UART_RX_INST|Selector10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N3
dffeas \UART|UART_RX_INST|r_Bit_Index[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector10~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Bit_Index [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Bit_Index[3] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Bit_Index[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N24
cycloneive_lcell_comb \UART|UART_RX_INST|Selector13~2 (
// Equation(s):
// \UART|UART_RX_INST|Selector13~2_combout  = (!\UART|UART_RX_INST|r_Bit_Index [3] & (\UART|UART_RX_INST|Equal1~0_combout  & \UART|UART_RX_INST|LessThan2~2_combout ))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Bit_Index [3]),
	.datac(\UART|UART_RX_INST|Equal1~0_combout ),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector13~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector13~2 .lut_mask = 16'h3000;
defparam \UART|UART_RX_INST|Selector13~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N6
cycloneive_lcell_comb \UART|UART_RX_INST|Selector13~3 (
// Equation(s):
// \UART|UART_RX_INST|Selector13~3_combout  = (\UART|UART_RX_INST|r_Bit_Index [0] & ((\UART|UART_RX_INST|Selector13~4_combout ) # ((\UART|UART_RX_INST|WideOr0~0_combout )))) # (!\UART|UART_RX_INST|r_Bit_Index [0] & (((\UART|UART_RX_INST|Selector13~2_combout 
// ))))

	.dataa(\UART|UART_RX_INST|Selector13~4_combout ),
	.datab(\UART|UART_RX_INST|WideOr0~0_combout ),
	.datac(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector13~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector13~3 .lut_mask = 16'hEFE0;
defparam \UART|UART_RX_INST|Selector13~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N7
dffeas \UART|UART_RX_INST|r_Bit_Index[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector13~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Bit_Index [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Bit_Index[0] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Bit_Index[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N2
cycloneive_lcell_comb \UART|UART_RX_INST|Selector12~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector12~0_combout  = (\UART|UART_RX_INST|Selector13~2_combout  & (\UART|UART_RX_INST|r_Bit_Index [0] $ (\UART|UART_RX_INST|r_Bit_Index [1])))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector12~0 .lut_mask = 16'h5A00;
defparam \UART|UART_RX_INST|Selector12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N8
cycloneive_lcell_comb \UART|UART_RX_INST|Selector12~1 (
// Equation(s):
// \UART|UART_RX_INST|Selector12~1_combout  = (\UART|UART_RX_INST|Selector12~0_combout ) # ((\UART|UART_RX_INST|r_Bit_Index [1] & ((\UART|UART_RX_INST|Selector13~4_combout ) # (\UART|UART_RX_INST|WideOr0~0_combout ))))

	.dataa(\UART|UART_RX_INST|Selector13~4_combout ),
	.datab(\UART|UART_RX_INST|WideOr0~0_combout ),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|Selector12~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector12~1 .lut_mask = 16'hFFE0;
defparam \UART|UART_RX_INST|Selector12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N9
dffeas \UART|UART_RX_INST|r_Bit_Index[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Bit_Index [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Bit_Index[1] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Bit_Index[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N24
cycloneive_lcell_comb \UART|UART_RX_INST|Selector11~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector11~0_combout  = (\UART|UART_RX_INST|Selector13~2_combout  & (\UART|UART_RX_INST|r_Bit_Index [2] $ (((\UART|UART_RX_INST|r_Bit_Index [0] & \UART|UART_RX_INST|r_Bit_Index [1])))))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector11~0 .lut_mask = 16'h7800;
defparam \UART|UART_RX_INST|Selector11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N22
cycloneive_lcell_comb \UART|UART_RX_INST|Selector11~1 (
// Equation(s):
// \UART|UART_RX_INST|Selector11~1_combout  = (\UART|UART_RX_INST|Selector11~0_combout ) # ((\UART|UART_RX_INST|r_Bit_Index [2] & ((\UART|UART_RX_INST|Selector13~4_combout ) # (\UART|UART_RX_INST|WideOr0~0_combout ))))

	.dataa(\UART|UART_RX_INST|Selector13~4_combout ),
	.datab(\UART|UART_RX_INST|WideOr0~0_combout ),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|Selector11~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector11~1 .lut_mask = 16'hFFE0;
defparam \UART|UART_RX_INST|Selector11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N23
dffeas \UART|UART_RX_INST|r_Bit_Index[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Bit_Index [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Bit_Index[2] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Bit_Index[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N0
cycloneive_lcell_comb \UART|UART_RX_INST|Selector15~1 (
// Equation(s):
// \UART|UART_RX_INST|Selector15~1_combout  = (\UART|UART_RX_INST|r_Bit_Index [3]) # ((\UART|UART_RX_INST|r_Bit_Index [0] & (\UART|UART_RX_INST|r_Bit_Index [1] & \UART|UART_RX_INST|r_Bit_Index [2])))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|r_Bit_Index [3]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector15~1 .lut_mask = 16'hFF80;
defparam \UART|UART_RX_INST|Selector15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N0
cycloneive_lcell_comb \UART|UART_RX_INST|Selector15~2 (
// Equation(s):
// \UART|UART_RX_INST|Selector15~2_combout  = (\UART|UART_RX_INST|Equal1~0_combout  & (\UART|UART_RX_INST|Selector15~1_combout  & \UART|UART_RX_INST|LessThan2~2_combout ))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|Equal1~0_combout ),
	.datac(\UART|UART_RX_INST|Selector15~1_combout ),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector15~2 .lut_mask = 16'hC000;
defparam \UART|UART_RX_INST|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N28
cycloneive_lcell_comb \UART|UART_RX_INST|Selector15~4 (
// Equation(s):
// \UART|UART_RX_INST|Selector15~4_combout  = (\UART|UART_RX_INST|Selector15~0_combout ) # ((\UART|UART_RX_INST|Selector15~2_combout ) # ((!\UART|UART_RX_INST|r_SM_Main [1] & \UART|UART_RX_INST|Selector15~3_combout )))

	.dataa(\UART|UART_RX_INST|r_SM_Main [1]),
	.datab(\UART|UART_RX_INST|Selector15~3_combout ),
	.datac(\UART|UART_RX_INST|Selector15~0_combout ),
	.datad(\UART|UART_RX_INST|Selector15~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector15~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector15~4 .lut_mask = 16'hFFF4;
defparam \UART|UART_RX_INST|Selector15~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N29
dffeas \UART|UART_RX_INST|r_SM_Main[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector15~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_SM_Main [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_SM_Main[0] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_SM_Main[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N6
cycloneive_lcell_comb \UART|UART_RX_INST|r_SM_Main~0 (
// Equation(s):
// \UART|UART_RX_INST|r_SM_Main~0_combout  = (!\UART|UART_RX_INST|r_SM_Main [2] & (\UART|UART_RX_INST|r_SM_Main [0] & (\UART|UART_RX_INST|r_SM_Main [1] & \UART|UART_RX_INST|LessThan2~2_combout )))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|r_SM_Main [0]),
	.datac(\UART|UART_RX_INST|r_SM_Main [1]),
	.datad(\UART|UART_RX_INST|LessThan2~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_SM_Main~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_SM_Main~0 .lut_mask = 16'h4000;
defparam \UART|UART_RX_INST|r_SM_Main~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N11
dffeas \UART|UART_RX_INST|r_SM_Main[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_SM_Main~0_combout ),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_SM_Main [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_SM_Main[2] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_SM_Main[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N28
cycloneive_lcell_comb \UART|UART_RX_INST|Selector0~0 (
// Equation(s):
// \UART|UART_RX_INST|Selector0~0_combout  = (\UART|UART_RX_INST|r_SM_Main~0_combout ) # ((!\UART|UART_RX_INST|r_SM_Main [2] & (!\UART|UART_RX_INST|Selector1~0_combout  & \UART|UART_RX_INST|r_Rx_DV~q )))

	.dataa(\UART|UART_RX_INST|r_SM_Main [2]),
	.datab(\UART|UART_RX_INST|Selector1~0_combout ),
	.datac(\UART|UART_RX_INST|r_Rx_DV~q ),
	.datad(\UART|UART_RX_INST|r_SM_Main~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Selector0~0 .lut_mask = 16'hFF10;
defparam \UART|UART_RX_INST|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y69_N29
dffeas \UART|UART_RX_INST|r_Rx_DV (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_DV~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_DV .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_DV .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N18
cycloneive_lcell_comb \UART|indexCount[0]~4 (
// Equation(s):
// \UART|indexCount[0]~4_combout  = (\UART|indexCount [0] & (\UART|UART_RX_INST|r_Rx_DV~q  $ (VCC))) # (!\UART|indexCount [0] & (\UART|UART_RX_INST|r_Rx_DV~q  & VCC))
// \UART|indexCount[0]~5  = CARRY((\UART|indexCount [0] & \UART|UART_RX_INST|r_Rx_DV~q ))

	.dataa(\UART|indexCount [0]),
	.datab(\UART|UART_RX_INST|r_Rx_DV~q ),
	.datac(gnd),
	.datad(vcc),
	.cin(gnd),
	.combout(\UART|indexCount[0]~4_combout ),
	.cout(\UART|indexCount[0]~5 ));
// synopsys translate_off
defparam \UART|indexCount[0]~4 .lut_mask = 16'h6688;
defparam \UART|indexCount[0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N0
cycloneive_lcell_comb \UART|indexCount[3]~12 (
// Equation(s):
// \UART|indexCount[3]~12_combout  = (\UART|state [0]) # ((!\UART|LessThan0~0_combout ) # (!\UART|state [1]))

	.dataa(\UART|state [0]),
	.datab(gnd),
	.datac(\UART|state [1]),
	.datad(\UART|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\UART|indexCount[3]~12_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCount[3]~12 .lut_mask = 16'hAFFF;
defparam \UART|indexCount[3]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X86_Y69_N19
dffeas \UART|indexCount[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCount[0]~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|indexCount[3]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCount [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCount[0] .is_wysiwyg = "true";
defparam \UART|indexCount[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N20
cycloneive_lcell_comb \UART|indexCount[1]~6 (
// Equation(s):
// \UART|indexCount[1]~6_combout  = (\UART|indexCount [1] & (!\UART|indexCount[0]~5 )) # (!\UART|indexCount [1] & ((\UART|indexCount[0]~5 ) # (GND)))
// \UART|indexCount[1]~7  = CARRY((!\UART|indexCount[0]~5 ) # (!\UART|indexCount [1]))

	.dataa(gnd),
	.datab(\UART|indexCount [1]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|indexCount[0]~5 ),
	.combout(\UART|indexCount[1]~6_combout ),
	.cout(\UART|indexCount[1]~7 ));
// synopsys translate_off
defparam \UART|indexCount[1]~6 .lut_mask = 16'h3C3F;
defparam \UART|indexCount[1]~6 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y69_N21
dffeas \UART|indexCount[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCount[1]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|indexCount[3]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCount [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCount[1] .is_wysiwyg = "true";
defparam \UART|indexCount[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N22
cycloneive_lcell_comb \UART|indexCount[2]~8 (
// Equation(s):
// \UART|indexCount[2]~8_combout  = (\UART|indexCount [2] & (\UART|indexCount[1]~7  $ (GND))) # (!\UART|indexCount [2] & (!\UART|indexCount[1]~7  & VCC))
// \UART|indexCount[2]~9  = CARRY((\UART|indexCount [2] & !\UART|indexCount[1]~7 ))

	.dataa(gnd),
	.datab(\UART|indexCount [2]),
	.datac(gnd),
	.datad(vcc),
	.cin(\UART|indexCount[1]~7 ),
	.combout(\UART|indexCount[2]~8_combout ),
	.cout(\UART|indexCount[2]~9 ));
// synopsys translate_off
defparam \UART|indexCount[2]~8 .lut_mask = 16'hC30C;
defparam \UART|indexCount[2]~8 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y69_N23
dffeas \UART|indexCount[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCount[2]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|indexCount[3]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCount [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCount[2] .is_wysiwyg = "true";
defparam \UART|indexCount[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N24
cycloneive_lcell_comb \UART|indexCount[3]~10 (
// Equation(s):
// \UART|indexCount[3]~10_combout  = \UART|indexCount[2]~9  $ (\UART|indexCount [3])

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|indexCount [3]),
	.cin(\UART|indexCount[2]~9 ),
	.combout(\UART|indexCount[3]~10_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCount[3]~10 .lut_mask = 16'h0FF0;
defparam \UART|indexCount[3]~10 .sum_lutc_input = "cin";
// synopsys translate_on

// Location: FF_X86_Y69_N25
dffeas \UART|indexCount[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCount[3]~10_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(\UART|indexCount[3]~12_combout ),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCount [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCount[3] .is_wysiwyg = "true";
defparam \UART|indexCount[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N2
cycloneive_lcell_comb \UART|LessThan0~0 (
// Equation(s):
// \UART|LessThan0~0_combout  = (!\UART|indexCount [3] & (((!\UART|indexCount [0] & !\UART|indexCount [1])) # (!\UART|indexCount [2])))

	.dataa(\UART|indexCount [2]),
	.datab(\UART|indexCount [0]),
	.datac(\UART|indexCount [1]),
	.datad(\UART|indexCount [3]),
	.cin(gnd),
	.combout(\UART|LessThan0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|LessThan0~0 .lut_mask = 16'h0057;
defparam \UART|LessThan0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N10
cycloneive_lcell_comb \UART|done_rx~1 (
// Equation(s):
// \UART|done_rx~1_combout  = (\UART|state [1] & (!\UART|state [0] & !\UART|LessThan0~0_combout ))

	.dataa(gnd),
	.datab(\UART|state [1]),
	.datac(\UART|state [0]),
	.datad(\UART|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\UART|done_rx~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|done_rx~1 .lut_mask = 16'h000C;
defparam \UART|done_rx~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X74_Y69_N24
cycloneive_lcell_comb \UART|done_rx~2 (
// Equation(s):
// \UART|done_rx~2_combout  = (\UART|done_rx~1_combout  & (((\UART|Add1~1_combout ) # (!\UART|done_rx~0_combout )) # (!\UART|Add1~2_combout )))

	.dataa(\UART|Add1~2_combout ),
	.datab(\UART|Add1~1_combout ),
	.datac(\UART|done_rx~1_combout ),
	.datad(\UART|done_rx~0_combout ),
	.cin(gnd),
	.combout(\UART|done_rx~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|done_rx~2 .lut_mask = 16'hD0F0;
defparam \UART|done_rx~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X74_Y69_N25
dffeas \UART|done_rx (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|done_rx~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|done_rx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|done_rx .is_wysiwyg = "true";
defparam \UART|done_rx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N4
cycloneive_lcell_comb \Selector1~0 (
// Equation(s):
// \Selector1~0_combout  = (!state[1] & (!state[2] & ((\UART|done_rx~q ) # (state[0]))))

	.dataa(state[1]),
	.datab(\UART|done_rx~q ),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector1~0 .lut_mask = 16'h0054;
defparam \Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: CLKCTRL_G4
cycloneive_clkctrl \RST~inputclkctrl (
	.ena(vcc),
	.inclk({vcc,vcc,vcc,\RST~input_o }),
	.clkselect(2'b00),
	.devclrn(devclrn),
	.devpor(devpor),
	.outclk(\RST~inputclkctrl_outclk ));
// synopsys translate_off
defparam \RST~inputclkctrl .clock_type = "global clock";
defparam \RST~inputclkctrl .ena_register_mode = "none";
// synopsys translate_on

// Location: FF_X81_Y69_N5
dffeas \state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[0]),
	.prn(vcc));
// synopsys translate_off
defparam \state[0] .is_wysiwyg = "true";
defparam \state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N22
cycloneive_lcell_comb \startTransfer~1 (
// Equation(s):
// \startTransfer~1_combout  = (!\RST~input_o  & (!state[2] & (state[1] $ (state[0]))))

	.dataa(state[1]),
	.datab(\RST~input_o ),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\startTransfer~1_combout ),
	.cout());
// synopsys translate_off
defparam \startTransfer~1 .lut_mask = 16'h0012;
defparam \startTransfer~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N14
cycloneive_lcell_comb \startTransfer~0 (
// Equation(s):
// \startTransfer~0_combout  = (!state[2] & (state[1] $ (state[0])))

	.dataa(state[1]),
	.datab(gnd),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\startTransfer~0_combout ),
	.cout());
// synopsys translate_off
defparam \startTransfer~0 .lut_mask = 16'h005A;
defparam \startTransfer~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N8
cycloneive_io_ibuf \WAITREQUEST~input (
	.i(WAITREQUEST),
	.ibar(gnd),
	.o(\WAITREQUEST~input_o ));
// synopsys translate_off
defparam \WAITREQUEST~input .bus_hold = "false";
defparam \WAITREQUEST~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N0
cycloneive_lcell_comb \masterUART|Selector1~0 (
// Equation(s):
// \masterUART|Selector1~0_combout  = (!\masterUART|state [1] & (\WAITREQUEST~input_o  & ((\startTransfer~0_combout ) # (\masterUART|state [0]))))

	.dataa(\masterUART|state [1]),
	.datab(\startTransfer~0_combout ),
	.datac(\masterUART|state [0]),
	.datad(\WAITREQUEST~input_o ),
	.cin(gnd),
	.combout(\masterUART|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|Selector1~0 .lut_mask = 16'h5400;
defparam \masterUART|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N1
dffeas \masterUART|state[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\masterUART|Selector1~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterUART|state [0]),
	.prn(vcc));
// synopsys translate_off
defparam \masterUART|state[0] .is_wysiwyg = "true";
defparam \masterUART|state[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N30
cycloneive_lcell_comb \masterUART|Selector0~0 (
// Equation(s):
// \masterUART|Selector0~0_combout  = (!\masterUART|state [1] & (!\WAITREQUEST~input_o  & ((\startTransfer~1_combout ) # (\masterUART|state [0]))))

	.dataa(\startTransfer~1_combout ),
	.datab(\masterUART|state [0]),
	.datac(\masterUART|state [1]),
	.datad(\WAITREQUEST~input_o ),
	.cin(gnd),
	.combout(\masterUART|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|Selector0~0 .lut_mask = 16'h000E;
defparam \masterUART|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N31
dffeas \masterUART|state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\masterUART|Selector0~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\masterUART|state [1]),
	.prn(vcc));
// synopsys translate_off
defparam \masterUART|state[1] .is_wysiwyg = "true";
defparam \masterUART|state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N24
cycloneive_lcell_comb \state~0 (
// Equation(s):
// \state~0_combout  = (\masterUART|state [1] & !\masterUART|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\masterUART|state [1]),
	.datad(\masterUART|state [0]),
	.cin(gnd),
	.combout(\state~0_combout ),
	.cout());
// synopsys translate_off
defparam \state~0 .lut_mask = 16'h00F0;
defparam \state~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N12
cycloneive_lcell_comb \state~1 (
// Equation(s):
// \state~1_combout  = (state[1] & (!state[0] & (!state[2] & \state~0_combout )))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(state[2]),
	.datad(\state~0_combout ),
	.cin(gnd),
	.combout(\state~1_combout ),
	.cout());
// synopsys translate_off
defparam \state~1 .lut_mask = 16'h0200;
defparam \state~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N13
dffeas \state[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\state~1_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[2]),
	.prn(vcc));
// synopsys translate_off
defparam \state[2] .is_wysiwyg = "true";
defparam \state[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X81_Y73_N1
cycloneive_io_ibuf \flag_tx~input (
	.i(flag_tx),
	.ibar(gnd),
	.o(\flag_tx~input_o ));
// synopsys translate_off
defparam \flag_tx~input .bus_hold = "false";
defparam \flag_tx~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N18
cycloneive_lcell_comb \Selector0~0 (
// Equation(s):
// \Selector0~0_combout  = (\flag_tx~input_o  & (!stateTransmit[0] & (!stateTransmit[1] & !\UART|done_rx~q )))

	.dataa(\flag_tx~input_o ),
	.datab(stateTransmit[0]),
	.datac(stateTransmit[1]),
	.datad(\UART|done_rx~q ),
	.cin(gnd),
	.combout(\Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~0 .lut_mask = 16'h0002;
defparam \Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N16
cycloneive_lcell_comb \Selector0~1 (
// Equation(s):
// \Selector0~1_combout  = (state[1] & (!\state~0_combout  & (!state[0]))) # (!state[1] & ((state[0] & (\state~0_combout )) # (!state[0] & ((\Selector0~0_combout )))))

	.dataa(state[1]),
	.datab(\state~0_combout ),
	.datac(state[0]),
	.datad(\Selector0~0_combout ),
	.cin(gnd),
	.combout(\Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~1 .lut_mask = 16'h4742;
defparam \Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N10
cycloneive_lcell_comb \Selector0~2 (
// Equation(s):
// \Selector0~2_combout  = (!state[2] & \Selector0~1_combout )

	.dataa(state[2]),
	.datab(gnd),
	.datac(gnd),
	.datad(\Selector0~1_combout ),
	.cin(gnd),
	.combout(\Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \Selector0~2 .lut_mask = 16'h5500;
defparam \Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N11
dffeas \state[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector0~2_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(state[1]),
	.prn(vcc));
// synopsys translate_off
defparam \state[1] .is_wysiwyg = "true";
defparam \state[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N2
cycloneive_lcell_comb \Selector2~0 (
// Equation(s):
// \Selector2~0_combout  = (!state[1] & (!stateTransmit[0] & (!state[0] & state[2])))

	.dataa(state[1]),
	.datab(stateTransmit[0]),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\Selector2~0_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~0 .lut_mask = 16'h0100;
defparam \Selector2~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N1
dffeas \UART|done_tx (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|done_tx~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|done_tx~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|done_tx .is_wysiwyg = "true";
defparam \UART|done_tx .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N28
cycloneive_lcell_comb \Selector2~1 (
// Equation(s):
// \Selector2~1_combout  = (!stateTransmit[1] & ((\Selector2~0_combout ) # ((stateTransmit[0] & !\UART|done_tx~q ))))

	.dataa(stateTransmit[1]),
	.datab(\Selector2~0_combout ),
	.datac(stateTransmit[0]),
	.datad(\UART|done_tx~q ),
	.cin(gnd),
	.combout(\Selector2~1_combout ),
	.cout());
// synopsys translate_off
defparam \Selector2~1 .lut_mask = 16'h4454;
defparam \Selector2~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N29
dffeas \stateTransmit[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\Selector2~1_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stateTransmit[0]),
	.prn(vcc));
// synopsys translate_off
defparam \stateTransmit[0] .is_wysiwyg = "true";
defparam \stateTransmit[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N26
cycloneive_lcell_comb \stateTransmit~0 (
// Equation(s):
// \stateTransmit~0_combout  = (stateTransmit[0] & (!stateTransmit[1] & \UART|done_tx~q ))

	.dataa(gnd),
	.datab(stateTransmit[0]),
	.datac(stateTransmit[1]),
	.datad(\UART|done_tx~q ),
	.cin(gnd),
	.combout(\stateTransmit~0_combout ),
	.cout());
// synopsys translate_off
defparam \stateTransmit~0 .lut_mask = 16'h0C00;
defparam \stateTransmit~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X81_Y69_N27
dffeas \stateTransmit[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\stateTransmit~0_combout ),
	.asdata(vcc),
	.clrn(!\RST~inputclkctrl_outclk ),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(stateTransmit[1]),
	.prn(vcc));
// synopsys translate_off
defparam \stateTransmit[1] .is_wysiwyg = "true";
defparam \stateTransmit[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N2
cycloneive_lcell_comb \UART|Selector1~0 (
// Equation(s):
// \UART|Selector1~0_combout  = (!\RST~input_o  & (!\UART|stateWr [1] & (!stateTransmit[1] & stateTransmit[0])))

	.dataa(\RST~input_o ),
	.datab(\UART|stateWr [1]),
	.datac(stateTransmit[1]),
	.datad(stateTransmit[0]),
	.cin(gnd),
	.combout(\UART|Selector1~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector1~0 .lut_mask = 16'h0100;
defparam \UART|Selector1~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N10
cycloneive_lcell_comb \UART|Selector1~1 (
// Equation(s):
// \UART|Selector1~1_combout  = (\UART|done_tx~0_combout ) # ((!\UART|stateWr [0] & \UART|Selector1~0_combout ))

	.dataa(gnd),
	.datab(\UART|done_tx~0_combout ),
	.datac(\UART|stateWr [0]),
	.datad(\UART|Selector1~0_combout ),
	.cin(gnd),
	.combout(\UART|Selector1~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Selector1~1 .lut_mask = 16'hCFCC;
defparam \UART|Selector1~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N11
dffeas \UART|stateWr[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Selector1~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|stateWr [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|stateWr[0] .is_wysiwyg = "true";
defparam \UART|stateWr[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N4
cycloneive_lcell_comb \UART|indexCountTx~4 (
// Equation(s):
// \UART|indexCountTx~4_combout  = (!\UART|stateWr [0] & (\UART|stateWr [1] & (\UART|indexCountTx [2] $ (\UART|Add1~0_combout ))))

	.dataa(\UART|stateWr [0]),
	.datab(\UART|stateWr [1]),
	.datac(\UART|indexCountTx [2]),
	.datad(\UART|Add1~0_combout ),
	.cin(gnd),
	.combout(\UART|indexCountTx~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|indexCountTx~4 .lut_mask = 16'h0440;
defparam \UART|indexCountTx~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N5
dffeas \UART|indexCountTx[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|indexCountTx~4_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|indexCountTx [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|indexCountTx[2] .is_wysiwyg = "true";
defparam \UART|indexCountTx[2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N22
cycloneive_lcell_comb \UART|done_rx~0 (
// Equation(s):
// \UART|done_rx~0_combout  = (\UART|Equal5~0_combout  & ((\UART|indexCountTx [2] & (\UART|indexCountTx [3] & \UART|Add1~0_combout )) # (!\UART|indexCountTx [2] & (!\UART|indexCountTx [3] & !\UART|Add1~0_combout ))))

	.dataa(\UART|indexCountTx [2]),
	.datab(\UART|indexCountTx [3]),
	.datac(\UART|Add1~0_combout ),
	.datad(\UART|Equal5~0_combout ),
	.cin(gnd),
	.combout(\UART|done_rx~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|done_rx~0 .lut_mask = 16'h8100;
defparam \UART|done_rx~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N18
cycloneive_lcell_comb \UART|flag_tx_aux~feeder (
// Equation(s):
// \UART|flag_tx_aux~feeder_combout  = \UART|done_rx~0_combout 

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|done_rx~0_combout ),
	.datad(gnd),
	.cin(gnd),
	.combout(\UART|flag_tx_aux~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|flag_tx_aux~feeder .lut_mask = 16'hF0F0;
defparam \UART|flag_tx_aux~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N19
dffeas \UART|flag_tx_aux (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|flag_tx_aux~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|flag_tx_aux~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|flag_tx_aux .is_wysiwyg = "true";
defparam \UART|flag_tx_aux .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N28
cycloneive_lcell_comb \UART|UART_TX_INST|Selector16~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector16~1_combout  = (!\UART|UART_TX_INST|r_SM_Main [1] & (\UART|flag_tx_aux~q  & (!\UART|UART_TX_INST|r_SM_Main [0] & !\UART|UART_TX_INST|r_SM_Main [2])))

	.dataa(\UART|UART_TX_INST|r_SM_Main [1]),
	.datab(\UART|flag_tx_aux~q ),
	.datac(\UART|UART_TX_INST|r_SM_Main [0]),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector16~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector16~1 .lut_mask = 16'h0004;
defparam \UART|UART_TX_INST|Selector16~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N24
cycloneive_lcell_comb \UART|UART_TX_INST|Selector16~2 (
// Equation(s):
// \UART|UART_TX_INST|Selector16~2_combout  = (\UART|UART_TX_INST|Selector16~1_combout ) # ((!\UART|UART_TX_INST|r_SM_Main [2] & (\UART|UART_TX_INST|LessThan1~2_combout  & \UART|UART_TX_INST|r_SM_Main [0])))

	.dataa(\UART|UART_TX_INST|r_SM_Main [2]),
	.datab(\UART|UART_TX_INST|LessThan1~2_combout ),
	.datac(\UART|UART_TX_INST|r_SM_Main [0]),
	.datad(\UART|UART_TX_INST|Selector16~1_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector16~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector16~2 .lut_mask = 16'hFF40;
defparam \UART|UART_TX_INST|Selector16~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N4
cycloneive_lcell_comb \UART|UART_TX_INST|Selector16~3 (
// Equation(s):
// \UART|UART_TX_INST|Selector16~3_combout  = (\UART|UART_TX_INST|Selector16~2_combout ) # ((\UART|UART_TX_INST|r_Bit_Index [2] & (\UART|UART_TX_INST|r_Bit_Index [1] & \UART|UART_TX_INST|Selector16~0_combout )))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [2]),
	.datab(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_TX_INST|Selector16~2_combout ),
	.datad(\UART|UART_TX_INST|Selector16~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector16~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector16~3 .lut_mask = 16'hF8F0;
defparam \UART|UART_TX_INST|Selector16~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N5
dffeas \UART|UART_TX_INST|r_SM_Main[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector16~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_SM_Main [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_SM_Main[0] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_SM_Main[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N8
cycloneive_lcell_comb \UART|UART_TX_INST|Equal0~0 (
// Equation(s):
// \UART|UART_TX_INST|Equal0~0_combout  = (\UART|UART_TX_INST|r_SM_Main [1] & (!\UART|UART_TX_INST|r_SM_Main [0] & !\UART|UART_TX_INST|r_SM_Main [2]))

	.dataa(\UART|UART_TX_INST|r_SM_Main [1]),
	.datab(gnd),
	.datac(\UART|UART_TX_INST|r_SM_Main [0]),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Equal0~0 .lut_mask = 16'h000A;
defparam \UART|UART_TX_INST|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N12
cycloneive_lcell_comb \UART|UART_TX_INST|Selector15~2 (
// Equation(s):
// \UART|UART_TX_INST|Selector15~2_combout  = (\UART|UART_TX_INST|Equal0~0_combout ) # ((\UART|UART_TX_INST|Equal0~1_combout  & (\UART|UART_TX_INST|r_SM_Main [1] $ (!\UART|UART_TX_INST|LessThan1~2_combout ))))

	.dataa(\UART|UART_TX_INST|Equal0~0_combout ),
	.datab(\UART|UART_TX_INST|Equal0~1_combout ),
	.datac(\UART|UART_TX_INST|r_SM_Main [1]),
	.datad(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector15~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector15~2 .lut_mask = 16'hEAAE;
defparam \UART|UART_TX_INST|Selector15~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N13
dffeas \UART|UART_TX_INST|r_SM_Main[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector15~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_SM_Main [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_SM_Main[1] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_SM_Main[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N30
cycloneive_lcell_comb \UART|UART_TX_INST|Selector0~1 (
// Equation(s):
// \UART|UART_TX_INST|Selector0~1_combout  = (\UART|UART_TX_INST|r_SM_Main [1]) # ((\UART|UART_TX_INST|r_SM_Main [0] & ((\UART|UART_TX_INST|r_SM_Main [2]))) # (!\UART|UART_TX_INST|r_SM_Main [0] & ((\UART|UART_TX_INST|o_Tx_Serial~q ) # 
// (!\UART|UART_TX_INST|r_SM_Main [2]))))

	.dataa(\UART|UART_TX_INST|r_SM_Main [1]),
	.datab(\UART|UART_TX_INST|r_SM_Main [0]),
	.datac(\UART|UART_TX_INST|o_Tx_Serial~q ),
	.datad(\UART|UART_TX_INST|r_SM_Main [2]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector0~1 .lut_mask = 16'hFEBB;
defparam \UART|UART_TX_INST|Selector0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N22
cycloneive_io_ibuf \READDATA[15]~input (
	.i(READDATA[15]),
	.ibar(gnd),
	.o(\READDATA[15]~input_o ));
// synopsys translate_off
defparam \READDATA[15]~input .bus_hold = "false";
defparam \READDATA[15]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N15
cycloneive_io_ibuf \READDATA[23]~input (
	.i(READDATA[23]),
	.ibar(gnd),
	.o(\READDATA[23]~input_o ));
// synopsys translate_off
defparam \READDATA[23]~input .bus_hold = "false";
defparam \READDATA[23]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N15
cycloneive_io_ibuf \READDATA[31]~input (
	.i(READDATA[31]),
	.ibar(gnd),
	.o(\READDATA[31]~input_o ));
// synopsys translate_off
defparam \READDATA[31]~input .bus_hold = "false";
defparam \READDATA[31]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N22
cycloneive_io_ibuf \READDATA[7]~input (
	.i(READDATA[7]),
	.ibar(gnd),
	.o(\READDATA[7]~input_o ));
// synopsys translate_off
defparam \READDATA[7]~input .bus_hold = "false";
defparam \READDATA[7]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N4
cycloneive_lcell_comb \UART|Mux8~0 (
// Equation(s):
// \UART|Mux8~0_combout  = (\UART|Add1~2_combout  & ((\READDATA[31]~input_o ) # ((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (((\READDATA[7]~input_o  & !\UART|Add1~1_combout ))))

	.dataa(\READDATA[31]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\READDATA[7]~input_o ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux8~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~0 .lut_mask = 16'h88FC;
defparam \UART|Mux8~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N10
cycloneive_lcell_comb \UART|data_tx_aux[4]~0 (
// Equation(s):
// \UART|data_tx_aux[4]~0_combout  = \UART|indexCountTx [1] $ (((\UART|UART_TX_INST|r_Tx_Done~q ) # (\UART|indexCountTx [0])))

	.dataa(\UART|indexCountTx [1]),
	.datab(gnd),
	.datac(\UART|UART_TX_INST|r_Tx_Done~q ),
	.datad(\UART|indexCountTx [0]),
	.cin(gnd),
	.combout(\UART|data_tx_aux[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_tx_aux[4]~0 .lut_mask = 16'h555A;
defparam \UART|data_tx_aux[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N14
cycloneive_lcell_comb \UART|Mux8~1 (
// Equation(s):
// \UART|Mux8~1_combout  = (\UART|Mux8~0_combout  & (((\READDATA[23]~input_o ) # (!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux8~0_combout  & (\READDATA[15]~input_o  & ((\UART|data_tx_aux[4]~0_combout ))))

	.dataa(\READDATA[15]~input_o ),
	.datab(\READDATA[23]~input_o ),
	.datac(\UART|Mux8~0_combout ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux8~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux8~1 .lut_mask = 16'hCAF0;
defparam \UART|Mux8~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N15
dffeas \UART|data_tx_aux[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux8~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[7] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N6
cycloneive_lcell_comb \UART|UART_TX_INST|r_Tx_Data[7]~feeder (
// Equation(s):
// \UART|UART_TX_INST|r_Tx_Data[7]~feeder_combout  = \UART|data_tx_aux [7]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|data_tx_aux [7]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Tx_Data[7]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[7]~feeder .lut_mask = 16'hFF00;
defparam \UART|UART_TX_INST|r_Tx_Data[7]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X68_Y69_N30
cycloneive_lcell_comb \UART|UART_TX_INST|Selector15~3 (
// Equation(s):
// \UART|UART_TX_INST|Selector15~3_combout  = (!\UART|UART_TX_INST|r_SM_Main [2] & (!\UART|UART_TX_INST|r_SM_Main [1] & (\UART|UART_TX_INST|r_SM_Main [0] & !\UART|UART_TX_INST|LessThan1~2_combout )))

	.dataa(\UART|UART_TX_INST|r_SM_Main [2]),
	.datab(\UART|UART_TX_INST|r_SM_Main [1]),
	.datac(\UART|UART_TX_INST|r_SM_Main [0]),
	.datad(\UART|UART_TX_INST|LessThan1~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector15~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector15~3 .lut_mask = 16'h0010;
defparam \UART|UART_TX_INST|Selector15~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N7
dffeas \UART|UART_TX_INST|r_Tx_Data[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Tx_Data[7]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[7] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[7] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N1
cycloneive_io_ibuf \READDATA[30]~input (
	.i(READDATA[30]),
	.ibar(gnd),
	.o(\READDATA[30]~input_o ));
// synopsys translate_off
defparam \READDATA[30]~input .bus_hold = "false";
defparam \READDATA[30]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N22
cycloneive_io_ibuf \READDATA[6]~input (
	.i(READDATA[6]),
	.ibar(gnd),
	.o(\READDATA[6]~input_o ));
// synopsys translate_off
defparam \READDATA[6]~input .bus_hold = "false";
defparam \READDATA[6]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N10
cycloneive_lcell_comb \UART|Mux9~0 (
// Equation(s):
// \UART|Mux9~0_combout  = (\UART|Add1~2_combout  & ((\READDATA[30]~input_o ) # ((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (((\READDATA[6]~input_o  & !\UART|Add1~1_combout ))))

	.dataa(\READDATA[30]~input_o ),
	.datab(\READDATA[6]~input_o ),
	.datac(\UART|Add1~2_combout ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux9~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux9~0 .lut_mask = 16'hA0FC;
defparam \UART|Mux9~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N15
cycloneive_io_ibuf \READDATA[22]~input (
	.i(READDATA[22]),
	.ibar(gnd),
	.o(\READDATA[22]~input_o ));
// synopsys translate_off
defparam \READDATA[22]~input .bus_hold = "false";
defparam \READDATA[22]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N15
cycloneive_io_ibuf \READDATA[14]~input (
	.i(READDATA[14]),
	.ibar(gnd),
	.o(\READDATA[14]~input_o ));
// synopsys translate_off
defparam \READDATA[14]~input .bus_hold = "false";
defparam \READDATA[14]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N16
cycloneive_lcell_comb \UART|Mux9~1 (
// Equation(s):
// \UART|Mux9~1_combout  = (\UART|Mux9~0_combout  & ((\READDATA[22]~input_o ) # ((!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux9~0_combout  & (((\READDATA[14]~input_o  & \UART|data_tx_aux[4]~0_combout ))))

	.dataa(\UART|Mux9~0_combout ),
	.datab(\READDATA[22]~input_o ),
	.datac(\READDATA[14]~input_o ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux9~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux9~1 .lut_mask = 16'hD8AA;
defparam \UART|Mux9~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N17
dffeas \UART|data_tx_aux[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux9~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[6] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y69_N17
dffeas \UART|UART_TX_INST|r_Tx_Data[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|data_tx_aux [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[6] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[6] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N1
cycloneive_io_ibuf \READDATA[13]~input (
	.i(READDATA[13]),
	.ibar(gnd),
	.o(\READDATA[13]~input_o ));
// synopsys translate_off
defparam \READDATA[13]~input .bus_hold = "false";
defparam \READDATA[13]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X62_Y73_N22
cycloneive_io_ibuf \READDATA[21]~input (
	.i(READDATA[21]),
	.ibar(gnd),
	.o(\READDATA[21]~input_o ));
// synopsys translate_off
defparam \READDATA[21]~input .bus_hold = "false";
defparam \READDATA[21]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N22
cycloneive_io_ibuf \READDATA[29]~input (
	.i(READDATA[29]),
	.ibar(gnd),
	.o(\READDATA[29]~input_o ));
// synopsys translate_off
defparam \READDATA[29]~input .bus_hold = "false";
defparam \READDATA[29]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X54_Y73_N8
cycloneive_io_ibuf \READDATA[5]~input (
	.i(READDATA[5]),
	.ibar(gnd),
	.o(\READDATA[5]~input_o ));
// synopsys translate_off
defparam \READDATA[5]~input .bus_hold = "false";
defparam \READDATA[5]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N8
cycloneive_lcell_comb \UART|Mux10~0 (
// Equation(s):
// \UART|Mux10~0_combout  = (\UART|Add1~2_combout  & ((\READDATA[29]~input_o ) # ((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (((\READDATA[5]~input_o  & !\UART|Add1~1_combout ))))

	.dataa(\READDATA[29]~input_o ),
	.datab(\READDATA[5]~input_o ),
	.datac(\UART|Add1~2_combout ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux10~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux10~0 .lut_mask = 16'hA0FC;
defparam \UART|Mux10~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N26
cycloneive_lcell_comb \UART|Mux10~1 (
// Equation(s):
// \UART|Mux10~1_combout  = (\UART|Mux10~0_combout  & (((\READDATA[21]~input_o ) # (!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux10~0_combout  & (\READDATA[13]~input_o  & ((\UART|data_tx_aux[4]~0_combout ))))

	.dataa(\READDATA[13]~input_o ),
	.datab(\READDATA[21]~input_o ),
	.datac(\UART|Mux10~0_combout ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux10~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux10~1 .lut_mask = 16'hCAF0;
defparam \UART|Mux10~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N27
dffeas \UART|data_tx_aux[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux10~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[5] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N8
cycloneive_lcell_comb \UART|UART_TX_INST|r_Tx_Data[5]~feeder (
// Equation(s):
// \UART|UART_TX_INST|r_Tx_Data[5]~feeder_combout  = \UART|data_tx_aux [5]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|data_tx_aux [5]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Tx_Data[5]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[5]~feeder .lut_mask = 16'hFF00;
defparam \UART|UART_TX_INST|r_Tx_Data[5]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N9
dffeas \UART|UART_TX_INST|r_Tx_Data[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Tx_Data[5]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[5] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[5] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X49_Y73_N15
cycloneive_io_ibuf \READDATA[12]~input (
	.i(READDATA[12]),
	.ibar(gnd),
	.o(\READDATA[12]~input_o ));
// synopsys translate_off
defparam \READDATA[12]~input .bus_hold = "false";
defparam \READDATA[12]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N1
cycloneive_io_ibuf \READDATA[20]~input (
	.i(READDATA[20]),
	.ibar(gnd),
	.o(\READDATA[20]~input_o ));
// synopsys translate_off
defparam \READDATA[20]~input .bus_hold = "false";
defparam \READDATA[20]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N22
cycloneive_io_ibuf \READDATA[4]~input (
	.i(READDATA[4]),
	.ibar(gnd),
	.o(\READDATA[4]~input_o ));
// synopsys translate_off
defparam \READDATA[4]~input .bus_hold = "false";
defparam \READDATA[4]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N1
cycloneive_io_ibuf \READDATA[28]~input (
	.i(READDATA[28]),
	.ibar(gnd),
	.o(\READDATA[28]~input_o ));
// synopsys translate_off
defparam \READDATA[28]~input .bus_hold = "false";
defparam \READDATA[28]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N30
cycloneive_lcell_comb \UART|Mux11~0 (
// Equation(s):
// \UART|Mux11~0_combout  = (\UART|Add1~2_combout  & (((\READDATA[28]~input_o ) # (!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (\READDATA[4]~input_o  & ((!\UART|Add1~1_combout ))))

	.dataa(\READDATA[4]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\READDATA[28]~input_o ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux11~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux11~0 .lut_mask = 16'hC0EE;
defparam \UART|Mux11~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N24
cycloneive_lcell_comb \UART|Mux11~1 (
// Equation(s):
// \UART|Mux11~1_combout  = (\UART|Mux11~0_combout  & (((\READDATA[20]~input_o ) # (!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux11~0_combout  & (\READDATA[12]~input_o  & ((\UART|data_tx_aux[4]~0_combout ))))

	.dataa(\READDATA[12]~input_o ),
	.datab(\READDATA[20]~input_o ),
	.datac(\UART|Mux11~0_combout ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux11~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux11~1 .lut_mask = 16'hCAF0;
defparam \UART|Mux11~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N25
dffeas \UART|data_tx_aux[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux11~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[4] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y69_N29
dffeas \UART|UART_TX_INST|r_Tx_Data[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|data_tx_aux [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[4] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N28
cycloneive_lcell_comb \UART|UART_TX_INST|Mux0~0 (
// Equation(s):
// \UART|UART_TX_INST|Mux0~0_combout  = (\UART|UART_TX_INST|r_Bit_Index [1] & (((\UART|UART_TX_INST|r_Bit_Index [0])))) # (!\UART|UART_TX_INST|r_Bit_Index [1] & ((\UART|UART_TX_INST|r_Bit_Index [0] & (\UART|UART_TX_INST|r_Tx_Data [5])) # 
// (!\UART|UART_TX_INST|r_Bit_Index [0] & ((\UART|UART_TX_INST|r_Tx_Data [4])))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|r_Tx_Data [5]),
	.datac(\UART|UART_TX_INST|r_Tx_Data [4]),
	.datad(\UART|UART_TX_INST|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Mux0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Mux0~0 .lut_mask = 16'hEE50;
defparam \UART|UART_TX_INST|Mux0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N16
cycloneive_lcell_comb \UART|UART_TX_INST|Mux0~1 (
// Equation(s):
// \UART|UART_TX_INST|Mux0~1_combout  = (\UART|UART_TX_INST|r_Bit_Index [1] & ((\UART|UART_TX_INST|Mux0~0_combout  & (\UART|UART_TX_INST|r_Tx_Data [7])) # (!\UART|UART_TX_INST|Mux0~0_combout  & ((\UART|UART_TX_INST|r_Tx_Data [6]))))) # 
// (!\UART|UART_TX_INST|r_Bit_Index [1] & (((\UART|UART_TX_INST|Mux0~0_combout ))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|r_Tx_Data [7]),
	.datac(\UART|UART_TX_INST|r_Tx_Data [6]),
	.datad(\UART|UART_TX_INST|Mux0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Mux0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Mux0~1 .lut_mask = 16'hDDA0;
defparam \UART|UART_TX_INST|Mux0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N15
cycloneive_io_ibuf \READDATA[19]~input (
	.i(READDATA[19]),
	.ibar(gnd),
	.o(\READDATA[19]~input_o ));
// synopsys translate_off
defparam \READDATA[19]~input .bus_hold = "false";
defparam \READDATA[19]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X65_Y73_N8
cycloneive_io_ibuf \READDATA[27]~input (
	.i(READDATA[27]),
	.ibar(gnd),
	.o(\READDATA[27]~input_o ));
// synopsys translate_off
defparam \READDATA[27]~input .bus_hold = "false";
defparam \READDATA[27]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X60_Y73_N8
cycloneive_io_ibuf \READDATA[11]~input (
	.i(READDATA[11]),
	.ibar(gnd),
	.o(\READDATA[11]~input_o ));
// synopsys translate_off
defparam \READDATA[11]~input .bus_hold = "false";
defparam \READDATA[11]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N15
cycloneive_io_ibuf \READDATA[3]~input (
	.i(READDATA[3]),
	.ibar(gnd),
	.o(\READDATA[3]~input_o ));
// synopsys translate_off
defparam \READDATA[3]~input .bus_hold = "false";
defparam \READDATA[3]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N20
cycloneive_lcell_comb \UART|Mux12~0 (
// Equation(s):
// \UART|Mux12~0_combout  = (\UART|Add1~2_combout  & (((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & ((\UART|Add1~1_combout  & (\READDATA[11]~input_o )) # (!\UART|Add1~1_combout  & ((\READDATA[3]~input_o )))))

	.dataa(\READDATA[11]~input_o ),
	.datab(\READDATA[3]~input_o ),
	.datac(\UART|Add1~2_combout ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux12~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux12~0 .lut_mask = 16'h0AFC;
defparam \UART|Mux12~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N28
cycloneive_lcell_comb \UART|Mux12~1 (
// Equation(s):
// \UART|Mux12~1_combout  = (\UART|Add1~2_combout  & ((\UART|Mux12~0_combout  & (\READDATA[19]~input_o )) # (!\UART|Mux12~0_combout  & ((\READDATA[27]~input_o ))))) # (!\UART|Add1~2_combout  & (((\UART|Mux12~0_combout ))))

	.dataa(\READDATA[19]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\READDATA[27]~input_o ),
	.datad(\UART|Mux12~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux12~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux12~1 .lut_mask = 16'hBBC0;
defparam \UART|Mux12~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N29
dffeas \UART|data_tx_aux[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux12~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[3] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N20
cycloneive_lcell_comb \UART|UART_TX_INST|r_Tx_Data[3]~feeder (
// Equation(s):
// \UART|UART_TX_INST|r_Tx_Data[3]~feeder_combout  = \UART|data_tx_aux [3]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|data_tx_aux [3]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Tx_Data[3]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[3]~feeder .lut_mask = 16'hFF00;
defparam \UART|UART_TX_INST|r_Tx_Data[3]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N21
dffeas \UART|UART_TX_INST|r_Tx_Data[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Tx_Data[3]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[3] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[3] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X52_Y73_N8
cycloneive_io_ibuf \READDATA[10]~input (
	.i(READDATA[10]),
	.ibar(gnd),
	.o(\READDATA[10]~input_o ));
// synopsys translate_off
defparam \READDATA[10]~input .bus_hold = "false";
defparam \READDATA[10]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N8
cycloneive_io_ibuf \READDATA[18]~input (
	.i(READDATA[18]),
	.ibar(gnd),
	.o(\READDATA[18]~input_o ));
// synopsys translate_off
defparam \READDATA[18]~input .bus_hold = "false";
defparam \READDATA[18]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N15
cycloneive_io_ibuf \READDATA[2]~input (
	.i(READDATA[2]),
	.ibar(gnd),
	.o(\READDATA[2]~input_o ));
// synopsys translate_off
defparam \READDATA[2]~input .bus_hold = "false";
defparam \READDATA[2]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N1
cycloneive_io_ibuf \READDATA[26]~input (
	.i(READDATA[26]),
	.ibar(gnd),
	.o(\READDATA[26]~input_o ));
// synopsys translate_off
defparam \READDATA[26]~input .bus_hold = "false";
defparam \READDATA[26]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N24
cycloneive_lcell_comb \UART|Mux13~0 (
// Equation(s):
// \UART|Mux13~0_combout  = (\UART|Add1~2_combout  & (((\READDATA[26]~input_o ) # (!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (\READDATA[2]~input_o  & ((!\UART|Add1~1_combout ))))

	.dataa(\READDATA[2]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\READDATA[26]~input_o ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux13~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux13~0 .lut_mask = 16'hC0EE;
defparam \UART|Mux13~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N12
cycloneive_lcell_comb \UART|Mux13~1 (
// Equation(s):
// \UART|Mux13~1_combout  = (\UART|Mux13~0_combout  & (((\READDATA[18]~input_o ) # (!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux13~0_combout  & (\READDATA[10]~input_o  & ((\UART|data_tx_aux[4]~0_combout ))))

	.dataa(\READDATA[10]~input_o ),
	.datab(\READDATA[18]~input_o ),
	.datac(\UART|Mux13~0_combout ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux13~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux13~1 .lut_mask = 16'hCAF0;
defparam \UART|Mux13~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N13
dffeas \UART|data_tx_aux[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux13~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[2] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y69_N27
dffeas \UART|UART_TX_INST|r_Tx_Data[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|data_tx_aux [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[2] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[2] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N15
cycloneive_io_ibuf \READDATA[17]~input (
	.i(READDATA[17]),
	.ibar(gnd),
	.o(\READDATA[17]~input_o ));
// synopsys translate_off
defparam \READDATA[17]~input .bus_hold = "false";
defparam \READDATA[17]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X74_Y73_N22
cycloneive_io_ibuf \READDATA[9]~input (
	.i(READDATA[9]),
	.ibar(gnd),
	.o(\READDATA[9]~input_o ));
// synopsys translate_off
defparam \READDATA[9]~input .bus_hold = "false";
defparam \READDATA[9]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N8
cycloneive_io_ibuf \READDATA[1]~input (
	.i(READDATA[1]),
	.ibar(gnd),
	.o(\READDATA[1]~input_o ));
// synopsys translate_off
defparam \READDATA[1]~input .bus_hold = "false";
defparam \READDATA[1]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N22
cycloneive_lcell_comb \UART|Mux14~0 (
// Equation(s):
// \UART|Mux14~0_combout  = (\UART|Add1~2_combout  & (((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & ((\UART|Add1~1_combout  & (\READDATA[9]~input_o )) # (!\UART|Add1~1_combout  & ((\READDATA[1]~input_o )))))

	.dataa(\READDATA[9]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\READDATA[1]~input_o ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux14~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux14~0 .lut_mask = 16'h22FC;
defparam \UART|Mux14~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: IOIBUF_X72_Y73_N22
cycloneive_io_ibuf \READDATA[25]~input (
	.i(READDATA[25]),
	.ibar(gnd),
	.o(\READDATA[25]~input_o ));
// synopsys translate_off
defparam \READDATA[25]~input .bus_hold = "false";
defparam \READDATA[25]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X70_Y69_N26
cycloneive_lcell_comb \UART|Mux14~1 (
// Equation(s):
// \UART|Mux14~1_combout  = (\UART|Add1~2_combout  & ((\UART|Mux14~0_combout  & (\READDATA[17]~input_o )) # (!\UART|Mux14~0_combout  & ((\READDATA[25]~input_o ))))) # (!\UART|Add1~2_combout  & (((\UART|Mux14~0_combout ))))

	.dataa(\READDATA[17]~input_o ),
	.datab(\UART|Add1~2_combout ),
	.datac(\UART|Mux14~0_combout ),
	.datad(\READDATA[25]~input_o ),
	.cin(gnd),
	.combout(\UART|Mux14~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux14~1 .lut_mask = 16'hBCB0;
defparam \UART|Mux14~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X70_Y69_N27
dffeas \UART|data_tx_aux[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux14~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[1] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N24
cycloneive_lcell_comb \UART|UART_TX_INST|r_Tx_Data[1]~feeder (
// Equation(s):
// \UART|UART_TX_INST|r_Tx_Data[1]~feeder_combout  = \UART|data_tx_aux [1]

	.dataa(gnd),
	.datab(gnd),
	.datac(gnd),
	.datad(\UART|data_tx_aux [1]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|r_Tx_Data[1]~feeder_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[1]~feeder .lut_mask = 16'hFF00;
defparam \UART|UART_TX_INST|r_Tx_Data[1]~feeder .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X72_Y69_N25
dffeas \UART|UART_TX_INST|r_Tx_Data[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|r_Tx_Data[1]~feeder_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[1] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[1] .power_up = "low";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N15
cycloneive_io_ibuf \READDATA[8]~input (
	.i(READDATA[8]),
	.ibar(gnd),
	.o(\READDATA[8]~input_o ));
// synopsys translate_off
defparam \READDATA[8]~input .bus_hold = "false";
defparam \READDATA[8]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X69_Y73_N1
cycloneive_io_ibuf \READDATA[16]~input (
	.i(READDATA[16]),
	.ibar(gnd),
	.o(\READDATA[16]~input_o ));
// synopsys translate_off
defparam \READDATA[16]~input .bus_hold = "false";
defparam \READDATA[16]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X67_Y73_N1
cycloneive_io_ibuf \READDATA[24]~input (
	.i(READDATA[24]),
	.ibar(gnd),
	.o(\READDATA[24]~input_o ));
// synopsys translate_off
defparam \READDATA[24]~input .bus_hold = "false";
defparam \READDATA[24]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: IOIBUF_X58_Y73_N8
cycloneive_io_ibuf \READDATA[0]~input (
	.i(READDATA[0]),
	.ibar(gnd),
	.o(\READDATA[0]~input_o ));
// synopsys translate_off
defparam \READDATA[0]~input .bus_hold = "false";
defparam \READDATA[0]~input .simulate_z_as = "z";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N22
cycloneive_lcell_comb \UART|Mux15~0 (
// Equation(s):
// \UART|Mux15~0_combout  = (\UART|Add1~2_combout  & ((\READDATA[24]~input_o ) # ((!\UART|Add1~1_combout )))) # (!\UART|Add1~2_combout  & (((\READDATA[0]~input_o  & !\UART|Add1~1_combout ))))

	.dataa(\UART|Add1~2_combout ),
	.datab(\READDATA[24]~input_o ),
	.datac(\READDATA[0]~input_o ),
	.datad(\UART|Add1~1_combout ),
	.cin(gnd),
	.combout(\UART|Mux15~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux15~0 .lut_mask = 16'h88FA;
defparam \UART|Mux15~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X66_Y69_N18
cycloneive_lcell_comb \UART|Mux15~1 (
// Equation(s):
// \UART|Mux15~1_combout  = (\UART|Mux15~0_combout  & (((\READDATA[16]~input_o ) # (!\UART|data_tx_aux[4]~0_combout )))) # (!\UART|Mux15~0_combout  & (\READDATA[8]~input_o  & ((\UART|data_tx_aux[4]~0_combout ))))

	.dataa(\READDATA[8]~input_o ),
	.datab(\READDATA[16]~input_o ),
	.datac(\UART|Mux15~0_combout ),
	.datad(\UART|data_tx_aux[4]~0_combout ),
	.cin(gnd),
	.combout(\UART|Mux15~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|Mux15~1 .lut_mask = 16'hCAF0;
defparam \UART|Mux15~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X66_Y69_N19
dffeas \UART|data_tx_aux[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|Mux15~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(\UART|Equal5~0_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_tx_aux [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_tx_aux[0] .is_wysiwyg = "true";
defparam \UART|data_tx_aux[0] .power_up = "low";
// synopsys translate_on

// Location: FF_X72_Y69_N7
dffeas \UART|UART_TX_INST|r_Tx_Data[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|data_tx_aux [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|UART_TX_INST|Selector15~3_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|r_Tx_Data [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|r_Tx_Data[0] .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|r_Tx_Data[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N6
cycloneive_lcell_comb \UART|UART_TX_INST|Mux0~2 (
// Equation(s):
// \UART|UART_TX_INST|Mux0~2_combout  = (\UART|UART_TX_INST|r_Bit_Index [1] & (((\UART|UART_TX_INST|r_Bit_Index [0])))) # (!\UART|UART_TX_INST|r_Bit_Index [1] & ((\UART|UART_TX_INST|r_Bit_Index [0] & (\UART|UART_TX_INST|r_Tx_Data [1])) # 
// (!\UART|UART_TX_INST|r_Bit_Index [0] & ((\UART|UART_TX_INST|r_Tx_Data [0])))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|r_Tx_Data [1]),
	.datac(\UART|UART_TX_INST|r_Tx_Data [0]),
	.datad(\UART|UART_TX_INST|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Mux0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Mux0~2 .lut_mask = 16'hEE50;
defparam \UART|UART_TX_INST|Mux0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N26
cycloneive_lcell_comb \UART|UART_TX_INST|Mux0~3 (
// Equation(s):
// \UART|UART_TX_INST|Mux0~3_combout  = (\UART|UART_TX_INST|r_Bit_Index [1] & ((\UART|UART_TX_INST|Mux0~2_combout  & (\UART|UART_TX_INST|r_Tx_Data [3])) # (!\UART|UART_TX_INST|Mux0~2_combout  & ((\UART|UART_TX_INST|r_Tx_Data [2]))))) # 
// (!\UART|UART_TX_INST|r_Bit_Index [1] & (((\UART|UART_TX_INST|Mux0~2_combout ))))

	.dataa(\UART|UART_TX_INST|r_Bit_Index [1]),
	.datab(\UART|UART_TX_INST|r_Tx_Data [3]),
	.datac(\UART|UART_TX_INST|r_Tx_Data [2]),
	.datad(\UART|UART_TX_INST|Mux0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Mux0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Mux0~3 .lut_mask = 16'hDDA0;
defparam \UART|UART_TX_INST|Mux0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X72_Y69_N22
cycloneive_lcell_comb \UART|UART_TX_INST|Selector0~0 (
// Equation(s):
// \UART|UART_TX_INST|Selector0~0_combout  = ((\UART|UART_TX_INST|r_Bit_Index [2] & (\UART|UART_TX_INST|Mux0~1_combout )) # (!\UART|UART_TX_INST|r_Bit_Index [2] & ((\UART|UART_TX_INST|Mux0~3_combout )))) # (!\UART|UART_TX_INST|Equal0~0_combout )

	.dataa(\UART|UART_TX_INST|r_Bit_Index [2]),
	.datab(\UART|UART_TX_INST|Mux0~1_combout ),
	.datac(\UART|UART_TX_INST|Mux0~3_combout ),
	.datad(\UART|UART_TX_INST|Equal0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector0~0 .lut_mask = 16'hD8FF;
defparam \UART|UART_TX_INST|Selector0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X69_Y69_N4
cycloneive_lcell_comb \UART|UART_TX_INST|Selector0~2 (
// Equation(s):
// \UART|UART_TX_INST|Selector0~2_combout  = (\UART|UART_TX_INST|Selector0~1_combout  & \UART|UART_TX_INST|Selector0~0_combout )

	.dataa(gnd),
	.datab(gnd),
	.datac(\UART|UART_TX_INST|Selector0~1_combout ),
	.datad(\UART|UART_TX_INST|Selector0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_TX_INST|Selector0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_TX_INST|Selector0~2 .lut_mask = 16'hF000;
defparam \UART|UART_TX_INST|Selector0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X69_Y69_N5
dffeas \UART|UART_TX_INST|o_Tx_Serial (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_TX_INST|Selector0~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_TX_INST|o_Tx_Serial~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_TX_INST|o_Tx_Serial .is_wysiwyg = "true";
defparam \UART|UART_TX_INST|o_Tx_Serial .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N8
cycloneive_lcell_comb \masterUART|ADDRESS[4]~0 (
// Equation(s):
// \masterUART|ADDRESS[4]~0_combout  = (!\RST~input_o  & ((\startTransfer~0_combout ) # ((\masterUART|state [1]) # (\masterUART|state [0]))))

	.dataa(\RST~input_o ),
	.datab(\startTransfer~0_combout ),
	.datac(\masterUART|state [1]),
	.datad(\masterUART|state [0]),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[4]~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[4]~0 .lut_mask = 16'h5554;
defparam \masterUART|ADDRESS[4]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N20
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~0 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~0_combout  = (!\UART|UART_RX_INST|r_Bit_Index [0] & (!\UART|UART_RX_INST|r_Bit_Index [1] & (!\UART|UART_RX_INST|r_Bit_Index [2] & \UART|UART_RX_INST|Selector13~2_combout )))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~0 .lut_mask = 16'h0100;
defparam \UART|UART_RX_INST|Decoder0~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N4
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[0]~0 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[0]~0_combout  = (\UART|UART_RX_INST|Decoder0~0_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Decoder0~0_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [0])))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.datad(\UART|UART_RX_INST|Decoder0~0_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[0]~0 .lut_mask = 16'h33F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N5
dffeas \UART|UART_RX_INST|r_Rx_Byte[0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[0]~0_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[0] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N26
cycloneive_lcell_comb \UART|data_to_recieve[4][0]~1 (
// Equation(s):
// \UART|data_to_recieve[4][0]~1_combout  = (!\UART|indexCount [1] & (\UART|indexCount [2] & !\UART|indexCount [0]))

	.dataa(gnd),
	.datab(\UART|indexCount [1]),
	.datac(\UART|indexCount [2]),
	.datad(\UART|indexCount [0]),
	.cin(gnd),
	.combout(\UART|data_to_recieve[4][0]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[4][0]~1 .lut_mask = 16'h0030;
defparam \UART|data_to_recieve[4][0]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N8
cycloneive_lcell_comb \UART|data_to_recieve[4][0]~0 (
// Equation(s):
// \UART|data_to_recieve[4][0]~0_combout  = (!\UART|state [0] & (\UART|state [1] & !\UART|indexCount [3]))

	.dataa(\UART|state [0]),
	.datab(gnd),
	.datac(\UART|state [1]),
	.datad(\UART|indexCount [3]),
	.cin(gnd),
	.combout(\UART|data_to_recieve[4][0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[4][0]~0 .lut_mask = 16'h0050;
defparam \UART|data_to_recieve[4][0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N12
cycloneive_lcell_comb \UART|data_to_recieve[4][0]~2 (
// Equation(s):
// \UART|data_to_recieve[4][0]~2_combout  = (\UART|data_to_recieve[4][0]~1_combout  & (\UART|data_to_recieve[4][0]~0_combout  & ((\UART|UART_RX_INST|r_Rx_DV~q ) # (!\UART|LessThan0~0_combout ))))

	.dataa(\UART|data_to_recieve[4][0]~1_combout ),
	.datab(\UART|UART_RX_INST|r_Rx_DV~q ),
	.datac(\UART|data_to_recieve[4][0]~0_combout ),
	.datad(\UART|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[4][0]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[4][0]~2 .lut_mask = 16'h80A0;
defparam \UART|data_to_recieve[4][0]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N31
dffeas \UART|data_to_recieve[4][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[4][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[4][0] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[4][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N24
cycloneive_lcell_comb \masterUART|ADDRESS[4]~2 (
// Equation(s):
// \masterUART|ADDRESS[4]~2_combout  = (state[0] & (\UART|data_to_recieve[4][0]~q  & (!state[1] & !state[2])))

	.dataa(state[0]),
	.datab(\UART|data_to_recieve[4][0]~q ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[4]~2_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[4]~2 .lut_mask = 16'h0008;
defparam \masterUART|ADDRESS[4]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N14
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~1 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~1_combout  = (!\UART|UART_RX_INST|r_Bit_Index [2] & (!\UART|UART_RX_INST|r_Bit_Index [1] & \UART|UART_RX_INST|r_Bit_Index [0]))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~1 .lut_mask = 16'h0300;
defparam \UART|UART_RX_INST|Decoder0~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N26
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[1]~1 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[1]~1_combout  = (\UART|UART_RX_INST|Decoder0~1_combout  & ((\UART|UART_RX_INST|Selector13~2_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Selector13~2_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [1]))))) 
// # (!\UART|UART_RX_INST|Decoder0~1_combout  & (((\UART|UART_RX_INST|r_Rx_Byte [1]))))

	.dataa(\UART|UART_RX_INST|Decoder0~1_combout ),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[1]~1 .lut_mask = 16'h72F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N27
dffeas \UART|UART_RX_INST|r_Rx_Byte[1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[1]~1_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[1] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[1] .power_up = "low";
// synopsys translate_on

// Location: FF_X85_Y69_N7
dffeas \UART|data_to_recieve[4][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[4][0]~2_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[4][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[4][1] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[4][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N20
cycloneive_lcell_comb \masterUART|ADDRESS[3]~1 (
// Equation(s):
// \masterUART|ADDRESS[3]~1_combout  = (!state[0] & (state[1] $ (state[2])))

	.dataa(gnd),
	.datab(state[0]),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[3]~1_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[3]~1 .lut_mask = 16'h0330;
defparam \masterUART|ADDRESS[3]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N6
cycloneive_lcell_comb \masterUART|ADDRESS[2]~3 (
// Equation(s):
// \masterUART|ADDRESS[2]~3_combout  = (\masterUART|ADDRESS[4]~0_combout  & ((\masterUART|ADDRESS[3]~1_combout ) # ((\masterUART|ADDRESS[4]~2_combout  & !\UART|data_to_recieve[4][1]~q ))))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(\masterUART|ADDRESS[4]~2_combout ),
	.datac(\UART|data_to_recieve[4][1]~q ),
	.datad(\masterUART|ADDRESS[3]~1_combout ),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[2]~3_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[2]~3 .lut_mask = 16'hAA08;
defparam \masterUART|ADDRESS[2]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N30
cycloneive_lcell_comb \masterUART|ADDRESS[3]~4 (
// Equation(s):
// \masterUART|ADDRESS[3]~4_combout  = (!state[1] & (state[0] & (!\UART|data_to_recieve[4][0]~q  & !state[2])))

	.dataa(state[1]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[4][0]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[3]~4_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[3]~4 .lut_mask = 16'h0004;
defparam \masterUART|ADDRESS[3]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N28
cycloneive_lcell_comb \masterUART|ADDRESS[3]~5 (
// Equation(s):
// \masterUART|ADDRESS[3]~5_combout  = (\masterUART|ADDRESS[4]~0_combout  & ((\masterUART|ADDRESS[3]~1_combout ) # ((\masterUART|ADDRESS[3]~4_combout  & \UART|data_to_recieve[4][1]~q ))))

	.dataa(\masterUART|ADDRESS[3]~4_combout ),
	.datab(\masterUART|ADDRESS[3]~1_combout ),
	.datac(\masterUART|ADDRESS[4]~0_combout ),
	.datad(\UART|data_to_recieve[4][1]~q ),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[3]~5_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[3]~5 .lut_mask = 16'hE0C0;
defparam \masterUART|ADDRESS[3]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N14
cycloneive_lcell_comb \masterUART|ADDRESS[4]~6 (
// Equation(s):
// \masterUART|ADDRESS[4]~6_combout  = (\masterUART|ADDRESS[4]~0_combout  & (\masterUART|ADDRESS[4]~2_combout  & \UART|data_to_recieve[4][1]~q ))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(\masterUART|ADDRESS[4]~2_combout ),
	.datac(gnd),
	.datad(\UART|data_to_recieve[4][1]~q ),
	.cin(gnd),
	.combout(\masterUART|ADDRESS[4]~6_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|ADDRESS[4]~6 .lut_mask = 16'h8800;
defparam \masterUART|ADDRESS[4]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N14
cycloneive_lcell_comb \UART|data_to_recieve[3][0]~3 (
// Equation(s):
// \UART|data_to_recieve[3][0]~3_combout  = (!\UART|indexCount [2] & (\UART|data_to_recieve[4][0]~0_combout  & ((\UART|UART_RX_INST|r_Rx_DV~q ) # (!\UART|LessThan0~0_combout ))))

	.dataa(\UART|indexCount [2]),
	.datab(\UART|UART_RX_INST|r_Rx_DV~q ),
	.datac(\UART|data_to_recieve[4][0]~0_combout ),
	.datad(\UART|LessThan0~0_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[3][0]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[3][0]~3 .lut_mask = 16'h4050;
defparam \UART|data_to_recieve[3][0]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N8
cycloneive_lcell_comb \UART|data_to_recieve[0][0]~4 (
// Equation(s):
// \UART|data_to_recieve[0][0]~4_combout  = (!\UART|indexCount [1] & (!\UART|indexCount [0] & \UART|data_to_recieve[3][0]~3_combout ))

	.dataa(\UART|indexCount [1]),
	.datab(\UART|indexCount [0]),
	.datac(gnd),
	.datad(\UART|data_to_recieve[3][0]~3_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[0][0]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[0][0]~4 .lut_mask = 16'h1100;
defparam \UART|data_to_recieve[0][0]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N21
dffeas \UART|data_to_recieve[0][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][0] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N20
cycloneive_lcell_comb \masterUART|WRITEDATA[0]~0 (
// Equation(s):
// \masterUART|WRITEDATA[0]~0_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][0]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][0]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[0]~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[0]~0 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[0]~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N3
dffeas \UART|data_to_recieve[0][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][1] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N2
cycloneive_lcell_comb \masterUART|WRITEDATA[1]~1 (
// Equation(s):
// \masterUART|WRITEDATA[1]~1_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][1]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][1]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[1]~1_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[1]~1 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[1]~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N18
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~2 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~2_combout  = (!\UART|UART_RX_INST|r_Bit_Index [0] & (\UART|UART_RX_INST|r_Bit_Index [1] & \UART|UART_RX_INST|Selector13~2_combout ))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~2 .lut_mask = 16'h5000;
defparam \UART|UART_RX_INST|Decoder0~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N30
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[2]~2 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[2]~2_combout  = (\UART|UART_RX_INST|r_Bit_Index [2] & (((\UART|UART_RX_INST|r_Rx_Byte [2])))) # (!\UART|UART_RX_INST|r_Bit_Index [2] & ((\UART|UART_RX_INST|Decoder0~2_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # 
// (!\UART|UART_RX_INST|Decoder0~2_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [2])))))

	.dataa(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datab(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.datad(\UART|UART_RX_INST|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[2]~2 .lut_mask = 16'hD1F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N31
dffeas \UART|UART_RX_INST|r_Rx_Byte[2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[2]~2_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[2] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[2] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N1
dffeas \UART|data_to_recieve[0][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][2] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N0
cycloneive_lcell_comb \masterUART|WRITEDATA[2]~2 (
// Equation(s):
// \masterUART|WRITEDATA[2]~2_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][2]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][2]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[2]~2_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[2]~2 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[2]~2 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N30
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~3 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~3_combout  = (!\UART|UART_RX_INST|r_Bit_Index [2] & (\UART|UART_RX_INST|r_Bit_Index [1] & \UART|UART_RX_INST|r_Bit_Index [0]))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datab(gnd),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~3 .lut_mask = 16'h5000;
defparam \UART|UART_RX_INST|Decoder0~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N16
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[3]~3 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[3]~3_combout  = (\UART|UART_RX_INST|Decoder0~3_combout  & ((\UART|UART_RX_INST|Selector13~2_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Selector13~2_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [3]))))) 
// # (!\UART|UART_RX_INST|Decoder0~3_combout  & (((\UART|UART_RX_INST|r_Rx_Byte [3]))))

	.dataa(\UART|UART_RX_INST|Decoder0~3_combout ),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[3]~3 .lut_mask = 16'h72F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N17
dffeas \UART|UART_RX_INST|r_Rx_Byte[3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[3]~3_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[3] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[3] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N9
dffeas \UART|data_to_recieve[0][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][3] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N22
cycloneive_lcell_comb \masterUART|WRITEDATA[3]~3 (
// Equation(s):
// \masterUART|WRITEDATA[3]~3_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][3]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][3]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[3]~3_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[3]~3 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[3]~3 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N26
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[4]~4 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[4]~4_combout  = ((\UART|UART_RX_INST|r_Bit_Index [1]) # (\UART|UART_RX_INST|r_Bit_Index [0])) # (!\UART|UART_RX_INST|r_Bit_Index [2])

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datad(\UART|UART_RX_INST|r_Bit_Index [0]),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[4]~4 .lut_mask = 16'hFFF3;
defparam \UART|UART_RX_INST|r_Rx_Byte[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X89_Y69_N16
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[4]~5 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[4]~5_combout  = (\UART|UART_RX_INST|r_Rx_Byte[4]~4_combout  & (((\UART|UART_RX_INST|r_Rx_Byte [4])))) # (!\UART|UART_RX_INST|r_Rx_Byte[4]~4_combout  & ((\UART|UART_RX_INST|Selector13~2_combout  & 
// (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Selector13~2_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [4])))))

	.dataa(\UART|UART_RX_INST|r_Rx_Byte[4]~4_combout ),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[4]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[4]~5 .lut_mask = 16'hB1F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[4]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X89_Y69_N17
dffeas \UART|UART_RX_INST|r_Rx_Byte[4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[4]~5_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[4] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[4] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N17
dffeas \UART|data_to_recieve[0][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][4] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N16
cycloneive_lcell_comb \masterUART|WRITEDATA[4]~4 (
// Equation(s):
// \masterUART|WRITEDATA[4]~4_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][4]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][4]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[4]~4_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[4]~4 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[4]~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N12
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~4 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~4_combout  = (\UART|UART_RX_INST|r_Bit_Index [0] & (!\UART|UART_RX_INST|r_Bit_Index [1] & (\UART|UART_RX_INST|r_Bit_Index [2] & \UART|UART_RX_INST|Selector13~2_combout )))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~4_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~4 .lut_mask = 16'h2000;
defparam \UART|UART_RX_INST|Decoder0~4 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N14
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[5]~6 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[5]~6_combout  = (\UART|UART_RX_INST|Decoder0~4_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Decoder0~4_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [5])))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.datad(\UART|UART_RX_INST|Decoder0~4_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[5]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[5]~6 .lut_mask = 16'h33F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[5]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N15
dffeas \UART|UART_RX_INST|r_Rx_Byte[5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[5]~6_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[5] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[5] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N5
dffeas \UART|data_to_recieve[0][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][5] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N4
cycloneive_lcell_comb \masterUART|WRITEDATA[5]~5 (
// Equation(s):
// \masterUART|WRITEDATA[5]~5_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][5]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][5]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[5]~5_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[5]~5 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[5]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N6
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[6]~7 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[6]~7_combout  = (\UART|UART_RX_INST|r_Bit_Index [2] & ((\UART|UART_RX_INST|Decoder0~2_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Decoder0~2_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [6]))))) # 
// (!\UART|UART_RX_INST|r_Bit_Index [2] & (((\UART|UART_RX_INST|r_Rx_Byte [6]))))

	.dataa(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datab(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.datad(\UART|UART_RX_INST|Decoder0~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[6]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[6]~7 .lut_mask = 16'h74F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[6]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X87_Y69_N7
dffeas \UART|UART_RX_INST|r_Rx_Byte[6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[6]~7_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[6] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[6] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N11
dffeas \UART|data_to_recieve[0][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][6] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N10
cycloneive_lcell_comb \masterUART|WRITEDATA[6]~6 (
// Equation(s):
// \masterUART|WRITEDATA[6]~6_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][6]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][6]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[6]~6_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[6]~6 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[6]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N18
cycloneive_lcell_comb \UART|UART_RX_INST|Decoder0~5 (
// Equation(s):
// \UART|UART_RX_INST|Decoder0~5_combout  = (\UART|UART_RX_INST|r_Bit_Index [0] & (\UART|UART_RX_INST|r_Bit_Index [1] & (\UART|UART_RX_INST|r_Bit_Index [2] & \UART|UART_RX_INST|Selector13~2_combout )))

	.dataa(\UART|UART_RX_INST|r_Bit_Index [0]),
	.datab(\UART|UART_RX_INST|r_Bit_Index [1]),
	.datac(\UART|UART_RX_INST|r_Bit_Index [2]),
	.datad(\UART|UART_RX_INST|Selector13~2_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|Decoder0~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|Decoder0~5 .lut_mask = 16'h8000;
defparam \UART|UART_RX_INST|Decoder0~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X88_Y69_N28
cycloneive_lcell_comb \UART|UART_RX_INST|r_Rx_Byte[7]~8 (
// Equation(s):
// \UART|UART_RX_INST|r_Rx_Byte[7]~8_combout  = (\UART|UART_RX_INST|Decoder0~5_combout  & (!\UART|UART_RX_INST|r_Rx_Data~q )) # (!\UART|UART_RX_INST|Decoder0~5_combout  & ((\UART|UART_RX_INST|r_Rx_Byte [7])))

	.dataa(gnd),
	.datab(\UART|UART_RX_INST|r_Rx_Data~q ),
	.datac(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.datad(\UART|UART_RX_INST|Decoder0~5_combout ),
	.cin(gnd),
	.combout(\UART|UART_RX_INST|r_Rx_Byte[7]~8_combout ),
	.cout());
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[7]~8 .lut_mask = 16'h33F0;
defparam \UART|UART_RX_INST|r_Rx_Byte[7]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X88_Y69_N29
dffeas \UART|UART_RX_INST|r_Rx_Byte[7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(\UART|UART_RX_INST|r_Rx_Byte[7]~8_combout ),
	.asdata(vcc),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(gnd),
	.ena(vcc),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.prn(vcc));
// synopsys translate_off
defparam \UART|UART_RX_INST|r_Rx_Byte[7] .is_wysiwyg = "true";
defparam \UART|UART_RX_INST|r_Rx_Byte[7] .power_up = "low";
// synopsys translate_on

// Location: FF_X87_Y69_N29
dffeas \UART|data_to_recieve[0][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[0][0]~4_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[0][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[0][7] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[0][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N28
cycloneive_lcell_comb \masterUART|WRITEDATA[7]~7 (
// Equation(s):
// \masterUART|WRITEDATA[7]~7_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[0][7]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[0][7]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[7]~7_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[7]~7 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[7]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N20
cycloneive_lcell_comb \UART|data_to_recieve[1][0]~5 (
// Equation(s):
// \UART|data_to_recieve[1][0]~5_combout  = (\UART|indexCount [0] & (!\UART|indexCount [1] & \UART|data_to_recieve[3][0]~3_combout ))

	.dataa(\UART|indexCount [0]),
	.datab(\UART|indexCount [1]),
	.datac(gnd),
	.datad(\UART|data_to_recieve[3][0]~3_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[1][0]~5_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[1][0]~5 .lut_mask = 16'h2200;
defparam \UART|data_to_recieve[1][0]~5 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N29
dffeas \UART|data_to_recieve[1][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][0] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N28
cycloneive_lcell_comb \masterUART|WRITEDATA[8]~8 (
// Equation(s):
// \masterUART|WRITEDATA[8]~8_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][0]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][0]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[8]~8_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[8]~8 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[8]~8 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N3
dffeas \UART|data_to_recieve[1][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][1] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N2
cycloneive_lcell_comb \masterUART|WRITEDATA[9]~9 (
// Equation(s):
// \masterUART|WRITEDATA[9]~9_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][1]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][1]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[9]~9_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[9]~9 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[9]~9 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N25
dffeas \UART|data_to_recieve[1][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][2] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N24
cycloneive_lcell_comb \masterUART|WRITEDATA[10]~10 (
// Equation(s):
// \masterUART|WRITEDATA[10]~10_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][2]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][2]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[10]~10_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[10]~10 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[10]~10 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N27
dffeas \UART|data_to_recieve[1][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][3] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N26
cycloneive_lcell_comb \masterUART|WRITEDATA[11]~11 (
// Equation(s):
// \masterUART|WRITEDATA[11]~11_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][3]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][3]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[11]~11_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[11]~11 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[11]~11 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N1
dffeas \UART|data_to_recieve[1][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][4] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N0
cycloneive_lcell_comb \masterUART|WRITEDATA[12]~12 (
// Equation(s):
// \masterUART|WRITEDATA[12]~12_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][4]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][4]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[12]~12_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[12]~12 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[12]~12 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N19
dffeas \UART|data_to_recieve[1][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][5] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N18
cycloneive_lcell_comb \masterUART|WRITEDATA[13]~13 (
// Equation(s):
// \masterUART|WRITEDATA[13]~13_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][5]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][5]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[13]~13_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[13]~13 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[13]~13 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N9
dffeas \UART|data_to_recieve[1][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][6] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N8
cycloneive_lcell_comb \masterUART|WRITEDATA[14]~14 (
// Equation(s):
// \masterUART|WRITEDATA[14]~14_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][6]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][6]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[14]~14_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[14]~14 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[14]~14 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N31
dffeas \UART|data_to_recieve[1][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[1][0]~5_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[1][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[1][7] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[1][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N30
cycloneive_lcell_comb \masterUART|WRITEDATA[15]~15 (
// Equation(s):
// \masterUART|WRITEDATA[15]~15_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[1][7]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[1][7]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[15]~15_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[15]~15 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[15]~15 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N12
cycloneive_lcell_comb \UART|data_to_recieve[2][0]~6 (
// Equation(s):
// \UART|data_to_recieve[2][0]~6_combout  = (\UART|indexCount [1] & (!\UART|indexCount [0] & \UART|data_to_recieve[3][0]~3_combout ))

	.dataa(\UART|indexCount [1]),
	.datab(\UART|indexCount [0]),
	.datac(gnd),
	.datad(\UART|data_to_recieve[3][0]~3_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[2][0]~6_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[2][0]~6 .lut_mask = 16'h2200;
defparam \UART|data_to_recieve[2][0]~6 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N9
dffeas \UART|data_to_recieve[2][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][0] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N8
cycloneive_lcell_comb \masterUART|WRITEDATA[16]~16 (
// Equation(s):
// \masterUART|WRITEDATA[16]~16_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][0]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][0]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[16]~16_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[16]~16 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[16]~16 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N27
dffeas \UART|data_to_recieve[2][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][1] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N26
cycloneive_lcell_comb \masterUART|WRITEDATA[17]~17 (
// Equation(s):
// \masterUART|WRITEDATA[17]~17_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][1]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][1]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[17]~17_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[17]~17 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[17]~17 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N17
dffeas \UART|data_to_recieve[2][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][2] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N16
cycloneive_lcell_comb \masterUART|WRITEDATA[18]~18 (
// Equation(s):
// \masterUART|WRITEDATA[18]~18_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][2]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][2]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[18]~18_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[18]~18 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[18]~18 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N19
dffeas \UART|data_to_recieve[2][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][3] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N18
cycloneive_lcell_comb \masterUART|WRITEDATA[19]~19 (
// Equation(s):
// \masterUART|WRITEDATA[19]~19_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][3]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][3]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[19]~19_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[19]~19 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[19]~19 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N13
dffeas \UART|data_to_recieve[2][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][4] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N16
cycloneive_lcell_comb \masterUART|WRITEDATA[20]~20 (
// Equation(s):
// \masterUART|WRITEDATA[20]~20_combout  = (!state[2] & (\masterUART|ADDRESS[4]~0_combout  & (state[0] & \UART|data_to_recieve[2][4]~q )))

	.dataa(state[2]),
	.datab(\masterUART|ADDRESS[4]~0_combout ),
	.datac(state[0]),
	.datad(\UART|data_to_recieve[2][4]~q ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[20]~20_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[20]~20 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[20]~20 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N3
dffeas \UART|data_to_recieve[2][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][5] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N2
cycloneive_lcell_comb \masterUART|WRITEDATA[21]~21 (
// Equation(s):
// \masterUART|WRITEDATA[21]~21_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][5]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][5]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[21]~21_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[21]~21 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[21]~21 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N5
dffeas \UART|data_to_recieve[2][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][6] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N4
cycloneive_lcell_comb \masterUART|WRITEDATA[22]~22 (
// Equation(s):
// \masterUART|WRITEDATA[22]~22_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][6]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][6]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[22]~22_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[22]~22 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[22]~22 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X85_Y69_N11
dffeas \UART|data_to_recieve[2][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[2][0]~6_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[2][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[2][7] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[2][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N10
cycloneive_lcell_comb \masterUART|WRITEDATA[23]~23 (
// Equation(s):
// \masterUART|WRITEDATA[23]~23_combout  = (!state[2] & (state[0] & (\UART|data_to_recieve[2][7]~q  & \masterUART|ADDRESS[4]~0_combout )))

	.dataa(state[2]),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[2][7]~q ),
	.datad(\masterUART|ADDRESS[4]~0_combout ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[23]~23_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[23]~23 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[23]~23 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N14
cycloneive_lcell_comb \UART|data_to_recieve[3][0]~7 (
// Equation(s):
// \UART|data_to_recieve[3][0]~7_combout  = (\UART|indexCount [0] & (\UART|indexCount [1] & \UART|data_to_recieve[3][0]~3_combout ))

	.dataa(\UART|indexCount [0]),
	.datab(\UART|indexCount [1]),
	.datac(gnd),
	.datad(\UART|data_to_recieve[3][0]~3_combout ),
	.cin(gnd),
	.combout(\UART|data_to_recieve[3][0]~7_combout ),
	.cout());
// synopsys translate_off
defparam \UART|data_to_recieve[3][0]~7 .lut_mask = 16'h8800;
defparam \UART|data_to_recieve[3][0]~7 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N21
dffeas \UART|data_to_recieve[3][0] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [0]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][0]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][0] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][0] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X86_Y69_N6
cycloneive_lcell_comb \masterUART|WRITEDATA[24]~24 (
// Equation(s):
// \masterUART|WRITEDATA[24]~24_combout  = (!state[2] & (\masterUART|ADDRESS[4]~0_combout  & (state[0] & \UART|data_to_recieve[3][0]~q )))

	.dataa(state[2]),
	.datab(\masterUART|ADDRESS[4]~0_combout ),
	.datac(state[0]),
	.datad(\UART|data_to_recieve[3][0]~q ),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[24]~24_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[24]~24 .lut_mask = 16'h4000;
defparam \masterUART|WRITEDATA[24]~24 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N7
dffeas \UART|data_to_recieve[3][1] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [1]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][1]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][1] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][1] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N6
cycloneive_lcell_comb \masterUART|WRITEDATA[25]~25 (
// Equation(s):
// \masterUART|WRITEDATA[25]~25_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][1]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][1]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[25]~25_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[25]~25 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[25]~25 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N13
dffeas \UART|data_to_recieve[3][2] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [2]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][2]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][2] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][2] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N12
cycloneive_lcell_comb \masterUART|WRITEDATA[26]~26 (
// Equation(s):
// \masterUART|WRITEDATA[26]~26_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][2]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][2]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[26]~26_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[26]~26 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[26]~26 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N11
dffeas \UART|data_to_recieve[3][3] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [3]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][3]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][3] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][3] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N10
cycloneive_lcell_comb \masterUART|WRITEDATA[27]~27 (
// Equation(s):
// \masterUART|WRITEDATA[27]~27_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][3]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][3]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[27]~27_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[27]~27 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[27]~27 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N5
dffeas \UART|data_to_recieve[3][4] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [4]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][4]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][4] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][4] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N4
cycloneive_lcell_comb \masterUART|WRITEDATA[28]~28 (
// Equation(s):
// \masterUART|WRITEDATA[28]~28_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][4]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][4]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[28]~28_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[28]~28 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[28]~28 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N23
dffeas \UART|data_to_recieve[3][5] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [5]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][5]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][5] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][5] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N22
cycloneive_lcell_comb \masterUART|WRITEDATA[29]~29 (
// Equation(s):
// \masterUART|WRITEDATA[29]~29_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][5]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][5]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[29]~29_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[29]~29 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[29]~29 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N17
dffeas \UART|data_to_recieve[3][6] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [6]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][6]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][6] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][6] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X91_Y69_N16
cycloneive_lcell_comb \masterUART|WRITEDATA[30]~30 (
// Equation(s):
// \masterUART|WRITEDATA[30]~30_combout  = (\masterUART|ADDRESS[4]~0_combout  & (state[0] & (\UART|data_to_recieve[3][6]~q  & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(state[0]),
	.datac(\UART|data_to_recieve[3][6]~q ),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[30]~30_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[30]~30 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[30]~30 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: FF_X91_Y69_N15
dffeas \UART|data_to_recieve[3][7] (
	.clk(\CLK~inputclkctrl_outclk ),
	.d(gnd),
	.asdata(\UART|UART_RX_INST|r_Rx_Byte [7]),
	.clrn(vcc),
	.aload(gnd),
	.sclr(gnd),
	.sload(vcc),
	.ena(\UART|data_to_recieve[3][0]~7_combout ),
	.devclrn(devclrn),
	.devpor(devpor),
	.q(\UART|data_to_recieve[3][7]~q ),
	.prn(vcc));
// synopsys translate_off
defparam \UART|data_to_recieve[3][7] .is_wysiwyg = "true";
defparam \UART|data_to_recieve[3][7] .power_up = "low";
// synopsys translate_on

// Location: LCCOMB_X87_Y69_N12
cycloneive_lcell_comb \masterUART|WRITEDATA[31]~31 (
// Equation(s):
// \masterUART|WRITEDATA[31]~31_combout  = (\masterUART|ADDRESS[4]~0_combout  & (\UART|data_to_recieve[3][7]~q  & (state[0] & !state[2])))

	.dataa(\masterUART|ADDRESS[4]~0_combout ),
	.datab(\UART|data_to_recieve[3][7]~q ),
	.datac(state[0]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITEDATA[31]~31_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITEDATA[31]~31 .lut_mask = 16'h0080;
defparam \masterUART|WRITEDATA[31]~31 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N20
cycloneive_lcell_comb \masterUART|READ~0 (
// Equation(s):
// \masterUART|READ~0_combout  = (!\RST~input_o  & (!\masterUART|state [1] & ((\startTransfer~0_combout ) # (\masterUART|state [0]))))

	.dataa(\RST~input_o ),
	.datab(\startTransfer~0_combout ),
	.datac(\masterUART|state [1]),
	.datad(\masterUART|state [0]),
	.cin(gnd),
	.combout(\masterUART|READ~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|READ~0 .lut_mask = 16'h0504;
defparam \masterUART|READ~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N0
cycloneive_lcell_comb \masterUART|READ~1 (
// Equation(s):
// \masterUART|READ~1_combout  = (!state[0] & (\masterUART|READ~0_combout  & (state[1] $ (state[2]))))

	.dataa(state[0]),
	.datab(\masterUART|READ~0_combout ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|READ~1_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|READ~1 .lut_mask = 16'h0440;
defparam \masterUART|READ~1 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X85_Y69_N22
cycloneive_lcell_comb \masterUART|WRITE~0 (
// Equation(s):
// \masterUART|WRITE~0_combout  = (\masterUART|READ~0_combout  & ((state[0]) # (state[1] $ (!state[2]))))

	.dataa(state[0]),
	.datab(\masterUART|READ~0_combout ),
	.datac(state[1]),
	.datad(state[2]),
	.cin(gnd),
	.combout(\masterUART|WRITE~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|WRITE~0 .lut_mask = 16'hC88C;
defparam \masterUART|WRITE~0 .sum_lutc_input = "datac";
// synopsys translate_on

// Location: LCCOMB_X81_Y69_N6
cycloneive_lcell_comb \masterUART|Equal0~0 (
// Equation(s):
// \masterUART|Equal0~0_combout  = (!\masterUART|state [1] & \masterUART|state [0])

	.dataa(gnd),
	.datab(gnd),
	.datac(\masterUART|state [1]),
	.datad(\masterUART|state [0]),
	.cin(gnd),
	.combout(\masterUART|Equal0~0_combout ),
	.cout());
// synopsys translate_off
defparam \masterUART|Equal0~0 .lut_mask = 16'h0F00;
defparam \masterUART|Equal0~0 .sum_lutc_input = "datac";
// synopsys translate_on

assign TX = \TX~output_o ;

assign ADDRESS[0] = \ADDRESS[0]~output_o ;

assign ADDRESS[1] = \ADDRESS[1]~output_o ;

assign ADDRESS[2] = \ADDRESS[2]~output_o ;

assign ADDRESS[3] = \ADDRESS[3]~output_o ;

assign ADDRESS[4] = \ADDRESS[4]~output_o ;

assign ADDRESS[5] = \ADDRESS[5]~output_o ;

assign ADDRESS[6] = \ADDRESS[6]~output_o ;

assign ADDRESS[7] = \ADDRESS[7]~output_o ;

assign ADDRESS[8] = \ADDRESS[8]~output_o ;

assign ADDRESS[9] = \ADDRESS[9]~output_o ;

assign ADDRESS[10] = \ADDRESS[10]~output_o ;

assign ADDRESS[11] = \ADDRESS[11]~output_o ;

assign ADDRESS[12] = \ADDRESS[12]~output_o ;

assign ADDRESS[13] = \ADDRESS[13]~output_o ;

assign ADDRESS[14] = \ADDRESS[14]~output_o ;

assign ADDRESS[15] = \ADDRESS[15]~output_o ;

assign ADDRESS[16] = \ADDRESS[16]~output_o ;

assign ADDRESS[17] = \ADDRESS[17]~output_o ;

assign ADDRESS[18] = \ADDRESS[18]~output_o ;

assign ADDRESS[19] = \ADDRESS[19]~output_o ;

assign ADDRESS[20] = \ADDRESS[20]~output_o ;

assign ADDRESS[21] = \ADDRESS[21]~output_o ;

assign ADDRESS[22] = \ADDRESS[22]~output_o ;

assign ADDRESS[23] = \ADDRESS[23]~output_o ;

assign ADDRESS[24] = \ADDRESS[24]~output_o ;

assign ADDRESS[25] = \ADDRESS[25]~output_o ;

assign ADDRESS[26] = \ADDRESS[26]~output_o ;

assign ADDRESS[27] = \ADDRESS[27]~output_o ;

assign ADDRESS[28] = \ADDRESS[28]~output_o ;

assign ADDRESS[29] = \ADDRESS[29]~output_o ;

assign ADDRESS[30] = \ADDRESS[30]~output_o ;

assign ADDRESS[31] = \ADDRESS[31]~output_o ;

assign WRITEDATA[0] = \WRITEDATA[0]~output_o ;

assign WRITEDATA[1] = \WRITEDATA[1]~output_o ;

assign WRITEDATA[2] = \WRITEDATA[2]~output_o ;

assign WRITEDATA[3] = \WRITEDATA[3]~output_o ;

assign WRITEDATA[4] = \WRITEDATA[4]~output_o ;

assign WRITEDATA[5] = \WRITEDATA[5]~output_o ;

assign WRITEDATA[6] = \WRITEDATA[6]~output_o ;

assign WRITEDATA[7] = \WRITEDATA[7]~output_o ;

assign WRITEDATA[8] = \WRITEDATA[8]~output_o ;

assign WRITEDATA[9] = \WRITEDATA[9]~output_o ;

assign WRITEDATA[10] = \WRITEDATA[10]~output_o ;

assign WRITEDATA[11] = \WRITEDATA[11]~output_o ;

assign WRITEDATA[12] = \WRITEDATA[12]~output_o ;

assign WRITEDATA[13] = \WRITEDATA[13]~output_o ;

assign WRITEDATA[14] = \WRITEDATA[14]~output_o ;

assign WRITEDATA[15] = \WRITEDATA[15]~output_o ;

assign WRITEDATA[16] = \WRITEDATA[16]~output_o ;

assign WRITEDATA[17] = \WRITEDATA[17]~output_o ;

assign WRITEDATA[18] = \WRITEDATA[18]~output_o ;

assign WRITEDATA[19] = \WRITEDATA[19]~output_o ;

assign WRITEDATA[20] = \WRITEDATA[20]~output_o ;

assign WRITEDATA[21] = \WRITEDATA[21]~output_o ;

assign WRITEDATA[22] = \WRITEDATA[22]~output_o ;

assign WRITEDATA[23] = \WRITEDATA[23]~output_o ;

assign WRITEDATA[24] = \WRITEDATA[24]~output_o ;

assign WRITEDATA[25] = \WRITEDATA[25]~output_o ;

assign WRITEDATA[26] = \WRITEDATA[26]~output_o ;

assign WRITEDATA[27] = \WRITEDATA[27]~output_o ;

assign WRITEDATA[28] = \WRITEDATA[28]~output_o ;

assign WRITEDATA[29] = \WRITEDATA[29]~output_o ;

assign WRITEDATA[30] = \WRITEDATA[30]~output_o ;

assign WRITEDATA[31] = \WRITEDATA[31]~output_o ;

assign BEGINTRANSFER = \BEGINTRANSFER~output_o ;

assign READ = \READ~output_o ;

assign WRITE = \WRITE~output_o ;

assign LOCK = \LOCK~output_o ;

assign doneSending = \doneSending~output_o ;

endmodule

module hard_block (

	devpor,
	devclrn,
	devoe);

// Design Ports Information
// ~ALTERA_ASDO_DATA1~	=>  Location: PIN_F4,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_FLASH_nCE_nCSO~	=>  Location: PIN_E2,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DCLK~	=>  Location: PIN_P3,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_DATA0~	=>  Location: PIN_N7,	 I/O Standard: 2.5 V,	 Current Strength: Default
// ~ALTERA_nCEO~	=>  Location: PIN_P28,	 I/O Standard: 2.5 V,	 Current Strength: 8mA

input 	devpor;
input 	devclrn;
input 	devoe;

wire gnd;
wire vcc;
wire unknown;

assign gnd = 1'b0;
assign vcc = 1'b1;
assign unknown = 1'bx;

wire \~ALTERA_ASDO_DATA1~~padout ;
wire \~ALTERA_FLASH_nCE_nCSO~~padout ;
wire \~ALTERA_DATA0~~padout ;
wire \~ALTERA_ASDO_DATA1~~ibuf_o ;
wire \~ALTERA_FLASH_nCE_nCSO~~ibuf_o ;
wire \~ALTERA_DATA0~~ibuf_o ;


endmodule
