SET_FLAG DEBUG FALSE
SET_FLAG MODE INTERACTIVE
SET_FLAG STANDALONE_MODE TRUE
SET_PREFERENCE flowvendor Foundation_ISE
SET_PREFERENCE verilogsim true
SET_PREFERENCE vhdlsim true
SET_PREFERENCE subworkingdirectory ./tmp/_cg
SET_PREFERENCE workingdirectory ./tmp/
SET_PREFERENCE speedgrade -5
SET_PREFERENCE simulationfiles Behavioral
SET_PREFERENCE asysymbol true
SET_PREFERENCE addpads false
SET_PREFERENCE outputdirectory ./
SET_PREFERENCE device xc3s500e
SET_PREFERENCE projectname coregen
SET_PREFERENCE implementationfiletype Ngc
SET_PREFERENCE busformat BusFormatAngleBracketNotRipped
SET_PREFERENCE foundationsym false
SET_PREFERENCE package fg320
SET_PREFERENCE createndf false
SET_PREFERENCE designentry Verilog
SET_PREFERENCE devicefamily spartan3e
SET_PREFERENCE formalverification false
SET_PREFERENCE removerpms false
SET_PARAMETER simple_dual_port_output_clock_enable false
SET_PARAMETER reset_qspo false
SET_PARAMETER coefficient_file no_coe_file_loaded
SET_PARAMETER reset_qdpo false
SET_PARAMETER dual_port_address non_registered
SET_PARAMETER common_output_ce false
SET_PARAMETER sync_reset_qsdpo false
SET_PARAMETER memory_type single_port_ram
SET_PARAMETER depth 128
SET_PARAMETER ce_overrides ce_overrides_sync_controls
SET_PARAMETER data_width 32
SET_PARAMETER pipeline_stages 0
SET_PARAMETER reset_qsdpo false
SET_PARAMETER default_data 0
SET_PARAMETER component_name DRAM
SET_PARAMETER single_port_output_clock_enable false
SET_PARAMETER qualify_we_with_i_ce false
SET_PARAMETER common_output_clk false
SET_PARAMETER default_data_radix 16
SET_PARAMETER dual_port_output_clock_enable false
SET_PARAMETER output_options non_registered
SET_PARAMETER simple_dual_port_address non_registered
SET_PARAMETER sync_reset_qspo false
SET_PARAMETER input_options non_registered
SET_PARAMETER input_clock_enable false
SET_PARAMETER sync_reset_qdpo false
SET_CORE_CLASS com.xilinx.ip.dist_mem_gen_v5_1.dist_mem_gen_v5_1
SET_CORE_PATH C:\Xilinx\12.3\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v5_1\
SET_CORE_NAME Distributed Memory Generator
SET_CORE_VERSION 5.1
SET_CORE_DATASHEET C:\Xilinx\12.3\ISE_DS\ISE\coregen\ip\xilinx\primary\com\xilinx\ip\dist_mem_gen_v5_1\doc\dist_mem_gen_ds322.pdf
