1
 
****************************************
Report : area
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:21 2015
****************************************

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Number of ports:                            6
Number of nets:                            14
Number of cells:                           12
Number of combinational cells:             10
Number of sequential cells:                 2
Number of macros/black boxes:               0
Number of buf/inv:                          5
Number of references:                      10

Combinational area:                 82.080000
Buf/Inv area:                       25.920001
Noncombinational area:              83.519997
Macro/Black Box area:                0.000000
Net Interconnect area:      undefined  (No wire load specified)

Total cell area:                   165.599997
Total area:                 undefined
1
Information: Propagating switching activity (medium effort zero delay simulation). (PWR-6)
Warning: Design has unannotated primary inputs. (PWR-414)
Warning: Design has unannotated sequential cell outputs. (PWR-415)
 
****************************************
Report : power
        -hier
        -analysis_effort medium
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:21 2015
****************************************


Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)


Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top


Global Operating Voltage = 1.2  
Power-specific unit information :
    Voltage Units = 1V
    Capacitance Units = 1.000000pf
    Time Units = 1ns
    Dynamic Power Units = 1mW    (derived from V,C,T units)
    Leakage Power Units = 1pW


--------------------------------------------------------------------------------
                                       Switch   Int      Leak     Total
Hierarchy                              Power    Power    Power    Power    %
--------------------------------------------------------------------------------
r4_unit_ctl                            2.61e-02    0.242  238.328    0.268 100.0
1
 
****************************************
Report : design
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:21 2015
****************************************

Design allows ideal nets on clock nets.

Library(s) Used:

    scx3_cmos8rf_lpvt_tt_1p2v_25c (File: /tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db)

Local Link Library:

    {/tools2/courses/ee6321/share/ibm13rflpvt/synopsys/scx3_cmos8rf_lpvt_tt_1p2v_25c.db}

Flip-Flop Types:

    No flip-flop types specified.

Latch Types:

    No latch types specified.

Operating Conditions:


    Operating Condition Name : tt_1p2v_25c
    Library : scx3_cmos8rf_lpvt_tt_1p2v_25c
    Process :   1.00
    Temperature :  25.00
    Voltage :   1.20
    Interconnect Model : balanced_tree

Wire Loading Model:

    No wire loading specified.


Wire Loading Model Mode: top.

Timing Ranges:

    No timing ranges specified.

Pin Input Delays:

    None specified.

Pin Output Delays:

    None specified.

Disabled Timing Arcs:

    No arcs disabled.

Required Licenses:

    None Required

Design Parameters:

    None specified.
1
 
****************************************
Report : cell
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:22 2015
****************************************

Attributes:
    b - black box (unknown)
    h - hierarchical
    n - noncombinational
    r - removable
    u - contains unmapped logic

Cell                      Reference       Library             Area  Attributes
--------------------------------------------------------------------------------
U7                        INVX3TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U8                        INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U9                        NAND2X1TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
U10                       CLKINVX6TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U11                       OAI2BB1X1TS     scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          8.640000  
U12                       XOR2X4TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          28.799999 
U13                       INVX2TS         scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U14                       NOR2X2TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          7.200000  
U15                       CLKINVX1TS      scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          4.320000  
U16                       NOR2X1TS        scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          5.760000  
state_reg_0_              DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
state_reg_1_              DFFHQX4TS       scx3_cmos8rf_lpvt_tt_1p2v_25c
                                                          41.759998 n
--------------------------------------------------------------------------------
Total 12 cells                                            165.599997
1
 
****************************************
Report : port
        -verbose
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:22 2015
****************************************



Attributes:
    d - dont_touch_network
    i - ideal_network

                       Pin      Wire     Max     Max     Connection
Port           Dir     Load     Load     Trans   Cap     Class      Attrs
--------------------------------------------------------------------------------
clk            in      0.0000   0.0000    1.02    0.00   --         d, i
rst_n          in      0.0000   0.0000    1.02    0.00   --         
by_pass        out     0.0050   0.0000   --      --      --         
ld0            out     0.0050   0.0000   --      --      --         
ld1            out     0.0050   0.0000   --      --      --         
ld2            out     0.0050   0.0000   --      --      --         


              External  Max             Min                Min       Min
              Number    Wireload        Wireload           Pin       Wire
Port          Points    Model           Model              Load      Load
--------------------------------------------------------------------------------
clk                1      --              --              --        -- 
rst_n              1      --              --              --        -- 
by_pass            1      --              --              --        -- 
ld0                1      --              --              --        -- 
ld1                1      --              --              --        -- 
ld2                1      --              --              --        -- 

                    Input Delay
                  Min             Max       Related   Max
Input Port    Rise    Fall    Rise    Fall   Clock  Fanout
--------------------------------------------------------------------------------
clk           --      --      --      --      --      4.00
rst_n         0.05    0.05    0.05    0.05  clk       4.00  


                    Driving Cell
Input Port   Rise(min/max)      Fall(min/max)      Mult(min/max)  Attrs(min/max)
--------------------------------------------------------------------------------
clk          INVX1TS            INVX1TS              -- /  --     
rst_n        INVX1TS            INVX1TS              -- /  --     


               Max Drive      Min Drive      Resistance    Min    Min       Cell
Input Port    Rise    Fall   Rise    Fall   Max     Min    Cap    Fanout    Deg
--------------------------------------------------------------------------------
clk           --      --     --      --     --      --     --     --        -- 
rst_n         --      --     --      --     --      --     --     --        -- 


               Max Tran        Min Tran
Input Port    Rise    Fall    Rise    Fall
--------------------------------------------------------------------------------
clk           --      --      --      -- 
rst_n         --      --      --      -- 


                    Output Delay
                  Min             Max      Related  Fanout
Output Port   Rise    Fall    Rise    Fall  Clock     Load
--------------------------------------------------------------------------------
by_pass       0.05    0.05    0.05    0.05  clk       0.00  
ld0           0.05    0.05    0.05    0.05  clk       0.00  
ld1           0.05    0.05    0.05    0.05  clk       0.00  
ld2           0.05    0.05    0.05    0.05  clk       0.00  

1
 
****************************************
Report : compile_options
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:22 2015
****************************************

Design                                   Compile Option         Value
--------------------------------------------------------------------------------
r4_unit_ctl                              flatten                false
                                         structure              true
                                         structure_boolean      false
                                         structure_timing       true
                                         fix_multiple_port_nets feedthroughs
                                                                constants
                                                                outputs
                                                                buffer_constants
                                         isolate_port           disabled
--------------------------------------------------------------------------------
1
 
****************************************
Report : constraint
        -all_violators
        -verbose
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:22 2015
****************************************


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U12/Y (XOR2X4TS)                         0.19       0.48 r
  U14/Y (NOR2X2TS)                         0.10       0.58 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U8/Y (INVX2TS)                           0.08       0.38 r
  U7/Y (INVX3TS)                           0.07       0.45 f
  U9/Y (NAND2X1TS)                         0.14       0.59 r
  U11/Y (OAI2BB1X1TS)                      0.17       0.76 f
  ld0 (out)                                0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


    Design: r4_unit_ctl

    max_area               0.00
  - Current Area         165.60
  ------------------------------
    Slack               -165.60  (VIOLATED)


    Pin: state_reg_0_/CK

    Period              0.80
  - min_period          1.00
  ------------------------------
    Slack              -0.20 (VIOLATED)


    Pin: state_reg_1_/CK

    Period              0.80
  - min_period          1.00
  ------------------------------
    Slack              -0.20 (VIOLATED)


1
 
****************************************
Report : timing
        -path full
        -delay max
        -nworst 100
        -max_paths 20
Design : r4_unit_ctl
Version: J-2014.09-SP2
Date   : Wed Nov 25 14:55:22 2015
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U12/Y (XOR2X4TS)                         0.19       0.48 r
  U14/Y (NOR2X2TS)                         0.10       0.58 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.02


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.28       0.28 r
  U10/Y (CLKINVX6TS)                       0.07       0.36 f
  U12/Y (XOR2X4TS)                         0.12       0.48 r
  U14/Y (NOR2X2TS)                         0.10       0.58 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U12/Y (XOR2X4TS)                         0.19       0.48 r
  U14/Y (NOR2X2TS)                         0.10       0.58 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.58 f
  data arrival time                                   0.58

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.58
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U8/Y (INVX2TS)                           0.08       0.38 r
  U7/Y (INVX3TS)                           0.07       0.45 f
  U9/Y (NAND2X1TS)                         0.14       0.59 r
  U11/Y (OAI2BB1X1TS)                      0.17       0.76 f
  ld0 (out)                                0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U8/Y (INVX2TS)                           0.08       0.38 r
  U7/Y (INVX3TS)                           0.07       0.45 f
  U9/Y (NAND2X1TS)                         0.14       0.59 r
  U11/Y (OAI2BB1X1TS)                      0.17       0.76 f
  ld0 (out)                                0.00       0.76 f
  data arrival time                                   0.76

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.76
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.29       0.29 f
  U10/Y (CLKINVX6TS)                       0.06       0.35 r
  U12/Y (XOR2X4TS)                         0.12       0.47 r
  U14/Y (NOR2X2TS)                         0.10       0.57 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.57 f
  data arrival time                                   0.57

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (VIOLATED)                                   -0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U8/Y (INVX2TS)                           0.08       0.38 r
  U7/Y (INVX3TS)                           0.07       0.45 f
  U9/Y (NAND2X1TS)                         0.14       0.59 r
  U11/Y (OAI2BB1X1TS)                      0.17       0.75 f
  ld0 (out)                                0.00       0.75 f
  data arrival time                                   0.75

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.75
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U12/Y (XOR2X4TS)                         0.20       0.49 f
  U14/Y (NOR2X2TS)                         0.10       0.60 r
  state_reg_1_/D (DFFHQX4TS)               0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.20       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.28       0.28 r
  U10/Y (CLKINVX6TS)                       0.07       0.36 f
  U12/Y (XOR2X4TS)                         0.14       0.49 f
  U14/Y (NOR2X2TS)                         0.10       0.60 r
  state_reg_1_/D (DFFHQX4TS)               0.00       0.60 r
  data arrival time                                   0.60

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.20       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.60
  -----------------------------------------------------------
  slack (VIOLATED: increase significant digits)       0.00


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.29       0.29 f
  U10/Y (CLKINVX6TS)                       0.06       0.35 r
  U12/Y (XOR2X4TS)                         0.13       0.49 f
  U14/Y (NOR2X2TS)                         0.10       0.59 r
  state_reg_1_/D (DFFHQX4TS)               0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.20       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U12/Y (XOR2X4TS)                         0.17       0.46 r
  U14/Y (NOR2X2TS)                         0.10       0.56 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.56 f
  data arrival time                                   0.56

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.56
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U12/Y (XOR2X4TS)                         0.20       0.49 f
  U14/Y (NOR2X2TS)                         0.10       0.59 r
  state_reg_1_/D (DFFHQX4TS)               0.00       0.59 r
  data arrival time                                   0.59

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.20       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.59
  -----------------------------------------------------------
  slack (MET)                                         0.00


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U8/Y (INVX2TS)                           0.07       0.36 f
  U7/Y (INVX3TS)                           0.08       0.44 r
  U9/Y (NAND2X1TS)                         0.14       0.57 f
  U11/Y (OAI2BB1X1TS)                      0.17       0.74 r
  ld0 (out)                                0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U8/Y (INVX2TS)                           0.07       0.36 f
  U7/Y (INVX3TS)                           0.08       0.44 r
  U9/Y (NAND2X1TS)                         0.14       0.57 f
  U11/Y (OAI2BB1X1TS)                      0.17       0.74 r
  ld0 (out)                                0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U8/Y (INVX2TS)                           0.07       0.36 f
  U7/Y (INVX3TS)                           0.08       0.44 r
  U9/Y (NAND2X1TS)                         0.14       0.57 f
  U11/Y (OAI2BB1X1TS)                      0.17       0.74 r
  ld0 (out)                                0.00       0.74 r
  data arrival time                                   0.74

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.74
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.30       0.30 f
  U8/Y (INVX2TS)                           0.08       0.38 r
  U7/Y (INVX3TS)                           0.07       0.45 f
  U16/Y (NOR2X1TS)                         0.12       0.57 r
  state_reg_0_/D (DFFHQX4TS)               0.00       0.57 r
  data arrival time                                   0.57

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.22       0.58
  data required time                                  0.58
  -----------------------------------------------------------
  data required time                                  0.58
  data arrival time                                  -0.57
  -----------------------------------------------------------
  slack (MET)                                         0.01


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.28       0.28 r
  U10/Y (CLKINVX6TS)                       0.07       0.36 f
  U12/Y (XOR2X4TS)                         0.08       0.44 r
  U14/Y (NOR2X2TS)                         0.10       0.54 f
  state_reg_1_/D (DFFHQX4TS)               0.00       0.54 f
  data arrival time                                   0.54

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.23       0.57
  data required time                                  0.57
  -----------------------------------------------------------
  data required time                                  0.57
  data arrival time                                  -0.54
  -----------------------------------------------------------
  slack (MET)                                         0.03


  Startpoint: state_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_0_/Q (DFFHQX4TS)               0.28       0.28 r
  U8/Y (INVX2TS)                           0.07       0.36 f
  U7/Y (INVX3TS)                           0.08       0.44 r
  U16/Y (NOR2X1TS)                         0.07       0.51 f
  state_reg_0_/D (DFFHQX4TS)               0.00       0.51 f
  data arrival time                                   0.51

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_0_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.24       0.56
  data required time                                  0.56
  -----------------------------------------------------------
  data required time                                  0.56
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.05


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: ld0 (output port clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.28       0.28 r
  U10/Y (CLKINVX6TS)                       0.07       0.36 f
  U11/Y (OAI2BB1X1TS)                      0.31       0.67 f
  ld0 (out)                                0.00       0.67 f
  data arrival time                                   0.67

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  output external delay                   -0.05       0.75
  data required time                                  0.75
  -----------------------------------------------------------
  data required time                                  0.75
  data arrival time                                  -0.67
  -----------------------------------------------------------
  slack (MET)                                         0.08


  Startpoint: state_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: state_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: max

  Point                                    Incr       Path
  -----------------------------------------------------------
  clock clk (rise edge)                    0.00       0.00
  clock network delay (ideal)              0.00       0.00
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.00 r
  state_reg_1_/Q (DFFHQX4TS)               0.29       0.29 f
  U10/Y (CLKINVX6TS)                       0.06       0.35 r
  U12/Y (XOR2X4TS)                         0.05       0.41 f
  U14/Y (NOR2X2TS)                         0.10       0.51 r
  state_reg_1_/D (DFFHQX4TS)               0.00       0.51 r
  data arrival time                                   0.51

  clock clk (rise edge)                    0.80       0.80
  clock network delay (ideal)              0.00       0.80
  state_reg_1_/CK (DFFHQX4TS)              0.00       0.80 r
  library setup time                      -0.20       0.60
  data required time                                  0.60
  -----------------------------------------------------------
  data required time                                  0.60
  data arrival time                                  -0.51
  -----------------------------------------------------------
  slack (MET)                                         0.08


1
