

================================================================
== Vitis HLS Report for 'stencil_stage_14'
================================================================
* Date:           Mon Feb 23 00:29:54 2026

* Version:        2025.1.1 (Build 6214317 on Sep 11 2025)
* Project:        project_1
* Solution:       hls (Vivado IP Flow Target)
* Product family: zynquplus
* Target device:  xczu3eg-sbva484-1-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  6.855 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |  Latency (cycles) |  Latency (absolute) |    Interval   |                    Pipeline                    |
    |   min   |   max   |    min   |    max   |  min  |  max  |                      Type                      |
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+
    |    65797|    65797|  0.658 ms|  0.658 ms|  65793|  65793|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+----------+----------+-------+-------+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |                    |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip |          |
        |      Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count | Pipelined|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+
        |- VITIS_LOOP_548_1  |    65795|    65795|         4|          1|          1|  65793|       yes|
        +--------------------+---------+---------+----------+-----------+-----------+-------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    -|       -|      -|    -|
|Expression       |        -|    -|       0|    786|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    6|       0|     54|    -|
|Memory           |        2|    -|       0|      0|    0|
|Multiplexer      |        -|    -|       0|     95|    -|
|Register         |        -|    -|     549|     96|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        2|    6|     549|   1031|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      432|  360|  141120|  70560|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |       ~0|    1|      ~0|      1|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    +-------------------------+---------------------+---------+----+---+----+-----+
    |         Instance        |        Module       | BRAM_18K| DSP| FF| LUT| URAM|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |mul_39s_24ns_63_1_1_U61  |mul_39s_24ns_63_1_1  |        0|   3|  0|  27|    0|
    |mul_39s_26ns_65_1_1_U62  |mul_39s_26ns_65_1_1  |        0|   3|  0|  27|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+
    |Total                    |                     |        0|   6|  0|  54|    0|
    +-------------------------+---------------------+---------+----+---+----+-----+

    * DSP: 
    N/A

    * Memory: 
    +--------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |    Memory    |                 Module                 | BRAM_18K| FF| LUT| URAM| Words| Bits| Banks| W*Bits*Banks|
    +--------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |line_buf_U    |stencil_stage_1_line_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   24|     1|         6144|
    |line_buf_1_U  |stencil_stage_1_line_buf_RAM_AUTO_1R1W  |        1|  0|   0|    0|   256|   24|     1|         6144|
    +--------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+
    |Total         |                                        |        2|  0|   0|    0|   512|   48|     2|        12288|
    +--------------+----------------------------------------+---------+---+----+-----+------+-----+------+-------------+

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name             | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |add_ln523_fu_382_p2                    |         +|   0|  0|  33|          26|          26|
    |add_ln524_fu_440_p2                    |         +|   0|  0|  33|          26|          26|
    |add_ln525_47_fu_543_p2                 |         +|   0|  0|  73|          66|          66|
    |add_ln525_fu_533_p2                    |         +|   0|  0|  71|          64|          64|
    |add_ln526_fu_679_p2                    |         +|   0|  0|  31|          24|          24|
    |empty_226_fu_372_p2                    |         +|   0|  0|  32|          25|          25|
    |empty_227_fu_430_p2                    |         +|   0|  0|  32|          25|          25|
    |k_fu_263_p2                            |         +|   0|  0|  24|          17|           1|
    |out_47_fu_581_p2                       |         +|   0|  0|  46|          39|          39|
    |out_idx_fu_275_p2                      |         +|   0|  0|  23|          16|          10|
    |sum_axis_fu_412_p2                     |         +|   0|  0|  46|          39|          39|
    |sum_diag_fu_470_p2                     |         +|   0|  0|  46|          39|          39|
    |and_ln525_fu_627_p2                    |       and|   0|  0|   2|           1|           1|
    |and_ln526_116_fu_761_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln526_117_fu_775_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln526_118_fu_799_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln526_119_fu_805_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln526_120_fu_823_p2                |       and|   0|  0|   2|           1|           1|
    |and_ln526_fu_699_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_block_state2_pp0_stage0_iter1       |       and|   0|  0|   2|           1|           1|
    |ap_condition_226                       |       and|   0|  0|   2|           1|           1|
    |ap_condition_738                       |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op149_write_state4        |       and|   0|  0|   2|           1|           1|
    |empty_221_fu_301_p2                    |      icmp|   0|  0|  15|           8|           1|
    |empty_223_fu_313_p2                    |      icmp|   0|  0|  15|           8|           2|
    |empty_224_fu_319_p2                    |      icmp|   0|  0|  15|           8|           1|
    |empty_fu_295_p2                        |      icmp|   0|  0|  15|           8|           2|
    |icmp_ln526_47_fu_735_p2                |      icmp|   0|  0|  12|           4|           2|
    |icmp_ln526_48_fu_741_p2                |      icmp|   0|  0|  12|           4|           1|
    |icmp_ln526_fu_721_p2                   |      icmp|   0|  0|  10|           3|           2|
    |icmp_ln548_fu_331_p2                   |      icmp|   0|  0|  24|          17|          17|
    |icmp_ln577_fu_269_p2                   |      icmp|   0|  0|  24|          17|           9|
    |ap_block_pp0_stage0_01001_grp1         |        or|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage0_11001              |        or|   0|  0|   2|           1|           1|
    |ap_block_state4_pp0_stage0_iter3_grp1  |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op151_write_state4        |        or|   0|  0|   2|           1|           1|
    |empty_222_fu_307_p2                    |        or|   0|  0|   2|           1|           1|
    |empty_225_fu_325_p2                    |        or|   0|  0|   2|           1|           1|
    |or_ln525_24_fu_604_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln525_fu_621_p2                     |        or|   0|  0|   2|           1|           1|
    |or_ln526_24_fu_837_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln526_25_fu_811_p2                  |        or|   0|  0|   2|           1|           1|
    |or_ln526_fu_787_p2                     |        or|   0|  0|   2|           1|           1|
    |out_48_fu_633_p3                       |    select|   0|  0|  40|           1|          39|
    |select_ln526_70_fu_767_p3              |    select|   0|  0|   2|           1|           1|
    |select_ln526_71_fu_829_p3              |    select|   0|  0|  24|           1|          23|
    |select_ln526_72_fu_843_p3              |    select|   0|  0|  24|           1|          24|
    |select_ln526_fu_747_p3                 |    select|   0|  0|   2|           1|           1|
    |ap_enable_pp0                          |       xor|   0|  0|   2|           1|           2|
    |xor_ln525_47_fu_610_p2                 |       xor|   0|  0|   2|           1|           1|
    |xor_ln525_48_fu_615_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln525_fu_599_p2                    |       xor|   0|  0|   2|           1|           2|
    |xor_ln526_93_fu_755_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln526_94_fu_781_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln526_95_fu_793_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln526_96_fu_817_p2                 |       xor|   0|  0|   2|           1|           2|
    |xor_ln526_fu_693_p2                    |       xor|   0|  0|   2|           1|           2|
    +---------------------------------------+----------+----+---+----+------------+------------+
    |Total                                  |          |   0|  0| 786|         519|         548|
    +---------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_loop_exit_ready_pp0_iter3_reg      |   9|          2|    1|          2|
    |ap_phi_mux_curr_11_phi_fu_215_p4      |   9|          2|   24|         48|
    |ap_phi_reg_pp0_iter1_curr_11_reg_211  |   9|          2|   24|         48|
    |ap_sig_allocacmp_k_0215_load          |   9|          2|   17|         34|
    |inter_strm_13_blk_n                   |   9|          2|    1|          2|
    |inter_strm_14_blk_n                   |   9|          2|    1|          2|
    |inter_strm_14_din                     |  14|          3|   24|         72|
    |k_0215_fu_138                         |   9|          2|   17|         34|
    |real_start                            |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 |  95|         21|  111|        246|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-------------------------------------------+----+----+-----+-----------+
    |                    Name                   | FF | LUT| Bits| Const Bits|
    +-------------------------------------------+----+----+-----+-----------+
    |ap_CS_fsm                                  |   1|   0|    1|          0|
    |ap_block_pp0_stage0_subdone_grp1_done_reg  |   1|   0|    1|          0|
    |ap_done_reg                                |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                    |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg           |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg           |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter1_curr_11_reg_211       |  24|   0|   24|          0|
    |curr_11149_fu_142                          |  24|   0|   24|          0|
    |empty_222_reg_915                          |   1|   0|    1|          0|
    |empty_225_reg_919                          |   1|   0|    1|          0|
    |icmp_ln577_reg_911                         |   1|   0|    1|          0|
    |k_0215_fu_138                              |  17|   0|   17|          0|
    |line_buf_1_addr_reg_905                    |   8|   0|    8|          0|
    |line_buf_addr_reg_899                      |   8|   0|    8|          0|
    |out_reg_949                                |  38|   0|   38|          0|
    |p_0_0_0261211_fu_146                       |  24|   0|   24|          0|
    |p_0_0_0261211_load_reg_927                 |  24|   0|   24|          0|
    |p_0_0_0261211_load_reg_927_pp0_iter2_reg   |  24|   0|   24|          0|
    |p_0_0_0271013_fu_150                       |  24|   0|   24|          0|
    |p_0_0_028914_fu_134                        |  24|   0|   24|          0|
    |p_0_0_028_11112_fu_130                     |  24|   0|   24|          0|
    |p_0_0_028_21310_fu_126                     |  24|   0|   24|          0|
    |start_once_reg                             |   1|   0|    1|          0|
    |sum_axis_reg_933                           |  27|   0|   39|         12|
    |sum_diag_reg_938                           |  27|   0|   39|         12|
    |tmp_208_reg_895                            |   1|   0|    1|          0|
    |tmp_209_reg_943                            |   1|   0|    1|          0|
    |tmp_210_reg_954                            |   1|   0|    1|          0|
    |empty_222_reg_915                          |  64|  32|    1|          0|
    |empty_225_reg_919                          |  64|  32|    1|          0|
    |icmp_ln577_reg_911                         |  64|  32|    1|          0|
    +-------------------------------------------+----+----+-----+-----------+
    |Total                                      | 549|  96|  384|         24|
    +-------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+------------------------------+-----+-----+------------+------------------+--------------+
|           RTL Ports          | Dir | Bits|  Protocol  |   Source Object  |    C Type    |
+------------------------------+-----+-----+------------+------------------+--------------+
|ap_clk                        |   in|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_rst                        |   in|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_start                      |   in|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|start_full_n                  |   in|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_done                       |  out|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_continue                   |   in|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_idle                       |  out|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|ap_ready                      |  out|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|start_out                     |  out|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|start_write                   |  out|    1|  ap_ctrl_hs|  stencil_stage.14|  return value|
|inter_strm_13_dout            |   in|   24|     ap_fifo|     inter_strm_13|       pointer|
|inter_strm_13_empty_n         |   in|    1|     ap_fifo|     inter_strm_13|       pointer|
|inter_strm_13_read            |  out|    1|     ap_fifo|     inter_strm_13|       pointer|
|inter_strm_13_num_data_valid  |   in|   10|     ap_fifo|     inter_strm_13|       pointer|
|inter_strm_13_fifo_cap        |   in|   10|     ap_fifo|     inter_strm_13|       pointer|
|inter_strm_14_din             |  out|   24|     ap_fifo|     inter_strm_14|       pointer|
|inter_strm_14_full_n          |   in|    1|     ap_fifo|     inter_strm_14|       pointer|
|inter_strm_14_write           |  out|    1|     ap_fifo|     inter_strm_14|       pointer|
|inter_strm_14_num_data_valid  |   in|   32|     ap_fifo|     inter_strm_14|       pointer|
|inter_strm_14_fifo_cap        |   in|   32|     ap_fifo|     inter_strm_14|       pointer|
+------------------------------+-----+-----+------------+------------------+--------------+

