# Single-Cycle-Datapath
Verilog project, building a single cycle datapath which takes in 16-bit instructions
