Analysis & Synthesis report for Conf_Control
Sun May 29 16:53:57 2022
Quartus Prime Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis IP Cores Summary
  6. Source assignments for sld_signaltap:auto_signaltap_0
  7. Parameter Settings for User Entity Instance: RS232COM:C1
  8. Parameter Settings for User Entity Instance: RS232COM:C1|comm_rs232:U1
  9. Parameter Settings for User Entity Instance: CONTROL:C3|MAIN_CONTROL:C1
 10. Parameter Settings for User Entity Instance: CONTROL:C3|WR_CONTROL:C2
 11. Parameter Settings for User Entity Instance: CONTROL:C3|RD_CONTROL:C3
 12. Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0
 13. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2017  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details.



+-----------------------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                                  ;
+------------------------------------+----------------------------------------------------------+
; Analysis & Synthesis Status        ; Failed - Sun May 29 16:53:57 2022                        ;
; Quartus Prime Version              ; 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition ;
; Revision Name                      ; Conf_Control                                             ;
; Top-level Entity Name              ; CONF_CONTROL                                             ;
; Family                             ; Cyclone IV E                                             ;
; Total logic elements               ; N/A until Partition Merge                                ;
;     Total combinational functions  ; N/A until Partition Merge                                ;
;     Dedicated logic registers      ; N/A until Partition Merge                                ;
; Total registers                    ; N/A until Partition Merge                                ;
; Total pins                         ; N/A until Partition Merge                                ;
; Total virtual pins                 ; N/A until Partition Merge                                ;
; Total memory bits                  ; N/A until Partition Merge                                ;
; Embedded Multiplier 9-bit elements ; N/A until Partition Merge                                ;
; Total PLLs                         ; N/A until Partition Merge                                ;
+------------------------------------+----------------------------------------------------------+


+----------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                                        ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Option                                                                     ; Setting            ; Default Value      ;
+----------------------------------------------------------------------------+--------------------+--------------------+
; Device                                                                     ; EP4CE115F29C7      ;                    ;
; Top-level entity name                                                      ; CONF_CONTROL       ; Conf_Control       ;
; Family name                                                                ; Cyclone IV E       ; Cyclone V          ;
; Use smart compilation                                                      ; Off                ; Off                ;
; Enable parallel Assembler and TimeQuest Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                                ; Off                ; Off                ;
; Restructure Multiplexers                                                   ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                                        ; Off                ; Off                ;
; Preserve fewer node names                                                  ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                              ; Enable             ; Enable             ;
; Verilog Version                                                            ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                               ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                                   ; Auto               ; Auto               ;
; Safe State Machine                                                         ; Off                ; Off                ;
; Extract Verilog State Machines                                             ; On                 ; On                 ;
; Extract VHDL State Machines                                                ; On                 ; On                 ;
; Ignore Verilog initial constructs                                          ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                                 ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                             ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                                    ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                                  ; On                 ; On                 ;
; Parallel Synthesis                                                         ; On                 ; On                 ;
; DSP Block Balancing                                                        ; Auto               ; Auto               ;
; NOT Gate Push-Back                                                         ; On                 ; On                 ;
; Power-Up Don't Care                                                        ; On                 ; On                 ;
; Remove Redundant Logic Cells                                               ; Off                ; Off                ;
; Remove Duplicate Registers                                                 ; On                 ; On                 ;
; Ignore CARRY Buffers                                                       ; Off                ; Off                ;
; Ignore CASCADE Buffers                                                     ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                                      ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                                  ; Off                ; Off                ;
; Ignore LCELL Buffers                                                       ; Off                ; Off                ;
; Ignore SOFT Buffers                                                        ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                             ; Off                ; Off                ;
; Optimization Technique                                                     ; Balanced           ; Balanced           ;
; Carry Chain Length                                                         ; 70                 ; 70                 ;
; Auto Carry Chains                                                          ; On                 ; On                 ;
; Auto Open-Drain Pins                                                       ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                                      ; Off                ; Off                ;
; Auto ROM Replacement                                                       ; On                 ; On                 ;
; Auto RAM Replacement                                                       ; On                 ; On                 ;
; Auto DSP Block Replacement                                                 ; On                 ; On                 ;
; Auto Shift Register Replacement                                            ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                            ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                              ; On                 ; On                 ;
; Strict RAM Replacement                                                     ; Off                ; Off                ;
; Allow Synchronous Control Signals                                          ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                                     ; Off                ; Off                ;
; Auto RAM Block Balancing                                                   ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                          ; Off                ; Off                ;
; Auto Resource Sharing                                                      ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                                         ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                              ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing                        ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                          ; Off                ; Off                ;
; Timing-Driven Synthesis                                                    ; On                 ; On                 ;
; Report Parameter Settings                                                  ; On                 ; On                 ;
; Report Source Assignments                                                  ; On                 ; On                 ;
; Report Connectivity Checks                                                 ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                                         ; Off                ; Off                ;
; Synchronization Register Chain Length                                      ; 2                  ; 2                  ;
; Power Optimization During Synthesis                                        ; Normal compilation ; Normal compilation ;
; HDL message level                                                          ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                            ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report                   ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report                         ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report                  ; 100                ; 100                ;
; Clock MUX Protection                                                       ; On                 ; On                 ;
; Auto Gated Clock Conversion                                                ; Off                ; Off                ;
; Block Design Naming                                                        ; Auto               ; Auto               ;
; SDC constraint protection                                                  ; Off                ; Off                ;
; Synthesis Effort                                                           ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal               ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                                       ; Off                ; Off                ;
; Analysis & Synthesis Message Level                                         ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                                ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                                     ; On                 ; On                 ;
+----------------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 12          ;
; Maximum allowed            ; 12          ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 1           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
+----------------------------+-------------+


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis IP Cores Summary                                                                                                                                                                                                                                                                                                                                                                                                              ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Vendor ; IP Core Name ; Version ; Release Date ; License Type ; Entity Instance                                                                                                                                                                                                                                                                                                                                                  ; IP Include File ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CONF_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\multi_level_advanced_trigger_gen:advanced_trigger_wrapper|sld_ela_trigger_b7p:auto_generated|sld_reserved_Conf_Control_auto_signaltap_0_1_e7b7:mgl_prim1                                  ;                 ;
; Altera ; Signal Tap   ; N/A     ; N/A          ; Licensed     ; |CONF_CONTROL|sld_signaltap:auto_signaltap_0|sld_signaltap_impl:sld_signaltap_body|sld_signaltap_implb:sld_signaltap_body|sld_ela_control:ela_control|sld_ela_trigger:\storage_combinational:combinational_qualifier_advanced:combinational_qualifier_advanced|sld_ela_trigger_ehp:auto_generated|sld_reserved_sq_Conf_Control_auto_signaltap_0_1_e7b7:mgl_prim1 ;                 ;
+--------+--------------+---------+--------------+--------------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+-----------------+


+-------------------------------------------------------+
; Source assignments for sld_signaltap:auto_signaltap_0 ;
+-----------------+-------+------+----------------------+
; Assignment      ; Value ; From ; To                   ;
+-----------------+-------+------+----------------------+
; MESSAGE_DISABLE ; 13410 ; -    ; -                    ;
+-----------------+-------+------+----------------------+


+----------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232COM:C1 ;
+----------------+-------+---------------------------------+
; Parameter Name ; Value ; Type                            ;
+----------------+-------+---------------------------------+
; ncpb           ; 8     ; Signed Integer                  ;
+----------------+-------+---------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: RS232COM:C1|comm_rs232:U1 ;
+----------------+-------+-----------------------------------------------+
; Parameter Name ; Value ; Type                                          ;
+----------------+-------+-----------------------------------------------+
; ncpb           ; 8     ; Signed Integer                                ;
+----------------+-------+-----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:C3|MAIN_CONTROL:C1 ;
+----------------+-------+------------------------------------------------+
; Parameter Name ; Value ; Type                                           ;
+----------------+-------+------------------------------------------------+
; idle           ; 00    ; Unsigned Binary                                ;
; write          ; 01    ; Unsigned Binary                                ;
; read           ; 10    ; Unsigned Binary                                ;
; rest           ; 11    ; Unsigned Binary                                ;
+----------------+-------+------------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:C3|WR_CONTROL:C2 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; start          ; 00    ; Unsigned Binary                              ;
; idle_w         ; 01    ; Unsigned Binary                              ;
; shift          ; 10    ; Unsigned Binary                              ;
; load           ; 11    ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-----------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: CONTROL:C3|RD_CONTROL:C3 ;
+----------------+-------+----------------------------------------------+
; Parameter Name ; Value ; Type                                         ;
+----------------+-------+----------------------------------------------+
; idle_r         ; 000   ; Unsigned Binary                              ;
; load           ; 001   ; Unsigned Binary                              ;
; write          ; 010   ; Unsigned Binary                              ;
; rest           ; 011   ; Unsigned Binary                              ;
; shift          ; 100   ; Unsigned Binary                              ;
; exit           ; 101   ; Unsigned Binary                              ;
+----------------+-------+----------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: sld_signaltap:auto_signaltap_0                                          ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; Parameter Name                                  ; Value                                                 ; Type           ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
; lpm_type                                        ; sld_signaltap                                         ; String         ;
; sld_node_info                                   ; 805334528                                             ; Untyped        ;
; SLD_SECTION_ID                                  ; hdl_signaltap_0                                       ; String         ;
; SLD_IP_VERSION                                  ; 6                                                     ; Signed Integer ;
; SLD_IP_MINOR_VERSION                            ; 0                                                     ; Signed Integer ;
; SLD_COMMON_IP_VERSION                           ; 0                                                     ; Signed Integer ;
; sld_data_bits                                   ; 18                                                    ; Untyped        ;
; sld_trigger_bits                                ; 2                                                     ; Untyped        ;
; SLD_NODE_CRC_BITS                               ; 32                                                    ; Signed Integer ;
; SLD_NODE_CRC_HIWORD                             ; 41394                                                 ; Signed Integer ;
; SLD_NODE_CRC_LOWORD                             ; 50132                                                 ; Signed Integer ;
; sld_incremental_routing                         ; 1                                                     ; Untyped        ;
; sld_sample_depth                                ; 65536                                                 ; Untyped        ;
; sld_segment_size                                ; 65536                                                 ; Untyped        ;
; sld_ram_block_type                              ; AUTO                                                  ; Untyped        ;
; sld_state_bits                                  ; 11                                                    ; Untyped        ;
; sld_buffer_full_stop                            ; 1                                                     ; Untyped        ;
; SLD_MEM_ADDRESS_BITS                            ; 7                                                     ; Signed Integer ;
; SLD_DATA_BIT_CNTR_BITS                          ; 4                                                     ; Signed Integer ;
; sld_trigger_level                               ; 1                                                     ; Untyped        ;
; sld_trigger_in_enabled                          ; 0                                                     ; Untyped        ;
; SLD_HPS_TRIGGER_IN_ENABLED                      ; 0                                                     ; Signed Integer ;
; SLD_HPS_TRIGGER_OUT_ENABLED                     ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ENABLED                           ; 0                                                     ; Signed Integer ;
; SLD_HPS_EVENT_ID                                ; 0                                                     ; Signed Integer ;
; sld_advanced_trigger_entity                     ; sld_reserved_Conf_Control_auto_signaltap_0_1_e7b7,    ; Untyped        ;
; sld_trigger_level_pipeline                      ; 1                                                     ; Untyped        ;
; sld_trigger_pipeline                            ; 0                                                     ; Untyped        ;
; sld_ram_pipeline                                ; 0                                                     ; Untyped        ;
; sld_counter_pipeline                            ; 0                                                     ; Untyped        ;
; sld_enable_advanced_trigger                     ; 1                                                     ; Untyped        ;
; SLD_ADVANCED_TRIGGER_1                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_2                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_3                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_4                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_5                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_6                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_7                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_8                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_9                          ; NONE                                                  ; String         ;
; SLD_ADVANCED_TRIGGER_10                         ; NONE                                                  ; String         ;
; sld_inversion_mask_length                       ; 31                                                    ; Untyped        ;
; sld_inversion_mask                              ; 0000000000000000000000000000000                       ; Untyped        ;
; sld_power_up_trigger                            ; 0                                                     ; Untyped        ;
; SLD_STATE_FLOW_MGR_ENTITY                       ; state_flow_mgr_entity.vhd                             ; String         ;
; sld_state_flow_use_generated                    ; 0                                                     ; Untyped        ;
; sld_current_resource_width                      ; 1                                                     ; Untyped        ;
; sld_attribute_mem_mode                          ; OFF                                                   ; Untyped        ;
; sld_storage_qualifier_bits                      ; 2                                                     ; Untyped        ;
; sld_storage_qualifier_gap_record                ; 1                                                     ; Untyped        ;
; sld_storage_qualifier_mode                      ; COMBINATIONAL                                         ; Untyped        ;
; sld_storage_qualifier_enable_advanced_condition ; 1                                                     ; Untyped        ;
; sld_storage_qualifier_inversion_mask_length     ; 1                                                     ; Untyped        ;
; sld_storage_qualifier_advanced_condition_entity ; sld_reserved_sq_Conf_Control_auto_signaltap_0_1_e7b7, ; Untyped        ;
; sld_storage_qualifier_pipeline                  ; 1                                                     ; Untyped        ;
; SLD_CREATE_MONITOR_INTERFACE                    ; 0                                                     ; Signed Integer ;
; SLD_USE_JTAG_SIGNAL_ADAPTER                     ; 1                                                     ; Signed Integer ;
+-------------------------------------------------+-------------------------------------------------------+----------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 17.1.1 Internal Build 593 12/11/2017 SJ Standard Edition
    Info: Processing started: Sun May 29 16:53:03 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off Conf_Control -c Conf_Control
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 12 of the 12 processors detected
Info (12021): Found 1 design units, including 1 entities, in source file top_de2115.v
    Info (12023): Found entity 1: top_DE2115 File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/top_DE2115.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file regs_conf.v
    Info (12023): Found entity 1: REGS_CONF File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/REGS_CONF.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conf_control.v
    Info (12023): Found entity 1: CONF_CONTROL File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v Line: 1
Info (12021): Found 2 design units, including 1 entities, in source file comm_rs232.vhd
    Info (12022): Found design unit 1: comm_rs232-rtl File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/comm_rs232.vhd Line: 28
    Info (12023): Found entity 1: comm_rs232 File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/comm_rs232.vhd Line: 15
Info (12021): Found 1 design units, including 1 entities, in source file main_control.v
    Info (12023): Found entity 1: MAIN_CONTROL File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/MAIN_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file wr_control.v
    Info (12023): Found entity 1: WR_CONTROL File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/WR_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rd_control.v
    Info (12023): Found entity 1: RD_CONTROL File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RD_CONTROL.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file rs232com.v
    Info (12023): Found entity 1: RS232COM File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RS232COM.v Line: 1
Info (12021): Found 1 design units, including 1 entities, in source file conf_control_wrap.v
    Info (12023): Found entity 1: CONF_CONTROL_WRAP File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL_WRAP.v Line: 1
Info (12127): Elaborating entity "CONF_CONTROL" for the top level hierarchy
Info (12128): Elaborating entity "RS232COM" for hierarchy "RS232COM:C1" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v Line: 38
Info (12128): Elaborating entity "comm_rs232" for hierarchy "RS232COM:C1|comm_rs232:U1" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/RS232COM.v Line: 30
Info (12128): Elaborating entity "REGS_CONF" for hierarchy "REGS_CONF:C2" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v Line: 54
Warning (12125): Using design file control.v, which is not specified as a design file for the current project, but contains definitions for 1 design units and 1 entities in project
    Info (12023): Found entity 1: CONTROL File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v Line: 1
Info (12128): Elaborating entity "CONTROL" for hierarchy "CONTROL:C3" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/CONF_CONTROL.v Line: 68
Info (12128): Elaborating entity "MAIN_CONTROL" for hierarchy "CONTROL:C3|MAIN_CONTROL:C1" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v Line: 30
Info (12128): Elaborating entity "WR_CONTROL" for hierarchy "CONTROL:C3|WR_CONTROL:C2" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v Line: 41
Info (12128): Elaborating entity "RD_CONTROL" for hierarchy "CONTROL:C3|RD_CONTROL:C3" File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/control.v Line: 54
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_b7p.tdf
    Info (12023): Found entity 1: sld_ela_trigger_b7p File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_ela_trigger_b7p.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v
    Info (12023): Found entity 1: sld_reserved_Conf_Control_auto_signaltap_0_1_e7b7 File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_reserved_conf_control_auto_signaltap_0_1_e7b7.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_ela_trigger_ehp.tdf
    Info (12023): Found entity 1: sld_ela_trigger_ehp File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_ela_trigger_ehp.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v
    Info (12023): Found entity 1: sld_reserved_sq_Conf_Control_auto_signaltap_0_1_e7b7 File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/sld_reserved_sq_conf_control_auto_signaltap_0_1_e7b7.v Line: 28
Info (12021): Found 1 design units, including 1 entities, in source file db/altsyncram_6f24.tdf
    Info (12023): Found entity 1: altsyncram_6f24 File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/altsyncram_6f24.tdf Line: 31
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_rsa.tdf
    Info (12023): Found entity 1: decode_rsa File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/decode_rsa.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tob.tdf
    Info (12023): Found entity 1: mux_tob File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/mux_tob.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/mux_tsc.tdf
    Info (12023): Found entity 1: mux_tsc File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/mux_tsc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/decode_dvf.tdf
    Info (12023): Found entity 1: decode_dvf File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/decode_dvf.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_kgi.tdf
    Info (12023): Found entity 1: cntr_kgi File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_kgi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_rgc.tdf
    Info (12023): Found entity 1: cmpr_rgc File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_rgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_gbj.tdf
    Info (12023): Found entity 1: cntr_gbj File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_gbj.tdf Line: 25
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_ggi.tdf
    Info (12023): Found entity 1: cntr_ggi File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_ggi.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_sgc.tdf
    Info (12023): Found entity 1: cmpr_sgc File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_sgc.tdf Line: 22
Info (12021): Found 1 design units, including 1 entities, in source file db/cntr_23j.tdf
    Info (12023): Found entity 1: cntr_23j File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cntr_23j.tdf Line: 27
Info (12021): Found 1 design units, including 1 entities, in source file db/cmpr_ngc.tdf
    Info (12023): Found entity 1: cmpr_ngc File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/cmpr_ngc.tdf Line: 22
Info (12033): Analysis and Synthesis generated Signal Tap or debug node instance "auto_signaltap_0"
Info (11170): Starting IP generation for the debug fabric: alt_sld_fab.
Info (11172): 2022.05.29.16:53:48 Progress: Loading sld855f42d8/alt_sld_fab_wrapper_hw.tcl
Info (11172): Alt_sld_fab.alt_sld_fab: SLD fabric agents which did not specify prefer_host were connected to JTAG
Info (11172): Alt_sld_fab: Generating alt_sld_fab "alt_sld_fab" for QUARTUS_SYNTH
Info (11172): Alt_sld_fab: "alt_sld_fab" instantiated alt_sld_fab "alt_sld_fab"
Info (11172): Presplit: "alt_sld_fab" instantiated altera_super_splitter "presplit"
Info (11172): Splitter: "alt_sld_fab" instantiated altera_sld_splitter "splitter"
Info (11172): Sldfabric: "alt_sld_fab" instantiated altera_sld_jtag_hub "sldfabric"
Info (11172): Ident: "alt_sld_fab" instantiated altera_connection_identification_hub "ident"
Info (11172): Alt_sld_fab: Done "alt_sld_fab" with 6 modules, 6 files
Info (11171): Finished IP generation for the debug fabric: alt_sld_fab.
Warning (12019): Can't analyze file -- file //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/sld_hub.vhd is missing
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab.v Line: 9
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_ident File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_ident.sv Line: 33
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_presplit File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_presplit.sv Line: 3
Info (12021): Found 2 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd
    Info (12022): Found design unit 1: alt_sld_fab_alt_sld_fab_sldfabric-rtl File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 102
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_sldfabric File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 11
Info (12021): Found 1 design units, including 1 entities, in source file db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv
    Info (12023): Found entity 1: alt_sld_fab_alt_sld_fab_splitter File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_splitter.sv Line: 3
Error (10481): VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(7): design library "altera_sld" does not contain primary unit "sld_hub_pack". Verify that the primary unit exists in the library and has been successfully compiled. File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 7
Error (10800): VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(7): selected name in use clause is not an expanded name File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 7
Error (10481): VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(8): design library "altera_sld" does not contain primary unit "sld_jtag_hub_pack". Verify that the primary unit exists in the library and has been successfully compiled. File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 8
Error (10800): VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(8): selected name in use clause is not an expanded name File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 8
Error (10481): VHDL Use Clause error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(9): design library "altera_sld" does not contain primary unit "jtag_pack". Verify that the primary unit exists in the library and has been successfully compiled. File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 9
Error (10800): VHDL error at alt_sld_fab_alt_sld_fab_sldfabric.vhd(9): selected name in use clause is not an expanded name File: //CORENTINE/VDI/ALUMNO/GSANDAR/Documentos/GitHub/Practica5/db/ip/sld855f42d8/submodules/alt_sld_fab_alt_sld_fab_sldfabric.vhd Line: 9
Error: Quartus Prime Analysis & Synthesis was unsuccessful. 6 errors, 3 warnings
    Error: Peak virtual memory: 724 megabytes
    Error: Processing ended: Sun May 29 16:53:59 2022
    Error: Elapsed time: 00:00:56
    Error: Total CPU time (on all processors): 00:01:04


