// Seed: 1833365183
module module_0 (
    input tri1 id_0,
    input wire id_1,
    input supply0 id_2
);
endmodule
module module_1 (
    output wire id_0,
    input wire id_1,
    output wand id_2,
    output tri id_3,
    input wand id_4,
    input tri0 id_5,
    input supply1 id_6,
    output supply1 id_7,
    output tri0 id_8,
    input wire id_9,
    input wor id_10,
    input supply0 id_11,
    output logic id_12,
    output wand id_13,
    input wand id_14,
    input supply1 id_15,
    input supply0 id_16,
    input wand id_17,
    input logic id_18
);
  wire id_20;
  initial begin : LABEL_0
    id_12 <= id_18;
  end
  module_0 modCall_1 (
      id_15,
      id_1,
      id_6
  );
  assign modCall_1.type_0 = 0;
endmodule
