
module mux_b (
    input wire a,       
    input wire sel,     
    output reg y        
);

always @(*) begin
    if (sel)
        y = b;
    else
        y = a;
end

endmodule
