

================================================================
== Vitis HLS Report for 'word_width_manual_Pipeline_WRITE'
================================================================
* Date:           Sun Jun  9 03:14:23 2024

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        m3
* Solution:       solution1 (Vitis Kernel Flow Target)
* Product family: zynquplus
* Target device:  xczu7ev-ffvc1156-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+----------+------------+
    |  Clock |  Target  | Estimated| Uncertainty|
    +--------+----------+----------+------------+
    |ap_clk  |  10.00 ns|  5.401 ns|     2.70 ns|
    +--------+----------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+--------+--------+---------+
    |  Latency (cycles) |  Latency (absolute) |     Interval    | Pipeline|
    |   min   |   max   |    min   |    max   |   min  |   max  |   Type  |
    +---------+---------+----------+----------+--------+--------+---------+
    |   409602|   409602|  4.096 ms|  4.096 ms|  409602|  409602|       no|
    +---------+---------+----------+----------+--------+--------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |          |  Latency (cycles) | Iteration|  Initiation Interval  |  Trip  |          |
        | Loop Name|   min   |   max   |  Latency |  achieved |   target  |  Count | Pipelined|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+
        |- WRITE   |   409600|   409600|         2|          1|          1|  409600|       yes|
        +----------+---------+---------+----------+-----------+-----------+--------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 2


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 2
* Pipeline : 1
  Pipeline-0 : II = 1, D = 2, States = { 1 2 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.50>
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%t_V = alloca i32 1"   --->   Operation 5 'alloca' 't_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%i_V_1 = alloca i32 1"   --->   Operation 6 'alloca' 'i_V_1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%p_Val2_s = alloca i32 1"   --->   Operation 7 'alloca' 'p_Val2_s' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%x_read3_V_new_0 = alloca i32 1"   --->   Operation 8 'alloca' 'x_read3_V_new_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%specmemcore_ln0 = specmemcore void @_ssdm_op_SpecMemCore, i24 %x_x_V, i64 666, i64 18, i64 18446744073709551615"   --->   Operation 9 'specmemcore' 'specmemcore_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i8 %y, void @empty, i32 0, i32 0, void @empty_0, i32 4294967295, i32 0, void @empty_0, void @empty_0, void @empty_0, i32 0, i32 0, i32 0, i32 0, void @empty_0, void @empty_0"   --->   Operation 10 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%x_sel_rd_V_load_read = read i2 @_ssdm_op_Read.ap_auto.i2, i2 %x_sel_rd_V_load"   --->   Operation 11 'read' 'x_sel_rd_V_load_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%x_read = read i24 @_ssdm_op_Read.ap_auto.i24, i24 %x_read3_V_load"   --->   Operation 12 'read' 'x_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.42ns)   --->   "%store_ln0 = store i24 %x_read, i24 %p_Val2_s"   --->   Operation 13 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 14 [1/1] (0.42ns)   --->   "%store_ln0 = store i19 0, i19 %i_V_1"   --->   Operation 14 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 15 [1/1] (0.42ns)   --->   "%store_ln0 = store i2 %x_sel_rd_V_load_read, i2 %t_V"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 16 [1/1] (0.42ns)   --->   "%br_ln0 = br void"   --->   Operation 16 'br' 'br_ln0' <Predicate = true> <Delay = 0.42>
ST_1 : Operation 17 [1/1] (0.00ns)   --->   "%x_read3_V_flag_0 = phi i1 0, void %newFuncRoot, i1 %or_ln1064_2, void %.split5_ifconv"   --->   Operation 17 'phi' 'x_read3_V_flag_0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%i_V = load i19 %i_V_1" [../src/word_width_manual.cpp:27]   --->   Operation 18 'load' 'i_V' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (1.08ns)   --->   "%icmp_ln25 = icmp_eq  i19 %i_V, i19 409600" [../src/word_width_manual.cpp:25]   --->   Operation 19 'icmp' 'icmp_ln25' <Predicate = true> <Delay = 1.08> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%empty = speclooptripcount i32 @_ssdm_op_SpecLoopTripCount, i64 409600, i64 409600, i64 409600"   --->   Operation 20 'speclooptripcount' 'empty' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.88ns)   --->   "%i = add i19 %i_V, i19 1" [../src/word_width_manual.cpp:27]   --->   Operation 21 'add' 'i' <Predicate = true> <Delay = 0.88> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.00ns)   --->   "%br_ln25 = br i1 %icmp_ln25, void %.split5_ifconv, void %.loopexit.loopexit96.exitStub" [../src/word_width_manual.cpp:25]   --->   Operation 22 'br' 'br_ln25' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 23 [1/1] (0.00ns)   --->   "%zext_ln25 = zext i19 %i_V" [../src/word_width_manual.cpp:25]   --->   Operation 23 'zext' 'zext_ln25' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 24 [1/1] (0.00ns)   --->   "%x_x_V_addr = getelementptr i24 %x_x_V, i64 0, i64 %zext_ln25" [../src/ww_read_mem.hpp:15]   --->   Operation 24 'getelementptr' 'x_x_V_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 25 [2/2] (1.23ns)   --->   "%x_x_V_load = load i19 %x_x_V_addr" [../src/ww_read_mem.hpp:15]   --->   Operation 25 'load' 'x_x_V_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 409600> <RAM>
ST_1 : Operation 26 [1/1] (0.42ns)   --->   "%store_ln27 = store i19 %i, i19 %i_V_1" [../src/word_width_manual.cpp:27]   --->   Operation 26 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_1 : Operation 64 [1/1] (0.00ns)   --->   "%t_V_load_1 = load i2 %t_V"   --->   Operation 64 'load' 't_V_load_1' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 65 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_load = load i24 %x_read3_V_new_0"   --->   Operation 65 'load' 'x_read3_V_new_0_load' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 66 [1/1] (0.00ns)   --->   "%write_ln1064 = write void @_ssdm_op_Write.ap_auto.i1P0A, i1 %x_read3_V_flag_0_out, i1 %x_read3_V_flag_0"   --->   Operation 66 'write' 'write_ln1064' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 67 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i24P0A, i24 %x_read3_V_new_0_out, i24 %x_read3_V_new_0_load"   --->   Operation 67 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 68 [1/1] (0.00ns)   --->   "%write_ln0 = write void @_ssdm_op_Write.ap_auto.i2P0A, i2 %t_V_out, i2 %t_V_load_1"   --->   Operation 68 'write' 'write_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>
ST_1 : Operation 69 [1/1] (0.00ns)   --->   "%ret_ln0 = ret"   --->   Operation 69 'ret' 'ret_ln0' <Predicate = (icmp_ln25)> <Delay = 0.00>

State 2 <SV = 1> <Delay = 5.40>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "%t_V_load = load i2 %t_V"   --->   Operation 27 'load' 't_V_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 28 [1/1] (0.00ns)   --->   "%p_Val2_load = load i24 %p_Val2_s"   --->   Operation 28 'load' 'p_Val2_load' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%x_read3_V_new_0_load_1 = load i24 %x_read3_V_new_0"   --->   Operation 29 'load' 'x_read3_V_new_0_load_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (0.00ns)   --->   "%specpipeline_ln321 = specpipeline void @_ssdm_op_SpecPipeline, i32 1, i32 0, i32 0, i32 0, void @empty_0"   --->   Operation 30 'specpipeline' 'specpipeline_ln321' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 31 [1/1] (0.00ns)   --->   "%specloopname_ln321 = specloopname void @_ssdm_op_SpecLoopName, void @empty_8"   --->   Operation 31 'specloopname' 'specloopname_ln321' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 32 [1/1] (0.54ns)   --->   "%add_ln885 = add i2 %t_V_load, i2 1"   --->   Operation 32 'add' 'add_ln885' <Predicate = (!icmp_ln25)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 33 [1/1] (0.44ns)   --->   "%icmp_ln1064 = icmp_eq  i2 %t_V_load, i2 0"   --->   Operation 33 'icmp' 'icmp_ln1064' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 34 [1/2] (1.23ns)   --->   "%x_x_V_load = load i19 %x_x_V_addr" [../src/ww_read_mem.hpp:15]   --->   Operation 34 'load' 'x_x_V_load' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM_1P_BRAM">   --->   Core 90 'RAM_1P_BRAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 1> <Width = 24> <Depth = 409600> <RAM>
ST_2 : Operation 35 [1/1] (0.32ns)   --->   "%p_Val2_1 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %p_Val2_load"   --->   Operation 35 'select' 'p_Val2_1' <Predicate = (!icmp_ln25)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 36 [1/1] (0.44ns)   --->   "%icmp_ln1064_1 = icmp_eq  i2 %add_ln885, i2 3"   --->   Operation 36 'icmp' 'icmp_ln1064_1' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 37 [1/1] (0.17ns)   --->   "%t_V_1 = select i1 %icmp_ln1064_1, i2 0, i2 %add_ln885" [../src/ww_read_mem.hpp:17]   --->   Operation 37 'select' 't_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 38 [1/1] (0.00ns)   --->   "%tmp_V = trunc i24 %p_Val2_1"   --->   Operation 38 'trunc' 'tmp_V' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 39 [1/1] (0.54ns)   --->   "%add_ln885_1 = add i2 %t_V_1, i2 1"   --->   Operation 39 'add' 'add_ln885_1' <Predicate = (!icmp_ln25)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 40 [1/1] (0.44ns)   --->   "%icmp_ln1064_2 = icmp_eq  i2 %t_V_1, i2 0"   --->   Operation 40 'icmp' 'icmp_ln1064_2' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 41 [1/1] (0.32ns)   --->   "%p_Val2_2 = select i1 %icmp_ln1064_2, i24 %x_x_V_load, i24 %p_Val2_1"   --->   Operation 41 'select' 'p_Val2_2' <Predicate = (!icmp_ln25)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 42 [1/1] (0.44ns)   --->   "%icmp_ln1064_3 = icmp_eq  i2 %add_ln885_1, i2 3"   --->   Operation 42 'icmp' 'icmp_ln1064_3' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 43 [1/1] (0.17ns)   --->   "%t_V_2 = select i1 %icmp_ln1064_3, i2 0, i2 %add_ln885_1" [../src/ww_read_mem.hpp:17]   --->   Operation 43 'select' 't_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 44 [1/1] (0.00ns)   --->   "%tmp_V_1 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_2, i32 8, i32 15"   --->   Operation 44 'partselect' 'tmp_V_1' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 45 [1/1] (0.54ns)   --->   "%add_ln885_2 = add i2 %t_V_2, i2 1"   --->   Operation 45 'add' 'add_ln885_2' <Predicate = (!icmp_ln25)> <Delay = 0.54> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.54> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 46 [1/1] (0.44ns)   --->   "%icmp_ln1064_4 = icmp_eq  i2 %t_V_2, i2 0"   --->   Operation 46 'icmp' 'icmp_ln1064_4' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 47 [1/1] (0.28ns)   --->   "%or_ln1064 = or i1 %icmp_ln1064_2, i1 %icmp_ln1064_4"   --->   Operation 47 'or' 'or_ln1064' <Predicate = (!icmp_ln25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 48 [1/1] (0.00ns) (grouped into LUT with out node or_ln1064_2)   --->   "%or_ln1064_1 = or i1 %or_ln1064, i1 %icmp_ln1064"   --->   Operation 48 'or' 'or_ln1064_1' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 49 [1/1] (0.28ns) (out node of the LUT)   --->   "%or_ln1064_2 = or i1 %x_read3_V_flag_0, i1 %or_ln1064_1"   --->   Operation 49 'or' 'or_ln1064_2' <Predicate = (!icmp_ln25)> <Delay = 0.28> <CoreInst = "LogicGate">   --->   Core 74 'LogicGate' <Latency = 0> <II = 1> <Delay = 0.28> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 50 [1/1] (0.00ns) (grouped into LUT with out node select_ln1064_1)   --->   "%select_ln1064 = select i1 %icmp_ln1064, i24 %x_x_V_load, i24 %x_read3_V_new_0_load_1"   --->   Operation 50 'select' 'select_ln1064' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 51 [1/1] (0.32ns) (out node of the LUT)   --->   "%select_ln1064_1 = select i1 %or_ln1064, i24 %x_x_V_load, i24 %select_ln1064"   --->   Operation 51 'select' 'select_ln1064_1' <Predicate = (!icmp_ln25)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 52 [1/1] (0.32ns)   --->   "%p_Val2_3 = select i1 %icmp_ln1064_4, i24 %x_x_V_load, i24 %p_Val2_2"   --->   Operation 52 'select' 'p_Val2_3' <Predicate = (!icmp_ln25)> <Delay = 0.32> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 53 [1/1] (0.44ns)   --->   "%icmp_ln1064_5 = icmp_eq  i2 %add_ln885_2, i2 3"   --->   Operation 53 'icmp' 'icmp_ln1064_5' <Predicate = (!icmp_ln25)> <Delay = 0.44> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.44> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 54 [1/1] (0.17ns)   --->   "%select_ln17 = select i1 %icmp_ln1064_5, i2 0, i2 %add_ln885_2" [../src/ww_read_mem.hpp:17]   --->   Operation 54 'select' 'select_ln17' <Predicate = (!icmp_ln25)> <Delay = 0.17> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.17> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_2 : Operation 55 [1/1] (0.00ns)   --->   "%tmp_V_2 = partselect i8 @_ssdm_op_PartSelect.i8.i24.i32.i32, i24 %p_Val2_3, i32 16, i32 23"   --->   Operation 55 'partselect' 'tmp_V_2' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 56 [1/1] (0.00ns) (grouped into TernaryAdder)   --->   "%add_ln70 = add i8 %tmp_V, i8 %tmp_V_2"   --->   Operation 56 'add' 'add_ln70' <Predicate = (!icmp_ln25)> <Delay = 0.00> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 57 [1/1] (1.05ns) (root node of TernaryAdder)   --->   "%add_ln70_1 = add i8 %add_ln70, i8 %tmp_V_1"   --->   Operation 57 'add' 'add_ln70_1' <Predicate = (!icmp_ln25)> <Delay = 1.05> <CoreInst = "TAddSub">   --->   Core 10 'TAddSub' <Latency = 0> <II = 1> <Delay = 0.52> <IPBlock> <Opcode : 'add' 'sub'> <InPorts = 3> <OutPorts = 1> <Sync> <CReg>
ST_2 : Operation 58 [1/1] (0.00ns)   --->   "%y_addr = getelementptr i8 %y, i64 0, i64 %zext_ln25" [../src/word_width_manual.cpp:27]   --->   Operation 58 'getelementptr' 'y_addr' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 59 [1/1] (1.23ns)   --->   "%store_ln27 = store i8 %add_ln70_1, i19 %y_addr" [../src/word_width_manual.cpp:27]   --->   Operation 59 'store' 'store_ln27' <Predicate = (!icmp_ln25)> <Delay = 1.23> <CoreInst = "RAM">   --->   Core 83 'RAM' <Latency = 1> <II = 1> <Delay = 1.23> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 8> <Depth = 409600> <RAM>
ST_2 : Operation 60 [1/1] (0.00ns)   --->   "%store_ln1064 = store i24 %select_ln1064_1, i24 %x_read3_V_new_0"   --->   Operation 60 'store' 'store_ln1064' <Predicate = (!icmp_ln25)> <Delay = 0.00>
ST_2 : Operation 61 [1/1] (0.42ns)   --->   "%store_ln1064 = store i24 %p_Val2_3, i24 %p_Val2_s"   --->   Operation 61 'store' 'store_ln1064' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_2 : Operation 62 [1/1] (0.42ns)   --->   "%store_ln17 = store i2 %select_ln17, i2 %t_V" [../src/ww_read_mem.hpp:17]   --->   Operation 62 'store' 'store_ln17' <Predicate = (!icmp_ln25)> <Delay = 0.42>
ST_2 : Operation 63 [1/1] (0.00ns)   --->   "%br_ln0 = br void"   --->   Operation 63 'br' 'br_ln0' <Predicate = (!icmp_ln25)> <Delay = 0.00>


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ x_read3_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ x_sel_rd_V_load]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ y]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=1; pingpong=0; private_global=0; MemPort=[03]; IO mode=bram:ce=0
Port [ x_read3_V_flag_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_read3_V_new_0_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ t_V_out]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=1; type=0; pingpong=0; private_global=0; IO mode=ap_vld:ce=0
Port [ x_x_V]:  wired=1; compound=1; hidden=0; nouse=0; global=1; static=1; extern=0; dir=0; type=1; pingpong=0; private_global=0; MemPort=[1]; IO mode=ap_memory:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
t_V                    (alloca           ) [ 011]
i_V_1                  (alloca           ) [ 010]
p_Val2_s               (alloca           ) [ 011]
x_read3_V_new_0        (alloca           ) [ 011]
specmemcore_ln0        (specmemcore      ) [ 000]
specinterface_ln0      (specinterface    ) [ 000]
x_sel_rd_V_load_read   (read             ) [ 000]
x_read                 (read             ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
store_ln0              (store            ) [ 000]
br_ln0                 (br               ) [ 000]
x_read3_V_flag_0       (phi              ) [ 011]
i_V                    (load             ) [ 000]
icmp_ln25              (icmp             ) [ 011]
empty                  (speclooptripcount) [ 000]
i                      (add              ) [ 000]
br_ln25                (br               ) [ 000]
zext_ln25              (zext             ) [ 011]
x_x_V_addr             (getelementptr    ) [ 011]
store_ln27             (store            ) [ 000]
t_V_load               (load             ) [ 000]
p_Val2_load            (load             ) [ 000]
x_read3_V_new_0_load_1 (load             ) [ 000]
specpipeline_ln321     (specpipeline     ) [ 000]
specloopname_ln321     (specloopname     ) [ 000]
add_ln885              (add              ) [ 000]
icmp_ln1064            (icmp             ) [ 000]
x_x_V_load             (load             ) [ 000]
p_Val2_1               (select           ) [ 000]
icmp_ln1064_1          (icmp             ) [ 000]
t_V_1                  (select           ) [ 000]
tmp_V                  (trunc            ) [ 000]
add_ln885_1            (add              ) [ 000]
icmp_ln1064_2          (icmp             ) [ 000]
p_Val2_2               (select           ) [ 000]
icmp_ln1064_3          (icmp             ) [ 000]
t_V_2                  (select           ) [ 000]
tmp_V_1                (partselect       ) [ 000]
add_ln885_2            (add              ) [ 000]
icmp_ln1064_4          (icmp             ) [ 000]
or_ln1064              (or               ) [ 000]
or_ln1064_1            (or               ) [ 000]
or_ln1064_2            (or               ) [ 011]
select_ln1064          (select           ) [ 000]
select_ln1064_1        (select           ) [ 000]
p_Val2_3               (select           ) [ 000]
icmp_ln1064_5          (icmp             ) [ 000]
select_ln17            (select           ) [ 000]
tmp_V_2                (partselect       ) [ 000]
add_ln70               (add              ) [ 000]
add_ln70_1             (add              ) [ 000]
y_addr                 (getelementptr    ) [ 000]
store_ln27             (store            ) [ 000]
store_ln1064           (store            ) [ 000]
store_ln1064           (store            ) [ 000]
store_ln17             (store            ) [ 000]
br_ln0                 (br               ) [ 011]
t_V_load_1             (load             ) [ 000]
x_read3_V_new_0_load   (load             ) [ 000]
write_ln1064           (write            ) [ 000]
write_ln0              (write            ) [ 000]
write_ln0              (write            ) [ 000]
ret_ln0                (ret              ) [ 000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="x_read3_V_load">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_load"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="x_sel_rd_V_load">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_sel_rd_V_load"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="y">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="y"/><MemPortTyVec>0 3 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="x_read3_V_flag_0_out">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_flag_0_out"/></StgValue>
</bind>
</comp>

<comp id="8" class="1000" name="x_read3_V_new_0_out">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_read3_V_new_0_out"/></StgValue>
</bind>
</comp>

<comp id="10" class="1000" name="t_V_out">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="t_V_out"/></StgValue>
</bind>
</comp>

<comp id="12" class="1000" name="x_x_V">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="x_x_V"/><MemPortTyVec>1 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecMemCore"/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecInterface"/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty"/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_0"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i2"/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i24"/></StgValue>
</bind>
</comp>

<comp id="38" class="1001" name="const_38">
<pin_list>
<pin id="39" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="40" class="1001" name="const_40">
<pin_list>
<pin id="41" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="42" class="1001" name="const_42">
<pin_list>
<pin id="43" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="44" class="1001" name="const_44">
<pin_list>
<pin id="45" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="46" class="1001" name="const_46">
<pin_list>
<pin id="47" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="48" class="1001" name="const_48">
<pin_list>
<pin id="49" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="50" class="1001" name="const_50">
<pin_list>
<pin id="51" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="52" class="1001" name="const_52">
<pin_list>
<pin id="53" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecPipeline"/></StgValue>
</bind>
</comp>

<comp id="54" class="1001" name="const_54">
<pin_list>
<pin id="55" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopName"/></StgValue>
</bind>
</comp>

<comp id="56" class="1001" name="const_56">
<pin_list>
<pin id="57" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="empty_8"/></StgValue>
</bind>
</comp>

<comp id="58" class="1001" name="const_58">
<pin_list>
<pin id="59" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="60" class="1001" name="const_60">
<pin_list>
<pin id="61" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="62" class="1001" name="const_62">
<pin_list>
<pin id="63" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="64" class="1001" name="const_64">
<pin_list>
<pin id="65" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_PartSelect.i8.i24.i32.i32"/></StgValue>
</bind>
</comp>

<comp id="66" class="1001" name="const_66">
<pin_list>
<pin id="67" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="68" class="1001" name="const_68">
<pin_list>
<pin id="69" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="70" class="1001" name="const_70">
<pin_list>
<pin id="71" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="72" class="1001" name="const_72">
<pin_list>
<pin id="73" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="74" class="1001" name="const_74">
<pin_list>
<pin id="75" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i1P0A"/></StgValue>
</bind>
</comp>

<comp id="76" class="1001" name="const_76">
<pin_list>
<pin id="77" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i24P0A"/></StgValue>
</bind>
</comp>

<comp id="78" class="1001" name="const_78">
<pin_list>
<pin id="79" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Write.ap_auto.i2P0A"/></StgValue>
</bind>
</comp>

<comp id="80" class="1004" name="t_V_fu_80">
<pin_list>
<pin id="81" dir="0" index="0" bw="1" slack="0"/>
<pin id="82" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="t_V/1 "/>
</bind>
</comp>

<comp id="84" class="1004" name="i_V_1_fu_84">
<pin_list>
<pin id="85" dir="0" index="0" bw="1" slack="0"/>
<pin id="86" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="i_V_1/1 "/>
</bind>
</comp>

<comp id="88" class="1004" name="p_Val2_s_fu_88">
<pin_list>
<pin id="89" dir="0" index="0" bw="1" slack="0"/>
<pin id="90" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="p_Val2_s/1 "/>
</bind>
</comp>

<comp id="92" class="1004" name="x_read3_V_new_0_fu_92">
<pin_list>
<pin id="93" dir="0" index="0" bw="1" slack="0"/>
<pin id="94" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="alloca(26) " fcode="alloca"/>
<opset="x_read3_V_new_0/1 "/>
</bind>
</comp>

<comp id="96" class="1004" name="x_sel_rd_V_load_read_read_fu_96">
<pin_list>
<pin id="97" dir="0" index="0" bw="2" slack="0"/>
<pin id="98" dir="0" index="1" bw="2" slack="0"/>
<pin id="99" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_sel_rd_V_load_read/1 "/>
</bind>
</comp>

<comp id="102" class="1004" name="x_read_read_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="24" slack="0"/>
<pin id="104" dir="0" index="1" bw="24" slack="0"/>
<pin id="105" dir="1" index="2" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="x_read/1 "/>
</bind>
</comp>

<comp id="108" class="1004" name="write_ln1064_write_fu_108">
<pin_list>
<pin id="109" dir="0" index="0" bw="0" slack="0"/>
<pin id="110" dir="0" index="1" bw="1" slack="0"/>
<pin id="111" dir="0" index="2" bw="1" slack="0"/>
<pin id="112" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln1064/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="write_ln0_write_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="0" slack="0"/>
<pin id="117" dir="0" index="1" bw="24" slack="0"/>
<pin id="118" dir="0" index="2" bw="24" slack="0"/>
<pin id="119" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="122" class="1004" name="write_ln0_write_fu_122">
<pin_list>
<pin id="123" dir="0" index="0" bw="0" slack="0"/>
<pin id="124" dir="0" index="1" bw="2" slack="0"/>
<pin id="125" dir="0" index="2" bw="2" slack="0"/>
<pin id="126" dir="1" index="3" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="write(1151) " fcode="write"/>
<opset="write_ln0/1 "/>
</bind>
</comp>

<comp id="129" class="1004" name="x_x_V_addr_gep_fu_129">
<pin_list>
<pin id="130" dir="0" index="0" bw="24" slack="0"/>
<pin id="131" dir="0" index="1" bw="1" slack="0"/>
<pin id="132" dir="0" index="2" bw="19" slack="0"/>
<pin id="133" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="x_x_V_addr/1 "/>
</bind>
</comp>

<comp id="136" class="1004" name="grp_access_fu_136">
<pin_list>
<pin id="137" dir="0" index="0" bw="19" slack="0"/>
<pin id="138" dir="0" index="1" bw="24" slack="2147483647"/>
<pin id="139" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="140" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_x_V_load/1 "/>
</bind>
</comp>

<comp id="142" class="1004" name="y_addr_gep_fu_142">
<pin_list>
<pin id="143" dir="0" index="0" bw="8" slack="0"/>
<pin id="144" dir="0" index="1" bw="1" slack="0"/>
<pin id="145" dir="0" index="2" bw="19" slack="1"/>
<pin id="146" dir="1" index="3" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="y_addr/2 "/>
</bind>
</comp>

<comp id="149" class="1004" name="store_ln27_access_fu_149">
<pin_list>
<pin id="150" dir="0" index="0" bw="19" slack="0"/>
<pin id="151" dir="0" index="1" bw="8" slack="0"/>
<pin id="152" dir="0" index="2" bw="0" slack="2147483647"/>
<pin id="153" dir="1" index="3" bw="8" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/2 "/>
</bind>
</comp>

<comp id="155" class="1005" name="x_read3_V_flag_0_reg_155">
<pin_list>
<pin id="156" dir="0" index="0" bw="1" slack="1"/>
<pin id="157" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="x_read3_V_flag_0 (phireg) "/>
</bind>
</comp>

<comp id="158" class="1004" name="x_read3_V_flag_0_phi_fu_158">
<pin_list>
<pin id="159" dir="0" index="0" bw="1" slack="0"/>
<pin id="160" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="161" dir="0" index="2" bw="1" slack="1"/>
<pin id="162" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="163" dir="1" index="4" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="x_read3_V_flag_0/1 "/>
</bind>
</comp>

<comp id="167" class="1004" name="store_ln0_store_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="24" slack="0"/>
<pin id="169" dir="0" index="1" bw="24" slack="0"/>
<pin id="170" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="172" class="1004" name="store_ln0_store_fu_172">
<pin_list>
<pin id="173" dir="0" index="0" bw="1" slack="0"/>
<pin id="174" dir="0" index="1" bw="19" slack="0"/>
<pin id="175" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="177" class="1004" name="store_ln0_store_fu_177">
<pin_list>
<pin id="178" dir="0" index="0" bw="2" slack="0"/>
<pin id="179" dir="0" index="1" bw="2" slack="0"/>
<pin id="180" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln0/1 "/>
</bind>
</comp>

<comp id="182" class="1004" name="i_V_load_fu_182">
<pin_list>
<pin id="183" dir="0" index="0" bw="19" slack="0"/>
<pin id="184" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="i_V/1 "/>
</bind>
</comp>

<comp id="185" class="1004" name="icmp_ln25_fu_185">
<pin_list>
<pin id="186" dir="0" index="0" bw="19" slack="0"/>
<pin id="187" dir="0" index="1" bw="18" slack="0"/>
<pin id="188" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln25/1 "/>
</bind>
</comp>

<comp id="191" class="1004" name="i_fu_191">
<pin_list>
<pin id="192" dir="0" index="0" bw="19" slack="0"/>
<pin id="193" dir="0" index="1" bw="1" slack="0"/>
<pin id="194" dir="1" index="2" bw="19" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/1 "/>
</bind>
</comp>

<comp id="197" class="1004" name="zext_ln25_fu_197">
<pin_list>
<pin id="198" dir="0" index="0" bw="19" slack="0"/>
<pin id="199" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="zext_ln25/1 "/>
</bind>
</comp>

<comp id="202" class="1004" name="store_ln27_store_fu_202">
<pin_list>
<pin id="203" dir="0" index="0" bw="19" slack="0"/>
<pin id="204" dir="0" index="1" bw="19" slack="0"/>
<pin id="205" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln27/1 "/>
</bind>
</comp>

<comp id="207" class="1004" name="t_V_load_load_fu_207">
<pin_list>
<pin id="208" dir="0" index="0" bw="2" slack="1"/>
<pin id="209" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load/2 "/>
</bind>
</comp>

<comp id="210" class="1004" name="p_Val2_load_load_fu_210">
<pin_list>
<pin id="211" dir="0" index="0" bw="24" slack="1"/>
<pin id="212" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="p_Val2_load/2 "/>
</bind>
</comp>

<comp id="213" class="1004" name="x_read3_V_new_0_load_1_load_fu_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="24" slack="1"/>
<pin id="215" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_new_0_load_1/2 "/>
</bind>
</comp>

<comp id="216" class="1004" name="add_ln885_fu_216">
<pin_list>
<pin id="217" dir="0" index="0" bw="2" slack="0"/>
<pin id="218" dir="0" index="1" bw="1" slack="0"/>
<pin id="219" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885/2 "/>
</bind>
</comp>

<comp id="222" class="1004" name="icmp_ln1064_fu_222">
<pin_list>
<pin id="223" dir="0" index="0" bw="2" slack="0"/>
<pin id="224" dir="0" index="1" bw="1" slack="0"/>
<pin id="225" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064/2 "/>
</bind>
</comp>

<comp id="228" class="1004" name="p_Val2_1_fu_228">
<pin_list>
<pin id="229" dir="0" index="0" bw="1" slack="0"/>
<pin id="230" dir="0" index="1" bw="24" slack="0"/>
<pin id="231" dir="0" index="2" bw="24" slack="0"/>
<pin id="232" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_1/2 "/>
</bind>
</comp>

<comp id="236" class="1004" name="icmp_ln1064_1_fu_236">
<pin_list>
<pin id="237" dir="0" index="0" bw="2" slack="0"/>
<pin id="238" dir="0" index="1" bw="1" slack="0"/>
<pin id="239" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_1/2 "/>
</bind>
</comp>

<comp id="242" class="1004" name="t_V_1_fu_242">
<pin_list>
<pin id="243" dir="0" index="0" bw="1" slack="0"/>
<pin id="244" dir="0" index="1" bw="1" slack="0"/>
<pin id="245" dir="0" index="2" bw="2" slack="0"/>
<pin id="246" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_1/2 "/>
</bind>
</comp>

<comp id="250" class="1004" name="tmp_V_fu_250">
<pin_list>
<pin id="251" dir="0" index="0" bw="24" slack="0"/>
<pin id="252" dir="1" index="1" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="trunc(33) " fcode="trunc"/>
<opset="tmp_V/2 "/>
</bind>
</comp>

<comp id="254" class="1004" name="add_ln885_1_fu_254">
<pin_list>
<pin id="255" dir="0" index="0" bw="2" slack="0"/>
<pin id="256" dir="0" index="1" bw="1" slack="0"/>
<pin id="257" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_1/2 "/>
</bind>
</comp>

<comp id="260" class="1004" name="icmp_ln1064_2_fu_260">
<pin_list>
<pin id="261" dir="0" index="0" bw="2" slack="0"/>
<pin id="262" dir="0" index="1" bw="1" slack="0"/>
<pin id="263" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_2/2 "/>
</bind>
</comp>

<comp id="266" class="1004" name="p_Val2_2_fu_266">
<pin_list>
<pin id="267" dir="0" index="0" bw="1" slack="0"/>
<pin id="268" dir="0" index="1" bw="24" slack="0"/>
<pin id="269" dir="0" index="2" bw="24" slack="0"/>
<pin id="270" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_2/2 "/>
</bind>
</comp>

<comp id="274" class="1004" name="icmp_ln1064_3_fu_274">
<pin_list>
<pin id="275" dir="0" index="0" bw="2" slack="0"/>
<pin id="276" dir="0" index="1" bw="1" slack="0"/>
<pin id="277" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_3/2 "/>
</bind>
</comp>

<comp id="280" class="1004" name="t_V_2_fu_280">
<pin_list>
<pin id="281" dir="0" index="0" bw="1" slack="0"/>
<pin id="282" dir="0" index="1" bw="1" slack="0"/>
<pin id="283" dir="0" index="2" bw="2" slack="0"/>
<pin id="284" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="t_V_2/2 "/>
</bind>
</comp>

<comp id="288" class="1004" name="tmp_V_1_fu_288">
<pin_list>
<pin id="289" dir="0" index="0" bw="8" slack="0"/>
<pin id="290" dir="0" index="1" bw="24" slack="0"/>
<pin id="291" dir="0" index="2" bw="5" slack="0"/>
<pin id="292" dir="0" index="3" bw="5" slack="0"/>
<pin id="293" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_1/2 "/>
</bind>
</comp>

<comp id="298" class="1004" name="add_ln885_2_fu_298">
<pin_list>
<pin id="299" dir="0" index="0" bw="2" slack="0"/>
<pin id="300" dir="0" index="1" bw="1" slack="0"/>
<pin id="301" dir="1" index="2" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln885_2/2 "/>
</bind>
</comp>

<comp id="304" class="1004" name="icmp_ln1064_4_fu_304">
<pin_list>
<pin id="305" dir="0" index="0" bw="2" slack="0"/>
<pin id="306" dir="0" index="1" bw="1" slack="0"/>
<pin id="307" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_4/2 "/>
</bind>
</comp>

<comp id="310" class="1004" name="or_ln1064_fu_310">
<pin_list>
<pin id="311" dir="0" index="0" bw="1" slack="0"/>
<pin id="312" dir="0" index="1" bw="1" slack="0"/>
<pin id="313" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064/2 "/>
</bind>
</comp>

<comp id="316" class="1004" name="or_ln1064_1_fu_316">
<pin_list>
<pin id="317" dir="0" index="0" bw="1" slack="0"/>
<pin id="318" dir="0" index="1" bw="1" slack="0"/>
<pin id="319" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064_1/2 "/>
</bind>
</comp>

<comp id="322" class="1004" name="or_ln1064_2_fu_322">
<pin_list>
<pin id="323" dir="0" index="0" bw="1" slack="1"/>
<pin id="324" dir="0" index="1" bw="1" slack="0"/>
<pin id="325" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="or_ln1064_2/2 "/>
</bind>
</comp>

<comp id="328" class="1004" name="select_ln1064_fu_328">
<pin_list>
<pin id="329" dir="0" index="0" bw="1" slack="0"/>
<pin id="330" dir="0" index="1" bw="24" slack="0"/>
<pin id="331" dir="0" index="2" bw="24" slack="0"/>
<pin id="332" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064/2 "/>
</bind>
</comp>

<comp id="336" class="1004" name="select_ln1064_1_fu_336">
<pin_list>
<pin id="337" dir="0" index="0" bw="1" slack="0"/>
<pin id="338" dir="0" index="1" bw="24" slack="0"/>
<pin id="339" dir="0" index="2" bw="24" slack="0"/>
<pin id="340" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln1064_1/2 "/>
</bind>
</comp>

<comp id="344" class="1004" name="p_Val2_3_fu_344">
<pin_list>
<pin id="345" dir="0" index="0" bw="1" slack="0"/>
<pin id="346" dir="0" index="1" bw="24" slack="0"/>
<pin id="347" dir="0" index="2" bw="24" slack="0"/>
<pin id="348" dir="1" index="3" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="p_Val2_3/2 "/>
</bind>
</comp>

<comp id="352" class="1004" name="icmp_ln1064_5_fu_352">
<pin_list>
<pin id="353" dir="0" index="0" bw="2" slack="0"/>
<pin id="354" dir="0" index="1" bw="1" slack="0"/>
<pin id="355" dir="1" index="2" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="icmp_ln1064_5/2 "/>
</bind>
</comp>

<comp id="358" class="1004" name="select_ln17_fu_358">
<pin_list>
<pin id="359" dir="0" index="0" bw="1" slack="0"/>
<pin id="360" dir="0" index="1" bw="1" slack="0"/>
<pin id="361" dir="0" index="2" bw="2" slack="0"/>
<pin id="362" dir="1" index="3" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="select(49) " fcode="select"/>
<opset="select_ln17/2 "/>
</bind>
</comp>

<comp id="366" class="1004" name="tmp_V_2_fu_366">
<pin_list>
<pin id="367" dir="0" index="0" bw="8" slack="0"/>
<pin id="368" dir="0" index="1" bw="24" slack="0"/>
<pin id="369" dir="0" index="2" bw="6" slack="0"/>
<pin id="370" dir="0" index="3" bw="6" slack="0"/>
<pin id="371" dir="1" index="4" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="partselect(1002) " fcode="partselect"/>
<opset="tmp_V_2/2 "/>
</bind>
</comp>

<comp id="376" class="1004" name="add_ln70_fu_376">
<pin_list>
<pin id="377" dir="0" index="0" bw="8" slack="0"/>
<pin id="378" dir="0" index="1" bw="8" slack="0"/>
<pin id="379" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70/2 "/>
</bind>
</comp>

<comp id="382" class="1004" name="add_ln70_1_fu_382">
<pin_list>
<pin id="383" dir="0" index="0" bw="8" slack="0"/>
<pin id="384" dir="0" index="1" bw="8" slack="0"/>
<pin id="385" dir="1" index="2" bw="8" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="add_ln70_1/2 "/>
</bind>
</comp>

<comp id="389" class="1004" name="store_ln1064_store_fu_389">
<pin_list>
<pin id="390" dir="0" index="0" bw="24" slack="0"/>
<pin id="391" dir="0" index="1" bw="24" slack="1"/>
<pin id="392" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1064/2 "/>
</bind>
</comp>

<comp id="394" class="1004" name="store_ln1064_store_fu_394">
<pin_list>
<pin id="395" dir="0" index="0" bw="24" slack="0"/>
<pin id="396" dir="0" index="1" bw="24" slack="1"/>
<pin id="397" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln1064/2 "/>
</bind>
</comp>

<comp id="399" class="1004" name="store_ln17_store_fu_399">
<pin_list>
<pin id="400" dir="0" index="0" bw="2" slack="0"/>
<pin id="401" dir="0" index="1" bw="2" slack="1"/>
<pin id="402" dir="1" index="2" bw="0" slack="2147483647"/>
</pin_list>
<bind>
<opcode="store(28) " fcode="store"/>
<opset="store_ln17/2 "/>
</bind>
</comp>

<comp id="404" class="1004" name="t_V_load_1_load_fu_404">
<pin_list>
<pin id="405" dir="0" index="0" bw="2" slack="0"/>
<pin id="406" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="t_V_load_1/1 "/>
</bind>
</comp>

<comp id="408" class="1004" name="x_read3_V_new_0_load_load_fu_408">
<pin_list>
<pin id="409" dir="0" index="0" bw="24" slack="0"/>
<pin id="410" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opcode="load(27) " fcode="load"/>
<opset="x_read3_V_new_0_load/1 "/>
</bind>
</comp>

<comp id="412" class="1005" name="t_V_reg_412">
<pin_list>
<pin id="413" dir="0" index="0" bw="2" slack="0"/>
<pin id="414" dir="1" index="1" bw="2" slack="0"/>
</pin_list>
<bind>
<opset="t_V "/>
</bind>
</comp>

<comp id="420" class="1005" name="i_V_1_reg_420">
<pin_list>
<pin id="421" dir="0" index="0" bw="19" slack="0"/>
<pin id="422" dir="1" index="1" bw="19" slack="0"/>
</pin_list>
<bind>
<opset="i_V_1 "/>
</bind>
</comp>

<comp id="427" class="1005" name="p_Val2_s_reg_427">
<pin_list>
<pin id="428" dir="0" index="0" bw="24" slack="0"/>
<pin id="429" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="p_Val2_s "/>
</bind>
</comp>

<comp id="434" class="1005" name="x_read3_V_new_0_reg_434">
<pin_list>
<pin id="435" dir="0" index="0" bw="24" slack="0"/>
<pin id="436" dir="1" index="1" bw="24" slack="0"/>
</pin_list>
<bind>
<opset="x_read3_V_new_0 "/>
</bind>
</comp>

<comp id="441" class="1005" name="icmp_ln25_reg_441">
<pin_list>
<pin id="442" dir="0" index="0" bw="1" slack="1"/>
<pin id="443" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="icmp_ln25 "/>
</bind>
</comp>

<comp id="445" class="1005" name="zext_ln25_reg_445">
<pin_list>
<pin id="446" dir="0" index="0" bw="64" slack="1"/>
<pin id="447" dir="1" index="1" bw="64" slack="1"/>
</pin_list>
<bind>
<opset="zext_ln25 "/>
</bind>
</comp>

<comp id="450" class="1005" name="x_x_V_addr_reg_450">
<pin_list>
<pin id="451" dir="0" index="0" bw="19" slack="1"/>
<pin id="452" dir="1" index="1" bw="19" slack="1"/>
</pin_list>
<bind>
<opset="x_x_V_addr "/>
</bind>
</comp>

<comp id="455" class="1005" name="or_ln1064_2_reg_455">
<pin_list>
<pin id="456" dir="0" index="0" bw="1" slack="1"/>
<pin id="457" dir="1" index="1" bw="1" slack="1"/>
</pin_list>
<bind>
<opset="or_ln1064_2 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="83"><net_src comp="14" pin="0"/><net_sink comp="80" pin=0"/></net>

<net id="87"><net_src comp="14" pin="0"/><net_sink comp="84" pin=0"/></net>

<net id="91"><net_src comp="14" pin="0"/><net_sink comp="88" pin=0"/></net>

<net id="95"><net_src comp="14" pin="0"/><net_sink comp="92" pin=0"/></net>

<net id="100"><net_src comp="34" pin="0"/><net_sink comp="96" pin=0"/></net>

<net id="101"><net_src comp="2" pin="0"/><net_sink comp="96" pin=1"/></net>

<net id="106"><net_src comp="36" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="107"><net_src comp="0" pin="0"/><net_sink comp="102" pin=1"/></net>

<net id="113"><net_src comp="74" pin="0"/><net_sink comp="108" pin=0"/></net>

<net id="114"><net_src comp="6" pin="0"/><net_sink comp="108" pin=1"/></net>

<net id="120"><net_src comp="76" pin="0"/><net_sink comp="115" pin=0"/></net>

<net id="121"><net_src comp="8" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="127"><net_src comp="78" pin="0"/><net_sink comp="122" pin=0"/></net>

<net id="128"><net_src comp="10" pin="0"/><net_sink comp="122" pin=1"/></net>

<net id="134"><net_src comp="12" pin="0"/><net_sink comp="129" pin=0"/></net>

<net id="135"><net_src comp="50" pin="0"/><net_sink comp="129" pin=1"/></net>

<net id="141"><net_src comp="129" pin="3"/><net_sink comp="136" pin=0"/></net>

<net id="147"><net_src comp="4" pin="0"/><net_sink comp="142" pin=0"/></net>

<net id="148"><net_src comp="50" pin="0"/><net_sink comp="142" pin=1"/></net>

<net id="154"><net_src comp="142" pin="3"/><net_sink comp="149" pin=0"/></net>

<net id="164"><net_src comp="40" pin="0"/><net_sink comp="158" pin=0"/></net>

<net id="165"><net_src comp="158" pin="4"/><net_sink comp="155" pin=0"/></net>

<net id="166"><net_src comp="158" pin="4"/><net_sink comp="108" pin=2"/></net>

<net id="171"><net_src comp="102" pin="2"/><net_sink comp="167" pin=0"/></net>

<net id="176"><net_src comp="38" pin="0"/><net_sink comp="172" pin=0"/></net>

<net id="181"><net_src comp="96" pin="2"/><net_sink comp="177" pin=0"/></net>

<net id="189"><net_src comp="182" pin="1"/><net_sink comp="185" pin=0"/></net>

<net id="190"><net_src comp="42" pin="0"/><net_sink comp="185" pin=1"/></net>

<net id="195"><net_src comp="182" pin="1"/><net_sink comp="191" pin=0"/></net>

<net id="196"><net_src comp="48" pin="0"/><net_sink comp="191" pin=1"/></net>

<net id="200"><net_src comp="182" pin="1"/><net_sink comp="197" pin=0"/></net>

<net id="201"><net_src comp="197" pin="1"/><net_sink comp="129" pin=2"/></net>

<net id="206"><net_src comp="191" pin="2"/><net_sink comp="202" pin=0"/></net>

<net id="220"><net_src comp="207" pin="1"/><net_sink comp="216" pin=0"/></net>

<net id="221"><net_src comp="58" pin="0"/><net_sink comp="216" pin=1"/></net>

<net id="226"><net_src comp="207" pin="1"/><net_sink comp="222" pin=0"/></net>

<net id="227"><net_src comp="60" pin="0"/><net_sink comp="222" pin=1"/></net>

<net id="233"><net_src comp="222" pin="2"/><net_sink comp="228" pin=0"/></net>

<net id="234"><net_src comp="136" pin="3"/><net_sink comp="228" pin=1"/></net>

<net id="235"><net_src comp="210" pin="1"/><net_sink comp="228" pin=2"/></net>

<net id="240"><net_src comp="216" pin="2"/><net_sink comp="236" pin=0"/></net>

<net id="241"><net_src comp="62" pin="0"/><net_sink comp="236" pin=1"/></net>

<net id="247"><net_src comp="236" pin="2"/><net_sink comp="242" pin=0"/></net>

<net id="248"><net_src comp="60" pin="0"/><net_sink comp="242" pin=1"/></net>

<net id="249"><net_src comp="216" pin="2"/><net_sink comp="242" pin=2"/></net>

<net id="253"><net_src comp="228" pin="3"/><net_sink comp="250" pin=0"/></net>

<net id="258"><net_src comp="242" pin="3"/><net_sink comp="254" pin=0"/></net>

<net id="259"><net_src comp="58" pin="0"/><net_sink comp="254" pin=1"/></net>

<net id="264"><net_src comp="242" pin="3"/><net_sink comp="260" pin=0"/></net>

<net id="265"><net_src comp="60" pin="0"/><net_sink comp="260" pin=1"/></net>

<net id="271"><net_src comp="260" pin="2"/><net_sink comp="266" pin=0"/></net>

<net id="272"><net_src comp="136" pin="3"/><net_sink comp="266" pin=1"/></net>

<net id="273"><net_src comp="228" pin="3"/><net_sink comp="266" pin=2"/></net>

<net id="278"><net_src comp="254" pin="2"/><net_sink comp="274" pin=0"/></net>

<net id="279"><net_src comp="62" pin="0"/><net_sink comp="274" pin=1"/></net>

<net id="285"><net_src comp="274" pin="2"/><net_sink comp="280" pin=0"/></net>

<net id="286"><net_src comp="60" pin="0"/><net_sink comp="280" pin=1"/></net>

<net id="287"><net_src comp="254" pin="2"/><net_sink comp="280" pin=2"/></net>

<net id="294"><net_src comp="64" pin="0"/><net_sink comp="288" pin=0"/></net>

<net id="295"><net_src comp="266" pin="3"/><net_sink comp="288" pin=1"/></net>

<net id="296"><net_src comp="66" pin="0"/><net_sink comp="288" pin=2"/></net>

<net id="297"><net_src comp="68" pin="0"/><net_sink comp="288" pin=3"/></net>

<net id="302"><net_src comp="280" pin="3"/><net_sink comp="298" pin=0"/></net>

<net id="303"><net_src comp="58" pin="0"/><net_sink comp="298" pin=1"/></net>

<net id="308"><net_src comp="280" pin="3"/><net_sink comp="304" pin=0"/></net>

<net id="309"><net_src comp="60" pin="0"/><net_sink comp="304" pin=1"/></net>

<net id="314"><net_src comp="260" pin="2"/><net_sink comp="310" pin=0"/></net>

<net id="315"><net_src comp="304" pin="2"/><net_sink comp="310" pin=1"/></net>

<net id="320"><net_src comp="310" pin="2"/><net_sink comp="316" pin=0"/></net>

<net id="321"><net_src comp="222" pin="2"/><net_sink comp="316" pin=1"/></net>

<net id="326"><net_src comp="155" pin="1"/><net_sink comp="322" pin=0"/></net>

<net id="327"><net_src comp="316" pin="2"/><net_sink comp="322" pin=1"/></net>

<net id="333"><net_src comp="222" pin="2"/><net_sink comp="328" pin=0"/></net>

<net id="334"><net_src comp="136" pin="3"/><net_sink comp="328" pin=1"/></net>

<net id="335"><net_src comp="213" pin="1"/><net_sink comp="328" pin=2"/></net>

<net id="341"><net_src comp="310" pin="2"/><net_sink comp="336" pin=0"/></net>

<net id="342"><net_src comp="136" pin="3"/><net_sink comp="336" pin=1"/></net>

<net id="343"><net_src comp="328" pin="3"/><net_sink comp="336" pin=2"/></net>

<net id="349"><net_src comp="304" pin="2"/><net_sink comp="344" pin=0"/></net>

<net id="350"><net_src comp="136" pin="3"/><net_sink comp="344" pin=1"/></net>

<net id="351"><net_src comp="266" pin="3"/><net_sink comp="344" pin=2"/></net>

<net id="356"><net_src comp="298" pin="2"/><net_sink comp="352" pin=0"/></net>

<net id="357"><net_src comp="62" pin="0"/><net_sink comp="352" pin=1"/></net>

<net id="363"><net_src comp="352" pin="2"/><net_sink comp="358" pin=0"/></net>

<net id="364"><net_src comp="60" pin="0"/><net_sink comp="358" pin=1"/></net>

<net id="365"><net_src comp="298" pin="2"/><net_sink comp="358" pin=2"/></net>

<net id="372"><net_src comp="64" pin="0"/><net_sink comp="366" pin=0"/></net>

<net id="373"><net_src comp="344" pin="3"/><net_sink comp="366" pin=1"/></net>

<net id="374"><net_src comp="70" pin="0"/><net_sink comp="366" pin=2"/></net>

<net id="375"><net_src comp="72" pin="0"/><net_sink comp="366" pin=3"/></net>

<net id="380"><net_src comp="250" pin="1"/><net_sink comp="376" pin=0"/></net>

<net id="381"><net_src comp="366" pin="4"/><net_sink comp="376" pin=1"/></net>

<net id="386"><net_src comp="376" pin="2"/><net_sink comp="382" pin=0"/></net>

<net id="387"><net_src comp="288" pin="4"/><net_sink comp="382" pin=1"/></net>

<net id="388"><net_src comp="382" pin="2"/><net_sink comp="149" pin=1"/></net>

<net id="393"><net_src comp="336" pin="3"/><net_sink comp="389" pin=0"/></net>

<net id="398"><net_src comp="344" pin="3"/><net_sink comp="394" pin=0"/></net>

<net id="403"><net_src comp="358" pin="3"/><net_sink comp="399" pin=0"/></net>

<net id="407"><net_src comp="404" pin="1"/><net_sink comp="122" pin=2"/></net>

<net id="411"><net_src comp="408" pin="1"/><net_sink comp="115" pin=2"/></net>

<net id="415"><net_src comp="80" pin="1"/><net_sink comp="412" pin=0"/></net>

<net id="416"><net_src comp="412" pin="1"/><net_sink comp="177" pin=1"/></net>

<net id="417"><net_src comp="412" pin="1"/><net_sink comp="207" pin=0"/></net>

<net id="418"><net_src comp="412" pin="1"/><net_sink comp="399" pin=1"/></net>

<net id="419"><net_src comp="412" pin="1"/><net_sink comp="404" pin=0"/></net>

<net id="423"><net_src comp="84" pin="1"/><net_sink comp="420" pin=0"/></net>

<net id="424"><net_src comp="420" pin="1"/><net_sink comp="172" pin=1"/></net>

<net id="425"><net_src comp="420" pin="1"/><net_sink comp="182" pin=0"/></net>

<net id="426"><net_src comp="420" pin="1"/><net_sink comp="202" pin=1"/></net>

<net id="430"><net_src comp="88" pin="1"/><net_sink comp="427" pin=0"/></net>

<net id="431"><net_src comp="427" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="432"><net_src comp="427" pin="1"/><net_sink comp="210" pin=0"/></net>

<net id="433"><net_src comp="427" pin="1"/><net_sink comp="394" pin=1"/></net>

<net id="437"><net_src comp="92" pin="1"/><net_sink comp="434" pin=0"/></net>

<net id="438"><net_src comp="434" pin="1"/><net_sink comp="213" pin=0"/></net>

<net id="439"><net_src comp="434" pin="1"/><net_sink comp="389" pin=1"/></net>

<net id="440"><net_src comp="434" pin="1"/><net_sink comp="408" pin=0"/></net>

<net id="444"><net_src comp="185" pin="2"/><net_sink comp="441" pin=0"/></net>

<net id="448"><net_src comp="197" pin="1"/><net_sink comp="445" pin=0"/></net>

<net id="449"><net_src comp="445" pin="1"/><net_sink comp="142" pin=2"/></net>

<net id="453"><net_src comp="129" pin="3"/><net_sink comp="450" pin=0"/></net>

<net id="454"><net_src comp="450" pin="1"/><net_sink comp="136" pin=0"/></net>

<net id="458"><net_src comp="322" pin="2"/><net_sink comp="455" pin=0"/></net>

<net id="459"><net_src comp="455" pin="1"/><net_sink comp="158" pin=2"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: y | {2 }
	Port: x_read3_V_flag_0_out | {1 }
	Port: x_read3_V_new_0_out | {1 }
	Port: t_V_out | {1 }
 - Input state : 
	Port: word_width_manual_Pipeline_WRITE : x_read3_V_load | {1 }
	Port: word_width_manual_Pipeline_WRITE : x_sel_rd_V_load | {1 }
	Port: word_width_manual_Pipeline_WRITE : x_x_V | {1 2 }
  - Chain level:
	State 1
		store_ln0 : 1
		x_read3_V_flag_0 : 1
		i_V : 1
		icmp_ln25 : 2
		i : 2
		br_ln25 : 3
		zext_ln25 : 2
		x_x_V_addr : 3
		x_x_V_load : 4
		store_ln27 : 3
		t_V_load_1 : 1
		x_read3_V_new_0_load : 1
		write_ln1064 : 2
		write_ln0 : 2
		write_ln0 : 2
	State 2
		add_ln885 : 1
		icmp_ln1064 : 1
		p_Val2_1 : 2
		icmp_ln1064_1 : 2
		t_V_1 : 3
		tmp_V : 3
		add_ln885_1 : 4
		icmp_ln1064_2 : 4
		p_Val2_2 : 5
		icmp_ln1064_3 : 5
		t_V_2 : 6
		tmp_V_1 : 6
		add_ln885_2 : 7
		icmp_ln1064_4 : 7
		or_ln1064 : 8
		or_ln1064_1 : 8
		or_ln1064_2 : 8
		select_ln1064 : 2
		select_ln1064_1 : 8
		p_Val2_3 : 8
		icmp_ln1064_5 : 8
		select_ln17 : 9
		tmp_V_2 : 9
		add_ln70 : 10
		add_ln70_1 : 11
		store_ln27 : 12
		store_ln1064 : 9
		store_ln1064 : 9
		store_ln17 : 10


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|          |         p_Val2_1_fu_228         |    0    |    24   |
|          |           t_V_1_fu_242          |    0    |    2    |
|          |         p_Val2_2_fu_266         |    0    |    24   |
|  select  |           t_V_2_fu_280          |    0    |    2    |
|          |       select_ln1064_fu_328      |    0    |    24   |
|          |      select_ln1064_1_fu_336     |    0    |    24   |
|          |         p_Val2_3_fu_344         |    0    |    24   |
|          |        select_ln17_fu_358       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|          |             i_fu_191            |    0    |    26   |
|          |         add_ln885_fu_216        |    0    |    9    |
|    add   |        add_ln885_1_fu_254       |    0    |    9    |
|          |        add_ln885_2_fu_298       |    0    |    9    |
|          |         add_ln70_fu_376         |    0    |    19   |
|          |        add_ln70_1_fu_382        |    0    |    19   |
|----------|---------------------------------|---------|---------|
|          |         icmp_ln25_fu_185        |    0    |    14   |
|          |        icmp_ln1064_fu_222       |    0    |    8    |
|          |       icmp_ln1064_1_fu_236      |    0    |    8    |
|   icmp   |       icmp_ln1064_2_fu_260      |    0    |    8    |
|          |       icmp_ln1064_3_fu_274      |    0    |    8    |
|          |       icmp_ln1064_4_fu_304      |    0    |    8    |
|          |       icmp_ln1064_5_fu_352      |    0    |    8    |
|----------|---------------------------------|---------|---------|
|          |         or_ln1064_fu_310        |    0    |    2    |
|    or    |        or_ln1064_1_fu_316       |    0    |    2    |
|          |        or_ln1064_2_fu_322       |    0    |    2    |
|----------|---------------------------------|---------|---------|
|   read   | x_sel_rd_V_load_read_read_fu_96 |    0    |    0    |
|          |        x_read_read_fu_102       |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |    write_ln1064_write_fu_108    |    0    |    0    |
|   write  |      write_ln0_write_fu_115     |    0    |    0    |
|          |      write_ln0_write_fu_122     |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   zext   |         zext_ln25_fu_197        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   trunc  |           tmp_V_fu_250          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|partselect|          tmp_V_1_fu_288         |    0    |    0    |
|          |          tmp_V_2_fu_366         |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   285   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------+--------+
|                        |   FF   |
+------------------------+--------+
|      i_V_1_reg_420     |   19   |
|    icmp_ln25_reg_441   |    1   |
|   or_ln1064_2_reg_455  |    1   |
|    p_Val2_s_reg_427    |   24   |
|       t_V_reg_412      |    2   |
|x_read3_V_flag_0_reg_155|    1   |
| x_read3_V_new_0_reg_434|   24   |
|   x_x_V_addr_reg_450   |   19   |
|    zext_ln25_reg_445   |   64   |
+------------------------+--------+
|          Total         |   155  |
+------------------------+--------+

* Multiplexer (MUX) list: 
|-------------------|------|------|------|--------||---------||---------|
|        Comp       |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-------------------|------|------|------|--------||---------||---------|
| grp_access_fu_136 |  p0  |   2  |  19  |   38   ||    9    |
|-------------------|------|------|------|--------||---------||---------|
|       Total       |      |      |      |   38   ||  0.427  ||    9    |
|-------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   285  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    0   |    -   |    9   |
|  Register |    -   |   155  |    -   |
+-----------+--------+--------+--------+
|   Total   |    0   |   155  |   294  |
+-----------+--------+--------+--------+
