#-----------------------------------------------------------
# Vivado v2025.1 (64-bit)
# SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
# IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
# SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
# Start of session at: Wed Jul  9 21:19:11 2025
# Process ID         : 8316
# Current directory  : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src
# Command line       : vivado.exe -mode batch -source ProjectGeneration.tcl -notrace
# Log file           : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/vivado.log
# Journal file       : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src\vivado.jou
# Running On         : DESKTOP-5G0J4EJ
# Platform           : Windows Server 2016 or Windows 10
# Operating System   : 26100
# Processor Detail   : Intel(R) Core(TM) i9-14900K
# CPU Frequency      : 3187 MHz
# CPU Physical cores : 24
# CPU Logical cores  : 32
# Host memory        : 34115 MB
# Swap memory        : 2147 MB
# Total Virtual      : 36262 MB
# Available Virtual  : 14323 MB
#-----------------------------------------------------------
source ProjectGeneration.tcl -notrace
WARNING: [Coretcl 2-176] No IPs found
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4832] The IP name 'ifm_c_counter_binary_v12_0_i0' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_c_counter_binary_v12_0_i0' to 'ifm_c_counter_binary_v12_0_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_div_gen_v5_1_i0' to 'ifm_div_gen_v5_1_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_mult_gen_v12_0_i0' to 'ifm_mult_gen_v12_0_i0' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'ifm_mult_gen_v12_0_i0'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '20' has been ignored for IP 'ifm_mult_gen_v12_0_i0'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_cordic_v6_0_i0' to 'ifm_cordic_v6_0_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_cmpy_v6_0_i0' to 'ifm_cmpy_v6_0_i0' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_mult_gen_v12_0_i1' to 'ifm_mult_gen_v12_0_i1' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'ifm_mult_gen_v12_0_i1'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '20' has been ignored for IP 'ifm_mult_gen_v12_0_i1'
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_mult_gen_v12_0_i2' to 'ifm_mult_gen_v12_0_i2' is not allowed and is ignored.
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBType' from 'Signed' to 'Unsigned' has been ignored for IP 'ifm_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-3374] An attempt to modify the value of disabled parameter 'PortBWidth' from '18' to '48' has been ignored for IP 'ifm_mult_gen_v12_0_i2'
WARNING: [IP_Flow 19-4832] The IP name 'ifm_c_counter_binary_v12_0_i1' you have specified is long. The Windows operating system has path length limitations. It is recommended you use shorter names to reduce the likelihood of issues.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_c_counter_binary_v12_0_i1' to 'ifm_c_counter_binary_v12_0_i1' is not allowed and is ignored.
WARNING: [Vivado 12-3523] Attempt to change 'Component_Name' from 'ifm_div_gen_v5_1_i1' to 'ifm_div_gen_v5_1_i1' is not allowed and is ignored.
IP Repository Located at : C:/Xilinx/2025.1/Vivado/data/ip
Scanning sources...
Finished scanning sources
WARNING: [Board 49-26] cannot add Board Part xilinx.com:ac701:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\ac701\1.4\board.xml as part xc7a200tfbg676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.0\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:emb-plus-vpr-4616:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\emb-plus-vpr-4616\1.1\board.xml as part xcve2302-sfva784-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.6\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kc705:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kc705\1.7\board.xml as part xc7k325tffg900-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.6\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu105:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu105\1.7\board.xml as part xcku040-ffva1156-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.4\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu116:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu116\1.5\board.xml as part xcku5p-ffvb676-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:kcu1500:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\kcu1500\1.2\board.xml as part xcku115-flvb2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:scu35:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\scu35\1.0\board.xml as part xcsu35p-sbvb625-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.0\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:sp701:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\sp701\1.1\board.xml as part xc7s100fgga676-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:v80:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\v80\1.0\board.xml as part xcv80-lsva4737-2mhp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.4\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc707:part0:1.5 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc707\1.5\board.xml as part xc7vx485tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vc709:part0:1.8 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vc709\1.8\board.xml as part xc7vx690tffg1761-2 specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\2.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190:part0:3.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190\production\3.4\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.0\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.1\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.2\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vck190_newl:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vck190_newl\production\1.3\board.xml as part xcvc1902-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.6 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.6\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu108:part0:1.7 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu108\1.7\board.xml as part xcvu095-ffva2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu110:part0:1.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu110\1.4\board.xml as part xcvu190-flgc2104-2-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.0\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.3\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu118:part0:2.4 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu118\2.4\board.xml as part xcvu9p-flga2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu128:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu128\production\1.0\board.xml as part xcvu37p-fsvh2892-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu129:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu129\production\1.0\board.xml as part xcvu29p-fsga2577-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vcu1525:part0:1.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vcu1525\1.3\board.xml as part xcvu9p-fsgd2104-2l-e specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.0\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.1\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek280:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek280\production\1.2\board.xml as part xcve2802-vsvh1760-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vek385:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vek385\1.0\board.xml as part xc2ve3858-ssva2112-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.0\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.1\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vhk158:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vhk158\production\1.2\board.xml as part xcvh1582-vsva3697-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:2.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\2.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.2\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180:part0:3.3 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180\production\3.3\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.0\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vmk180_newl:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vmk180_newl\production\1.1\board.xml as part xcvm1802-vsva2197-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.0\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.1\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk120:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk120\production\1.2\board.xml as part xcvp1202-vsva2785-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.0\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.1 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.1\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:vpk180:part0:1.2 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\vpk180\production\1.2\board.xml as part xcvp1802-lsvc4072-2mp-e-s specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu208ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu208ld\production\2.0\board.xml as part xczu58dr-fsvg1517-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu216ld:part0:2.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu216ld\production\2.0\board.xml as part xczu59dr-ffvf1760-2-i specified in board_part file is either invalid or not available
WARNING: [Board 49-26] cannot add Board Part xilinx.com:zcu670ld:part0:1.0 available at C:/Xilinx/2025.1/data/xhub/boards\XilinxBoardStore\boards\Xilinx\zcu670ld\1.0\board.xml as part xczu57dr-fsve1156-2-i specified in board_part file is either invalid or not available
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1704] No user IP repositories specified
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_c_counter_binary_v12_0_i0/ifm_c_counter_binary_v12_0_i0.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_c_counter_binary_v12_0_i1/ifm_c_counter_binary_v12_0_i1.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_cmpy_v6_0_i0/ifm_cmpy_v6_0_i0.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_cordic_v6_0_i0/ifm_cordic_v6_0_i0.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_div_gen_v5_1_i0/ifm_div_gen_v5_1_i0.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_div_gen_v5_1_i1/ifm_div_gen_v5_1_i1.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_mult_gen_v12_0_i0/ifm_mult_gen_v12_0_i0.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_mult_gen_v12_0_i1/ifm_mult_gen_v12_0_i1.xci
Adding File c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/ip/ifm_mult_gen_v12_0_i2/ifm_mult_gen_v12_0_i2.xci
Adding File C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/sysgen/ifm.xdc
INFO: [IP_Flow 19-5107] Inferred bus interface 'clk' of definition 'xilinx.com:signal:clock:1.0' (from TCL Argument).
WARNING: [IP_Flow 19-5661] Bus Interface 'clk' does not have any bus interfaces associated with it.
WARNING: [IP_Flow 19-11770] Clock interface 'clk' has no FREQ_HZ parameter.
INFO: [IP_Flow 19-2181] Payment is not required for this core.
WARNING: [IP_Flow 19-2187] The Product Guide file is missing.
INFO: [Ipptcl 7-1486] check_integrity: Integrity check passed.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog'.)
0
Wrote  : <C:\Users\fsydere\Workspace\IFM\Model_Composer\netlist\ip\IFM\src\ip_catalog\ifm.srcs\sources_1\bd\IFM_bd\IFM_bd.bd> 
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /IFM_1/*'
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /IFM_1/*'
WARNING: [BD 5-670] It is required to provide a frequency value for a user created input clock port. Please use the <-freq_hz $freq_val> argument of the create_bd_port command. ie create_bd_port -dir I -type clk -freq_hz 100000000 clkin
WARNING: [BD 5-232] No interface pins matched 'get_bd_intf_pins /IFM_1/*'
Wrote  : <C:\Users\fsydere\Workspace\IFM\Model_Composer\netlist\ip\IFM\src\ip_catalog\ifm.srcs\sources_1\bd\IFM_bd\IFM_bd.bd> 
WARNING: [Vivado 12-818] No files matched '*vhd'
INFO: Setting More Options property of synthesis to -mode out_of_context.
INFO: To enable analysis of IP Catalog flow results the top module is set to ifm_stub.
INFO: SG_Analyzer -- Running synth_1 ...
INFO: [BD 41-1662] The design 'IFM_bd.bd' is already validated. Therefore parameter propagation will not be re-run.
Verilog Output written to : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/synth/IFM_bd.v
Verilog Output written to : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/sim/IFM_bd.v
Verilog Output written to : C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/hdl/IFM_bd_wrapper.v
INFO: [BD 41-1029] Generation completed for the IP Integrator block IFM_1 .
Exporting to file C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/hw_handoff/IFM_bd.hwh
Generated Hardware Definition File C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/synth/IFM_bd.hwdef
INFO: [IP_Flow 19-1686] Generating 'Synthesis' target for IP 'IFM_0'...
WARNING: [Vivado 12-7122] Auto Incremental Compile:: No reference checkpoint was found in run synth_1. Auto-incremental flow will not be run, the standard flow will be run instead.
[Wed Jul  9 21:19:29 2025] Launched IFM_0_synth_1, IFM_bd_IFM_1_0_synth_1...
Run output will be captured here:
IFM_0_synth_1: C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/IFM_0_synth_1/runme.log
IFM_bd_IFM_1_0_synth_1: C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/IFM_bd_IFM_1_0_synth_1/runme.log
[Wed Jul  9 21:19:29 2025] Launched synth_1...
Run output will be captured here: C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/runme.log
[Wed Jul  9 21:19:29 2025] Waiting for synth_1 to finish...

*** Running vivado
    with args -log IFM_bd_wrapper.vds -m64 -product Vivado -mode batch -messageDb vivado.pb -notrace -source IFM_bd_wrapper.tcl



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jul  9 21:21:41 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source IFM_bd_wrapper.tcl -notrace
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.cache/ip 
Command: synth_design -top IFM_bd_wrapper -part xczu9eg-ffvb1156-2-e -mode out_of_context
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xczu9eg'
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 15576
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1754.797 ; gain = 211.070
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'IFM_bd_wrapper' [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/imports/hdl/IFM_bd_wrapper.v:13]
INFO: [Synth 8-6157] synthesizing module 'IFM_bd' [c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/synth/IFM_bd.v:13]
INFO: [Synth 8-6157] synthesizing module 'IFM_bd_IFM_1_0' [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/.Xil/Vivado-25632-DESKTOP-5G0J4EJ/realtime/IFM_bd_IFM_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IFM_bd_IFM_1_0' (0#1) [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/.Xil/Vivado-25632-DESKTOP-5G0J4EJ/realtime/IFM_bd_IFM_1_0_stub.v:6]
INFO: [Synth 8-6155] done synthesizing module 'IFM_bd' (0#1) [c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/synth/IFM_bd.v:13]
INFO: [Synth 8-6155] done synthesizing module 'IFM_bd_wrapper' (0#1) [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/sources_1/imports/hdl/IFM_bd_wrapper.v:13]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.438 ; gain = 323.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.438 ; gain = 323.711
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1867.438 ; gain = 323.711
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1867.438 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/ip/IFM_bd_IFM_1_0/IFM_bd_IFM_1_0/IFM_0_in_context.xdc] for cell 'IFM_bd_i/IFM_1'
Finished Parsing XDC File [c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.gen/sources_1/bd/IFM_bd/ip/IFM_bd_IFM_1_0/IFM_bd_IFM_1_0/IFM_0_in_context.xdc] for cell 'IFM_bd_i/IFM_1'
Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/constrs_1/imports/sysgen/ifm_clock.xdc]
WARNING: [Vivado 12-2489] -period contains time 3.333333 which will be rounded to 3.333 to ensure it is an integer multiple of 1 picosecond [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/constrs_1/imports/sysgen/ifm_clock.xdc:1]
Finished Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/constrs_1/imports/sysgen/ifm_clock.xdc]
Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/constrs_1/imports/sysgen/ifm.xdc]
Finished Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.srcs/constrs_1/imports/sysgen/ifm.xdc]
Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/dont_touch.xdc]
Finished Parsing XDC File [C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/dont_touch.xdc]
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1889.738 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 1889.738 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.738 ; gain = 346.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xczu9eg-ffvb1156-2-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.738 ; gain = 346.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:10 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.738 ; gain = 346.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 1889.738 ; gain = 346.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 2520 (col length:168)
BRAMs: 1824 (col length: RAMB18 168 RAMB36 84)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:12 ; elapsed = 00:00:12 . Memory (MB): peak = 1889.738 ; gain = 346.012
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2595.965 ; gain = 1052.238
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2596.039 ; gain = 1052.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 2605.617 ; gain = 1061.891
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |IFM_bd_IFM_1_0 |         1|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------+------+
|      |Cell         |Count |
+------+-------------+------+
|1     |IFM_bd_IFM_1 |     1|
+------+-------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:12 ; elapsed = 00:00:17 . Memory (MB): peak = 2841.039 ; gain = 1275.012
Synthesis Optimization Complete : Time (s): cpu = 00:00:19 ; elapsed = 00:00:20 . Memory (MB): peak = 2841.039 ; gain = 1297.312
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 2841.039 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 2841.039 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete | Checksum: fd69e888
INFO: [Common 17-83] Releasing license: Synthesis
22 Infos, 4 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:23 ; elapsed = 00:00:27 . Memory (MB): peak = 2841.039 ; gain = 2287.125
INFO: [Common 17-1381] The checkpoint 'C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/synth_1/IFM_bd_wrapper.dcp' has been generated.
INFO: [Vivado 12-24828] Executing command : report_utilization -file IFM_bd_wrapper_utilization_synth.rpt -pb IFM_bd_wrapper_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 21:22:13 2025...
[Wed Jul  9 21:22:15 2025] synth_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:46 . Memory (MB): peak = 600.664 ; gain = 0.000
Command: ::opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2189.125 ; gain = 48.711

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: 1da80081c

Time (s): cpu = 00:00:04 ; elapsed = 00:00:03 . Memory (MB): peak = 2583.418 ; gain = 394.293

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 3022.645 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.059 . Memory (MB): peak = 3022.645 ; gain = 0.000
Phase 1 Initialization | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.060 . Memory (MB): peak = 3022.645 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.522 . Memory (MB): peak = 3022.645 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.569 . Memory (MB): peak = 3022.645 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 1da80081c

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.571 . Memory (MB): peak = 3022.645 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-1566] Pulled 54 inverters resulting in an inversion of 1596 pins
INFO: [Opt 31-138] Pushed 5 inverter(s) to 235 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 11248287c

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 3022.645 ; gain = 0.000
Retarget | Checksum: 11248287c
INFO: [Opt 31-389] Phase Retarget created 89 cells and removed 198 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 180545307

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.645 ; gain = 0.000
Constant propagation | Checksum: 180545307
INFO: [Opt 31-389] Phase Constant propagation created 3334 cells and removed 7598 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 3022.645 ; gain = 0.000
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.018 . Memory (MB): peak = 3022.645 ; gain = 0.000
Phase 5 Sweep | Checksum: 11087e233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 3022.645 ; gain = 0.000
Sweep | Checksum: 11087e233
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 1766 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 11087e233

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3022.645 ; gain = 0.000
BUFG optimization | Checksum: 11087e233
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 16f0958b4

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3022.645 ; gain = 0.000
Shift Register Optimization | Checksum: 16f0958b4
INFO: [Opt 31-389] Phase Shift Register Optimization created 10 cells and removed 30 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 19d5cca72

Time (s): cpu = 00:00:02 ; elapsed = 00:00:03 . Memory (MB): peak = 3022.645 ; gain = 0.000
Post Processing Netlist | Checksum: 19d5cca72
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21d926af6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.645 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.023 . Memory (MB): peak = 3022.645 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21d926af6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.645 ; gain = 0.000
Phase 9 Finalization | Checksum: 21d926af6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.645 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |              89  |             198  |                                              0  |
|  Constant propagation         |            3334  |            7598  |                                              0  |
|  Sweep                        |               0  |            1766  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |              10  |              30  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21d926af6

Time (s): cpu = 00:00:03 ; elapsed = 00:00:04 . Memory (MB): peak = 3022.645 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.054 . Memory (MB): peak = 3123.711 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21d926af6

Time (s): cpu = 00:00:06 ; elapsed = 00:00:04 . Memory (MB): peak = 3123.711 ; gain = 101.066

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3123.711 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3123.711 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 3123.711 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
43 Infos, 91 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:16 ; elapsed = 00:00:13 . Memory (MB): peak = 3123.711 ; gain = 983.297
INFO: SG_Analyzer -- Running impl_1 ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.051 . Memory (MB): peak = 3123.711 ; gain = 0.000
WARNING: [Common 17-210] 'write_hwdef' is deprecated.
[Wed Jul  9 21:22:47 2025] Launched impl_1...
Run output will be captured here: C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/runme.log
[Wed Jul  9 21:22:47 2025] Waiting for impl_1 to finish...

*** Running vivado
    with args -log IFM_bd_wrapper.vdi -applog -m64 -product Vivado -messageDb vivado.pb -mode batch -source IFM_bd_wrapper.tcl -notrace



****** Vivado v2025.1 (64-bit)
  **** SW Build 6140274 on Thu May 22 00:12:29 MDT 2025
  **** IP Build 6138677 on Thu May 22 03:10:11 MDT 2025
  **** SharedData Build 6139179 on Tue May 20 17:58:58 MDT 2025
  **** Start of session at: Wed Jul  9 21:22:53 2025
    ** Copyright 1986-2022 Xilinx, Inc. All Rights Reserved.
    ** Copyright 2022-2025 Advanced Micro Devices, Inc. All Rights Reserved.

source IFM_bd_wrapper.tcl -notrace
Command: open_checkpoint C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper.dcp
INFO: [Device 21-403] Loading part xczu9eg-ffvb1156-2-e
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.454 . Memory (MB): peak = 1530.469 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.048 . Memory (MB): peak = 1530.469 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 2347.617 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 113 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 44 instances
  SRLC32E => SRL16E: 69 instances

INFO: [Project 1-604] Checkpoint was created with Vivado v2025.1 (64-bit) build 6140274
open_checkpoint: Time (s): cpu = 00:00:19 ; elapsed = 00:00:19 . Memory (MB): peak = 2347.617 ; gain = 2060.750
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip'.
WARNING: [IP_Flow 19-3656] If you move the project, the path for repository 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip' may become invalid. A better location for the repository would be in a path adjacent to the project. (Current project location is 'c:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1'.)
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/2025.1/Vivado/data/ip'.
WARNING: [IP_Flow 19-4995] The host OS only allows 260 characters in a normal path. The IP cache path is more than 80 characters. If you experience issues with IP caching, please consider changing the IP cache to a location with a shorter path. Alternately consider using the OS subst command to map part of the path to a drive letter. 
Current IP cache path is C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.cache/ip 
Command: opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.706 . Memory (MB): peak = 2401.184 ; gain = 52.617

Starting Cache Timing Information Task
Ending Cache Timing Information Task | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.502 . Memory (MB): peak = 2446.473 ; gain = 45.289

Starting Logic Optimization Task

Phase 1 Initialization

Phase 1.1 Core Generation And Design Setup
Phase 1.1 Core Generation And Design Setup | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.027 . Memory (MB): peak = 2894.121 ; gain = 0.000

Phase 1.2 Setup Constraints And Sort Netlist
Phase 1.2 Setup Constraints And Sort Netlist | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.039 . Memory (MB): peak = 2894.121 ; gain = 0.000
Phase 1 Initialization | Checksum: 21d926af6

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.040 . Memory (MB): peak = 2894.121 ; gain = 0.000

Phase 2 Timer Update And Timing Data Collection

Phase 2.1 Timer Update
Phase 2.1 Timer Update | Checksum: 21d926af6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.411 . Memory (MB): peak = 2894.121 ; gain = 0.000

Phase 2.2 Timing Data Collection
Phase 2.2 Timing Data Collection | Checksum: 21d926af6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.448 . Memory (MB): peak = 2894.121 ; gain = 0.000
Phase 2 Timer Update And Timing Data Collection | Checksum: 21d926af6

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.449 . Memory (MB): peak = 2894.121 ; gain = 0.000

Phase 3 Retarget
INFO: [Opt 31-1851] Number of loadless carry chains removed were: 0
INFO: [Opt 31-1834] Total Chains To Be Transformed Were: 0 AND Number of Transformed insts Created are: 0
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 3 Retarget | Checksum: 2099f26df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.601 . Memory (MB): peak = 2894.121 ; gain = 0.000
Retarget | Checksum: 2099f26df
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 0 cells

Phase 4 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 4 Constant propagation | Checksum: 2099f26df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.656 . Memory (MB): peak = 2894.121 ; gain = 0.000
Constant propagation | Checksum: 2099f26df
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 5 Sweep
INFO: [Constraints 18-11670] Building netlist checker database with flags, 0x8
Done building netlist checker database: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 2894.121 ; gain = 0.000
Phase 5 Sweep | Checksum: 2099f26df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.949 . Memory (MB): peak = 2894.121 ; gain = 0.000
Sweep | Checksum: 2099f26df
INFO: [Opt 31-389] Phase Sweep created 0 cells and removed 0 cells

Phase 6 BUFG optimization
INFO: [Opt 31-1077] Phase BUFG optimization inserted 0 global clock buffer(s) for CLOCK_LOW_FANOUT.
Phase 6 BUFG optimization | Checksum: 2099f26df

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000
BUFG optimization | Checksum: 2099f26df
INFO: [Opt 31-662] Phase BUFG optimization created 0 cells of which 0 are BUFGs and removed 0 cells.

Phase 7 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 7 Shift Register Optimization | Checksum: 1e0aa2439

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000
Shift Register Optimization | Checksum: 1e0aa2439
INFO: [Opt 31-389] Phase Shift Register Optimization created 4 cells and removed 12 cells

Phase 8 Post Processing Netlist
Phase 8 Post Processing Netlist | Checksum: 185763e6a

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000
Post Processing Netlist | Checksum: 185763e6a
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells

Phase 9 Finalization

Phase 9.1 Finalizing Design Cores and Updating Shapes
Phase 9.1 Finalizing Design Cores and Updating Shapes | Checksum: 21a4f8f58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000

Phase 9.2 Verifying Netlist Connectivity

Starting Connectivity Check Task

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 2894.121 ; gain = 0.000
Phase 9.2 Verifying Netlist Connectivity | Checksum: 21a4f8f58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000
Phase 9 Finalization | Checksum: 21a4f8f58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |               0  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               0  |               0  |                                              0  |
|  BUFG optimization            |               0  |               0  |                                              0  |
|  Shift Register Optimization  |               4  |              12  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 21a4f8f58

Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 2894.121 ; gain = 0.000

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...
INFO: [Timing 38-35] Done setting XDC timing constraints.
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation


Starting PowerOpt Patch Enables Task
INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 4 has been updated to save power. Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 0 newly gated: 0 Total Ports: 8
Ending PowerOpt Patch Enables Task | Checksum: 21a4f8f58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.047 . Memory (MB): peak = 3007.871 ; gain = 0.000
Ending Power Optimization Task | Checksum: 21a4f8f58

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 3007.871 ; gain = 113.750

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 21a4f8f58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 3007.871 ; gain = 0.000

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3007.871 ; gain = 0.000
Ending Netlist Obfuscation Task | Checksum: 21a4f8f58

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3007.871 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
39 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 3007.871 ; gain = 659.305
INFO: [Vivado 12-24828] Executing command : report_drc -file IFM_bd_wrapper_drc_opted.rpt -pb IFM_bd_wrapper_drc_opted.pb -rpx IFM_bd_wrapper_drc_opted.rpx
Command: report_drc -file IFM_bd_wrapper_drc_opted.rpt -pb IFM_bd_wrapper_drc_opted.pb -rpx IFM_bd_wrapper_drc_opted.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_drc_opted.rpt.
report_drc completed successfully
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.037 . Memory (MB): peak = 3007.871 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_opt.dcp' has been generated.
Command: place_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-83] Releasing license: Implementation
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
Running DRC as a precondition to command place_design
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 2 CPUs

Starting Placer Task

Phase 1 Placer Initialization

Phase 1.1 Placer Initialization Netlist Sorting
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3007.871 ; gain = 0.000
Phase 1.1 Placer Initialization Netlist Sorting | Checksum: 153173c87

Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.016 . Memory (MB): peak = 3007.871 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3007.871 ; gain = 0.000

Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.2 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 10316f768

Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 1.3 Build Placer Netlist Model
Phase 1.3 Build Placer Netlist Model | Checksum: 1d6f71a0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 1.4 Constrain Clocks/Macros
Phase 1.4 Constrain Clocks/Macros | Checksum: 1d6f71a0c

Time (s): cpu = 00:00:11 ; elapsed = 00:00:11 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 1 Placer Initialization | Checksum: 1d6f71a0c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:11 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2 Global Placement

Phase 2.1 Floorplanning

Phase 2.1.1 Partition Driven Placement

Phase 2.1.1.1 PBP: Partition Driven Placement
Phase 2.1.1.1 PBP: Partition Driven Placement | Checksum: 1b319ef1d

Time (s): cpu = 00:00:13 ; elapsed = 00:00:12 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.1.1.2 PBP: Clock Region Placement
INFO: [Place 30-3164] Check ILP status : ILP-based clock placer is skipped.
Phase 2.1.1.2 PBP: Clock Region Placement | Checksum: 1f4b793d7

Time (s): cpu = 00:00:14 ; elapsed = 00:00:12 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.1.1.3 PBP: Compute Congestion
Phase 2.1.1.3 PBP: Compute Congestion | Checksum: 1f4b793d7

Time (s): cpu = 00:00:20 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.1.1.4 PBP: UpdateTiming
Phase 2.1.1.4 PBP: UpdateTiming | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.1.1.5 PBP: Add part constraints
Phase 2.1.1.5 PBP: Add part constraints | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 2.1.1 Partition Driven Placement | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 2.1 Floorplanning | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.2 Update Timing before SLR Path Opt
Phase 2.2 Update Timing before SLR Path Opt | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.3 Post-Processing in Floorplanning
Phase 2.3 Post-Processing in Floorplanning | Checksum: 108ad449a

Time (s): cpu = 00:00:21 ; elapsed = 00:00:16 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.4 Global Place Phase1
Phase 2.4 Global Place Phase1 | Checksum: 229e18df7

Time (s): cpu = 00:00:48 ; elapsed = 00:00:32 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.5 Global Place Phase2

Phase 2.5.1 UpdateTiming Before Physical Synthesis
Phase 2.5.1 UpdateTiming Before Physical Synthesis | Checksum: 229e18df7

Time (s): cpu = 00:00:49 ; elapsed = 00:00:32 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 2.5.2 Physical Synthesis In Placer
INFO: [Physopt 32-1035] Found 0 LUTNM shape to break, 89 LUT instances to create LUTNM shape
INFO: [Physopt 32-1044] Break lutnm for timing: one critical 0, two critical 0, total 0, new lutff created 0
INFO: [Physopt 32-1138] End 1 Pass. Optimized 41 nets or LUTs. Breaked 0 LUT, combined 41 existing LUTs and moved 0 existing LUT
INFO: [Physopt 32-670] No setup violation found.  Equivalent Driver Rewiring was not performed.
INFO: [Physopt 32-65] No nets found for high-fanout optimization.
INFO: [Physopt 32-232] Optimized 0 net. Created 0 new instance.
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
INFO: [Physopt 32-670] No setup violation found.  DSP Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register to Pipeline Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  Shift Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  BRAM Register Optimization was not performed.
INFO: [Physopt 32-670] No setup violation found.  URAM Register Optimization was not performed.
INFO: [Physopt 32-949] No candidate nets found for dynamic/static region interface net replication
INFO: [Physopt 32-775] End 1 Pass. Optimized 0 net or cell. Created 0 new cell, deleted 0 existing cell and moved 0 existing cell
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.011 . Memory (MB): peak = 3968.387 ; gain = 0.000

Summary of Physical Synthesis Optimizations
============================================


-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  Optimization                                     |  Added Cells  |  Removed Cells  |  Optimized Cells/Nets  |  Dont Touch  |  Iterations  |  Elapsed   |
-----------------------------------------------------------------------------------------------------------------------------------------------------------
|  LUT Combining                                    |            0  |             41  |                    41  |           0  |           1  |  00:00:00  |
|  Retime                                           |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Equivalent Driver Rewiring                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Very High Fanout                                 |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  DSP Register                                     |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register to Pipeline                       |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Shift Register                                   |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  BRAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  URAM Register                                    |            0  |              0  |                     0  |           0  |           0  |  00:00:00  |
|  Dynamic/Static Region Interface Net Replication  |            0  |              0  |                     0  |           0  |           1  |  00:00:00  |
|  Total                                            |            0  |             41  |                    41  |           0  |           4  |  00:00:00  |
-----------------------------------------------------------------------------------------------------------------------------------------------------------


Phase 2.5.2 Physical Synthesis In Placer | Checksum: 1ba28a5ce

Time (s): cpu = 00:00:50 ; elapsed = 00:00:33 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 2.5 Global Place Phase2 | Checksum: 1a71a6524

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 2 Global Placement | Checksum: 1a71a6524

Time (s): cpu = 00:00:57 ; elapsed = 00:00:37 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: 144b6a990

Time (s): cpu = 00:01:05 ; elapsed = 00:00:41 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: 177026055

Time (s): cpu = 00:01:06 ; elapsed = 00:00:43 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3.3 Small Shape DP

Phase 3.3.1 Small Shape Clustering
Phase 3.3.1 Small Shape Clustering | Checksum: 1e9d55a99

Time (s): cpu = 00:01:20 ; elapsed = 00:00:50 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3.3.2 Slice Area Swap

Phase 3.3.2.1 Slice Area Swap Initial
Phase 3.3.2.1 Slice Area Swap Initial | Checksum: 24463f534

Time (s): cpu = 00:01:28 ; elapsed = 00:00:54 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 3.3.2 Slice Area Swap | Checksum: 24463f534

Time (s): cpu = 00:01:28 ; elapsed = 00:00:55 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 3.3 Small Shape DP | Checksum: 1e186598a

Time (s): cpu = 00:01:42 ; elapsed = 00:01:02 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3.4 Re-assign LUT pins
Phase 3.4 Re-assign LUT pins | Checksum: 16281ec35

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 3.5 Pipeline Register Optimization
Phase 3.5 Pipeline Register Optimization | Checksum: 274776ecf

Time (s): cpu = 00:01:42 ; elapsed = 00:01:03 . Memory (MB): peak = 3968.387 ; gain = 960.516
Phase 3 Detail Placement | Checksum: 274776ecf

Time (s): cpu = 00:01:43 ; elapsed = 00:01:03 . Memory (MB): peak = 3968.387 ; gain = 960.516

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Commit Optimization
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 4.1.1 Post Placement Optimization
Post Placement Optimization Initialization | Checksum: 276a5b933

Phase 4.1.1.1 BUFG Insertion

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
INFO: [Physopt 32-721] Multithreading enabled for phys_opt_design using a maximum of 2 CPUs
INFO: [Physopt 32-619] Estimated Timing Summary | WNS=1.369 | TNS=0.000 |
Phase 1 Physical Synthesis Initialization | Checksum: 1d31a7a96

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.228 . Memory (MB): peak = 4008.996 ; gain = 0.000
INFO: [Place 46-56] BUFG insertion identified 0 candidate nets. Inserted BUFG: 0, Replicated BUFG Driver: 0, Skipped due to Placement/Routing Conflicts: 0, Skipped due to Timing Degradation: 0, Skipped due to netlist editing failed: 0.
Ending Physical Synthesis Task | Checksum: 32bbe5a51

Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.295 . Memory (MB): peak = 4009.953 ; gain = 0.957
Phase 4.1.1.1 BUFG Insertion | Checksum: 276a5b933

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 4009.953 ; gain = 1002.082

Phase 4.1.1.2 Post Placement Timing Optimization
INFO: [Place 30-746] Post Placement Timing Summary WNS=1.369. For the most accurate timing information please run report_timing.
Phase 4.1.1.2 Post Placement Timing Optimization | Checksum: 3526e56ef

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 4009.953 ; gain = 1002.082

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 4009.953 ; gain = 1002.082
Phase 4.1 Post Commit Optimization | Checksum: 3526e56ef

Time (s): cpu = 00:01:55 ; elapsed = 00:01:11 . Memory (MB): peak = 4009.953 ; gain = 1002.082

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 3526e56ef

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922

Phase 4.3 Placer Reporting

Phase 4.3.1 Print Estimated Congestion
INFO: [Place 30-612] Post-Placement Estimated Congestion 
 ________________________________________________________________________
|           | Global Congestion | Long Congestion   | Short Congestion  |
| Direction | Region Size       | Region Size       | Region Size       |
|___________|___________________|___________________|___________________|
|      North|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|      South|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       East|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|
|       West|                1x1|                1x1|                1x1|
|___________|___________________|___________________|___________________|

Phase 4.3.1 Print Estimated Congestion | Checksum: 3526e56ef

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922
Phase 4.3 Placer Reporting | Checksum: 3526e56ef

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922

Phase 4.4 Final Placement Cleanup
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 4025.793 ; gain = 0.000

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922
Phase 4 Post Placement Optimization and Clean-Up | Checksum: 26f1e8cdb

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922
Ending Placer Task | Checksum: 181363d6c

Time (s): cpu = 00:02:06 ; elapsed = 00:01:19 . Memory (MB): peak = 4025.793 ; gain = 1017.922
76 Infos, 6 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:02:09 ; elapsed = 00:01:21 . Memory (MB): peak = 4025.793 ; gain = 1017.922
INFO: [Vivado 12-24838] Running report commands "report_control_sets, report_io, report_utilization" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_io -file IFM_bd_wrapper_io_placed.rpt
report_io: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.084 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_control_sets -verbose -file IFM_bd_wrapper_control_sets_placed.rpt
report_control_sets: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.022 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_utilization -file IFM_bd_wrapper_utilization_placed.rpt -pb IFM_bd_wrapper_utilization_placed.pb
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.044 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.616 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4025.793 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.102 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4025.793 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.764 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_placed.dcp' has been generated.
Command: phys_opt_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'

Starting Initial Update Timing Task
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Vivado_Tcl 4-2279] Estimated Timing Summary | WNS= 1.369 | TNS= 0.000 | 
INFO: [Vivado_Tcl 4-383] Design worst setup slack (WNS) is greater than or equal to 0.000 ns. All physical synthesis setup optimizations will be skipped.
INFO: [Vivado_Tcl 4-232] No setup violation found. The netlist was not modified.
INFO: [Common 17-83] Releasing license: Implementation
87 Infos, 7 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.045 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.583 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4025.793 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.087 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.020 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.013 . Memory (MB): peak = 4025.793 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.712 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_physopt.dcp' has been generated.
Command: route_design
Attempting to get a license for feature 'Implementation' and/or device 'xczu9eg'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xczu9eg'


Starting Routing Task
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 2 CPUs

Phase 1 Build RT Design
Checksum: PlaceDB: f22686c6 ConstDB: 0 ShapeSum: 1672abfe RouteDB: 789d0aa8
Nodegraph reading from file.  Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.467 . Memory (MB): peak = 4025.793 ; gain = 0.000
WARNING: [Route 35-197] Clock port "clk" does not have an associated HD.CLK_SRC. Without this constraint, timing analysis may not be accurate and upstream checks cannot be done to ensure correct clock placement.
WARNING: [Route 35-198] Port "datavalid[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "datavalid[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "realpart[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "realpart[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[15]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[15]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[14]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[14]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[13]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[13]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[12]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[12]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[11]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[11]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[10]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[10]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[9]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[9]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[8]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[8]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[7]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[7]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[6]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[6]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[5]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[5]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[4]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[4]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[3]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[3]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[2]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[2]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[1]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[1]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
WARNING: [Route 35-198] Port "imagpart[0]" does not have an associated HD.PARTPIN_LOCS, which will prevent the partial routing of the signal "imagpart[0]". Without this partial route, timing analysis to/from this port will not be accurate, and no routing information for this port can be exported.
Post Restoration Checksum: NetGraph: be22804 | NumContArr: db294761 | Constraints: c2a8fa9d | Timing: c2a8fa9d
Phase 1 Build RT Design | Checksum: 26c5d649f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 2 Router Initialization

Phase 2.1 Fix Topology Constraints
Phase 2.1 Fix Topology Constraints | Checksum: 26c5d649f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 2.2 Pre Route Cleanup
Phase 2.2 Pre Route Cleanup | Checksum: 26c5d649f

Time (s): cpu = 00:00:06 ; elapsed = 00:00:05 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 2.3 Global Clock Net Routing
Phase 2.3 Global Clock Net Routing | Checksum: 26c5d649f

Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 2.4 Update Timing
Phase 2.4 Update Timing | Checksum: 1c35d3426

Time (s): cpu = 00:00:08 ; elapsed = 00:00:06 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.431  | TNS=0.000  | WHS=0.004  | THS=0.000  |


Phase 2.5 Soft Constraint Pins - Fast Budgeting
Phase 2.5 Soft Constraint Pins - Fast Budgeting | Checksum: 1e3b90ca1

Time (s): cpu = 00:00:11 ; elapsed = 00:00:08 . Memory (MB): peak = 4025.793 ; gain = 0.000

Router Utilization Summary
  Global Vertical Routing Utilization    = 0 %
  Global Horizontal Routing Utilization  = 0 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 19662
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 18481
  Number of Partially Routed Nets     = 1181
  Number of Node Overlaps             = 0

Phase 2 Router Initialization | Checksum: 2401f8e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 3 Global Routing
Phase 3 Global Routing | Checksum: 2401f8e3c

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 4 Initial Routing

Phase 4.1 Initial Net Routing Pass
Phase 4.1 Initial Net Routing Pass | Checksum: 2b574bc26

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4025.793 ; gain = 0.000
Phase 4 Initial Routing | Checksum: 2e8b00521

Time (s): cpu = 00:00:15 ; elapsed = 00:00:10 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 5 Rip-up And Reroute

Phase 5.1 Global Iteration 0
 Number of Nodes with overlaps = 867
 Number of Nodes with overlaps = 17
 Number of Nodes with overlaps = 0
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.175  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 5.1 Global Iteration 0 | Checksum: 17168f34d

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 5.2 Additional Iteration for Hold
Phase 5.2 Additional Iteration for Hold | Checksum: 1681ed2f1

Time (s): cpu = 00:00:20 ; elapsed = 00:00:13 . Memory (MB): peak = 4025.793 ; gain = 0.000
Phase 5 Rip-up And Reroute | Checksum: 1681ed2f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 6 Delay and Skew Optimization

Phase 6.1 Delay CleanUp
Phase 6.1 Delay CleanUp | Checksum: 1681ed2f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 6.2 Clock Skew Optimization
Phase 6.2 Clock Skew Optimization | Checksum: 1681ed2f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000
Phase 6 Delay and Skew Optimization | Checksum: 1681ed2f1

Time (s): cpu = 00:00:21 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 7 Post Hold Fix

Phase 7.1 Hold Fix Iter
INFO: [Route 35-416] Intermediate Timing Summary | WNS=1.175  | TNS=0.000  | WHS=0.025  | THS=0.000  |

Phase 7.1 Hold Fix Iter | Checksum: 13d4f3517

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000
Phase 7 Post Hold Fix | Checksum: 13d4f3517

Time (s): cpu = 00:00:22 ; elapsed = 00:00:14 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 8 Route finalize

Router Utilization Summary
  Global Vertical Routing Utilization    = 0.389353 %
  Global Horizontal Routing Utilization  = 0.570866 %
  Routable Net Status*
  *Does not include unroutable nets such as driverless and loadless.
  Run report_route_status for detailed report.
  Number of Failed Nets               = 0
    (Failed Nets is the sum of unrouted and partially routed nets)
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Phase 8 Route finalize | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 9 Verifying routed nets

 Verification completed successfully
Phase 9 Verifying routed nets | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 10 Depositing Routes
Phase 10 Depositing Routes | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 11 Resolve XTalk
Phase 11 Resolve XTalk | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 12 Post Process Routing
Phase 12 Post Process Routing | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Phase 13 Post Router Timing
INFO: [Route 35-57] Estimated Timing Summary | WNS=1.175  | TNS=0.000  | WHS=0.025  | THS=0.000  |

INFO: [Route 35-327] The final timing numbers are based on the router estimated timing analysis. For a complete and accurate timing signoff, please run report_timing_summary.
Phase 13 Post Router Timing | Checksum: 13d4f3517

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000
Total Elapsed time in route_design: 15.212 secs

Phase 14 Post-Route Event Processing
Phase 14 Post-Route Event Processing | Checksum: fc86e26e

Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Route 35-16] Router Completed Successfully
Ending Routing Task | Checksum: fc86e26e

Time (s): cpu = 00:00:24 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000

Routing Is Done.
INFO: [Common 17-83] Releasing license: Implementation
98 Infos, 41 Warnings, 0 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:00:24 ; elapsed = 00:00:16 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Vivado 12-24828] Executing command : report_drc -file IFM_bd_wrapper_drc_routed.rpt -pb IFM_bd_wrapper_drc_routed.pb -rpx IFM_bd_wrapper_drc_routed.rpx
Command: report_drc -file IFM_bd_wrapper_drc_routed.rpt -pb IFM_bd_wrapper_drc_routed.pb -rpx IFM_bd_wrapper_drc_routed.rpx
INFO: [IP_Flow 19-1839] IP Catalog is up to date.
INFO: [DRC 23-27] Running DRC with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-168] The results of DRC are in file C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_drc_routed.rpt.
report_drc completed successfully
INFO: [Vivado 12-24828] Executing command : report_methodology -file IFM_bd_wrapper_methodology_drc_routed.rpt -pb IFM_bd_wrapper_methodology_drc_routed.pb -rpx IFM_bd_wrapper_methodology_drc_routed.rpx
Command: report_methodology -file IFM_bd_wrapper_methodology_drc_routed.rpt -pb IFM_bd_wrapper_methodology_drc_routed.pb -rpx IFM_bd_wrapper_methodology_drc_routed.rpx
INFO: [Timing 38-35] Done setting XDC timing constraints.
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
INFO: [DRC 23-133] Running Methodology with 2 threads
WARNING: [DRC 23-814] Not all possible (connectivity based) DRCs may have been run because this design is seen as Out of Context.
INFO: [Vivado_Tcl 2-1520] The results of Report Methodology are in file C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_methodology_drc_routed.rpt.
report_methodology completed successfully
INFO: [Vivado 12-24828] Executing command : report_timing_summary -max_paths 10 -routable_nets -report_unconstrained -file IFM_bd_wrapper_timing_summary_routed.rpt -pb IFM_bd_wrapper_timing_summary_routed.pb -rpx IFM_bd_wrapper_timing_summary_routed.rpx -warn_on_violation 
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
INFO: [Vivado 12-24838] Running report commands "report_incremental_reuse, report_route_status" in parallel.
Running report generation with 2 threads.
INFO: [Vivado 12-24828] Executing command : report_incremental_reuse -file IFM_bd_wrapper_incremental_reuse_routed.rpt
INFO: [Vivado_Tcl 4-1062] Incremental flow is disabled. No incremental reuse Info to report.
INFO: [Vivado 12-24828] Executing command : report_route_status -file IFM_bd_wrapper_route_status.rpt -pb IFM_bd_wrapper_route_status.pb
INFO: [Vivado 12-24828] Executing command : report_power -file IFM_bd_wrapper_power_routed.rpt -pb IFM_bd_wrapper_power_summary_routed.pb -rpx IFM_bd_wrapper_power_routed.rpx
Command: report_power -file IFM_bd_wrapper_power_routed.rpt -pb IFM_bd_wrapper_power_summary_routed.pb -rpx IFM_bd_wrapper_power_routed.rpx
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
115 Infos, 44 Warnings, 0 Critical Warnings and 0 Errors encountered.
report_power completed successfully
INFO: [Vivado 12-24828] Executing command : report_clock_utilization -file IFM_bd_wrapper_clock_utilization_routed.rpt
INFO: [Vivado 12-24828] Executing command : report_bus_skew -warn_on_violation -file IFM_bd_wrapper_bus_skew_routed.rpt -pb IFM_bd_wrapper_bus_skew_routed.pb -rpx IFM_bd_wrapper_bus_skew_routed.rpx
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -2, Temperature grade: E, Delay Type: min_max.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 2 CPUs
generate_parallel_reports: Time (s): cpu = 00:00:23 ; elapsed = 00:00:15 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Timing 38-480] Writing timing data to binary archive.
Write ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.046 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PlaceDB: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.592 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 4025.793 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Wrote RouteStorage: Time (s): cpu = 00:00:01 ; elapsed = 00:00:00.147 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.019 . Memory (MB): peak = 4025.793 ; gain = 0.000
Wrote Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.014 . Memory (MB): peak = 4025.793 ; gain = 0.000
Write Physdb Complete: Time (s): cpu = 00:00:02 ; elapsed = 00:00:00.786 . Memory (MB): peak = 4025.793 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/fsydere/Workspace/IFM/Model_Composer/netlist/ip/IFM/src/ip_catalog/ifm.runs/impl_1/IFM_bd_wrapper_routed.dcp' has been generated.
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 21:25:23 2025...
[Wed Jul  9 21:25:27 2025] impl_1 finished
wait_on_runs: Time (s): cpu = 00:00:00 ; elapsed = 00:02:41 . Memory (MB): peak = 3123.711 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.452 . Memory (MB): peak = 3123.711 ; gain = 0.000
INFO: [Netlist 29-17] Analyzing 990 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2025.1
INFO: [Project 1-570] Preparing netlist for logic optimization
Read ShapeDB Complete: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.053 . Memory (MB): peak = 3123.711 ; gain = 0.000
INFO: [Timing 38-478] Restoring timing data from binary archive.
INFO: [Timing 38-479] Binary timing data restore complete.
INFO: [Project 1-856] Restoring constraints from binary archive.
INFO: [Project 1-853] Binary constraint restore complete.
INFO: [Designutils 20-5722] Start Reading Physical Databases.
Reading placement.
Read Netlist Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.010 . Memory (MB): peak = 3303.777 ; gain = 0.000
Reading placer database...
Read Device Cache: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.022 . Memory (MB): peak = 3303.777 ; gain = 0.000
Read PlaceDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.425 . Memory (MB): peak = 3320.457 ; gain = 16.680
Read PulsedLatchDB: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 3320.457 ; gain = 0.000
Reading routing.
Read RouteStorage: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.131 . Memory (MB): peak = 3338.508 ; gain = 18.051
Read Physdb Files: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.597 . Memory (MB): peak = 3338.508 ; gain = 34.730
Restored from archive | CPU: 0.000000 secs | Memory: 0.000000 MB |
Finished XDEF File Restore: Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.600 . Memory (MB): peak = 3338.508 ; gain = 34.730
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.009 . Memory (MB): peak = 3338.508 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 44 instances were transformed.
  DSP48E2 => DSP48E2 (DSP_ALU, DSP_A_B_DATA, DSP_C_DATA, DSP_MULTIPLIER, DSP_M_DATA, DSP_OUTPUT, DSP_PREADD, DSP_PREADD_DATA): 44 instances

open_run: Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 3338.508 ; gain = 214.797
INFO: SG_Analyzer -- Timing paths data will be collected from the post-implementation design ...
WARNING: [Timing 38-242] The property HD.CLK_SRC of clock port "clk" is not set. In out-of-context mode, this prevents timing estimation for clock delay/skew
Resolution: Set the HD.CLK_SRC property of the out-of-context port to the location of the clock buffer instance in the top-level design
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/envelope_detector/op_mem_45_22_reg[0]_i_23 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/envelope_detector/op_mem_45_22_reg[0]_i_6 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/envelope_detector/op_mem_45_22_reg[0]_i_3 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][23]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][15]_i_1 .
Timing Analyzer Info: Cannot find relavent block name in SysGen design for path cell: IFM_bd_i/IFM_1/inst/sumsquares/op_mem_91_20_reg[0][7]_i_1 .
WARNING: [Common 17-673] Cannot get value of property 'ULTRA_RAMS' because this property is not valid in conjunction with other property setting on this object.
WARNING: [Vivado 12-180] No cells matched 'IFM_bd_i/IFM_1/inst/ifm_struct/envelope_detection/threshold_detection/cmult/comp2.core_instance2/U0/i_mult/*'.
INFO: Setting More Options property of synthesis to empty string.
INFO: For IP Catalog flow the top module is reverted back to IFM_bd_wrapper after collecting results for analysis.
INFO: SG_Analyzer -- Collected Vivado timing paths and resource utilization information ...
INFO: [Common 17-206] Exiting Vivado at Wed Jul  9 21:26:47 2025...
