;
; File Name: cyfitteriar.inc
; 
; PSoC Creator  4.2
;
; Description:
; 
;
;-------------------------------------------------------------------------------
; Copyright (c) 2007-2018 Cypress Semiconductor.  All rights reserved.
; You may use this file only in accordance with the license, terms, conditions, 
; disclaimers, and limitations in the end user license agreement accompanying 
; the software package with which this file was provided.
;-------------------------------------------------------------------------------

#ifndef INCLUDED_CYFITTERIAR_INC
#define INCLUDED_CYFITTERIAR_INC
    INCLUDE cydeviceiar.inc
    INCLUDE cydeviceiar_trm.inc

/* Pin_DS */
Pin_DS__0__INTTYPE EQU CYREG_PICU0_INTTYPE7
Pin_DS__0__MASK EQU 0x80
Pin_DS__0__PC EQU CYREG_PRT0_PC7
Pin_DS__0__PORT EQU 0
Pin_DS__0__SHIFT EQU 7
Pin_DS__AG EQU CYREG_PRT0_AG
Pin_DS__AMUX EQU CYREG_PRT0_AMUX
Pin_DS__BIE EQU CYREG_PRT0_BIE
Pin_DS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_DS__BYP EQU CYREG_PRT0_BYP
Pin_DS__CTL EQU CYREG_PRT0_CTL
Pin_DS__DM0 EQU CYREG_PRT0_DM0
Pin_DS__DM1 EQU CYREG_PRT0_DM1
Pin_DS__DM2 EQU CYREG_PRT0_DM2
Pin_DS__DR EQU CYREG_PRT0_DR
Pin_DS__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_DS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_DS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_DS__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_DS__MASK EQU 0x80
Pin_DS__PORT EQU 0
Pin_DS__PRT EQU CYREG_PRT0_PRT
Pin_DS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_DS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_DS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_DS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_DS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_DS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_DS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_DS__PS EQU CYREG_PRT0_PS
Pin_DS__SHIFT EQU 7
Pin_DS__SLW EQU CYREG_PRT0_SLW

/* Pin_GS */
Pin_GS__0__INTTYPE EQU CYREG_PICU0_INTTYPE6
Pin_GS__0__MASK EQU 0x40
Pin_GS__0__PC EQU CYREG_PRT0_PC6
Pin_GS__0__PORT EQU 0
Pin_GS__0__SHIFT EQU 6
Pin_GS__AG EQU CYREG_PRT0_AG
Pin_GS__AMUX EQU CYREG_PRT0_AMUX
Pin_GS__BIE EQU CYREG_PRT0_BIE
Pin_GS__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_GS__BYP EQU CYREG_PRT0_BYP
Pin_GS__CTL EQU CYREG_PRT0_CTL
Pin_GS__DM0 EQU CYREG_PRT0_DM0
Pin_GS__DM1 EQU CYREG_PRT0_DM1
Pin_GS__DM2 EQU CYREG_PRT0_DM2
Pin_GS__DR EQU CYREG_PRT0_DR
Pin_GS__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_GS__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_GS__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_GS__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_GS__MASK EQU 0x40
Pin_GS__PORT EQU 0
Pin_GS__PRT EQU CYREG_PRT0_PRT
Pin_GS__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_GS__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_GS__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_GS__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_GS__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_GS__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_GS__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_GS__PS EQU CYREG_PRT0_PS
Pin_GS__SHIFT EQU 6
Pin_GS__SLW EQU CYREG_PRT0_SLW

/* Pin_ID */
Pin_ID__0__INTTYPE EQU CYREG_PICU0_INTTYPE5
Pin_ID__0__MASK EQU 0x20
Pin_ID__0__PC EQU CYREG_PRT0_PC5
Pin_ID__0__PORT EQU 0
Pin_ID__0__SHIFT EQU 5
Pin_ID__AG EQU CYREG_PRT0_AG
Pin_ID__AMUX EQU CYREG_PRT0_AMUX
Pin_ID__BIE EQU CYREG_PRT0_BIE
Pin_ID__BIT_MASK EQU CYREG_PRT0_BIT_MASK
Pin_ID__BYP EQU CYREG_PRT0_BYP
Pin_ID__CTL EQU CYREG_PRT0_CTL
Pin_ID__DM0 EQU CYREG_PRT0_DM0
Pin_ID__DM1 EQU CYREG_PRT0_DM1
Pin_ID__DM2 EQU CYREG_PRT0_DM2
Pin_ID__DR EQU CYREG_PRT0_DR
Pin_ID__INP_DIS EQU CYREG_PRT0_INP_DIS
Pin_ID__INTTYPE_BASE EQU CYDEV_PICU_INTTYPE_PICU0_BASE
Pin_ID__LCD_COM_SEG EQU CYREG_PRT0_LCD_COM_SEG
Pin_ID__LCD_EN EQU CYREG_PRT0_LCD_EN
Pin_ID__MASK EQU 0x20
Pin_ID__PORT EQU 0
Pin_ID__PRT EQU CYREG_PRT0_PRT
Pin_ID__PRTDSI__CAPS_SEL EQU CYREG_PRT0_CAPS_SEL
Pin_ID__PRTDSI__DBL_SYNC_IN EQU CYREG_PRT0_DBL_SYNC_IN
Pin_ID__PRTDSI__OE_SEL0 EQU CYREG_PRT0_OE_SEL0
Pin_ID__PRTDSI__OE_SEL1 EQU CYREG_PRT0_OE_SEL1
Pin_ID__PRTDSI__OUT_SEL0 EQU CYREG_PRT0_OUT_SEL0
Pin_ID__PRTDSI__OUT_SEL1 EQU CYREG_PRT0_OUT_SEL1
Pin_ID__PRTDSI__SYNC_OUT EQU CYREG_PRT0_SYNC_OUT
Pin_ID__PS EQU CYREG_PRT0_PS
Pin_ID__SHIFT EQU 5
Pin_ID__SLW EQU CYREG_PRT0_SLW

/* VDAC8_DS */
VDAC8_DS_viDAC8__CR0 EQU CYREG_DAC3_CR0
VDAC8_DS_viDAC8__CR1 EQU CYREG_DAC3_CR1
VDAC8_DS_viDAC8__D EQU CYREG_DAC3_D
VDAC8_DS_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_DS_viDAC8__PM_ACT_MSK EQU 0x08
VDAC8_DS_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_DS_viDAC8__PM_STBY_MSK EQU 0x08
VDAC8_DS_viDAC8__STROBE EQU CYREG_DAC3_STROBE
VDAC8_DS_viDAC8__SW0 EQU CYREG_DAC3_SW0
VDAC8_DS_viDAC8__SW2 EQU CYREG_DAC3_SW2
VDAC8_DS_viDAC8__SW3 EQU CYREG_DAC3_SW3
VDAC8_DS_viDAC8__SW4 EQU CYREG_DAC3_SW4
VDAC8_DS_viDAC8__TR EQU CYREG_DAC3_TR
VDAC8_DS_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M1
VDAC8_DS_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M2
VDAC8_DS_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M3
VDAC8_DS_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M4
VDAC8_DS_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M5
VDAC8_DS_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M6
VDAC8_DS_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M7
VDAC8_DS_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC3_M8
VDAC8_DS_viDAC8__TST EQU CYREG_DAC3_TST

/* VDAC8_GS */
VDAC8_GS_viDAC8__CR0 EQU CYREG_DAC0_CR0
VDAC8_GS_viDAC8__CR1 EQU CYREG_DAC0_CR1
VDAC8_GS_viDAC8__D EQU CYREG_DAC0_D
VDAC8_GS_viDAC8__PM_ACT_CFG EQU CYREG_PM_ACT_CFG8
VDAC8_GS_viDAC8__PM_ACT_MSK EQU 0x01
VDAC8_GS_viDAC8__PM_STBY_CFG EQU CYREG_PM_STBY_CFG8
VDAC8_GS_viDAC8__PM_STBY_MSK EQU 0x01
VDAC8_GS_viDAC8__STROBE EQU CYREG_DAC0_STROBE
VDAC8_GS_viDAC8__SW0 EQU CYREG_DAC0_SW0
VDAC8_GS_viDAC8__SW2 EQU CYREG_DAC0_SW2
VDAC8_GS_viDAC8__SW3 EQU CYREG_DAC0_SW3
VDAC8_GS_viDAC8__SW4 EQU CYREG_DAC0_SW4
VDAC8_GS_viDAC8__TR EQU CYREG_DAC0_TR
VDAC8_GS_viDAC8__TRIM__M1 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M1
VDAC8_GS_viDAC8__TRIM__M2 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M2
VDAC8_GS_viDAC8__TRIM__M3 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M3
VDAC8_GS_viDAC8__TRIM__M4 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M4
VDAC8_GS_viDAC8__TRIM__M5 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M5
VDAC8_GS_viDAC8__TRIM__M6 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M6
VDAC8_GS_viDAC8__TRIM__M7 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M7
VDAC8_GS_viDAC8__TRIM__M8 EQU CYREG_FLSHID_CUST_TABLES_DAC0_M8
VDAC8_GS_viDAC8__TST EQU CYREG_DAC0_TST

/* ADC_SAR_1 */
ADC_SAR_1_ADC_SAR__CLK EQU CYREG_SAR0_CLK
ADC_SAR_1_ADC_SAR__CSR0 EQU CYREG_SAR0_CSR0
ADC_SAR_1_ADC_SAR__CSR1 EQU CYREG_SAR0_CSR1
ADC_SAR_1_ADC_SAR__CSR2 EQU CYREG_SAR0_CSR2
ADC_SAR_1_ADC_SAR__CSR3 EQU CYREG_SAR0_CSR3
ADC_SAR_1_ADC_SAR__CSR4 EQU CYREG_SAR0_CSR4
ADC_SAR_1_ADC_SAR__CSR5 EQU CYREG_SAR0_CSR5
ADC_SAR_1_ADC_SAR__CSR6 EQU CYREG_SAR0_CSR6
ADC_SAR_1_ADC_SAR__PM_ACT_CFG EQU CYREG_PM_ACT_CFG11
ADC_SAR_1_ADC_SAR__PM_ACT_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__PM_STBY_CFG EQU CYREG_PM_STBY_CFG11
ADC_SAR_1_ADC_SAR__PM_STBY_MSK EQU 0x01
ADC_SAR_1_ADC_SAR__SW0 EQU CYREG_SAR0_SW0
ADC_SAR_1_ADC_SAR__SW2 EQU CYREG_SAR0_SW2
ADC_SAR_1_ADC_SAR__SW3 EQU CYREG_SAR0_SW3
ADC_SAR_1_ADC_SAR__SW4 EQU CYREG_SAR0_SW4
ADC_SAR_1_ADC_SAR__SW6 EQU CYREG_SAR0_SW6
ADC_SAR_1_ADC_SAR__TR0 EQU CYREG_SAR0_TR0
ADC_SAR_1_ADC_SAR__WRK0 EQU CYREG_SAR0_WRK0
ADC_SAR_1_ADC_SAR__WRK1 EQU CYREG_SAR0_WRK1
ADC_SAR_1_IRQ__INTC_CLR_EN_REG EQU CYREG_NVIC_CLRENA0
ADC_SAR_1_IRQ__INTC_CLR_PD_REG EQU CYREG_NVIC_CLRPEND0
ADC_SAR_1_IRQ__INTC_MASK EQU 0x01
ADC_SAR_1_IRQ__INTC_NUMBER EQU 0
ADC_SAR_1_IRQ__INTC_PRIOR_NUM EQU 7
ADC_SAR_1_IRQ__INTC_PRIOR_REG EQU CYREG_NVIC_PRI_0
ADC_SAR_1_IRQ__INTC_SET_EN_REG EQU CYREG_NVIC_SETENA0
ADC_SAR_1_IRQ__INTC_SET_PD_REG EQU CYREG_NVIC_SETPEND0
ADC_SAR_1_theACLK__CFG0 EQU CYREG_CLKDIST_ACFG0_CFG0
ADC_SAR_1_theACLK__CFG1 EQU CYREG_CLKDIST_ACFG0_CFG1
ADC_SAR_1_theACLK__CFG2 EQU CYREG_CLKDIST_ACFG0_CFG2
ADC_SAR_1_theACLK__CFG2_SRC_SEL_MASK EQU 0x07
ADC_SAR_1_theACLK__CFG3 EQU CYREG_CLKDIST_ACFG0_CFG3
ADC_SAR_1_theACLK__CFG3_PHASE_DLY_MASK EQU 0x0F
ADC_SAR_1_theACLK__INDEX EQU 0x00
ADC_SAR_1_theACLK__PM_ACT_CFG EQU CYREG_PM_ACT_CFG1
ADC_SAR_1_theACLK__PM_ACT_MSK EQU 0x01
ADC_SAR_1_theACLK__PM_STBY_CFG EQU CYREG_PM_STBY_CFG1
ADC_SAR_1_theACLK__PM_STBY_MSK EQU 0x01

/* Miscellaneous */
BCLK__BUS_CLK__HZ EQU 24000000
BCLK__BUS_CLK__KHZ EQU 24000
BCLK__BUS_CLK__MHZ EQU 24
CYDEV_CHIP_DIE_LEOPARD EQU 1
CYDEV_CHIP_DIE_PSOC4A EQU 18
CYDEV_CHIP_DIE_PSOC5LP EQU 2
CYDEV_CHIP_DIE_PSOC5TM EQU 3
CYDEV_CHIP_DIE_TMA4 EQU 4
CYDEV_CHIP_DIE_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_FM0P EQU 5
CYDEV_CHIP_FAMILY_FM3 EQU 6
CYDEV_CHIP_FAMILY_FM4 EQU 7
CYDEV_CHIP_FAMILY_PSOC3 EQU 1
CYDEV_CHIP_FAMILY_PSOC4 EQU 2
CYDEV_CHIP_FAMILY_PSOC5 EQU 3
CYDEV_CHIP_FAMILY_PSOC6 EQU 4
CYDEV_CHIP_FAMILY_UNKNOWN EQU 0
CYDEV_CHIP_FAMILY_USED EQU CYDEV_CHIP_FAMILY_PSOC5
CYDEV_CHIP_JTAG_ID EQU 0x2E161069
CYDEV_CHIP_MEMBER_3A EQU 1
CYDEV_CHIP_MEMBER_4A EQU 18
CYDEV_CHIP_MEMBER_4D EQU 13
CYDEV_CHIP_MEMBER_4E EQU 6
CYDEV_CHIP_MEMBER_4F EQU 19
CYDEV_CHIP_MEMBER_4G EQU 4
CYDEV_CHIP_MEMBER_4H EQU 17
CYDEV_CHIP_MEMBER_4I EQU 23
CYDEV_CHIP_MEMBER_4J EQU 14
CYDEV_CHIP_MEMBER_4K EQU 15
CYDEV_CHIP_MEMBER_4L EQU 22
CYDEV_CHIP_MEMBER_4M EQU 21
CYDEV_CHIP_MEMBER_4N EQU 10
CYDEV_CHIP_MEMBER_4O EQU 7
CYDEV_CHIP_MEMBER_4P EQU 20
CYDEV_CHIP_MEMBER_4Q EQU 12
CYDEV_CHIP_MEMBER_4R EQU 8
CYDEV_CHIP_MEMBER_4S EQU 11
CYDEV_CHIP_MEMBER_4T EQU 9
CYDEV_CHIP_MEMBER_4U EQU 5
CYDEV_CHIP_MEMBER_4V EQU 16
CYDEV_CHIP_MEMBER_5A EQU 3
CYDEV_CHIP_MEMBER_5B EQU 2
CYDEV_CHIP_MEMBER_6A EQU 24
CYDEV_CHIP_MEMBER_FM3 EQU 28
CYDEV_CHIP_MEMBER_FM4 EQU 29
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1 EQU 25
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2 EQU 26
CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3 EQU 27
CYDEV_CHIP_MEMBER_UNKNOWN EQU 0
CYDEV_CHIP_MEMBER_USED EQU CYDEV_CHIP_MEMBER_5B
CYDEV_CHIP_DIE_EXPECT EQU CYDEV_CHIP_MEMBER_USED
CYDEV_CHIP_DIE_ACTUAL EQU CYDEV_CHIP_DIE_EXPECT
CYDEV_CHIP_REV_LEOPARD_ES1 EQU 0
CYDEV_CHIP_REV_LEOPARD_ES2 EQU 1
CYDEV_CHIP_REV_LEOPARD_ES3 EQU 3
CYDEV_CHIP_REV_LEOPARD_PRODUCTION EQU 3
CYDEV_CHIP_REV_PSOC4A_ES0 EQU 17
CYDEV_CHIP_REV_PSOC4A_PRODUCTION EQU 17
CYDEV_CHIP_REV_PSOC5LP_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5LP_PRODUCTION EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES0 EQU 0
CYDEV_CHIP_REV_PSOC5TM_ES1 EQU 1
CYDEV_CHIP_REV_PSOC5TM_PRODUCTION EQU 1
CYDEV_CHIP_REV_TMA4_ES EQU 17
CYDEV_CHIP_REV_TMA4_ES2 EQU 33
CYDEV_CHIP_REV_TMA4_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_3A_ES1 EQU 0
CYDEV_CHIP_REVISION_3A_ES2 EQU 1
CYDEV_CHIP_REVISION_3A_ES3 EQU 3
CYDEV_CHIP_REVISION_3A_PRODUCTION EQU 3
CYDEV_CHIP_REVISION_4A_ES0 EQU 17
CYDEV_CHIP_REVISION_4A_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4D_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD EQU 0
CYDEV_CHIP_REVISION_4E_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA EQU 0
CYDEV_CHIP_REVISION_4F_PRODUCTION_256K EQU 0
CYDEV_CHIP_REVISION_4G_ES EQU 17
CYDEV_CHIP_REVISION_4G_ES2 EQU 33
CYDEV_CHIP_REVISION_4G_PRODUCTION EQU 17
CYDEV_CHIP_REVISION_4H_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4I_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4J_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4K_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4L_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4M_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4N_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4O_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4P_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4Q_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4R_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4S_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4T_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4U_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_4V_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_5A_ES0 EQU 0
CYDEV_CHIP_REVISION_5A_ES1 EQU 1
CYDEV_CHIP_REVISION_5A_PRODUCTION EQU 1
CYDEV_CHIP_REVISION_5B_ES0 EQU 0
CYDEV_CHIP_REVISION_5B_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_6A_ES EQU 17
CYDEV_CHIP_REVISION_6A_NO_UDB EQU 33
CYDEV_CHIP_REVISION_6A_PRODUCTION EQU 33
CYDEV_CHIP_REVISION_FM3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_FM4_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION EQU 0
CYDEV_CHIP_REVISION_USED EQU CYDEV_CHIP_REVISION_5B_PRODUCTION
CYDEV_CHIP_REV_EXPECT EQU CYDEV_CHIP_REVISION_USED
CYDEV_CONFIG_FASTBOOT_ENABLED EQU 1
CYDEV_CONFIG_UNUSED_IO_AllowButWarn EQU 0
CYDEV_CONFIG_UNUSED_IO EQU CYDEV_CONFIG_UNUSED_IO_AllowButWarn
CYDEV_CONFIG_UNUSED_IO_AllowWithInfo EQU 1
CYDEV_CONFIG_UNUSED_IO_Disallowed EQU 2
CYDEV_CONFIGURATION_COMPRESSED EQU 1
CYDEV_CONFIGURATION_DMA EQU 0
CYDEV_CONFIGURATION_ECC EQU 1
CYDEV_CONFIGURATION_IMOENABLED EQU CYDEV_CONFIG_FASTBOOT_ENABLED
CYDEV_CONFIGURATION_MODE_COMPRESSED EQU 0
CYDEV_CONFIGURATION_MODE EQU CYDEV_CONFIGURATION_MODE_COMPRESSED
CYDEV_CONFIGURATION_MODE_DMA EQU 2
CYDEV_CONFIGURATION_MODE_UNCOMPRESSED EQU 1
CYDEV_DEBUG_ENABLE_MASK EQU 0x20
CYDEV_DEBUG_ENABLE_REGISTER EQU CYREG_MLOGIC_DEBUG
CYDEV_DEBUGGING_DPS_Disable EQU 3
CYDEV_DEBUGGING_DPS_JTAG_4 EQU 1
CYDEV_DEBUGGING_DPS_JTAG_5 EQU 0
CYDEV_DEBUGGING_DPS_SWD EQU 2
CYDEV_DEBUGGING_DPS_SWD_SWV EQU 6
CYDEV_DEBUGGING_DPS EQU CYDEV_DEBUGGING_DPS_SWD_SWV
CYDEV_DEBUGGING_ENABLE EQU 1
CYDEV_DEBUGGING_XRES EQU 0
CYDEV_DMA_CHANNELS_AVAILABLE EQU 24
CYDEV_ECC_ENABLE EQU 0
CYDEV_HEAP_SIZE EQU 0x80
CYDEV_INSTRUCT_CACHE_ENABLED EQU 1
CYDEV_INTR_RISING EQU 0x00000001
CYDEV_IS_EXPORTING_CODE EQU 0
CYDEV_IS_IMPORTING_CODE EQU 0
CYDEV_PROJ_TYPE EQU 0
CYDEV_PROJ_TYPE_BOOTLOADER EQU 1
CYDEV_PROJ_TYPE_LAUNCHER EQU 5
CYDEV_PROJ_TYPE_LOADABLE EQU 2
CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER EQU 4
CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER EQU 3
CYDEV_PROJ_TYPE_STANDARD EQU 0
CYDEV_PROTECTION_ENABLE EQU 0
CYDEV_STACK_SIZE EQU 0x0800
CYDEV_USE_BUNDLED_CMSIS EQU 1
CYDEV_VARIABLE_VDDA EQU 0
CYDEV_VDDA_MV EQU 5000
CYDEV_VDDD_MV EQU 5000
CYDEV_VDDIO0_MV EQU 5000
CYDEV_VDDIO1_MV EQU 5000
CYDEV_VDDIO2_MV EQU 5000
CYDEV_VDDIO3_MV EQU 5000
CYDEV_VIO0_MV EQU 5000
CYDEV_VIO1_MV EQU 5000
CYDEV_VIO2_MV EQU 5000
CYDEV_VIO3_MV EQU 5000
CYIPBLOCK_ARM_CM3_VERSION EQU 0
CYIPBLOCK_P3_ANAIF_VERSION EQU 0
CYIPBLOCK_P3_CAN_VERSION EQU 0
CYIPBLOCK_P3_CAPSENSE_VERSION EQU 0
CYIPBLOCK_P3_COMP_VERSION EQU 0
CYIPBLOCK_P3_DECIMATOR_VERSION EQU 0
CYIPBLOCK_P3_DFB_VERSION EQU 0
CYIPBLOCK_P3_DMA_VERSION EQU 0
CYIPBLOCK_P3_DRQ_VERSION EQU 0
CYIPBLOCK_P3_DSM_VERSION EQU 0
CYIPBLOCK_P3_EMIF_VERSION EQU 0
CYIPBLOCK_P3_I2C_VERSION EQU 0
CYIPBLOCK_P3_LCD_VERSION EQU 0
CYIPBLOCK_P3_LPF_VERSION EQU 0
CYIPBLOCK_P3_OPAMP_VERSION EQU 0
CYIPBLOCK_P3_PM_VERSION EQU 0
CYIPBLOCK_P3_SCCT_VERSION EQU 0
CYIPBLOCK_P3_TIMER_VERSION EQU 0
CYIPBLOCK_P3_USB_VERSION EQU 0
CYIPBLOCK_P3_VIDAC_VERSION EQU 0
CYIPBLOCK_P3_VREF_VERSION EQU 0
CYIPBLOCK_S8_GPIO_VERSION EQU 0
CYIPBLOCK_S8_IRQ_VERSION EQU 0
CYIPBLOCK_S8_SAR_VERSION EQU 0
CYIPBLOCK_S8_SIO_VERSION EQU 0
CYIPBLOCK_S8_UDB_VERSION EQU 0
DMA_CHANNELS_USED__MASK0 EQU 0x00000000
CYDEV_BOOTLOADER_ENABLE EQU 0

#endif /* INCLUDED_CYFITTERIAR_INC */
