verilog xil_defaultlib  \
"../../../../../5_stage_pipeline/DataPath_modules/design/inst_mem_rom_IP/sim/inst_mem_rom_IP.v" \

verilog xil_defaultlib "glbl.v"

nosort
