{
	"author": [
		"Daniele Ludovici",
		"Francisco Gilabert Villamón",
		"Simone Medardoni",
		"Crispín Gómez Requena",
		"María Engracia Gómez",
		"Pedro López",
		"Georgi Nedeltchev Gaydadjiev",
		"Davide Bertozzi"
	],
	"booktitle": "Proceedings of the 13th Conference on Design, Automation and Test in Europe",
	"booktitleshort": "DATE",
	"crossref": "conf/date/2009",
	"dblpkey": "conf/date/LudoviciVMRGLGB09",
	"ieeearid": 5090727,
	"pages": "562-565",
	"publisher": "IEEE",
	"stemmed": [
		"assess",
		"fat",
		"tree",
		"topolog",
		"for",
		"regular",
		"network",
		"on",
		"chip",
		"design",
		"under",
		"nanoscal",
		"technolog",
		"constraint"
	],
	"tag": [
		"constraints",
		"design"
	],
	"title": "Assessing fat-tree topologies for regular network-on-chip design under nanoscale technology constraints",
	"type": "inproceedings",
	"venue": "DATE",
	"year": 2009
}