A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     1


MACRO ASSEMBLER A51 V8.2.7.0
OBJECT MODULE PLACED IN .\Objects\main.obj
ASSEMBLER INVOKED BY: C:\Keil_v5\C51\BIN\A51.EXE main.asm SET(SMALL) DEBUG PRINT(.\Listings\main.lst) OBJECT(.\Objects\m
                      ain.obj) EP

LOC  OBJ            LINE     SOURCE

                       1     $nomod51 
                       2     ;#include "ADUC841.h"
                +1     3     
                +1     4     
                +1     5     
                +1     6     
                +1     7     
                +1     8     
                +1     9     
                +1    10     
                +1    11     
                +1    12     
                +1    13     
  0080          +1    14     sfr   P0        = 0x80;
  0081          +1    15     sfr   SP        = 0x81;
  0082          +1    16     sfr   DPL       = 0x82;
  0083          +1    17     sfr   DPH       = 0x83;
  0084          +1    18     sfr   DPP       = 0x84;
  0087          +1    19     sfr   PCON      = 0x87;
  0088          +1    20     sfr   TCON      = 0x88;
  0089          +1    21     sfr   TMOD      = 0x89;
  008A          +1    22     sfr   TL0       = 0x8A;
  008B          +1    23     sfr   TL1       = 0x8B;
  008C          +1    24     sfr   TH0       = 0x8C;
  008D          +1    25     sfr   TH1       = 0x8D;
  0090          +1    26     sfr   P1        = 0x90;
  0091          +1    27     sfr   I2CADD1   = 0x91;
  0092          +1    28     sfr   I2CADD2   = 0x92;
  0093          +1    29     sfr   I2CADD3   = 0x93;
  0098          +1    30     sfr   SCON      = 0x98;
  0099          +1    31     sfr   SBUF      = 0x99;
  009A          +1    32     sfr   I2CDAT    = 0x9A;
  009B          +1    33     sfr   I2CADD    = 0x9B;
  009D          +1    34     sfr   T3FD      = 0x9D;
  009E          +1    35     sfr   T3CON     = 0x9E;
  00A0          +1    36     sfr   P2        = 0xA0;
  00A1          +1    37     sfr   TIMECON   = 0xA1;
  00A2          +1    38     sfr   HTHSEC    = 0xA2;
  00A3          +1    39     sfr   SEC       = 0xA3;
  00A4          +1    40     sfr   MIN       = 0xA4;
  00A5          +1    41     sfr   HOUR      = 0xA5;
  00A6          +1    42     sfr   INTVAL    = 0xA6;
  00A7          +1    43     sfr   DPCON     = 0xA7;
  00A8          +1    44     sfr   IE        = 0xA8;
  00A9          +1    45     sfr   IEIP2     = 0xA9;
  00AE          +1    46     sfr   PWMCON    = 0xAE;
  00AF          +1    47     sfr   CFG841    = 0xAF;
  00B0          +1    48     sfr   P3        = 0xB0;
  00B1          +1    49     sfr   PWM0L     = 0xB1;
  00B2          +1    50     sfr   PWM0H     = 0xB2;
  00B3          +1    51     sfr   PWM1L     = 0xB3;
  00B4          +1    52     sfr   PWM1H     = 0xB4;
  00B7          +1    53     sfr   SPH       = 0xB7;
  00B8          +1    54     sfr   IP        = 0xB8;
  00B9          +1    55     sfr   ECON      = 0xB9;
  00BC          +1    56     sfr   EDATA1    = 0xBC;
  00BD          +1    57     sfr   EDATA2    = 0xBD;
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     2

  00BE          +1    58     sfr   EDATA3    = 0xBE;
  00BF          +1    59     sfr   EDATA4    = 0xBF;
  00C0          +1    60     sfr   WDCON     = 0xC0;
  00C2          +1    61     sfr   CHIPID    = 0xC2;
  00C6          +1    62     sfr   EADRL     = 0xC6;
  00C7          +1    63     sfr   EADRH     = 0xC7;
  00C8          +1    64     sfr   T2CON     = 0xC8;
  00CA          +1    65     sfr   RCAP2L    = 0xCA;
  00CB          +1    66     sfr   RCAP2H    = 0xCB;
  00CC          +1    67     sfr   TL2       = 0xCC;
  00CD          +1    68     sfr   TH2       = 0xCD;
  00D0          +1    69     sfr   PSW       = 0xD0;
  00D2          +1    70     sfr   DMAL      = 0xD2;
  00D3          +1    71     sfr   DMAH      = 0xD3;
  00D4          +1    72     sfr   DMAP      = 0xD4;
  00D7          +1    73     sfr   PLLCON    = 0xD7;
  00D8          +1    74     sfr   ADCCON2   = 0xD8;
  00D9          +1    75     sfr   ADCDATAL  = 0xD9;
  00DA          +1    76     sfr   ADCDATAH  = 0xDA;
  00DF          +1    77     sfr   PSMCON    = 0xDF;
  00E0          +1    78     sfr   ACC       = 0xE0;
  00E8          +1    79     sfr   DCON      = 0xE8;
  00E8          +1    80     sfr   I2CCON    = 0xE8;
  00EF          +1    81     sfr   ADCCON1   = 0xEF;
  00F0          +1    82     sfr   B         = 0xF0;
  00F1          +1    83     sfr   ADCOFSL   = 0xF1;
  00F2          +1    84     sfr   ADCOFSH   = 0xF2;
  00F3          +1    85     sfr   ADCGAINL  = 0xF3;
  00F4          +1    86     sfr   ADCGAINH  = 0xF4;
  00F5          +1    87     sfr   ADCCON3   = 0xF5;
  00F7          +1    88     sfr   SPIDAT    = 0xF7;
  00F8          +1    89     sfr   SPICON    = 0xF8;
  00F9          +1    90     sfr   DAC0L     = 0xF9;
  00FA          +1    91     sfr   DAC0H     = 0xFA;
  00FB          +1    92     sfr   DAC1L     = 0xFB;
  00FC          +1    93     sfr   DAC1H     = 0xFC;
  00FD          +1    94     sfr   DACCON    = 0xFD;
                +1    95     
                +1    96     
                +1    97     
  008F          +1    98     sbit  TF1       = 0x8F;
  008E          +1    99     sbit  TR1       = 0x8E;
  008D          +1   100     sbit  TF0       = 0x8D;
  008C          +1   101     sbit  TR0       = 0x8C;
  008B          +1   102     sbit  IE1       = 0x8B;
  008A          +1   103     sbit  IT1       = 0x8A;
  0089          +1   104     sbit  IE0       = 0x89;
  0088          +1   105     sbit  IT0       = 0x88;
                +1   106     
  0091          +1   107     sbit  T2EX      = 0x91;
  0090          +1   108     sbit  T2        = 0x90;
                +1   109     
  009F          +1   110     sbit  SM0       = 0x9F;
  009E          +1   111     sbit  SM1       = 0x9E;
  009D          +1   112     sbit  SM2       = 0x9D;
  009C          +1   113     sbit  REN       = 0x9C;
  009B          +1   114     sbit  TB8       = 0x9B;
  009A          +1   115     sbit  RB8       = 0x9A;
  0099          +1   116     sbit  TI        = 0x99;
  0098          +1   117     sbit  RI        = 0x98;
                +1   118     
  00AF          +1   119     sbit  EA        = 0xAF;
  00AE          +1   120     sbit  EADC      = 0xAE;
  00AD          +1   121     sbit  ET2       = 0xAD;
  00AC          +1   122     sbit  ES        = 0xAC;
  00AB          +1   123     sbit  ET1       = 0xAB;
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     3

  00AA          +1   124     sbit  EX1       = 0xAA;
  00A9          +1   125     sbit  ET0       = 0xA9;
  00A8          +1   126     sbit  EX0       = 0xA8;
                +1   127     
  00B7          +1   128     sbit  RD        = 0xB7;
  00B6          +1   129     sbit  WR        = 0xB6;
  00B5          +1   130     sbit  T1        = 0xB5;
  00B4          +1   131     sbit  T0        = 0xB4;
  00B3          +1   132     sbit  INT1      = 0xB3;
  00B2          +1   133     sbit  INT0      = 0xB2;
  00B1          +1   134     sbit  TXD       = 0xB1;
  00B0          +1   135     sbit  RXD       = 0xB0;
                +1   136     
  00BF          +1   137     sbit  PSI       = 0xBF;
  00BE          +1   138     sbit  PADC      = 0xBE;
  00BD          +1   139     sbit  PT2       = 0xBD;
  00BC          +1   140     sbit  PS        = 0xBC;
  00BB          +1   141     sbit  PT1       = 0xBB;
  00BA          +1   142     sbit  PX1       = 0xBA;
  00B9          +1   143     sbit  PT0       = 0xB9;
  00B8          +1   144     sbit  PX0       = 0xB8;
                +1   145     
  00C7          +1   146     sbit  PRE3      = 0xC7;
  00C6          +1   147     sbit  PRE2      = 0xC6;
  00C5          +1   148     sbit  PRE1      = 0xC5;
  00C4          +1   149     sbit  PRE0      = 0xC4;
  00C3          +1   150     sbit  WDIR      = 0xC3;
  00C2          +1   151     sbit  WDS       = 0xC2;
  00C1          +1   152     sbit  WDE       = 0xC1;
  00C0          +1   153     sbit  WDWR      = 0xC0;
                +1   154     
  00CF          +1   155     sbit  TF2       = 0xCF;
  00CE          +1   156     sbit  EXF2      = 0xCE;
  00CD          +1   157     sbit  RCLK      = 0xCD;
  00CC          +1   158     sbit  TCLK      = 0xCC;
  00CB          +1   159     sbit  EXEN2     = 0xCB;
  00CA          +1   160     sbit  TR2       = 0xCA;
  00C9          +1   161     sbit  CNT2      = 0xC9;
  00C8          +1   162     sbit  CAP2      = 0xC8;
                +1   163     
  00D7          +1   164     sbit  CY        = 0xD7;
  00D6          +1   165     sbit  AC        = 0xD6;
  00D5          +1   166     sbit  F0        = 0xD5;
  00D4          +1   167     sbit  RS1       = 0xD4;
  00D3          +1   168     sbit  RS0       = 0xD3;
  00D2          +1   169     sbit  OV        = 0xD2;
  00D1          +1   170     sbit  F1        = 0xD1;
  00D0          +1   171     sbit  P         = 0xD0;
                +1   172     
  00DF          +1   173     sbit  ADCI      = 0xDF;
  00DE          +1   174     sbit  DMA       = 0xDE;
  00DD          +1   175     sbit  CCONV     = 0xDD;
  00DC          +1   176     sbit  SCONV     = 0xDC;
  00DB          +1   177     sbit  CS3       = 0xDB;
  00DA          +1   178     sbit  CS2       = 0xDA;
  00D9          +1   179     sbit  CS1       = 0xD9;
  00D8          +1   180     sbit  CS0       = 0xD8;
                +1   181     
  00EF          +1   182     sbit  D1        = 0xEF;
  00EE          +1   183     sbit  D1EN      = 0xEE;
  00ED          +1   184     sbit  D0        = 0xED;
  00EB          +1   185     sbit  D0EN      = 0xEB;
                +1   186     
  00EF          +1   187     sbit  MDO       = 0xEF;
  00EF          +1   188     sbit  I2CSI     = 0xEF;
  00EE          +1   189     sbit  MDE       = 0xEE;
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     4

  00EE          +1   190     sbit  I2CGC     = 0xEE;
  00ED          +1   191     sbit  MCO       = 0xED;
  00ED          +1   192     sbit  I2CID1    = 0xED;
  00EC          +1   193     sbit  MDI       = 0xEC;
  00EC          +1   194     sbit  I2CID0    = 0xEC;
  00EB          +1   195     sbit  I2CM      = 0xEB;
  00EA          +1   196     sbit  I2CRS     = 0xEA;
  00E9          +1   197     sbit  I2CTX     = 0xE9;
  00E8          +1   198     sbit  I2CI      = 0xE8;
                +1   199     
  00FF          +1   200     sbit  ISPI      = 0xFF;
  00FE          +1   201     sbit  WCOL      = 0xFE;
  00FD          +1   202     sbit  SPE       = 0xFD;
  00FC          +1   203     sbit  SPIM      = 0xFC;
  00FB          +1   204     sbit  CPOL      = 0xFB;
  00FA          +1   205     sbit  CPHA      = 0xFA;
  00F9          +1   206     sbit  SPR1      = 0xF9;
  00F8          +1   207     sbit  SPR0      = 0xF8;
                     208     
                     209     ;
                     210     ;
                     211     ;------------------------------------------------------
                     212     ;       That code includes interrupt
                     213     ;       Check main.asm file
                     214     ;       Same Project without ADC interrupt 
                     215     ;------------------------------------------------------
                     216     ;
                     217     ;
                     218     ;       ADC Example Code
                     219     ;       With interrupt
                     220     ;
                     221     ;       Usage of ADC unit:
                     222     ;               1 - set ADCON1 and ADCON2 to select challel, SCONV should be '0'
                     223     ;               2 - set SCONV=1
                     224     ;               3 - check ADCI until becomes logic 1
                     225     ;                       means of that,
                     226     ;                       if ADCI 1, then adc reading complaited
                     227     ;               4 - get readed ADC data from ADCDATAH and ADCDATAL
                     228     ;               5 - clear ADCI and go back to step2, to run ADC again
                     229     ;
                     230     ;
0000                 231             org 0000h
0000 8033            232                     sjmp start
                     233                     
0033                 234             org 0033h  ; ADC Interrupt Vector
0033 800E            235                     sjmp adcInt
                     236                     
0035                 237     start:
0035 75EF8C          238             mov ADCCON1, #8Ch ; 10001100, Internal Reference, Clk=32, (Suggested Settings)
0038 75D803          239             mov ADCCON2, #03h ; 00000001, Channel Selecting
                     240             
003B D2AE            241             setb EADC  ;  Activate ADC Inerrupt
003D D2AF            242             setb EA    ;  Activate Global Interrupts
003F D2DC            243             setb SCONV ;  Read 1 bit data from ADC unit, 
                     244                                ;  ADC Reading lap will be started after that
                     245                                
0041                 246     x:
                     247     ;
                     248     ;
                     249     ;       Any Code Here
                     250     ;
0041 80FE            251             sjmp x
                     252     
0043                 253     adcInt:
0043 E5DA            254             mov A, ADCDATAH
0045 540F            255             anl A, #0Fh
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     5

0047 FC              256             mov R4, A
0048 ADD9            257             mov R5, ADCDATAL
                     258             
004A 32              259             reti
                     260             
004B 80E8            261             sjmp start
                     262     end
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     6

SYMBOL TABLE LISTING
------ ----- -------


N A M E             T Y P E  V A L U E   ATTRIBUTES

AC . . . . . . . .  B ADDR   00D0H.6 A   
ACC. . . . . . . .  D ADDR   00E0H   A   
ADCCON1. . . . . .  D ADDR   00EFH   A   
ADCCON2. . . . . .  D ADDR   00D8H   A   
ADCCON3. . . . . .  D ADDR   00F5H   A   
ADCDATAH . . . . .  D ADDR   00DAH   A   
ADCDATAL . . . . .  D ADDR   00D9H   A   
ADCGAINH . . . . .  D ADDR   00F4H   A   
ADCGAINL . . . . .  D ADDR   00F3H   A   
ADCI . . . . . . .  B ADDR   00D8H.7 A   
ADCINT . . . . . .  C ADDR   0043H   A   
ADCOFSH. . . . . .  D ADDR   00F2H   A   
ADCOFSL. . . . . .  D ADDR   00F1H   A   
B. . . . . . . . .  D ADDR   00F0H   A   
CAP2 . . . . . . .  B ADDR   00C8H.0 A   
CCONV. . . . . . .  B ADDR   00D8H.5 A   
CFG841 . . . . . .  D ADDR   00AFH   A   
CHIPID . . . . . .  D ADDR   00C2H   A   
CNT2 . . . . . . .  B ADDR   00C8H.1 A   
CPHA . . . . . . .  B ADDR   00F8H.2 A   
CPOL . . . . . . .  B ADDR   00F8H.3 A   
CS0. . . . . . . .  B ADDR   00D8H.0 A   
CS1. . . . . . . .  B ADDR   00D8H.1 A   
CS2. . . . . . . .  B ADDR   00D8H.2 A   
CS3. . . . . . . .  B ADDR   00D8H.3 A   
CY . . . . . . . .  B ADDR   00D0H.7 A   
D0 . . . . . . . .  B ADDR   00E8H.5 A   
D0EN . . . . . . .  B ADDR   00E8H.3 A   
D1 . . . . . . . .  B ADDR   00E8H.7 A   
D1EN . . . . . . .  B ADDR   00E8H.6 A   
DAC0H. . . . . . .  D ADDR   00FAH   A   
DAC0L. . . . . . .  D ADDR   00F9H   A   
DAC1H. . . . . . .  D ADDR   00FCH   A   
DAC1L. . . . . . .  D ADDR   00FBH   A   
DACCON . . . . . .  D ADDR   00FDH   A   
DCON . . . . . . .  D ADDR   00E8H   A   
DMA. . . . . . . .  B ADDR   00D8H.6 A   
DMAH . . . . . . .  D ADDR   00D3H   A   
DMAL . . . . . . .  D ADDR   00D2H   A   
DMAP . . . . . . .  D ADDR   00D4H   A   
DPCON. . . . . . .  D ADDR   00A7H   A   
DPH. . . . . . . .  D ADDR   0083H   A   
DPL. . . . . . . .  D ADDR   0082H   A   
DPP. . . . . . . .  D ADDR   0084H   A   
EA . . . . . . . .  B ADDR   00A8H.7 A   
EADC . . . . . . .  B ADDR   00A8H.6 A   
EADRH. . . . . . .  D ADDR   00C7H   A   
EADRL. . . . . . .  D ADDR   00C6H   A   
ECON . . . . . . .  D ADDR   00B9H   A   
EDATA1 . . . . . .  D ADDR   00BCH   A   
EDATA2 . . . . . .  D ADDR   00BDH   A   
EDATA3 . . . . . .  D ADDR   00BEH   A   
EDATA4 . . . . . .  D ADDR   00BFH   A   
ES . . . . . . . .  B ADDR   00A8H.4 A   
ET0. . . . . . . .  B ADDR   00A8H.1 A   
ET1. . . . . . . .  B ADDR   00A8H.3 A   
ET2. . . . . . . .  B ADDR   00A8H.5 A   
EX0. . . . . . . .  B ADDR   00A8H.0 A   
EX1. . . . . . . .  B ADDR   00A8H.2 A   
EXEN2. . . . . . .  B ADDR   00C8H.3 A   
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     7

EXF2 . . . . . . .  B ADDR   00C8H.6 A   
F0 . . . . . . . .  B ADDR   00D0H.5 A   
F1 . . . . . . . .  B ADDR   00D0H.1 A   
HOUR . . . . . . .  D ADDR   00A5H   A   
HTHSEC . . . . . .  D ADDR   00A2H   A   
I2CADD . . . . . .  D ADDR   009BH   A   
I2CADD1. . . . . .  D ADDR   0091H   A   
I2CADD2. . . . . .  D ADDR   0092H   A   
I2CADD3. . . . . .  D ADDR   0093H   A   
I2CCON . . . . . .  D ADDR   00E8H   A   
I2CDAT . . . . . .  D ADDR   009AH   A   
I2CGC. . . . . . .  B ADDR   00E8H.6 A   
I2CI . . . . . . .  B ADDR   00E8H.0 A   
I2CID0 . . . . . .  B ADDR   00E8H.4 A   
I2CID1 . . . . . .  B ADDR   00E8H.5 A   
I2CM . . . . . . .  B ADDR   00E8H.3 A   
I2CRS. . . . . . .  B ADDR   00E8H.2 A   
I2CSI. . . . . . .  B ADDR   00E8H.7 A   
I2CTX. . . . . . .  B ADDR   00E8H.1 A   
IE . . . . . . . .  D ADDR   00A8H   A   
IE0. . . . . . . .  B ADDR   0088H.1 A   
IE1. . . . . . . .  B ADDR   0088H.3 A   
IEIP2. . . . . . .  D ADDR   00A9H   A   
INT0 . . . . . . .  B ADDR   00B0H.2 A   
INT1 . . . . . . .  B ADDR   00B0H.3 A   
INTVAL . . . . . .  D ADDR   00A6H   A   
IP . . . . . . . .  D ADDR   00B8H   A   
ISPI . . . . . . .  B ADDR   00F8H.7 A   
IT0. . . . . . . .  B ADDR   0088H.0 A   
IT1. . . . . . . .  B ADDR   0088H.2 A   
MCO. . . . . . . .  B ADDR   00E8H.5 A   
MDE. . . . . . . .  B ADDR   00E8H.6 A   
MDI. . . . . . . .  B ADDR   00E8H.4 A   
MDO. . . . . . . .  B ADDR   00E8H.7 A   
MIN. . . . . . . .  D ADDR   00A4H   A   
OV . . . . . . . .  B ADDR   00D0H.2 A   
P. . . . . . . . .  B ADDR   00D0H.0 A   
P0 . . . . . . . .  D ADDR   0080H   A   
P1 . . . . . . . .  D ADDR   0090H   A   
P2 . . . . . . . .  D ADDR   00A0H   A   
P3 . . . . . . . .  D ADDR   00B0H   A   
PADC . . . . . . .  B ADDR   00B8H.6 A   
PCON . . . . . . .  D ADDR   0087H   A   
PLLCON . . . . . .  D ADDR   00D7H   A   
PRE0 . . . . . . .  B ADDR   00C0H.4 A   
PRE1 . . . . . . .  B ADDR   00C0H.5 A   
PRE2 . . . . . . .  B ADDR   00C0H.6 A   
PRE3 . . . . . . .  B ADDR   00C0H.7 A   
PS . . . . . . . .  B ADDR   00B8H.4 A   
PSI. . . . . . . .  B ADDR   00B8H.7 A   
PSMCON . . . . . .  D ADDR   00DFH   A   
PSW. . . . . . . .  D ADDR   00D0H   A   
PT0. . . . . . . .  B ADDR   00B8H.1 A   
PT1. . . . . . . .  B ADDR   00B8H.3 A   
PT2. . . . . . . .  B ADDR   00B8H.5 A   
PWM0H. . . . . . .  D ADDR   00B2H   A   
PWM0L. . . . . . .  D ADDR   00B1H   A   
PWM1H. . . . . . .  D ADDR   00B4H   A   
PWM1L. . . . . . .  D ADDR   00B3H   A   
PWMCON . . . . . .  D ADDR   00AEH   A   
PX0. . . . . . . .  B ADDR   00B8H.0 A   
PX1. . . . . . . .  B ADDR   00B8H.2 A   
RB8. . . . . . . .  B ADDR   0098H.2 A   
RCAP2H . . . . . .  D ADDR   00CBH   A   
RCAP2L . . . . . .  D ADDR   00CAH   A   
RCLK . . . . . . .  B ADDR   00C8H.5 A   
A51 MACRO ASSEMBLER  MAIN                                                                 09/01/2020 21:21:37 PAGE     8

RD . . . . . . . .  B ADDR   00B0H.7 A   
REN. . . . . . . .  B ADDR   0098H.4 A   
RI . . . . . . . .  B ADDR   0098H.0 A   
RS0. . . . . . . .  B ADDR   00D0H.3 A   
RS1. . . . . . . .  B ADDR   00D0H.4 A   
RXD. . . . . . . .  B ADDR   00B0H.0 A   
SBUF . . . . . . .  D ADDR   0099H   A   
SCON . . . . . . .  D ADDR   0098H   A   
SCONV. . . . . . .  B ADDR   00D8H.4 A   
SEC. . . . . . . .  D ADDR   00A3H   A   
SM0. . . . . . . .  B ADDR   0098H.7 A   
SM1. . . . . . . .  B ADDR   0098H.6 A   
SM2. . . . . . . .  B ADDR   0098H.5 A   
SP . . . . . . . .  D ADDR   0081H   A   
SPE. . . . . . . .  B ADDR   00F8H.5 A   
SPH. . . . . . . .  D ADDR   00B7H   A   
SPICON . . . . . .  D ADDR   00F8H   A   
SPIDAT . . . . . .  D ADDR   00F7H   A   
SPIM . . . . . . .  B ADDR   00F8H.4 A   
SPR0 . . . . . . .  B ADDR   00F8H.0 A   
SPR1 . . . . . . .  B ADDR   00F8H.1 A   
START. . . . . . .  C ADDR   0035H   A   
T0 . . . . . . . .  B ADDR   00B0H.4 A   
T1 . . . . . . . .  B ADDR   00B0H.5 A   
T2 . . . . . . . .  B ADDR   0090H.0 A   
T2CON. . . . . . .  D ADDR   00C8H   A   
T2EX . . . . . . .  B ADDR   0090H.1 A   
T3CON. . . . . . .  D ADDR   009EH   A   
T3FD . . . . . . .  D ADDR   009DH   A   
TB8. . . . . . . .  B ADDR   0098H.3 A   
TCLK . . . . . . .  B ADDR   00C8H.4 A   
TCON . . . . . . .  D ADDR   0088H   A   
TF0. . . . . . . .  B ADDR   0088H.5 A   
TF1. . . . . . . .  B ADDR   0088H.7 A   
TF2. . . . . . . .  B ADDR   00C8H.7 A   
TH0. . . . . . . .  D ADDR   008CH   A   
TH1. . . . . . . .  D ADDR   008DH   A   
TH2. . . . . . . .  D ADDR   00CDH   A   
TI . . . . . . . .  B ADDR   0098H.1 A   
TIMECON. . . . . .  D ADDR   00A1H   A   
TL0. . . . . . . .  D ADDR   008AH   A   
TL1. . . . . . . .  D ADDR   008BH   A   
TL2. . . . . . . .  D ADDR   00CCH   A   
TMOD . . . . . . .  D ADDR   0089H   A   
TR0. . . . . . . .  B ADDR   0088H.4 A   
TR1. . . . . . . .  B ADDR   0088H.6 A   
TR2. . . . . . . .  B ADDR   00C8H.2 A   
TXD. . . . . . . .  B ADDR   00B0H.1 A   
WCOL . . . . . . .  B ADDR   00F8H.6 A   
WDCON. . . . . . .  D ADDR   00C0H   A   
WDE. . . . . . . .  B ADDR   00C0H.1 A   
WDIR . . . . . . .  B ADDR   00C0H.3 A   
WDS. . . . . . . .  B ADDR   00C0H.2 A   
WDWR . . . . . . .  B ADDR   00C0H.0 A   
WR . . . . . . . .  B ADDR   00B0H.6 A   
X. . . . . . . . .  C ADDR   0041H   A   


REGISTER BANK(S) USED: 0 


ASSEMBLY COMPLETE.  0 WARNING(S), 0 ERROR(S)
