Copyright 1986-2020 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2020.2 (win64) Build 3064766 Wed Nov 18 09:12:45 MST 2020
| Date         : Wed Mar 17 02:45:16 2021
| Host         : Allen-PC running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file FitBit_control_sets_placed.rpt
| Design       : FitBit
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    16 |
|    Minimum number of control sets                        |    16 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    32 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    16 |
| >= 0 to < 4        |     2 |
| >= 4 to < 6        |     1 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     1 |
| >= 10 to < 12      |     0 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |    12 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |             141 |           59 |
| No           | No                    | Yes                    |               0 |            0 |
| No           | Yes                   | No                     |             257 |           69 |
| Yes          | No                    | No                     |               1 |            1 |
| Yes          | No                    | Yes                    |               0 |            0 |
| Yes          | Yes                   | No                     |             129 |           41 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+------------------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+
|      Clock Signal      |            Enable Signal           |           Set/Reset Signal           | Slice Load Count | Bel Load Count | Bels / Slice |
+------------------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+
|  display/slowerclk/CLK | display/dp_i_1_n_0                 |                                      |                1 |              1 |         1.00 |
|  CLK_IBUF_BUFG         | rst_IBUF                           | si_i_1_n_0                           |                1 |              1 |         1.00 |
|  display/slowerclk/CLK |                                    | rst_IBUF                             |                2 |              4 |         2.00 |
|  display/slowerclk/CLK |                                    |                                      |                5 |              8 |         1.60 |
|  CLK_IBUF_BUFG         |                                    | si_i_1_n_0                           |                6 |             16 |         2.67 |
|  CLK_IBUF_BUFG         | hi/totalActivityTime[0]_i_1_n_0    | rst_IBUF                             |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG         | over32/fastSecondsCount[0]_i_1_n_0 | rst_IBUF                             |                4 |             16 |         4.00 |
|  CLK_IBUF_BUFG         |                                    | clear                                |                7 |             28 |         4.00 |
|  CLK_IBUF_BUFG         |                                    | hi/stepCountThisSecond[0]_i_1_n_0    |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG         |                                    | over32/pulseCount[0]_i_1_n_0         |                8 |             32 |         4.00 |
|  CLK_IBUF_BUFG         | hi/currentActivityTime             | rst_IBUF                             |               16 |             32 |         2.00 |
|  CLK_IBUF_BUFG         |                                    | generator/pulseCount_reg[31]_i_1_n_1 |                9 |             33 |         3.67 |
|  debug_OBUF_BUFG       |                                    | rst_IBUF                             |               13 |             48 |         3.69 |
|  CLK_IBUF_BUFG         |                                    | rst_IBUF                             |               16 |             64 |         4.00 |
|  CLK_IBUF_BUFG         | over32/tickCount_reg[0]_i_1_n_3    | rst_IBUF                             |               16 |             64 |         4.00 |
|  CLK_IBUF_BUFG         |                                    |                                      |               54 |            133 |         2.46 |
+------------------------+------------------------------------+--------------------------------------+------------------+----------------+--------------+


