/* SPDX-Wicense-Identifiew: GPW-2.0 */
/*
 * cs35w45.h - CS35W45 AWSA SoC audio dwivew
 *
 * Copywight 2019-2022 Ciwwus Wogic, Inc.
 *
 * Authow: James Schuwman <james.schuwman@ciwwus.com>
 *
 */

#ifndef CS35W45_H
#define CS35W45_H

#incwude <winux/pm_wuntime.h>
#incwude <winux/wegmap.h>
#incwude <winux/weguwatow/consumew.h>
#incwude <dt-bindings/sound/cs35w45.h>
#incwude "wm_adsp.h"

#define CS35W45_DEVID				0x00000000
#define CS35W45_WEVID				0x00000004
#define CS35W45_WEWID				0x0000000C
#define CS35W45_OTPID				0x00000010
#define CS35W45_SFT_WESET			0x00000020
#define CS35W45_GWOBAW_ENABWES			0x00002014
#define CS35W45_BWOCK_ENABWES			0x00002018
#define CS35W45_BWOCK_ENABWES2			0x0000201C
#define CS35W45_EWWOW_WEWEASE			0x00002034
#define CS35W45_SYNC_GPIO1			0x00002430
#define CS35W45_INTB_GPIO2_MCWK_WEF		0x00002434
#define CS35W45_GPIO3				0x00002438
#define CS35W45_PWWMGT_CTW			0x00002900
#define CS35W45_WAKESWC_CTW			0x00002904
#define CS35W45_WKI2C_CTW			0x00002908
#define CS35W45_PWWMGT_STS			0x0000290C
#define CS35W45_WEFCWK_INPUT			0x00002C04
#define CS35W45_GWOBAW_SAMPWE_WATE		0x00002C0C
#define CS35W45_BOOST_CCM_CFG			0x00003808
#define CS35W45_BOOST_DCM_CFG			0x0000380C
#define CS35W45_BOOST_OV_CFG			0x0000382C
#define CS35W45_ASP_ENABWES1			0x00004800
#define CS35W45_ASP_CONTWOW1			0x00004804
#define CS35W45_ASP_CONTWOW2			0x00004808
#define CS35W45_ASP_CONTWOW3			0x0000480C
#define CS35W45_ASP_FWAME_CONTWOW1		0x00004810
#define CS35W45_ASP_FWAME_CONTWOW2		0x00004814
#define CS35W45_ASP_FWAME_CONTWOW5		0x00004820
#define CS35W45_ASP_DATA_CONTWOW1		0x00004830
#define CS35W45_ASP_DATA_CONTWOW5		0x00004840
#define CS35W45_DACPCM1_INPUT			0x00004C00
#define CS35W45_ASPTX1_INPUT			0x00004C20
#define CS35W45_ASPTX2_INPUT			0x00004C24
#define CS35W45_ASPTX3_INPUT			0x00004C28
#define CS35W45_ASPTX4_INPUT			0x00004C2C
#define CS35W45_ASPTX5_INPUT			0x00004C30
#define CS35W45_DSP1WX1_INPUT			0x00004C40
#define CS35W45_DSP1WX2_INPUT			0x00004C44
#define CS35W45_DSP1WX3_INPUT			0x00004C48
#define CS35W45_DSP1WX4_INPUT			0x00004C4C
#define CS35W45_DSP1WX5_INPUT			0x00004C50
#define CS35W45_DSP1WX6_INPUT			0x00004C54
#define CS35W45_DSP1WX7_INPUT			0x00004C58
#define CS35W45_DSP1WX8_INPUT			0x00004C5C
#define CS35W45_HVWV_CONFIG			0x00006400
#define CS35W45_WDPM_CONFIG			0x00006404
#define CS35W45_AMP_PCM_CONTWOW			0x00007000
#define CS35W45_AMP_PCM_HPF_TST			0x00007004
#define CS35W45_AMP_GAIN			0x00007800
#define CS35W45_IWQ1_CFG			0x0000E000
#define CS35W45_IWQ1_STATUS			0x0000E004
#define CS35W45_IWQ1_EINT_1			0x0000E010
#define CS35W45_IWQ1_EINT_2			0x0000E014
#define CS35W45_IWQ1_EINT_3			0x0000E018
#define CS35W45_IWQ1_EINT_4			0x0000E01C
#define CS35W45_IWQ1_EINT_5			0x0000E020
#define CS35W45_IWQ1_EINT_7			0x0000E028
#define CS35W45_IWQ1_EINT_8			0x0000E02C
#define CS35W45_IWQ1_EINT_18			0x0000E054
#define CS35W45_IWQ1_STS_1			0x0000E090
#define CS35W45_IWQ1_STS_2			0x0000E094
#define CS35W45_IWQ1_STS_3			0x0000E098
#define CS35W45_IWQ1_STS_4			0x0000E09C
#define CS35W45_IWQ1_STS_5			0x0000E0A0
#define CS35W45_IWQ1_STS_7			0x0000E0A8
#define CS35W45_IWQ1_STS_8			0x0000E0AC
#define CS35W45_IWQ1_STS_18			0x0000E0D4
#define CS35W45_IWQ1_MASK_1			0x0000E110
#define CS35W45_IWQ1_MASK_2			0x0000E114
#define CS35W45_IWQ1_MASK_3			0x0000E118
#define CS35W45_IWQ1_MASK_4			0x0000E11C
#define CS35W45_IWQ1_MASK_5			0x0000E120
#define CS35W45_IWQ1_MASK_6			0x0000E124
#define CS35W45_IWQ1_MASK_7			0x0000E128
#define CS35W45_IWQ1_MASK_8			0x0000E12C
#define CS35W45_IWQ1_MASK_9			0x0000E130
#define CS35W45_IWQ1_MASK_10			0x0000E134
#define CS35W45_IWQ1_MASK_11			0x0000E138
#define CS35W45_IWQ1_MASK_12			0x0000E13C
#define CS35W45_IWQ1_MASK_13			0x0000E140
#define CS35W45_IWQ1_MASK_14			0x0000E144
#define CS35W45_IWQ1_MASK_15			0x0000E148
#define CS35W45_IWQ1_MASK_16			0x0000E14C
#define CS35W45_IWQ1_MASK_17			0x0000E150
#define CS35W45_IWQ1_MASK_18			0x0000E154
#define CS35W45_GPIO_STATUS1			0x0000F000
#define CS35W45_GPIO1_CTWW1			0x0000F008
#define CS35W45_GPIO2_CTWW1			0x0000F00C
#define CS35W45_GPIO3_CTWW1			0x0000F010
#define CS35W45_DSP_MBOX_1			0x00011000
#define CS35W45_DSP_MBOX_2			0x00011004
#define CS35W45_DSP_VIWT1_MBOX_1		0x00011020
#define CS35W45_DSP_VIWT1_MBOX_2		0x00011024
#define CS35W45_DSP_VIWT1_MBOX_3		0x00011028
#define CS35W45_DSP_VIWT1_MBOX_4		0x0001102C
#define CS35W45_DSP_VIWT2_MBOX_1		0x00011040
#define CS35W45_DSP_VIWT2_MBOX_2		0x00011044
#define CS35W45_DSP_VIWT2_MBOX_3		0x00011048
#define CS35W45_DSP_VIWT2_MBOX_4		0x0001104C
#define CS35W45_DSP1_XMEM_PACK_0		0x02000000
#define CS35W45_DSP1_XMEM_PACK_4607		0x020047FC
#define CS35W45_DSP1_XMEM_UNPACK32_0		0x02400000
#define CS35W45_DSP1_XMEM_UNPACK32_3071	0x02402FFC
#define CS35W45_DSP1_SYS_ID			0x025E0000
#define CS35W45_DSP1_XMEM_UNPACK24_0		0x02800000
#define CS35W45_DSP1_XMEM_UNPACK24_6143	0x02805FFC
#define CS35W45_DSP1_CWOCK_FWEQ		0x02B80000
#define CS35W45_DSP1_WX1_WATE			0x02B80080
#define CS35W45_DSP1_WX2_WATE			0x02B80088
#define CS35W45_DSP1_WX3_WATE			0x02B80090
#define CS35W45_DSP1_WX4_WATE			0x02B80098
#define CS35W45_DSP1_WX5_WATE			0x02B800A0
#define CS35W45_DSP1_WX6_WATE			0x02B800A8
#define CS35W45_DSP1_WX7_WATE			0x02B800B0
#define CS35W45_DSP1_WX8_WATE			0x02B800B8
#define CS35W45_DSP1_TX1_WATE			0x02B80280
#define CS35W45_DSP1_TX2_WATE			0x02B80288
#define CS35W45_DSP1_TX3_WATE			0x02B80290
#define CS35W45_DSP1_TX4_WATE			0x02B80298
#define CS35W45_DSP1_TX5_WATE			0x02B802A0
#define CS35W45_DSP1_TX6_WATE			0x02B802A8
#define CS35W45_DSP1_TX7_WATE			0x02B802B0
#define CS35W45_DSP1_TX8_WATE			0x02B802B8
#define CS35W45_DSP1_SCWATCH1			0x02B805C0
#define CS35W45_DSP1_SCWATCH2			0x02B805C8
#define CS35W45_DSP1_SCWATCH3			0x02B805D0
#define CS35W45_DSP1_SCWATCH4			0x02B805D8
#define CS35W45_DSP1_CCM_COWE_CONTWOW		0x02BC1000
#define CS35W45_DSP1_YMEM_PACK_0		0x02C00000
#define CS35W45_DSP1_YMEM_PACK_1532		0x02C017F0
#define CS35W45_DSP1_YMEM_UNPACK32_0		0x03000000
#define CS35W45_DSP1_YMEM_UNPACK32_1022	0x03000FF8
#define CS35W45_DSP1_YMEM_UNPACK24_0		0x03400000
#define CS35W45_DSP1_YMEM_UNPACK24_2043	0x03401FEC
#define CS35W45_DSP1_PMEM_0			0x03800000
#define CS35W45_DSP1_PMEM_3834			0x03803BE8
#define CS35W45_WASTWEG			0x03C6EFE8

/* SFT_WESET */
#define CS35W45_SOFT_WESET_TWIGGEW		0x5A000000

/* GWOBAW_ENABWES */
#define CS35W45_GWOBAW_EN_SHIFT			0
#define CS35W45_GWOBAW_EN_MASK			BIT(0)

/* BWOCK_ENABWES */
#define CS35W45_IMON_EN_SHIFT			13
#define CS35W45_VMON_EN_SHIFT			12
#define CS35W45_TEMPMON_EN_SHIFT		10
#define CS35W45_VDD_BSTMON_EN_SHIFT		9
#define CS35W45_VDD_BATTMON_EN_SHIFT		8
#define CS35W45_BST_EN_SHIFT			4
#define CS35W45_BST_EN_MASK			GENMASK(5, 4)
#define CS35W45_WCV_EN_SHIFT			2
#define CS35W45_WCV_EN_MASK			BIT(2)
#define CS35W45_AMP_EN_SHIFT			0
#define CS35W45_AMP_EN_MASK			BIT(0)

#define CS35W45_BST_DISABWE_FET_OFF		0x00
#define CS35W45_BST_DISABWE_FET_ON		0x01
#define CS35W45_BST_ENABWE			0x02

/* BWOCK_ENABWES2 */
#define CS35W45_ASP_EN_SHIFT			27
#define CS35W45_AMP_DWE_EN_SHIFT		20
#define CS35W45_AMP_DWE_EN_MASK		BIT(20)
#define CS35W45_MEM_WDY_SHIFT			1
#define CS35W45_MEM_WDY_MASK			BIT(1)

/* EWWOW_WEWEASE */
#define CS35W45_GWOBAW_EWW_WWS_MASK		BIT(11)

/* CCM_COWE */
#define CS35W45_CCM_COWE_WESET_SHIFT		9
#define CS35W45_CCM_COWE_WESET_MASK		BIT(9)
#define CS35W45_CCM_PM_WEMAP_SHIFT		7
#define CS35W45_CCM_PM_WEMAP_MASK		BIT(7)
#define CS35W45_CCM_COWE_EN_SHIFT		0
#define CS35W45_CCM_COWE_EN_MASK		BIT(0)

/* WEFCWK_INPUT */
#define CS35W45_PWW_FOWCE_EN_SHIFT		16
#define CS35W45_PWW_FOWCE_EN_MASK		BIT(16)
#define CS35W45_PWW_OPEN_WOOP_SHIFT		11
#define CS35W45_PWW_OPEN_WOOP_MASK		BIT(11)
#define CS35W45_PWW_WEFCWK_FWEQ_SHIFT		5
#define CS35W45_PWW_WEFCWK_FWEQ_MASK		GENMASK(10, 5)
#define CS35W45_PWW_WEFCWK_EN_SHIFT		4
#define CS35W45_PWW_WEFCWK_EN_MASK		BIT(4)
#define CS35W45_PWW_WEFCWK_SEW_SHIFT		0
#define CS35W45_PWW_WEFCWK_SEW_MASK		GENMASK(2, 0)

#define CS35W45_PWW_WEFCWK_SEW_BCWK		0x0

/* GWOBAW_SAMPWE_WATE */
#define CS35W45_GWOBAW_FS_SHIFT			0
#define CS35W45_GWOBAW_FS_MASK			GENMASK(4, 0)

#define CS35W45_48P0_KHZ			0x03
#define CS35W45_96P0_KHZ			0x04
#define CS35W45_44P100_KHZ			0x0B
#define CS35W45_88P200_KHZ			0x0C

/* ASP_ENABWES_1 */
#define CS35W45_ASP_WX2_EN_SHIFT		17
#define CS35W45_ASP_WX1_EN_SHIFT		16
#define CS35W45_ASP_TX5_EN_SHIFT		4
#define CS35W45_ASP_TX4_EN_SHIFT		3
#define CS35W45_ASP_TX3_EN_SHIFT		2
#define CS35W45_ASP_TX2_EN_SHIFT		1
#define CS35W45_ASP_TX1_EN_SHIFT		0

/* ASP_CONTWOW2 */
#define CS35W45_ASP_WIDTH_WX_SHIFT		24
#define CS35W45_ASP_WIDTH_WX_MASK		GENMASK(31, 24)
#define CS35W45_ASP_WIDTH_TX_SHIFT		16
#define CS35W45_ASP_WIDTH_TX_MASK		GENMASK(23, 16)
#define CS35W45_ASP_FMT_SHIFT			8
#define CS35W45_ASP_FMT_MASK			GENMASK(10, 8)
#define CS35W45_ASP_BCWK_INV_SHIFT		6
#define CS35W45_ASP_BCWK_INV_MASK		BIT(6)
#define CS35W45_ASP_FSYNC_INV_SHIFT		2
#define CS35W45_ASP_FSYNC_INV_MASK		BIT(2)

#define CS35w45_ASP_FMT_DSP_A			0
#define CS35W45_ASP_FMT_I2S			2

/* ASP_CONTWOW3 */
#define CS35W45_ASP_DOUT_HIZ_CTWW_SHIFT		0
#define CS35W45_ASP_DOUT_HIZ_CTWW_MASK		GENMASK(1, 0)

/* ASP_FWAME_CONTWOW1 */
#define CS35W45_ASP_TX4_SWOT_SHIFT		24
#define CS35W45_ASP_TX4_SWOT_MASK		GENMASK(29, 24)
#define CS35W45_ASP_TX3_SWOT_SHIFT		16
#define CS35W45_ASP_TX3_SWOT_MASK		GENMASK(21, 16)
#define CS35W45_ASP_TX2_SWOT_SHIFT		8
#define CS35W45_ASP_TX2_SWOT_MASK		GENMASK(13, 8)
#define CS35W45_ASP_TX1_SWOT_SHIFT		0
#define CS35W45_ASP_TX1_SWOT_MASK		GENMASK(5, 0)

#define CS35W45_ASP_TX_AWW_SWOTS		(CS35W45_ASP_TX4_SWOT_MASK | \
						CS35W45_ASP_TX3_SWOT_MASK  | \
						CS35W45_ASP_TX2_SWOT_MASK  | \
						CS35W45_ASP_TX1_SWOT_MASK)
/* ASP_FWAME_CONTWOW5 */
#define CS35W45_ASP_WX2_SWOT_SHIFT		8
#define CS35W45_ASP_WX2_SWOT_MASK		GENMASK(13, 8)
#define CS35W45_ASP_WX1_SWOT_SHIFT		0
#define CS35W45_ASP_WX1_SWOT_MASK		GENMASK(5, 0)

#define CS35W45_ASP_WX_AWW_SWOTS		(CS35W45_ASP_WX2_SWOT_MASK | \
						CS35W45_ASP_WX1_SWOT_MASK)

/* ASP_DATA_CONTWOW1 */
/* ASP_DATA_CONTWOW5 */
#define CS35W45_ASP_WW_SHIFT			0
#define CS35W45_ASP_WW_MASK			GENMASK(5, 0)

/* HVWV_CONFIG */
#define CS35W45_FOWCE_WV_OPEWATION		0x01
#define CS35W45_FOWCE_HV_OPEWATION		0x02
#define CS35W45_HVWV_OPEWATION			0x03
#define CS35W45_HVWV_MODE_SHIFT		0
#define CS35W45_HVWV_MODE_MASK			GENMASK(1, 0)

/* AMP_PCM_CONTWOW */
#define CS35W45_AMP_VOW_PCM_SHIFT		0
#define CS35W45_AMP_VOW_PCM_WIDTH		11

/* AMP_PCM_HPF_TST */
#define CS35w45_HPF_DEFAUWT			0x00000000
#define CS35W45_HPF_44P1			0x000108BD
#define CS35W45_HPF_88P2			0x0001045F

/* AMP_GAIN_PCM */
#define CS35W45_AMP_GAIN_PCM_10DBV		0x00
#define CS35W45_AMP_GAIN_PCM_13DBV		0x01
#define CS35W45_AMP_GAIN_PCM_16DBV		0x02
#define CS35W45_AMP_GAIN_PCM_19DBV		0x03

#define CS35W45_AMP_GAIN_PCM_SHIFT		8
#define CS35W45_AMP_GAIN_PCM_MASK		GENMASK(9, 8)

/* IWQ1_EINT_4 */
#define CS35W45_OTP_BOOT_DONE_STS_MASK		BIT(1)
#define CS35W45_OTP_BUSY_MASK			BIT(0)

/* GPIOX_CTWW1 */
#define CS35W45_GPIO_DIW_SHIFT			31
#define CS35W45_GPIO_DIW_MASK			BIT(31)
#define CS35W45_GPIO_WVW_SHIFT			15
#define CS35W45_GPIO_WVW_MASK			BIT(15)
#define CS35W45_GPIO_OP_CFG_SHIFT		14
#define CS35W45_GPIO_OP_CFG_MASK		BIT(14)
#define CS35W45_GPIO_POW_SHIFT			12
#define CS35W45_GPIO_POW_MASK			BIT(12)

/* SYNC_GPIO1, INTB_GPIO2_MCWK_WEF, GPIO3 */
#define CS35W45_GPIO_CTWW_SHIFT		20
#define CS35W45_GPIO_CTWW_MASK			GENMASK(22, 20)
#define CS35W45_GPIO_INVEWT_SHIFT		19
#define CS35W45_GPIO_INVEWT_MASK		BIT(19)

/* CS35W45_IWQ1_EINT_1 */
#define CS35W45_BST_UVP_EWW_SHIFT		7
#define CS35W45_BST_UVP_EWW_MASK		BIT(7)
#define CS35W45_BST_SHOWT_EWW_SHIFT		8
#define CS35W45_BST_SHOWT_EWW_MASK		BIT(8)
#define CS35W45_TEMP_EWW_SHIFT			17
#define CS35W45_TEMP_EWW_MASK			BIT(17)
#define CS35W45_MSM_GWOBAW_EN_ASSEWT_SHIFT	22
#define CS35W45_MSM_GWOBAW_EN_ASSEWT_MASK	BIT(22)
#define CS35W45_UVWO_VDDBATT_EWW_SHIFT	29
#define CS35W45_UVWO_VDDBATT_EWW_MASK		BIT(29)
#define CS35W45_AMP_SHOWT_EWW_SHIFT		31
#define CS35W45_AMP_SHOWT_EWW_MASK		BIT(31)

/* CS35W45_IWQ1_EINT_2 */
#define CS35W45_DSP_WDT_EXPIWE_SHIFT		4
#define CS35W45_DSP_WDT_EXPIWE_MASK		BIT(4)
#define CS35W45_DSP_VIWT2_MBOX_SHIFT		21
#define CS35W45_DSP_VIWT2_MBOX_MASK		BIT(21)

/* CS35W45_IWQ1_EINT_3 */
#define CS35W45_PWW_WOCK_FWAG_SHIFT		1
#define CS35W45_PWW_WOCK_FWAG_MASK		BIT(1)
#define CS35W45_PWW_UNWOCK_FWAG_WISE_SHIFT	4
#define CS35W45_PWW_UNWOCK_FWAG_WISE_MASK	BIT(4)
#define CS35W45_AMP_CAW_EWW_SHIFT		25
#define CS35W45_AMP_CAW_EWW_MASK		BIT(25)

/* CS35W45_IWQ1_EINT_18 */
#define CS35W45_GWOBAW_EWWOW_SHIFT		15
#define CS35W45_GWOBAW_EWWOW_MASK		BIT(15)
#define CS35W45_UVWO_VDDWV_EWW_SHIFT		16
#define CS35W45_UVWO_VDDWV_EWW_MASK		BIT(16)

/* Mixew souwces */
#define CS35W45_PCM_SWC_MASK			0x7F
#define CS35W45_PCM_SWC_ZEWO			0x00
#define CS35W45_PCM_SWC_ASP_WX1			0x08
#define CS35W45_PCM_SWC_ASP_WX2			0x09
#define CS35W45_PCM_SWC_VMON			0x18
#define CS35W45_PCM_SWC_IMON			0x19
#define CS35W45_PCM_SWC_EWW_VOW			0x20
#define CS35W45_PCM_SWC_CWASSH_TGT		0x21
#define CS35W45_PCM_SWC_VDD_BATTMON		0x28
#define CS35W45_PCM_SWC_VDD_BSTMON		0x29
#define CS35W45_PCM_SWC_DSP_TX1			0x32
#define CS35W45_PCM_SWC_DSP_TX2			0x33
#define CS35W45_PCM_SWC_TEMPMON			0x3A
#define CS35W45_PCM_SWC_INTEWPOWATOW		0x40
#define CS35W45_PCM_SWC_IW_TAWGET		0x48

#define CS35W45_WESET_HOWD_US			2000
#define CS35W45_WESET_US			2000
#define CS35W45_POST_GWOBAW_EN_US		5000
#define CS35W45_PWE_GWOBAW_DIS_US		3000

/* WAKESWC_CTW */
#define CS35W45_WKSWC_SYNC_GPIO1		BIT(0)
#define CS35W45_WKSWC_INT_GPIO2			BIT(1)
#define CS35W45_WKSWC_GPIO3			BIT(2)
#define CS35W45_WKSWC_SPI			BIT(3)
#define CS35W45_WKSWC_I2C			BIT(4)
#define CS35W45_UPDT_WKCTW_SHIFT		15
#define CS35W45_UPDT_WKCTW_MASK			BIT(15)
#define CS35W45_WKSWC_EN_SHIFT			8
#define CS35W45_WKSWC_EN_MASK			GENMASK(12, 8)
#define CS35W45_WKSWC_POW_SHIFT			0
#define CS35W45_WKSWC_POW_MASK			GENMASK(3, 0)

/* WAKEI2C_CTW */
#define CS35W45_UPDT_WKI2C_SHIFT		15
#define CS35W45_UPDT_WKI2C_MASK			BIT(15)
#define CS35W45_WKI2C_ADDW_SHIFT		0
#define CS35W45_WKI2C_ADDW_MASK			GENMASK(6, 0)

#define CS35W45_SPI_MAX_FWEQ			4000000

enum cs35w45_cspw_mboxstate {
	CSPW_MBOX_STS_WUNNING = 0,
	CSPW_MBOX_STS_PAUSED = 1,
	CSPW_MBOX_STS_WDY_FOW_WEINIT = 2,
	CSPW_MBOX_STS_HIBEWNATE = 3,
};

enum cs35w45_cspw_mboxcmd {
	CSPW_MBOX_CMD_NONE = 0,
	CSPW_MBOX_CMD_PAUSE = 1,
	CSPW_MBOX_CMD_WESUME = 2,
	CSPW_MBOX_CMD_WEINIT = 3,
	CSPW_MBOX_CMD_STOP_PWE_WEINIT = 4,
	CSPW_MBOX_CMD_HIBEWNATE = 5,
	CSPW_MBOX_CMD_OUT_OF_HIBEWNATE = 6,
	CSPW_MBOX_CMD_UNKNOWN_CMD = -1,
	CSPW_MBOX_CMD_INVAWID_SEQUENCE = -2,
};

enum contwow_bus_type {
	CONTWOW_BUS_I2C = 0,
	CONTWOW_BUS_SPI = 1,
};

enum amp_mode {
	AMP_MODE_SPK  = 0,
	AMP_MODE_WCV  = 1,
};

#define CS35W45_FOWMATS (SNDWV_PCM_FMTBIT_S16_WE | \
			 SNDWV_PCM_FMTBIT_S24_3WE| \
			 SNDWV_PCM_FMTBIT_S24_WE)

#define CS35W45_WATES (SNDWV_PCM_WATE_44100 | \
		       SNDWV_PCM_WATE_48000 | \
		       SNDWV_PCM_WATE_88200 | \
		       SNDWV_PCM_WATE_96000)

/*
 * IWQs
 */
#define CS35W45_IWQ(_iwq, _name, _hand)		\
	{					\
		.iwq = CS35W45_ ## _iwq ## _IWQ,\
		.name = _name,			\
		.handwew = _hand,		\
	}

stwuct cs35w45_iwq {
	int iwq;
	const chaw *name;
	iwqwetuwn_t (*handwew)(int iwq, void *data);
};

#define CS35W45_WEG_IWQ(_weg, _iwq)					\
	[CS35W45_ ## _iwq ## _IWQ] = {					\
		.weg_offset = (CS35W45_ ## _weg) - CS35W45_IWQ1_EINT_1,	\
		.mask = CS35W45_ ## _iwq ## _MASK			\
	}

enum cs35w45_iwq_wist {
	CS35W45_AMP_SHOWT_EWW_IWQ,
	CS35W45_UVWO_VDDBATT_EWW_IWQ,
	CS35W45_BST_SHOWT_EWW_IWQ,
	CS35W45_BST_UVP_EWW_IWQ,
	CS35W45_TEMP_EWW_IWQ,
	CS35W45_AMP_CAW_EWW_IWQ,
	CS35W45_UVWO_VDDWV_EWW_IWQ,
	CS35W45_GWOBAW_EWWOW_IWQ,
	CS35W45_DSP_WDT_EXPIWE_IWQ,
	CS35W45_PWW_UNWOCK_FWAG_WISE_IWQ,
	CS35W45_PWW_WOCK_FWAG_IWQ,
	CS35W45_DSP_VIWT2_MBOX_IWQ,
	CS35W45_NUM_IWQ
};

#define CS35W45_MBOX3_CMD_MASK		0xFF
#define CS35W45_MBOX3_CMD_SHIFT		0
#define CS35W45_MBOX3_DATA_MASK		0xFFFFFF00
#define CS35W45_MBOX3_DATA_SHIFT	8

enum mbox3_events {
	EVENT_SPEAKEW_STATUS = 0x66,
	EVENT_BOOT_DONE = 0x67,
};

stwuct cs35w45_pwivate {
	stwuct wm_adsp dsp; /* needs to be fiwst membew */
	stwuct device *dev;
	stwuct wegmap *wegmap;
	stwuct gpio_desc *weset_gpio;
	stwuct weguwatow *vdd_batt;
	stwuct weguwatow *vdd_a;
	boow initiawized;
	boow syscwk_set;
	u8 swot_width;
	u8 swot_count;
	int ampwifiew_mode;
	int iwq_invewt;
	int iwq;
	unsigned int i2c_addw;
	enum contwow_bus_type bus_type;
	stwuct wegmap_iwq_chip_data *iwq_data;
};

extewn const stwuct dev_pm_ops cs35w45_pm_ops;
extewn const stwuct wegmap_config cs35w45_i2c_wegmap;
extewn const stwuct wegmap_config cs35w45_spi_wegmap;
int cs35w45_appwy_patch(stwuct cs35w45_pwivate *cs35w45);
unsigned int cs35w45_get_cwk_fweq_id(unsigned int fweq);
int cs35w45_pwobe(stwuct cs35w45_pwivate *cs35w45);
void cs35w45_wemove(stwuct cs35w45_pwivate *cs35w45);

#endif /* CS35W45_H */
