Starting process: Module

Starting process: 

SCUBA, Version Diamond (64-bit) 3.3.0.109
Thu Apr 02 10:03:15 2015

Copyright (c) 1991-1994 by NeoCAD Inc. All rights reserved.
Copyright (c) 1995 AT&T Corp.   All rights reserved.
Copyright (c) 1995-2001 Lucent Technologies Inc.  All rights reserved.
Copyright (c) 2001 Agere Systems   All rights reserved.
Copyright (c) 2002-2014 Lattice Semiconductor Corporation,  All rights reserved.

BEGIN SCUBA Module Synthesis

    Issued command   : C:\lscc\diamond\3.3_x64\ispfpga\bin\nt64\scuba.exe -w -n pll_pix2byte_RGB888_1lane -lang verilog -synth synplify -arch xo2c00 -type pll -fin 25 -fclkop 300 -fclkop_tol 0.0 -fclkos 300 -fclkos_tol 0.0 -fclkos2 75 -fclkos2_tol 0.0 -trimp 0 -phasep 0 -trimp_r -trims 0 -phases 90 -trims_r -phases2 0 -phase_cntl STATIC -rst -fb_mode 1 -lock 
    Circuit name     : pll_pix2byte_RGB888_1lane
    Module type      : pll
    Module Version   : 5.6
    Ports            : 
	Inputs       : CLKI, RST
	Outputs      : CLKOP, CLKOS, CLKOS2, LOCK
    I/O buffer       : not inserted
    EDIF output      : pll_pix2byte_RGB888_1lane.edn
    Verilog output   : pll_pix2byte_RGB888_1lane.v
    Verilog template : pll_pix2byte_RGB888_1lane_tmpl.v
    Verilog purpose  : for synthesis and simulation
    Bus notation     : big endian
    Report output    : pll_pix2byte_RGB888_1lane.srp
    Estimated Resource Usage:

END   SCUBA Module Synthesis

File: pll_pix2byte_RGB888_1lane.lpc created.


End process: completed successfully.


Total Warnings:  0

Total Errors:  0


