#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x20df440 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x20df5d0 .scope module, "tb" "tb" 3 51;
 .timescale -12 -12;
L_0x20d0870 .functor NOT 1, L_0x2110560, C4<0>, C4<0>, C4<0>;
L_0x21102e0 .functor XOR 1, L_0x21100c0, L_0x2110180, C4<0>, C4<0>;
L_0x2110450 .functor XOR 1, L_0x21102e0, L_0x2110380, C4<0>, C4<0>;
v0x210eaf0_0 .net *"_ivl_10", 0 0, L_0x2110380;  1 drivers
v0x210ebd0_0 .net *"_ivl_12", 0 0, L_0x2110450;  1 drivers
v0x210ecb0_0 .net *"_ivl_2", 0 0, L_0x2110000;  1 drivers
v0x210eda0_0 .net *"_ivl_4", 0 0, L_0x21100c0;  1 drivers
v0x210ee80_0 .net *"_ivl_6", 0 0, L_0x2110180;  1 drivers
v0x210efb0_0 .net *"_ivl_8", 0 0, L_0x21102e0;  1 drivers
v0x210f090_0 .var "clk", 0 0;
v0x210f130_0 .var/2u "stats1", 159 0;
v0x210f1f0_0 .var/2u "strobe", 0 0;
v0x210f2b0_0 .net "tb_match", 0 0, L_0x2110560;  1 drivers
v0x210f370_0 .net "tb_mismatch", 0 0, L_0x20d0870;  1 drivers
v0x210f430_0 .net "wavedrom_enable", 0 0, v0x210c7c0_0;  1 drivers
v0x210f500_0 .net "wavedrom_title", 511 0, v0x210c880_0;  1 drivers
v0x210f5d0_0 .net "x", 0 0, v0x210c940_0;  1 drivers
v0x210f700_0 .net "y", 0 0, v0x210c9e0_0;  1 drivers
v0x210f830_0 .net "z_dut", 0 0, L_0x20d8ae0;  1 drivers
v0x210f8d0_0 .net "z_ref", 0 0, L_0x20d0eb0;  1 drivers
L_0x2110000 .concat [ 1 0 0 0], L_0x20d0eb0;
L_0x21100c0 .concat [ 1 0 0 0], L_0x20d0eb0;
L_0x2110180 .concat [ 1 0 0 0], L_0x20d8ae0;
L_0x2110380 .concat [ 1 0 0 0], L_0x20d0eb0;
L_0x2110560 .cmp/eeq 1, L_0x2110000, L_0x2110450;
S_0x20df760 .scope module, "good1" "reference_module" 3 92, 3 4 0, S_0x20df5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
L_0x20d0b50 .functor XOR 1, v0x210c940_0, v0x210c9e0_0, C4<0>, C4<0>;
L_0x20d0eb0 .functor NOT 1, L_0x20d0b50, C4<0>, C4<0>, C4<0>;
v0x20d8ce0_0 .net *"_ivl_0", 0 0, L_0x20d0b50;  1 drivers
v0x20d8d80_0 .net "x", 0 0, v0x210c940_0;  alias, 1 drivers
v0x20d0610_0 .net "y", 0 0, v0x210c9e0_0;  alias, 1 drivers
v0x20d0940_0 .net "z", 0 0, L_0x20d0eb0;  alias, 1 drivers
S_0x210c050 .scope module, "stim1" "stimulus_gen" 3 87, 3 14 0, S_0x20df5d0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 1 "y";
    .port_info 3 /OUTPUT 512 "wavedrom_title";
    .port_info 4 /OUTPUT 1 "wavedrom_enable";
v0x20d0fc0_0 .net "clk", 0 0, v0x210f090_0;  1 drivers
v0x210c7c0_0 .var "wavedrom_enable", 0 0;
v0x210c880_0 .var "wavedrom_title", 511 0;
v0x210c940_0 .var "x", 0 0;
v0x210c9e0_0 .var "y", 0 0;
E_0x20dd740/0 .event negedge, v0x20d0fc0_0;
E_0x20dd740/1 .event posedge, v0x20d0fc0_0;
E_0x20dd740 .event/or E_0x20dd740/0, E_0x20dd740/1;
E_0x20dd070 .event negedge, v0x20d0fc0_0;
E_0x20dd2d0 .event posedge, v0x20d0fc0_0;
S_0x210c340 .scope task, "wavedrom_start" "wavedrom_start" 3 27, 3 27 0, S_0x210c050;
 .timescale -12 -12;
v0x20d0c60_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x210c5a0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 30, 3 30 0, S_0x210c050;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x210cb30 .scope module, "top_module1" "top_module" 3 97, 4 1 0, S_0x20df5d0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "x";
    .port_info 1 /INPUT 1 "y";
    .port_info 2 /OUTPUT 1 "z";
P_0x210cd10 .param/l "delay_x_value" 0 4 12, +C4<00000000000000000000000000011001>;
P_0x210cd50 .param/l "delay_y_value" 0 4 13, +C4<00000000000000000000000000100011>;
P_0x210cd90 .param/l "delay_z_value" 0 4 14, +C4<00000000000000000000000000110111>;
L_0x20e4710 .functor AND 1, L_0x210faf0, L_0x210fbe0, C4<1>, C4<1>;
L_0x20d8ae0/d .functor OR 1, L_0x210fcd0, L_0x20e4710, C4<0>, C4<0>;
L_0x20d8ae0 .delay 1 (55000000000000,55000000000000,55000000000000) L_0x20d8ae0/d;
v0x210e240_0 .net *"_ivl_1", 0 0, L_0x210fcd0;  1 drivers
v0x210e300_0 .net *"_ivl_2", 0 0, L_0x20e4710;  1 drivers
v0x210e3e0_0 .net "x", 0 0, v0x210c940_0;  alias, 1 drivers
v0x210e4b0_0 .net "x_delayed", 0 0, L_0x210fa00;  1 drivers
v0x210e580_0 .net "y", 0 0, v0x210c9e0_0;  alias, 1 drivers
v0x210e670_0 .net "y_delayed", 0 0, L_0x210faf0;  1 drivers
v0x210e710_0 .net "z", 0 0, L_0x20d8ae0;  alias, 1 drivers
v0x210e7e0_0 .net "z_delayed", 0 0, L_0x210fbe0;  1 drivers
L_0x210fcd0 .reduce/nor L_0x210fa00;
S_0x210cf60 .scope module, "delay_x" "delay_module" 4 17, 4 36 0, S_0x210cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x210d160 .param/l "delay" 0 4 37, +C4<00000000000000000000000000011001>;
v0x210d2e0_0 .var "buffer", 24 0;
v0x210d3e0_0 .net "in", 0 0, v0x210c940_0;  alias, 1 drivers
v0x210d4f0_0 .net "out", 0 0, L_0x210fa00;  alias, 1 drivers
E_0x20c79f0 .event anyedge, v0x20d8d80_0;
L_0x210fa00 .part v0x210d2e0_0, 24, 1;
S_0x210d5d0 .scope module, "delay_y" "delay_module" 4 22, 4 36 0, S_0x210cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x210d7b0 .param/l "delay" 0 4 37, +C4<00000000000000000000000000100011>;
v0x210d910_0 .var "buffer", 34 0;
v0x210da10_0 .net "in", 0 0, v0x210c9e0_0;  alias, 1 drivers
v0x210db20_0 .net "out", 0 0, L_0x210faf0;  alias, 1 drivers
E_0x20ee2d0 .event anyedge, v0x20d0610_0;
L_0x210faf0 .part v0x210d910_0, 34, 1;
S_0x210dc00 .scope module, "delay_z" "delay_module" 4 27, 4 36 0, S_0x210cb30;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "in";
    .port_info 1 /OUTPUT 1 "out";
P_0x210de10 .param/l "delay" 0 4 37, +C4<00000000000000000000000000110111>;
v0x210df50_0 .var "buffer", 54 0;
v0x210e050_0 .net "in", 0 0, L_0x20d8ae0;  alias, 1 drivers
v0x210e110_0 .net "out", 0 0, L_0x210fbe0;  alias, 1 drivers
E_0x20ee5f0 .event anyedge, v0x210e050_0;
L_0x210fbe0 .part v0x210df50_0, 54, 1;
S_0x210e8b0 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 104, 3 104 0, S_0x20df5d0;
 .timescale -12 -12;
E_0x210ea90 .event anyedge, v0x210f1f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x210f1f0_0;
    %nor/r;
    %assign/vec4 v0x210f1f0_0, 0;
    %wait E_0x210ea90;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x210c050;
T_3 ;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x210c9e0_0, 0;
    %assign/vec4 v0x210c940_0, 0;
    %wait E_0x20dd070;
    %wait E_0x20dd2d0;
    %pushi/vec4 0, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x210c940_0, 0;
    %assign/vec4 v0x210c9e0_0, 0;
    %wait E_0x20dd2d0;
    %pushi/vec4 1, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x210c940_0, 0;
    %assign/vec4 v0x210c9e0_0, 0;
    %wait E_0x20dd2d0;
    %pushi/vec4 2, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x210c940_0, 0;
    %assign/vec4 v0x210c9e0_0, 0;
    %wait E_0x20dd2d0;
    %pushi/vec4 3, 0, 2;
    %split/vec4 1;
    %assign/vec4 v0x210c940_0, 0;
    %assign/vec4 v0x210c9e0_0, 0;
    %wait E_0x20dd070;
    %fork TD_tb.stim1.wavedrom_stop, S_0x210c5a0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x20dd740;
    %vpi_func 3 45 "$random" 32 {0 0 0};
    %pushi/vec4 4, 0, 32;
    %mod/s;
    %pad/s 2;
    %split/vec4 1;
    %assign/vec4 v0x210c9e0_0, 0;
    %assign/vec4 v0x210c940_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %delay 1, 0;
    %vpi_call/w 3 46 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x210cf60;
T_4 ;
    %wait E_0x20c79f0;
    %load/vec4 v0x210d2e0_0;
    %parti/s 24, 0, 2;
    %load/vec4 v0x210d3e0_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x210d2e0_0, 0;
    %jmp T_4;
    .thread T_4, $push;
    .scope S_0x210d5d0;
T_5 ;
    %wait E_0x20ee2d0;
    %load/vec4 v0x210d910_0;
    %parti/s 34, 0, 2;
    %load/vec4 v0x210da10_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x210d910_0, 0;
    %jmp T_5;
    .thread T_5, $push;
    .scope S_0x210dc00;
T_6 ;
    %wait E_0x20ee5f0;
    %load/vec4 v0x210df50_0;
    %parti/s 54, 0, 2;
    %load/vec4 v0x210e050_0;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x210df50_0, 0;
    %jmp T_6;
    .thread T_6, $push;
    .scope S_0x20df5d0;
T_7 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x210f090_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x210f1f0_0, 0, 1;
    %end;
    .thread T_7, $init;
    .scope S_0x20df5d0;
T_8 ;
T_8.0 ;
    %delay 5, 0;
    %load/vec4 v0x210f090_0;
    %inv;
    %store/vec4 v0x210f090_0, 0, 1;
    %jmp T_8.0;
T_8.1 ;
    %end;
    .thread T_8;
    .scope S_0x20df5d0;
T_9 ;
    %vpi_call/w 3 79 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 80 "$dumpvars", 32'sb00000000000000000000000000000001, v0x20d0fc0_0, v0x210f370_0, v0x210f5d0_0, v0x210f700_0, v0x210f8d0_0, v0x210f830_0 {0 0 0};
    %end;
    .thread T_9;
    .scope S_0x20df5d0;
T_10 ;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_10.0, 4;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 113 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_10.1;
T_10.0 ;
    %vpi_call/w 3 114 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_10.1 ;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 116 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 117 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x210f130_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 118 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_10, $final;
    .scope S_0x20df5d0;
T_11 ;
    %wait E_0x20dd740;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x210f130_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x210f130_0, 4, 32;
    %load/vec4 v0x210f2b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_11.0, 8;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.2, 4;
    %vpi_func 3 129 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x210f130_0, 4, 32;
T_11.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x210f130_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x210f130_0, 4, 32;
T_11.0 ;
    %load/vec4 v0x210f8d0_0;
    %load/vec4 v0x210f8d0_0;
    %load/vec4 v0x210f830_0;
    %xor;
    %load/vec4 v0x210f8d0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_11.4, 6;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_11.6, 4;
    %vpi_func 3 133 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x210f130_0, 4, 32;
T_11.6 ;
    %load/vec4 v0x210f130_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x210f130_0, 4, 32;
T_11.4 ;
    %jmp T_11;
    .thread T_11;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/mt2015_q4b/mt2015_q4b_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt3p5-ff/can1_depth10/human/mt2015_q4b/iter3/response0/top_module.sv";
