<?xml version="1.0" encoding="UTF-8"?>
<DiamondModule name="add8" module="add8" VendorName="Lattice Semiconductor Corporation" generator="IPexpress" date="2010 04 09 16:13:48.184" version="3.1" type="Module" source_format="Verilog HDL">
  <Package>
		<File name="add8.lpc" type="lpc" modified="2010 04 09 16:13:44.215"/>
		<File name="add8_tmpl.v" type="template_verilog" modified="2010 04 09 16:13:44.215"/>
		<File name="tb_add8_tmpl.v" type="testbench_verilog" modified="2010 04 09 16:13:44.215"/>
		<File name="add8.v" type="top_level_verilog" modified="2010 04 09 16:13:44.215"/>
  </Package>
</DiamondModule>
