

================================================================
== Vitis HLS Report for 'kernel_main_Pipeline_VITIS_LOOP_10_1'
================================================================
* Date:           Mon Jul 14 10:25:26 2025

* Version:        2025.1 (Build 6135595 on May 21 2025)
* Project:        kernel_main
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu50-fsvh2104-2-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval |                    Pipeline                    |
    |   min   |   max   |    min    |    max    | min | max |                      Type                      |
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+
    |       16|       16|  53.328 ns|  53.328 ns|   12|   12|  loop auto-rewind stp (delay=0 clock cycles(s))|
    +---------+---------+-----------+-----------+-----+-----+------------------------------------------------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                   |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |     Loop Name     |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- VITIS_LOOP_10_1  |       14|       14|         4|          1|          1|    12|       yes|
        +-------------------+---------+---------+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 2
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0

+ Individual pipeline summary: 
  * Pipeline-0: initiation interval (II) = 1, depth = 4


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 1
  Pipeline-0 : II = 1, D = 4, States = { 1 2 3 4 }
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 2 
2 --> 3 
3 --> 4 
4 --> 

* FSM state operations: 

State 1 <SV = 0> <Delay = 1.48>
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%i1 = alloca i32 1"   --->   Operation 7 'alloca' 'i1' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%shiftreg2 = alloca i32 1"   --->   Operation 8 'alloca' 'shiftreg2' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%phi_ln123 = alloca i32 1"   --->   Operation 9 'alloca' 'phi_ln123' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%sext_ln10_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10"   --->   Operation 10 'read' 'sext_ln10_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%sext_ln10_1_read = read i62 @_ssdm_op_Read.ap_auto.i62, i62 %sext_ln10_1"   --->   Operation 11 'read' 'sext_ln10_1_read' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%sext_ln10_cast = sext i62 %sext_ln10_read"   --->   Operation 12 'sext' 'sext_ln10_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%sext_ln10_1_cast = sext i62 %sext_ln10_1_read"   --->   Operation 13 'sext' 'sext_ln10_1_cast' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%specinterface_ln0 = specinterface void @_ssdm_op_SpecInterface, i32 %gmem, void @empty, i32 0, i32 0, void @empty_12, i32 64, i32 0, void @empty_0, void @empty_1, void @empty_12, i32 16, i32 16, i32 16, i32 16, void @empty_12, void @empty_12, i32 4294967295, i32 0, i32 0"   --->   Operation 14 'specinterface' 'specinterface_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 15 [1/1] (0.38ns)   --->   "%store_ln0 = store i24 0, i24 %phi_ln123"   --->   Operation 15 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 16 [1/1] (0.38ns)   --->   "%store_ln0 = store i24 0, i24 %shiftreg2"   --->   Operation 16 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 17 [1/1] (0.38ns)   --->   "%store_ln0 = store i4 0, i4 %i1"   --->   Operation 17 'store' 'store_ln0' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 18 [1/1] (0.00ns)   --->   "%br_ln0 = br void %for.inc.split"   --->   Operation 18 'br' 'br_ln0' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 19 [1/1] (0.00ns)   --->   "%i1_load = load i4 %i1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 19 'load' 'i1_load' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 20 [1/1] (0.00ns)   --->   "%trunc_ln10 = trunc i4 %i1_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 20 'trunc' 'trunc_ln10' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 21 [1/1] (0.43ns)   --->   "%icmp_ln12 = icmp_eq  i2 %trunc_ln10, i2 0" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 21 'icmp' 'icmp_ln12' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 22 [1/1] (0.70ns)   --->   "%i = add i4 %i1_load, i4 1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 22 'add' 'i' <Predicate = true> <Delay = 0.70> <CoreInst = "Adder">   --->   Core 1 'Adder' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 23 [1/1] (0.38ns)   --->   "%br_ln12 = br i1 %icmp_ln12, void %for.inc.split._crit_edge, void" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 23 'br' 'br_ln12' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 24 [1/1] (0.43ns)   --->   "%icmp_ln12_1 = icmp_eq  i2 %trunc_ln10, i2 3" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 24 'icmp' 'icmp_ln12_1' <Predicate = true> <Delay = 0.43> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.43> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 25 [1/1] (0.00ns)   --->   "%br_ln12 = br i1 %icmp_ln12_1, void %._crit_edge, void" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 25 'br' 'br_ln12' <Predicate = true> <Delay = 0.00>
ST_1 : Operation 26 [1/1] (0.70ns)   --->   "%icmp_ln10 = icmp_eq  i4 %i1_load, i4 11" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 26 'icmp' 'icmp_ln10' <Predicate = true> <Delay = 0.70> <CoreInst = "Cmp">   --->   Core 9 'Cmp' <Latency = 0> <II = 1> <Delay = 0.70> <FuncUnit> <Opcode : 'seteq' 'setne' 'setle' 'setge' 'setlt' 'setgt'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 27 [1/1] (0.38ns)   --->   "%store_ln10 = store i4 %i, i4 %i1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 27 'store' 'store_ln10' <Predicate = true> <Delay = 0.38>
ST_1 : Operation 28 [1/1] (0.00ns)   --->   "%br_ln10 = br i1 %icmp_ln10, void %for.inc.split, void %for.end.exitStub" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 28 'br' 'br_ln10' <Predicate = true> <Delay = 0.00>

State 2 <SV = 1> <Delay = 2.43>
ST_2 : Operation 29 [1/1] (0.00ns)   --->   "%gmem_addr_1 = getelementptr i32 %gmem, i64 %sext_ln10_cast" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 29 'getelementptr' 'gmem_addr_1' <Predicate = true> <Delay = 0.00>
ST_2 : Operation 30 [1/1] (2.43ns)   --->   "%gmem_addr_1_read = read i32 @_ssdm_op_Read.m_axi.p1i32, i32 %gmem_addr_1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 30 'read' 'gmem_addr_1_read' <Predicate = (icmp_ln12)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 3> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>

State 3 <SV = 2> <Delay = 1.13>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "%shiftreg2_load = load i24 %shiftreg2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 31 'load' 'shiftreg2_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 32 [1/1] (0.00ns)   --->   "%zext_ln10 = zext i24 %shiftreg2_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 32 'zext' 'zext_ln10' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 33 [1/1] (0.38ns)   --->   "%br_ln12 = br void %for.inc.split._crit_edge" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 33 'br' 'br_ln12' <Predicate = (icmp_ln12)> <Delay = 0.38>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "%empty = phi i32 %gmem_addr_1_read, void, i32 %zext_ln10, void %for.inc.split" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 34 'phi' 'empty' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 35 [1/1] (0.00ns)   --->   "%phi_ln123_load = load i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 35 'load' 'phi_ln123_load' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 36 [1/1] (0.00ns)   --->   "%trunc_ln12 = trunc i32 %empty" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 36 'trunc' 'trunc_ln12' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 37 [1/1] (0.00ns)   --->   "%trunc_ln12_1 = partselect i24 @_ssdm_op_PartSelect.i24.i32.i32.i32, i32 %empty, i32 8, i32 31" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 37 'partselect' 'trunc_ln12_1' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 38 [1/1] (0.00ns)   --->   "%or_ln = bitconcatenate i32 @_ssdm_op_BitConcatenate.i32.i8.i24, i8 %trunc_ln12, i24 %phi_ln123_load" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 38 'bitconcatenate' 'or_ln' <Predicate = true> <Delay = 0.00>
ST_3 : Operation 39 [1/1] (0.00ns)   --->   "%phi_ln123_load_1 = load i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 39 'load' 'phi_ln123_load_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 40 [1/1] (0.00ns)   --->   "%tmp_1 = partselect i16 @_ssdm_op_PartSelect.i16.i24.i32.i32, i24 %phi_ln123_load_1, i32 8, i32 23" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 40 'partselect' 'tmp_1' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 41 [1/1] (0.00ns)   --->   "%tmp_2 = bitconcatenate i24 @_ssdm_op_BitConcatenate.i24.i8.i16, i8 %trunc_ln12, i16 %tmp_1" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 41 'bitconcatenate' 'tmp_2' <Predicate = (!icmp_ln12_1)> <Delay = 0.00>
ST_3 : Operation 42 [1/1] (0.36ns)   --->   "%select_ln12 = select i1 %icmp_ln12_1, i24 0, i24 %tmp_2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 42 'select' 'select_ln12' <Predicate = true> <Delay = 0.36> <CoreInst = "Sel">   --->   Core 73 'Sel' <Latency = 0> <II = 1> <Delay = 0.36> <FuncUnit> <Opcode : 'select'> <InPorts = 3> <OutPorts = 1>
ST_3 : Operation 43 [1/1] (0.38ns)   --->   "%store_ln12 = store i24 %select_ln12, i24 %phi_ln123" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 43 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>
ST_3 : Operation 44 [1/1] (0.38ns)   --->   "%store_ln12 = store i24 %trunc_ln12_1, i24 %shiftreg2" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 44 'store' 'store_ln12' <Predicate = true> <Delay = 0.38>

State 4 <SV = 3> <Delay = 2.43>
ST_4 : Operation 45 [1/1] (0.00ns)   --->   "%specbitsmap_ln0 = specbitsmap void @_ssdm_op_SpecBitsMap, i32 %gmem"   --->   Operation 45 'specbitsmap' 'specbitsmap_ln0' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 46 [1/1] (0.00ns)   --->   "%gmem_addr = getelementptr i32 %gmem, i64 %sext_ln10_1_cast" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 46 'getelementptr' 'gmem_addr' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 47 [1/1] (0.00ns)   --->   "%specpipeline_ln10 = specpipeline void @_ssdm_op_SpecPipeline, i32 4294967295, i32 0, i32 0, i32 0, void @empty_12" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 47 'specpipeline' 'specpipeline_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 48 [1/1] (0.00ns)   --->   "%speclooptripcount_ln10 = speclooptripcount void @_ssdm_op_SpecLoopTripCount, i64 12, i64 12, i64 12" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 48 'speclooptripcount' 'speclooptripcount_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 49 [1/1] (0.00ns)   --->   "%specloopname_ln10 = specloopname void @_ssdm_op_SpecLoopName, void @empty_11" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10]   --->   Operation 49 'specloopname' 'specloopname_ln10' <Predicate = true> <Delay = 0.00>
ST_4 : Operation 50 [1/1] (2.43ns)   --->   "%write_ln12 = write void @_ssdm_op_Write.m_axi.p1i32, i32 %gmem_addr, i32 %or_ln, i4 15" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 50 'write' 'write_ln12' <Predicate = (icmp_ln12_1)> <Delay = 2.43> <CoreInst = "m_axi">   --->   Core 119 'm_axi' <Latency = 5> <II = 1> <Delay = 1.00> <Adapter> <Opcode : 'read' 'write' 'readreq' 'writereq' 'writeresp'>
ST_4 : Operation 51 [1/1] (0.00ns)   --->   "%br_ln12 = br void %._crit_edge" [/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12]   --->   Operation 51 'br' 'br_ln12' <Predicate = (icmp_ln12_1)> <Delay = 0.00>
ST_4 : Operation 52 [1/1] (0.38ns)   --->   "%ret_ln0 = ret"   --->   Operation 52 'ret' 'ret_ln0' <Predicate = (icmp_ln10)> <Delay = 0.38>


============================================================
+ Verbose Summary: Timing violations
============================================================
Target clock period: 3.333ns, clock uncertainty: 0.900ns.

 <State 1>: 1.482ns
The critical path consists of the following:
	'store' operation 0 bit ('store_ln0') of constant 0 on local variable 'i1' [14]  (0.387 ns)
	'load' operation 4 bit ('i1_load', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) on local variable 'i1' [17]  (0.000 ns)
	'add' operation 4 bit ('i', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) [28]  (0.708 ns)
	'store' operation 0 bit ('store_ln10', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) of variable 'i', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10 on local variable 'i1' [52]  (0.387 ns)

 <State 2>: 2.433ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr_1', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) [21]  (0.000 ns)
	bus read operation ('gmem_addr_1_read', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) on port 'gmem' (/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) [31]  (2.433 ns)

 <State 3>: 1.136ns
The critical path consists of the following:
	multiplexor before 'phi' operation 32 bit ('empty', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) with incoming values : ('zext_ln10', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) ('gmem_addr_1_read', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) [34]  (0.387 ns)
	'phi' operation 32 bit ('empty', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) with incoming values : ('zext_ln10', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) ('gmem_addr_1_read', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) [34]  (0.000 ns)
	'select' operation 24 bit ('select_ln12', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) [48]  (0.362 ns)
	'store' operation 0 bit ('store_ln12', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) of variable 'select_ln12', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12 on local variable 'phi_ln123' [50]  (0.387 ns)

 <State 4>: 2.433ns
The critical path consists of the following:
	'getelementptr' operation 32 bit ('gmem_addr', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:10) [20]  (0.000 ns)
	bus write operation ('write_ln12', /home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) on port 'gmem' (/home/jbookelm/fpga_detray/fpga-impl/src/kernel.cpp:12) [42]  (2.433 ns)


============================================================
+ Verbose Summary: Binding
============================================================
N/A
* FSMD analyzer results:
  - Output states:
 - Input state : 
  - Chain level:
	State 1
	State 2
	State 3
	State 4


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================
N/A
