#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x12cca80 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x12ccc10 .scope module, "tb" "tb" 3 62;
 .timescale -12 -12;
L_0x12bc750 .functor NOT 1, L_0x12faa50, C4<0>, C4<0>, C4<0>;
L_0x12c4bf0 .functor XOR 1, L_0x12fa650, L_0x12fa780, C4<0>, C4<0>;
L_0x12fa940 .functor XOR 1, L_0x12c4bf0, L_0x12fa870, C4<0>, C4<0>;
v0x12f92e0_0 .net *"_ivl_10", 0 0, L_0x12fa870;  1 drivers
v0x12f93e0_0 .net *"_ivl_12", 0 0, L_0x12fa940;  1 drivers
v0x12f94c0_0 .net *"_ivl_2", 0 0, L_0x12fa5b0;  1 drivers
v0x12f9580_0 .net *"_ivl_4", 0 0, L_0x12fa650;  1 drivers
v0x12f9660_0 .net *"_ivl_6", 0 0, L_0x12fa780;  1 drivers
v0x12f9790_0 .net *"_ivl_8", 0 0, L_0x12c4bf0;  1 drivers
v0x12f9870_0 .var "clk", 0 0;
v0x12f9910_0 .var/2u "stats1", 159 0;
v0x12f99f0_0 .var/2u "strobe", 0 0;
v0x12f9b40_0 .net "tb_match", 0 0, L_0x12faa50;  1 drivers
v0x12f9c00_0 .net "tb_mismatch", 0 0, L_0x12bc750;  1 drivers
v0x12f9cc0_0 .net "wavedrom_enable", 0 0, v0x12bce40_0;  1 drivers
v0x12f9d60_0 .net "wavedrom_title", 511 0, v0x12f83f0_0;  1 drivers
v0x12f9e00_0 .net "x", 0 0, v0x12f84b0_0;  1 drivers
v0x12f9ea0_0 .net "z_dut", 0 0, L_0x12d1da0;  1 drivers
v0x12f9f40_0 .net "z_ref", 0 0, L_0x12fa070;  1 drivers
L_0x12fa5b0 .concat [ 1 0 0 0], L_0x12fa070;
L_0x12fa650 .concat [ 1 0 0 0], L_0x12fa070;
L_0x12fa780 .concat [ 1 0 0 0], L_0x12d1da0;
L_0x12fa870 .concat [ 1 0 0 0], L_0x12fa070;
L_0x12faa50 .cmp/eeq 1, L_0x12fa5b0, L_0x12fa940;
S_0x12d12e0 .scope module, "good1" "reference_module" 3 101, 3 4 0, S_0x12ccc10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
v0x12bbca0_0 .net "clk", 0 0, v0x12f9870_0;  1 drivers
v0x12bbf90_0 .var "s", 2 0;
v0x12bc280_0 .net "x", 0 0, v0x12f84b0_0;  alias, 1 drivers
v0x12bc570_0 .net "z", 0 0, L_0x12fa070;  alias, 1 drivers
E_0x12cb7e0 .event posedge, v0x12bbca0_0;
L_0x12fa070 .reduce/nor v0x12bbf90_0;
S_0x12f7d70 .scope module, "stim1" "stimulus_gen" 3 97, 3 21 0, S_0x12ccc10;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "x";
    .port_info 2 /OUTPUT 512 "wavedrom_title";
    .port_info 3 /OUTPUT 1 "wavedrom_enable";
v0x12bcb50_0 .net "clk", 0 0, v0x12f9870_0;  alias, 1 drivers
v0x12bce40_0 .var "wavedrom_enable", 0 0;
v0x12f83f0_0 .var "wavedrom_title", 511 0;
v0x12f84b0_0 .var "x", 0 0;
E_0x12cb1f0/0 .event negedge, v0x12bbca0_0;
E_0x12cb1f0/1 .event posedge, v0x12bbca0_0;
E_0x12cb1f0 .event/or E_0x12cb1f0/0, E_0x12cb1f0/1;
E_0x12cb440 .event negedge, v0x12bbca0_0;
S_0x12f7f90 .scope task, "wavedrom_start" "wavedrom_start" 3 33, 3 33 0, S_0x12f7d70;
 .timescale -12 -12;
v0x12bc860_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x12f81f0 .scope task, "wavedrom_stop" "wavedrom_stop" 3 36, 3 36 0, S_0x12f7d70;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x12f85e0 .scope module, "top_module1" "top_module" 3 106, 4 1 0, S_0x12ccc10;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /INPUT 1 "x";
    .port_info 2 /OUTPUT 1 "z";
L_0x12bca40 .functor OR 1, L_0x12fa110, L_0x12fa210, C4<0>, C4<0>;
L_0x12bcd30 .functor OR 1, L_0x12bca40, L_0x12fa3d0, C4<0>, C4<0>;
L_0x12d1da0 .functor NOT 1, L_0x12bcd30, C4<0>, C4<0>, C4<0>;
v0x12f87c0_0 .net *"_ivl_1", 0 0, L_0x12fa110;  1 drivers
v0x12f88c0_0 .net *"_ivl_3", 0 0, L_0x12fa210;  1 drivers
v0x12f89a0_0 .net *"_ivl_4", 0 0, L_0x12bca40;  1 drivers
v0x12f8a90_0 .net *"_ivl_7", 0 0, L_0x12fa3d0;  1 drivers
v0x12f8b70_0 .net *"_ivl_8", 0 0, L_0x12bcd30;  1 drivers
v0x12f8ca0_0 .net "clk", 0 0, v0x12f9870_0;  alias, 1 drivers
v0x12f8d90_0 .var "s", 2 0;
v0x12f8e70_0 .net "x", 0 0, v0x12f84b0_0;  alias, 1 drivers
v0x12f8f60_0 .net "z", 0 0, L_0x12d1da0;  alias, 1 drivers
L_0x12fa110 .part v0x12f8d90_0, 2, 1;
L_0x12fa210 .part v0x12f8d90_0, 1, 1;
L_0x12fa3d0 .part v0x12f8d90_0, 0, 1;
S_0x12f9130 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 113, 3 113 0, S_0x12ccc10;
 .timescale -12 -12;
E_0x12b59f0 .event anyedge, v0x12f99f0_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x12f99f0_0;
    %nor/r;
    %assign/vec4 v0x12f99f0_0, 0;
    %wait E_0x12b59f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x12f7d70;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb440;
    %wait E_0x12cb7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 0, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb7e0;
    %pushi/vec4 1, 0, 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %wait E_0x12cb440;
    %fork TD_tb.stim1.wavedrom_stop, S_0x12f81f0;
    %join;
    %pushi/vec4 100, 0, 32;
T_3.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_3.1, 5;
    %jmp/1 T_3.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x12cb1f0;
    %vpi_func 3 55 "$random" 32 {0 0 0};
    %pad/s 1;
    %assign/vec4 v0x12f84b0_0, 0;
    %jmp T_3.0;
T_3.1 ;
    %pop/vec4 1;
    %vpi_call/w 3 57 "$finish" {0 0 0};
    %end;
    .thread T_3;
    .scope S_0x12d12e0;
T_4 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12bbf90_0, 0, 3;
    %end;
    .thread T_4, $init;
    .scope S_0x12d12e0;
T_5 ;
    %wait E_0x12cb7e0;
    %load/vec4 v0x12bbf90_0;
    %parti/s 1, 2, 3;
    %load/vec4 v0x12bc280_0;
    %xor;
    %load/vec4 v0x12bbf90_0;
    %parti/s 1, 1, 2;
    %inv;
    %load/vec4 v0x12bc280_0;
    %and;
    %concat/vec4; draw_concat_vec4
    %load/vec4 v0x12bbf90_0;
    %parti/s 1, 0, 2;
    %inv;
    %load/vec4 v0x12bc280_0;
    %or;
    %concat/vec4; draw_concat_vec4
    %assign/vec4 v0x12bbf90_0, 0;
    %jmp T_5;
    .thread T_5;
    .scope S_0x12f85e0;
T_6 ;
    %pushi/vec4 0, 0, 3;
    %store/vec4 v0x12f8d90_0, 0, 3;
    %end;
    .thread T_6, $init;
    .scope S_0x12f85e0;
T_7 ;
    %wait E_0x12cb7e0;
    %load/vec4 v0x12f8e70_0;
    %load/vec4 v0x12f8d90_0;
    %parti/s 1, 2, 3;
    %xor;
    %ix/load 4, 2, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f8d90_0, 4, 1;
    %load/vec4 v0x12f8e70_0;
    %load/vec4 v0x12f8d90_0;
    %parti/s 1, 1, 2;
    %inv;
    %and;
    %ix/load 4, 1, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f8d90_0, 4, 1;
    %load/vec4 v0x12f8e70_0;
    %load/vec4 v0x12f8d90_0;
    %parti/s 1, 0, 2;
    %inv;
    %or;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f8d90_0, 4, 1;
    %jmp T_7;
    .thread T_7;
    .scope S_0x12ccc10;
T_8 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f9870_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x12f99f0_0, 0, 1;
    %end;
    .thread T_8, $init;
    .scope S_0x12ccc10;
T_9 ;
T_9.0 ;
    %delay 5, 0;
    %load/vec4 v0x12f9870_0;
    %inv;
    %store/vec4 v0x12f9870_0, 0, 1;
    %jmp T_9.0;
T_9.1 ;
    %end;
    .thread T_9;
    .scope S_0x12ccc10;
T_10 ;
    %vpi_call/w 3 89 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 90 "$dumpvars", 32'sb00000000000000000000000000000001, v0x12bcb50_0, v0x12f9c00_0, v0x12f9870_0, v0x12f9e00_0, v0x12f9f40_0, v0x12f9ea0_0 {0 0 0};
    %end;
    .thread T_10;
    .scope S_0x12ccc10;
T_11 ;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_11.0, 4;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 122 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "z", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_11.1;
T_11.0 ;
    %vpi_call/w 3 123 "$display", "Hint: Output '%s' has no mismatches.", "z" {0 0 0};
T_11.1 ;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 125 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 126 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 127 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_11, $final;
    .scope S_0x12ccc10;
T_12 ;
    %wait E_0x12cb1f0;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f9910_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9910_0, 4, 32;
    %load/vec4 v0x12f9b40_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_12.0, 8;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.2, 4;
    %vpi_func 3 138 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9910_0, 4, 32;
T_12.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x12f9910_0;
    %pushi/vec4 128, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9910_0, 4, 32;
T_12.0 ;
    %load/vec4 v0x12f9f40_0;
    %load/vec4 v0x12f9f40_0;
    %load/vec4 v0x12f9ea0_0;
    %xor;
    %load/vec4 v0x12f9f40_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_12.4, 6;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_12.6, 4;
    %vpi_func 3 142 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9910_0, 4, 32;
T_12.6 ;
    %load/vec4 v0x12f9910_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x12f9910_0, 4, 32;
T_12.4 ;
    %jmp T_12;
    .thread T_12;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_machine/ece241_2014_q4/ece241_2014_q4_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/haiku/can55_depth0/machine/ece241_2014_q4/iter0/response36/top_module.sv";
