============================================================
  Generated by:           Genus(TM) Synthesis Solution 23.14-s090_1
  Generated on:           Oct 24 2025  12:24:11 pm
  Module:                 phy_cmn_phase_align_digtop
  Library domain:         tcond_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup_ideal_virtual
    Domain index:         0
    Technology libraries: tcbn03e_bwp143mh117l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh117l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh117l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh117l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh169l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh169l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh169l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh169l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_base_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_base_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_base_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_base_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_mb_elvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_mb_lvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_mb_svtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
                          tcbn03e_bwp143mh286l3p48cpd_mb_ulvtssgnp_0p675v_m40c_cworst_CCworst_T_ccs 110
  Operating conditions:   ssgnp_0p675v_m40c_cworst_CCworst_T 
  Interconnect mode:      global
  Area mode:              physical library
============================================================

-------------------------------------------------------------------------------
Timing exceptions with no effect

The following timing exceptions are not currently affecting timing in the       
design in mode                                                                  
'func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup'.  Either no    
paths in the design satisfy the exception's path specification, or all paths    
that satisfy the path specification also satisfy an exception with a higher     
priority.  You can improve runtime and memory usage by removing these           
exceptions if they are not truly needed.  To see if there is a path in the      
design that satisfies the path specification for an exception, or to see what   
other exception is overriding an exception because of priority, use the command:
  report timing -paths [eval [::legacy::get_attribute paths <exception>]]

exception:phy_cmn_phase_align_digtop/func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup/IO_ASYNC_CLOCK
exception:phy_cmn_phase_align_digtop/func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup/PHASE_ALIGN_CLOCK
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without clocked external delays

The following primary inputs have no clocked external delays in mode            
'func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup'.  As a result  
the timing paths leading from the ports have no timing constraints derived from 
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:phy_cmn_phase_align_digtop/cmnda_scan_clock
port:phy_cmn_phase_align_digtop/test_si1
port:phy_cmn_phase_align_digtop/test_si2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without clocked external delays

The following primary outputs have no clocked external delays in mode           
'func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup'.  As a result  
the timing paths leading to the ports have no timing constraints derived from   
clock waveforms.  The'external_delay' command is used to create new external    
delays.                                                                         

port:phy_cmn_phase_align_digtop/test_so1
port:phy_cmn_phase_align_digtop/test_so2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Inputs without external driver/transition

The following primary inputs have no external driver or input transition set    
in mode 'func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup'. As a  
result the transition on the ports will be assumed as zero. The                 
'external_driver' attribute is used to add and external driver or the           
'fixed_slew' attribute to add an external transition.                           

port:phy_cmn_phase_align_digtop/test_si1
port:phy_cmn_phase_align_digtop/test_si2
-------------------------------------------------------------------------------

-------------------------------------------------------------------------------
Outputs without external load

The following primary outputs have no external load set  in mode                
'func_ssgnp_0p675v_m40c_cworst_CCworst_T_cworst_CCworst_T_setup'. As a result   
the load on the ports will be assumed as zero. The 'external_pin_cap' attribute 
is used to add and external pin cap.                                            

port:phy_cmn_phase_align_digtop/test_so1
port:phy_cmn_phase_align_digtop/test_so2
-------------------------------------------------------------------------------


Lint summary
 Unconnected/logic driven clocks                                                           0
 Sequential data pins driven by a clock signal                                             0
 Sequential clock pins without clock waveform                                              0
 Sequential clock pins with multiple clock waveforms                                       0
 Generated clocks without clock waveform                                                   0
 Generated clocks with incompatible options                                                0
 Generated clocks with multi-master clock                                                  0
 Generated clocks with master clock not reaching the generated clock target                0
 Paths constrained with different clocks                                                   0
 Loop-breaking cells for combinational feedback                                            0
 Nets with multiple drivers                                                                0
 Timing exceptions with no effect                                                          2
 Suspicious multi_cycle exceptions                                                         0
 Pins/ports with conflicting case constants                                                0
 Inputs without clocked external delays                                                    3
 Outputs without clocked external delays                                                   2
 Inputs without external driver/transition                                                 2
 Outputs without external load                                                             2
 Exceptions with invalid timing start-/endpoints                                           0

                                                                           Total:         11