#! /usr/local/bin/vvp
:ivl_version "13.0 (devel)" "(s20221226-331-g77d7f0b8f)";
:ivl_delay_selection "TYPICAL";
:vpi_time_precision - 12;
:vpi_module "/usr/local/lib/ivl/system.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_sys.vpi";
:vpi_module "/usr/local/lib/ivl/vhdl_textio.vpi";
:vpi_module "/usr/local/lib/ivl/v2005_math.vpi";
:vpi_module "/usr/local/lib/ivl/va_math.vpi";
:vpi_module "/usr/local/lib/ivl/v2009.vpi";
S_0x184e510 .scope package, "$unit" "$unit" 2 1;
 .timescale 0 0;
S_0x184e6a0 .scope module, "tb" "tb" 3 84;
 .timescale -12 -12;
L_0x18412d0 .functor NOT 1, L_0x189a970, C4<0>, C4<0>, C4<0>;
L_0x189a750 .functor XOR 2, L_0x189a5f0, L_0x189a6b0, C4<00>, C4<00>;
L_0x189a860 .functor XOR 2, L_0x189a750, L_0x189a7c0, C4<00>, C4<00>;
v0x1896630_0 .net *"_ivl_10", 1 0, L_0x189a7c0;  1 drivers
v0x1896730_0 .net *"_ivl_12", 1 0, L_0x189a860;  1 drivers
v0x1896810_0 .net *"_ivl_2", 1 0, L_0x1899b00;  1 drivers
v0x18968d0_0 .net *"_ivl_4", 1 0, L_0x189a5f0;  1 drivers
v0x18969b0_0 .net *"_ivl_6", 1 0, L_0x189a6b0;  1 drivers
v0x1896ae0_0 .net *"_ivl_8", 1 0, L_0x189a750;  1 drivers
v0x1896bc0_0 .net "a", 0 0, v0x1893cf0_0;  1 drivers
v0x1896c60_0 .net "b", 0 0, v0x1893d90_0;  1 drivers
v0x1896d00_0 .net "c", 0 0, v0x1893e30_0;  1 drivers
v0x1896da0_0 .var "clk", 0 0;
v0x1896e40_0 .net "d", 0 0, v0x1893f70_0;  1 drivers
v0x1896ee0_0 .net "out_pos_dut", 0 0, L_0x189a470;  1 drivers
v0x1896f80_0 .net "out_pos_ref", 0 0, L_0x18985c0;  1 drivers
v0x1897020_0 .net "out_sop_dut", 0 0, L_0x1899520;  1 drivers
v0x18970c0_0 .net "out_sop_ref", 0 0, L_0x186e4a0;  1 drivers
v0x1897160_0 .var/2u "stats1", 223 0;
v0x1897200_0 .var/2u "strobe", 0 0;
v0x18973b0_0 .net "tb_match", 0 0, L_0x189a970;  1 drivers
v0x1897480_0 .net "tb_mismatch", 0 0, L_0x18412d0;  1 drivers
v0x1897520_0 .net "wavedrom_enable", 0 0, v0x1894240_0;  1 drivers
v0x18975f0_0 .net "wavedrom_title", 511 0, v0x18942e0_0;  1 drivers
L_0x1899b00 .concat [ 1 1 0 0], L_0x18985c0, L_0x186e4a0;
L_0x189a5f0 .concat [ 1 1 0 0], L_0x18985c0, L_0x186e4a0;
L_0x189a6b0 .concat [ 1 1 0 0], L_0x189a470, L_0x1899520;
L_0x189a7c0 .concat [ 1 1 0 0], L_0x18985c0, L_0x186e4a0;
L_0x189a970 .cmp/eeq 2, L_0x1899b00, L_0x189a860;
S_0x184e830 .scope module, "good1" "reference_module" 3 133, 3 4 0, S_0x184e6a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x18416b0 .functor AND 1, v0x1893e30_0, v0x1893f70_0, C4<1>, C4<1>;
L_0x1841a90 .functor NOT 1, v0x1893cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1841e70 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x18420f0 .functor AND 1, L_0x1841a90, L_0x1841e70, C4<1>, C4<1>;
L_0x18590a0 .functor AND 1, L_0x18420f0, v0x1893e30_0, C4<1>, C4<1>;
L_0x186e4a0 .functor OR 1, L_0x18416b0, L_0x18590a0, C4<0>, C4<0>;
L_0x1897a40 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x1897ab0 .functor OR 1, L_0x1897a40, v0x1893f70_0, C4<0>, C4<0>;
L_0x1897bc0 .functor AND 1, v0x1893e30_0, L_0x1897ab0, C4<1>, C4<1>;
L_0x1897c80 .functor NOT 1, v0x1893cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1897d50 .functor OR 1, L_0x1897c80, v0x1893d90_0, C4<0>, C4<0>;
L_0x1897dc0 .functor AND 1, L_0x1897bc0, L_0x1897d50, C4<1>, C4<1>;
L_0x1897f40 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x1897fb0 .functor OR 1, L_0x1897f40, v0x1893f70_0, C4<0>, C4<0>;
L_0x1897ed0 .functor AND 1, v0x1893e30_0, L_0x1897fb0, C4<1>, C4<1>;
L_0x1898140 .functor NOT 1, v0x1893cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1898240 .functor OR 1, L_0x1898140, v0x1893f70_0, C4<0>, C4<0>;
L_0x1898300 .functor AND 1, L_0x1897ed0, L_0x1898240, C4<1>, C4<1>;
L_0x18984b0 .functor XNOR 1, L_0x1897dc0, L_0x1898300, C4<0>, C4<0>;
v0x1840c00_0 .net *"_ivl_0", 0 0, L_0x18416b0;  1 drivers
v0x1841000_0 .net *"_ivl_12", 0 0, L_0x1897a40;  1 drivers
v0x18413e0_0 .net *"_ivl_14", 0 0, L_0x1897ab0;  1 drivers
v0x18417c0_0 .net *"_ivl_16", 0 0, L_0x1897bc0;  1 drivers
v0x1841ba0_0 .net *"_ivl_18", 0 0, L_0x1897c80;  1 drivers
v0x1841f80_0 .net *"_ivl_2", 0 0, L_0x1841a90;  1 drivers
v0x1842200_0 .net *"_ivl_20", 0 0, L_0x1897d50;  1 drivers
v0x1892260_0 .net *"_ivl_24", 0 0, L_0x1897f40;  1 drivers
v0x1892340_0 .net *"_ivl_26", 0 0, L_0x1897fb0;  1 drivers
v0x1892420_0 .net *"_ivl_28", 0 0, L_0x1897ed0;  1 drivers
v0x1892500_0 .net *"_ivl_30", 0 0, L_0x1898140;  1 drivers
v0x18925e0_0 .net *"_ivl_32", 0 0, L_0x1898240;  1 drivers
v0x18926c0_0 .net *"_ivl_36", 0 0, L_0x18984b0;  1 drivers
L_0x7f5c8725d018 .functor BUFT 1, C4<x>, C4<0>, C4<0>, C4<0>;
v0x1892780_0 .net *"_ivl_38", 0 0, L_0x7f5c8725d018;  1 drivers
v0x1892860_0 .net *"_ivl_4", 0 0, L_0x1841e70;  1 drivers
v0x1892940_0 .net *"_ivl_6", 0 0, L_0x18420f0;  1 drivers
v0x1892a20_0 .net *"_ivl_8", 0 0, L_0x18590a0;  1 drivers
v0x1892b00_0 .net "a", 0 0, v0x1893cf0_0;  alias, 1 drivers
v0x1892bc0_0 .net "b", 0 0, v0x1893d90_0;  alias, 1 drivers
v0x1892c80_0 .net "c", 0 0, v0x1893e30_0;  alias, 1 drivers
v0x1892d40_0 .net "d", 0 0, v0x1893f70_0;  alias, 1 drivers
v0x1892e00_0 .net "out_pos", 0 0, L_0x18985c0;  alias, 1 drivers
v0x1892ec0_0 .net "out_sop", 0 0, L_0x186e4a0;  alias, 1 drivers
v0x1892f80_0 .net "pos0", 0 0, L_0x1897dc0;  1 drivers
v0x1893040_0 .net "pos1", 0 0, L_0x1898300;  1 drivers
L_0x18985c0 .functor MUXZ 1, L_0x7f5c8725d018, L_0x1897dc0, L_0x18984b0, C4<>;
S_0x18931c0 .scope module, "stim1" "stimulus_gen" 3 126, 3 22 0, S_0x184e6a0;
 .timescale -12 -12;
    .port_info 0 /INPUT 1 "clk";
    .port_info 1 /OUTPUT 1 "a";
    .port_info 2 /OUTPUT 1 "b";
    .port_info 3 /OUTPUT 1 "c";
    .port_info 4 /OUTPUT 1 "d";
    .port_info 5 /OUTPUT 512 "wavedrom_title";
    .port_info 6 /OUTPUT 1 "wavedrom_enable";
    .port_info 7 /INPUT 1 "tb_match";
v0x1893cf0_0 .var "a", 0 0;
v0x1893d90_0 .var "b", 0 0;
v0x1893e30_0 .var "c", 0 0;
v0x1893ed0_0 .net "clk", 0 0, v0x1896da0_0;  1 drivers
v0x1893f70_0 .var "d", 0 0;
v0x1894060_0 .var/2u "fail", 0 0;
v0x1894100_0 .var/2u "fail1", 0 0;
v0x18941a0_0 .net "tb_match", 0 0, L_0x189a970;  alias, 1 drivers
v0x1894240_0 .var "wavedrom_enable", 0 0;
v0x18942e0_0 .var "wavedrom_title", 511 0;
E_0x184ce80/0 .event negedge, v0x1893ed0_0;
E_0x184ce80/1 .event posedge, v0x1893ed0_0;
E_0x184ce80 .event/or E_0x184ce80/0, E_0x184ce80/1;
S_0x18934f0 .scope begin, "$ivl_for_loop0" "$ivl_for_loop0" 3 68, 3 68 0, S_0x18931c0;
 .timescale -12 -12;
v0x1893730_0 .var/2s "i", 31 0;
E_0x184cd20 .event posedge, v0x1893ed0_0;
S_0x1893830 .scope task, "wavedrom_start" "wavedrom_start" 3 34, 3 34 0, S_0x18931c0;
 .timescale -12 -12;
v0x1893a30_0 .var "title", 511 0;
TD_tb.stim1.wavedrom_start ;
    %end;
S_0x1893b10 .scope task, "wavedrom_stop" "wavedrom_stop" 3 37, 3 37 0, S_0x18931c0;
 .timescale -12 -12;
TD_tb.stim1.wavedrom_stop ;
    %delay 1, 0;
    %end;
S_0x18944c0 .scope module, "top_module1" "top_module" 3 141, 4 1 0, S_0x184e6a0;
 .timescale 0 0;
    .port_info 0 /INPUT 1 "a";
    .port_info 1 /INPUT 1 "b";
    .port_info 2 /INPUT 1 "c";
    .port_info 3 /INPUT 1 "d";
    .port_info 4 /OUTPUT 1 "out_sop";
    .port_info 5 /OUTPUT 1 "out_pos";
L_0x1898770 .functor NOT 1, v0x1893cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1898800 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x18989a0 .functor AND 1, L_0x1898770, L_0x1898800, C4<1>, C4<1>;
L_0x1898ab0 .functor AND 1, L_0x18989a0, v0x1893e30_0, C4<1>, C4<1>;
L_0x1898cb0 .functor NOT 1, v0x1893f70_0, C4<0>, C4<0>, C4<0>;
L_0x1898e30 .functor AND 1, L_0x1898ab0, L_0x1898cb0, C4<1>, C4<1>;
L_0x1898f80 .functor NOT 1, v0x1893cf0_0, C4<0>, C4<0>, C4<0>;
L_0x1899100 .functor AND 1, L_0x1898f80, v0x1893d90_0, C4<1>, C4<1>;
L_0x1899210 .functor AND 1, L_0x1899100, v0x1893e30_0, C4<1>, C4<1>;
L_0x18992d0 .functor AND 1, L_0x1899210, v0x1893f70_0, C4<1>, C4<1>;
L_0x18993f0 .functor OR 1, L_0x1898e30, L_0x18992d0, C4<0>, C4<0>;
L_0x18994b0 .functor AND 1, v0x1893cf0_0, v0x1893d90_0, C4<1>, C4<1>;
L_0x1899590 .functor AND 1, L_0x18994b0, v0x1893e30_0, C4<1>, C4<1>;
L_0x1899650 .functor AND 1, L_0x1899590, v0x1893f70_0, C4<1>, C4<1>;
L_0x1899520 .functor OR 1, L_0x18993f0, L_0x1899650, C4<0>, C4<0>;
L_0x1899880 .functor NOT 1, v0x1893e30_0, C4<0>, C4<0>, C4<0>;
L_0x1899980 .functor OR 1, v0x1893d90_0, L_0x1899880, C4<0>, C4<0>;
L_0x1899a40 .functor OR 1, L_0x1899980, v0x1893f70_0, C4<0>, C4<0>;
L_0x1899ba0 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x1899c10 .functor OR 1, v0x1893cf0_0, L_0x1899ba0, C4<0>, C4<0>;
L_0x1899d80 .functor NOT 1, v0x1893e30_0, C4<0>, C4<0>, C4<0>;
L_0x1899df0 .functor OR 1, L_0x1899c10, L_0x1899d80, C4<0>, C4<0>;
L_0x1899fc0 .functor AND 1, L_0x1899a40, L_0x1899df0, C4<1>, C4<1>;
L_0x189a0d0 .functor NOT 1, v0x1893d90_0, C4<0>, C4<0>, C4<0>;
L_0x189a210 .functor OR 1, v0x1893cf0_0, L_0x189a0d0, C4<0>, C4<0>;
L_0x189a2d0 .functor OR 1, L_0x189a210, v0x1893f70_0, C4<0>, C4<0>;
L_0x189a470 .functor AND 1, L_0x1899fc0, L_0x189a2d0, C4<1>, C4<1>;
v0x1894680_0 .net *"_ivl_0", 0 0, L_0x1898770;  1 drivers
v0x1894760_0 .net *"_ivl_10", 0 0, L_0x1898e30;  1 drivers
v0x1894840_0 .net *"_ivl_12", 0 0, L_0x1898f80;  1 drivers
v0x1894930_0 .net *"_ivl_14", 0 0, L_0x1899100;  1 drivers
v0x1894a10_0 .net *"_ivl_16", 0 0, L_0x1899210;  1 drivers
v0x1894b40_0 .net *"_ivl_18", 0 0, L_0x18992d0;  1 drivers
v0x1894c20_0 .net *"_ivl_2", 0 0, L_0x1898800;  1 drivers
v0x1894d00_0 .net *"_ivl_20", 0 0, L_0x18993f0;  1 drivers
v0x1894de0_0 .net *"_ivl_22", 0 0, L_0x18994b0;  1 drivers
v0x1894f50_0 .net *"_ivl_24", 0 0, L_0x1899590;  1 drivers
v0x1895030_0 .net *"_ivl_26", 0 0, L_0x1899650;  1 drivers
v0x1895110_0 .net *"_ivl_30", 0 0, L_0x1899880;  1 drivers
v0x18951f0_0 .net *"_ivl_32", 0 0, L_0x1899980;  1 drivers
v0x18952d0_0 .net *"_ivl_34", 0 0, L_0x1899a40;  1 drivers
v0x18953b0_0 .net *"_ivl_36", 0 0, L_0x1899ba0;  1 drivers
v0x1895490_0 .net *"_ivl_38", 0 0, L_0x1899c10;  1 drivers
v0x1895570_0 .net *"_ivl_4", 0 0, L_0x18989a0;  1 drivers
v0x1895760_0 .net *"_ivl_40", 0 0, L_0x1899d80;  1 drivers
v0x1895840_0 .net *"_ivl_42", 0 0, L_0x1899df0;  1 drivers
v0x1895920_0 .net *"_ivl_44", 0 0, L_0x1899fc0;  1 drivers
v0x1895a00_0 .net *"_ivl_46", 0 0, L_0x189a0d0;  1 drivers
v0x1895ae0_0 .net *"_ivl_48", 0 0, L_0x189a210;  1 drivers
v0x1895bc0_0 .net *"_ivl_50", 0 0, L_0x189a2d0;  1 drivers
v0x1895ca0_0 .net *"_ivl_6", 0 0, L_0x1898ab0;  1 drivers
v0x1895d80_0 .net *"_ivl_8", 0 0, L_0x1898cb0;  1 drivers
v0x1895e60_0 .net "a", 0 0, v0x1893cf0_0;  alias, 1 drivers
v0x1895f00_0 .net "b", 0 0, v0x1893d90_0;  alias, 1 drivers
v0x1895ff0_0 .net "c", 0 0, v0x1893e30_0;  alias, 1 drivers
v0x18960e0_0 .net "d", 0 0, v0x1893f70_0;  alias, 1 drivers
v0x18961d0_0 .net "out_pos", 0 0, L_0x189a470;  alias, 1 drivers
v0x1896290_0 .net "out_sop", 0 0, L_0x1899520;  alias, 1 drivers
S_0x1896410 .scope task, "wait_for_end_of_timestep" "wait_for_end_of_timestep" 3 151, 3 151 0, S_0x184e6a0;
 .timescale -12 -12;
E_0x18369f0 .event anyedge, v0x1897200_0;
TD_tb.wait_for_end_of_timestep ;
    %pushi/vec4 5, 0, 32;
T_2.0 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_2.1, 5;
    %jmp/1 T_2.1, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %load/vec4 v0x1897200_0;
    %nor/r;
    %assign/vec4 v0x1897200_0, 0;
    %wait E_0x18369f0;
    %jmp T_2.0;
T_2.1 ;
    %pop/vec4 1;
    %end;
    .scope S_0x18931c0;
T_3 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1894060_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1894100_0, 0, 1;
    %end;
    .thread T_3, $init;
    .scope S_0x18931c0;
T_4 ;
    %wait E_0x184ce80;
    %load/vec4 v0x18941a0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_4.0, 8;
    %pushi/vec4 1, 0, 1;
    %store/vec4 v0x1894060_0, 0, 1;
T_4.0 ;
    %jmp T_4;
    .thread T_4;
    .scope S_0x18931c0;
T_5 ;
    %wait E_0x184cd20;
    %pushi/vec4 0, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 1, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 2, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 4, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 5, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 6, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 7, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 9, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 10, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 13, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 14, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %pushi/vec4 15, 0, 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %wait E_0x184cd20;
    %load/vec4 v0x1894060_0;
    %store/vec4 v0x1894100_0, 0, 1;
    %fork t_1, S_0x18934f0;
    %jmp t_0;
    .scope S_0x18934f0;
t_1 ;
    %pushi/vec4 0, 0, 32;
    %store/vec4 v0x1893730_0, 0, 32;
T_5.0 ; Top of for-loop 
    %load/vec4 v0x1893730_0;
    %cmpi/s 16, 0, 32;
    %jmp/0xz T_5.1, 5;
    %wait E_0x184cd20;
    %load/vec4 v0x1893730_0;
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
T_5.2 ; for-loop step statement
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1893730_0;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %store/vec4 v0x1893730_0, 0, 32;
    %jmp T_5.0;
T_5.1 ; for-loop exit label
    %end;
    .scope S_0x18931c0;
t_0 %join;
    %pushi/vec4 50, 0, 32;
T_5.3 %dup/vec4;
    %pushi/vec4 0, 0, 32;
    %cmp/s;
    %jmp/1xz T_5.4, 5;
    %jmp/1 T_5.4, 4;
    %pushi/vec4 1, 0, 32;
    %sub;
    %wait E_0x184ce80;
    %vpi_func 3 74 "$random" 32 {0 0 0};
    %pad/s 4;
    %split/vec4 1;
    %assign/vec4 v0x1893f70_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893e30_0, 0;
    %split/vec4 1;
    %assign/vec4 v0x1893d90_0, 0;
    %assign/vec4 v0x1893cf0_0, 0;
    %jmp T_5.3;
T_5.4 ;
    %pop/vec4 1;
    %load/vec4 v0x1894060_0;
    %flag_set/vec4 9;
    %flag_get/vec4 9;
    %jmp/0 T_5.7, 9;
    %load/vec4 v0x1894100_0;
    %inv;
    %and;
T_5.7;
    %flag_set/vec4 8;
    %jmp/0xz  T_5.5, 8;
    %vpi_call/w 3 77 "$display", "Hint: Your circuit passes on the 12 required input combinations, but doesn't match the don't-care cases. Are you using minimal SOP and POS?" {0 0 0};
T_5.5 ;
    %vpi_call/w 3 79 "$finish" {0 0 0};
    %end;
    .thread T_5;
    .scope S_0x184e6a0;
T_6 ;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1896da0_0, 0, 1;
    %pushi/vec4 0, 0, 1;
    %store/vec4 v0x1897200_0, 0, 1;
    %end;
    .thread T_6, $init;
    .scope S_0x184e6a0;
T_7 ;
T_7.0 ;
    %delay 5, 0;
    %load/vec4 v0x1896da0_0;
    %inv;
    %store/vec4 v0x1896da0_0, 0, 1;
    %jmp T_7.0;
T_7.1 ;
    %end;
    .thread T_7;
    .scope S_0x184e6a0;
T_8 ;
    %vpi_call/w 3 118 "$dumpfile", "wave.vcd" {0 0 0};
    %vpi_call/w 3 119 "$dumpvars", 32'sb00000000000000000000000000000001, v0x1893ed0_0, v0x1897480_0, v0x1896bc0_0, v0x1896c60_0, v0x1896d00_0, v0x1896e40_0, v0x18970c0_0, v0x1897020_0, v0x1896f80_0, v0x1896ee0_0 {0 0 0};
    %end;
    .thread T_8;
    .scope S_0x184e6a0;
T_9 ;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 128, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.0, 4;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 128, 32;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 96, 32;
    %vpi_call/w 3 160 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_sop", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.1;
T_9.0 ;
    %vpi_call/w 3 161 "$display", "Hint: Output '%s' has no mismatches.", "out_sop" {0 0 0};
T_9.1 ;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 64, 32;
    %cmpi/ne 0, 0, 32;
    %jmp/0xz  T_9.2, 4;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 64, 32;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 32, 32;
    %vpi_call/w 3 162 "$display", "Hint: Output '%s' has %0d mismatches. First mismatch occurred at time %0d.", "out_pos", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %jmp T_9.3;
T_9.2 ;
    %vpi_call/w 3 163 "$display", "Hint: Output '%s' has no mismatches.", "out_pos" {0 0 0};
T_9.3 ;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 165 "$display", "Hint: Total mismatched samples is %1d out of %1d samples\012", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %vpi_call/w 3 166 "$display", "Simulation finished at %0d ps", $time {0 0 0};
    %load/vec4 v0x1897160_0;
    %parti/u 32, 192, 32;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 0, 32;
    %vpi_call/w 3 167 "$display", "Mismatches: %1d in %1d samples", S<1,vec4,s32>, S<0,vec4,s32> {2 0 0};
    %end;
    .thread T_9, $final;
    .scope S_0x184e6a0;
T_10 ;
    %wait E_0x184ce80;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1897160_0;
    %pushi/vec4 0, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 0, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
    %load/vec4 v0x18973b0_0;
    %nor/r;
    %flag_set/vec4 8;
    %jmp/0xz  T_10.0, 8;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 192, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.2, 4;
    %vpi_func 3 178 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 160, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.2 ;
    ; show_stmt_assign_vector: Get l-value for compressed += operand
    %load/vec4 v0x1897160_0;
    %pushi/vec4 192, 0, 32;
    %part/u 32;
    %pushi/vec4 1, 0, 32;
    %add;
    %cast2;
    %ix/load 4, 192, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.0 ;
    %load/vec4 v0x18970c0_0;
    %load/vec4 v0x18970c0_0;
    %load/vec4 v0x1897020_0;
    %xor;
    %load/vec4 v0x18970c0_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.4, 6;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 128, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.6, 4;
    %vpi_func 3 182 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 96, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.6 ;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 128, 32;
    %addi 1, 0, 32;
    %ix/load 4, 128, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.4 ;
    %load/vec4 v0x1896f80_0;
    %load/vec4 v0x1896f80_0;
    %load/vec4 v0x1896ee0_0;
    %xor;
    %load/vec4 v0x1896f80_0;
    %xor;
    %cmp/ne;
    %jmp/0xz  T_10.8, 6;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 64, 32;
    %cmpi/e 0, 0, 32;
    %jmp/0xz  T_10.10, 4;
    %vpi_func 3 185 "$time" 64 {0 0 0};
    %cast2;
    %pad/u 32;
    %ix/load 4, 32, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.10 ;
    %load/vec4 v0x1897160_0;
    %parti/u 32, 64, 32;
    %addi 1, 0, 32;
    %ix/load 4, 64, 0;
    %flag_set/imm 4, 0;
    %store/vec4 v0x1897160_0, 4, 32;
T_10.8 ;
    %jmp T_10;
    .thread T_10;
# The file index is used to find the file name in the following table.
:file_names 5;
    "N/A";
    "<interactive>";
    "-";
    "/home/jmb9986/AutoChip/autochip_scripts/../verilogeval_prompts_tbs/ve_testbenches_human/ece241_2013_q2/ece241_2013_q2_tb.sv";
    "/home/jmb9986/AutoChip/autochip_scripts/outputs/gpt-4o/can1_depth1/human/ece241_2013_q2/iter0/response0/top_module.sv";
