m255
K4
z2
13
!s112 1.1
!i10d 8192
!i10e 25
!i10f 100
cModel Technology
Z0 d/home/aziz/Documents/Computer_Architecture_Lab/core/testbench
T_opt
!s110 1744642210
V:__WC?KlkX@@RcHdVCL]B0
04 7 4 work core_tb fast 0
=1-000ae431a4f1-67fd20a1-eb9a3-188a7d
o-quiet -auto_acc_if_foreign -work work
Z1 tCvgOpt 0
n@_opt
OL;O;10.7c;67
valu
Z2 DXx6 sv_std 3 std 0 22 d=_JfHTnXCN[H5FjiaJJc0
Z3 DXx4 work 8 packages 0 22 OMgbXZnJ>BfmFKAc;EcMT2
DXx4 work 11 alu_sv_unit 0 22 3kM0ILQYb_hbf7de8l3fG3
Z4 VDg1SIo80bB@j0V0VzS_@n1
r1
!s85 0
!i10b 1
!s100 `mXW?QlHZl6AckP<Zkd?f2
Ih`Yz`61JCmSThZfdFX^ZA3
!s105 alu_sv_unit
S1
R0
Z5 w1742649647
Z6 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/alu.sv
Z7 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/alu.sv
L0 2
Z8 OL;L;10.7c;67
31
Z9 !s108 1744642206.000000
Z10 !s107 /home/aziz/Documents/Computer_Architecture_Lab/core/testbench/core_tb.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/core.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_registerfile.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_controller.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_shift_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_fifo.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_shift_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_fifo.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/parity_calculate.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/buad_rate_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/bit_count_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/lsu.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/registerfile.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pipline_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc_add.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux3_1.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux2_1.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/instruction_memory.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/decoder.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/data_memory.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/branch.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/alu.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/defines/packages.sv|
Z11 !s90 -sv|+incdir+./core/rtl/defines|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/defines/packages.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/alu.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/branch.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/data_memory.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/decoder.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/instruction_memory.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux2_1.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux3_1.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc_add.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pipline_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/registerfile.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/lsu.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/bit_count_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/buad_rate_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/parity_calculate.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_fifo.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_shift_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_fifo.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_shift_reg.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_controller.sv|/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_registerfile.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/core.sv|/home/aziz/Documents/Computer_Architecture_Lab/core/testbench/core_tb.sv|
!i113 0
Z12 o-sv -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
Z13 !s92 -sv +incdir+./core/rtl/defines -L mtiAvm -L mtiRnm -L mtiOvm -L mtiUvm -L mtiUPF -L infact
R1
Xalu_sv_unit
R2
R3
V3kM0ILQYb_hbf7de8l3fG3
r1
!s85 0
!i10b 1
!s100 0md<?U7_QMgSgXg`GJf>01
I3kM0ILQYb_hbf7de8l3fG3
!i103 1
S1
R0
R5
R6
R7
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
vbaud_rate_reg
R2
Z14 !s110 1744642206
!i10b 1
!s100 [YH>G_Z9j8W9jVKZdK:Mc2
IT4]hlmM^1<@GNeJ?hnFGX1
R4
!s105 buad_rate_reg_sv_unit
S1
R0
w1743062753
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/buad_rate_reg.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/buad_rate_reg.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vbit_count_reg
R2
R14
!i10b 1
!s100 jAVEPM]UVGW9hY;H^D@UY2
I;0FcSMSbVcmG^[JXQ1PHe1
R4
!s105 bit_count_reg_sv_unit
S1
R0
w1743062425
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/bit_count_reg.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/bit_count_reg.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vbranch
R2
R3
DXx4 work 14 branch_sv_unit 0 22 >lH4l<;3`M6JNcE896C8G2
R4
r1
!s85 0
!i10b 1
!s100 fAM0mAa47h_C[`e2JfdPA3
IoD>mcdEm6n8:8]o4EzzSH1
!s105 branch_sv_unit
S1
R0
R5
Z15 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/branch.sv
Z16 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/branch.sv
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
Xbranch_sv_unit
R2
R3
V>lH4l<;3`M6JNcE896C8G2
r1
!s85 0
!i10b 1
!s100 kJXY>XHTZSmaN<HP_0OW;0
I>lH4l<;3`M6JNcE896C8G2
!i103 1
S1
R0
R5
R15
R16
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
vcore
R2
Z17 !s110 1744642207
!i10b 1
!s100 Y[5G4GFlFCMMgW00XIjP_1
Iig>hBYW1<VVK_ic=?gLmP3
R4
!s105 core_sv_unit
S1
R0
w1743083468
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/core.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/core.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vcore_tb
R2
R17
!i10b 1
!s100 HK4_V`g@FDl@EcFU;e[Ul1
ID4JUD?LmCMDzd;]37UFX50
R4
!s105 core_tb_sv_unit
S1
R0
w1743142288
8/home/aziz/Documents/Computer_Architecture_Lab/core/testbench/core_tb.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/testbench/core_tb.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vdata_memory
R2
R3
DXx4 work 19 data_memory_sv_unit 0 22 fczHdGX7NaPfOSF??jWe:2
R4
r1
!s85 0
!i10b 1
!s100 aNE98znZkV[BX2AILFe9>1
I_NzQ^T`]FGSTEHW13kNG]2
!s105 data_memory_sv_unit
S1
R0
Z18 w1744063692
Z19 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/data_memory.sv
Z20 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/data_memory.sv
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
Xdata_memory_sv_unit
R2
R3
VfczHdGX7NaPfOSF??jWe:2
r1
!s85 0
!i10b 1
!s100 NM_fTF6]K;HGBk_1WGPdO0
IfczHdGX7NaPfOSF??jWe:2
!i103 1
S1
R0
R18
R19
R20
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
vdecoder
R2
R3
DXx4 work 15 decoder_sv_unit 0 22 L@SZl>20RMkEzLLocAjn:1
R4
r1
!s85 0
!i10b 1
!s100 ^?eZaKkflFb?gPOGRn8oK2
IVSRHb4cO3Z;7zMmS7WcQ42
!s105 decoder_sv_unit
S1
R0
R5
Z21 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/decoder.sv
Z22 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/decoder.sv
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
Xdecoder_sv_unit
R2
R3
VL@SZl>20RMkEzLLocAjn:1
r1
!s85 0
!i10b 1
!s100 mWi1ZX3QDl`?_hTA609B>3
IL@SZl>20RMkEzLLocAjn:1
!i103 1
S1
R0
R5
R21
R22
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
vinstruction_memory
R2
R14
!i10b 1
!s100 3a4Fl]Za?I50V1EU6jP3L0
I[Y?oY8h@m8:Ol7DZ`XbAU2
R4
!s105 instruction_memory_sv_unit
S1
R0
w1744107593
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/instruction_memory.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/instruction_memory.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vlsu
R2
R3
DXx4 work 11 lsu_sv_unit 0 22 l;2VgUFFnX3iK]4mFLgaM1
R4
r1
!s85 0
!i10b 1
!s100 aEk7N3^8PVa4na^b2`JMF3
I6;Ug`G7>CR`Ae5VGTPDz82
!s105 lsu_sv_unit
S1
R0
Z23 w1744067634
Z24 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/lsu.sv
Z25 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/lsu.sv
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
Xlsu_sv_unit
R2
R3
Vl;2VgUFFnX3iK]4mFLgaM1
r1
!s85 0
!i10b 1
!s100 cAV92TdlEC4ZeZ=HR]aY]3
Il;2VgUFFnX3iK]4mFLgaM1
!i103 1
S1
R0
R23
R24
R25
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
vmux2_1
R2
R14
!i10b 1
!s100 hKUSzRZIz?g=C8;SXN^8Q2
IP8deBLcUC_n7?CN_[OYX13
R4
!s105 mux2_1_sv_unit
S1
R0
R5
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux2_1.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux2_1.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vmux3_1
R2
R14
!i10b 1
!s100 8Sn>cBU_X=2E2m`]i>Zhz0
Igoa`c3mE6SaGn@>?35Bi10
R4
!s105 mux3_1_sv_unit
S1
R0
R5
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux3_1.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/mux3_1.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
Xpackages
R2
R14
!i10b 1
!s100 ^3lKZRi^QD7O=AiUnc^h01
IOMgbXZnJ>BfmFKAc;EcMT2
VOMgbXZnJ>BfmFKAc;EcMT2
S1
R0
w1744067735
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/defines/packages.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/defines/packages.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vparity_calculate
R2
R14
!i10b 1
!s100 4JDmWk@8M51d<89Wej7L51
Iai[5@`3eL>;iIHTI^Ea=<2
R4
!s105 parity_calculate_sv_unit
S1
R0
w1743046112
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/parity_calculate.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/parity_calculate.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vpc
R2
R14
!i10b 1
!s100 NElSBc[zJbb]Ze2z@enQ^1
I_DkX=f^hnLo>mN:0_m1Xh3
R4
!s105 pc_sv_unit
S1
R0
R5
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vpc_add
R2
R14
!i10b 1
!s100 MI:?A5HPjo@0==B>lhOT_2
IJV6ZemYccQVOHOgQd[=^a0
R4
!s105 pc_add_sv_unit
S1
R0
R5
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc_add.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pc_add.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vpipline_execute_to_memory
R2
R14
!i10b 1
!s100 VMOSmKd89WFlQEW1WZO?S3
Ie`IMJb2eeIQNNWkOgPe<X1
R4
Z26 !s105 pipline_reg_sv_unit
S1
R0
R5
Z27 8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pipline_reg.sv
Z28 F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/pipline_reg.sv
L0 20
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vpipline_fetch_to_decode
R2
R14
!i10b 1
!s100 U`=`m?;>:VmH=M`D0IUXN3
IMHLNhCa8?@b18XH[2=aD03
R4
R26
S1
R0
R5
R27
R28
L0 2
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vregisterfile
R2
R14
!i10b 1
!s100 kL=U:P8Ic_QQ15^oZ?NWj0
INm?TMeVTSIR7QZ<O1]ZCB2
R4
!s105 registerfile_sv_unit
S1
R0
w1744063645
8/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/registerfile.sv
F/home/aziz/Documents/Computer_Architecture_Lab/core/rtl/registerfile.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vrx_fifo
R2
R14
!i10b 1
!s100 ocSA=H:i^F=E=96dj8B`Q3
IBW4l2e1oKe9kKzL1e]>B_3
R4
!s105 rx_fifo_sv_unit
S1
R0
Z29 w1743038571
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_fifo.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_fifo.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vrx_shift_reg
R2
R14
!i10b 1
!s100 ]J>kJ0STVVaY6@^JlaR]O2
ImPPlWZK;3TNY88Ced9ez90
R4
!s105 rx_shift_reg_sv_unit
S1
R0
w1743062480
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_shift_reg.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/rx_shift_reg.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vtx_fifo
R2
R14
!i10b 1
!s100 mVJKR1PMI4B;T@RTVa7`E2
IRfA1a=Ng1:W1l7_`?NCnA1
R4
!s105 tx_fifo_sv_unit
S1
R0
R29
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_fifo.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_fifo.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vtx_shift_reg
R2
R14
!i10b 1
!s100 N9k9944@_HiJ=?@=DkPPJ3
ICWFP4Vl`i_8;iLcbYR08k1
R4
!s105 tx_shift_reg_sv_unit
S1
R0
w1743042089
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_shift_reg.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/tx_shift_reg.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vuart
R2
R14
!i10b 1
!s100 4Q[@KDj6LS3mOl[6g[Z8^3
IXn9]^=X6m]gLfjYhGPYoX3
R4
!s105 uart_sv_unit
S1
R0
w1743062833
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vuart_controller
R2
R14
!i10b 1
!s100 oiHFgIffcfXzWz_@BOK^P3
I6@Lh?DkSX`@RGJQMW5zY?2
R4
!s105 uart_controller_sv_unit
S1
R0
w1744116931
8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_controller.sv
F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_controller.sv
L0 1
R8
r1
!s85 0
31
R9
R10
R11
!i113 0
R12
R13
R1
vuart_registerfile
R2
R3
DXx4 work 25 uart_registerfile_sv_unit 0 22 Nh8W8IGo50oRI@m:JRB741
R4
r1
!s85 0
!i10b 1
!s100 J?E_M`;>jRoR_>zeOzL=81
IjQ2EVmVJUzL8>0^O3FmK63
!s105 uart_registerfile_sv_unit
S1
R0
Z30 w1744117306
Z31 8/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_registerfile.sv
Z32 F/home/aziz/Documents/Computer_Architecture_Lab/uart/rtl/uart_registerfile.sv
L0 2
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
Xuart_registerfile_sv_unit
R2
R3
VNh8W8IGo50oRI@m:JRB741
r1
!s85 0
!i10b 1
!s100 hf=GKiaj3fCFEPCdJ4M;b3
INh8W8IGo50oRI@m:JRB741
!i103 1
S1
R0
R30
R31
R32
L0 1
R8
31
R9
R10
R11
!i113 0
R12
R13
R1
