//
// Generated by LLVM NVPTX Back-End
//

.version 8.4
.target sm_90a
.address_size 64

	// .globl	_fwd_kernel
.extern .shared .align 16 .b8 global_smem[];

.visible .entry _fwd_kernel(
	.param .u64 _fwd_kernel_param_0,
	.param .u64 _fwd_kernel_param_1,
	.param .u64 _fwd_kernel_param_2,
	.param .u64 _fwd_kernel_param_3,
	.param .u64 _fwd_kernel_param_4,
	.param .u64 _fwd_kernel_param_5,
	.param .f32 _fwd_kernel_param_6,
	.param .u64 _fwd_kernel_param_7,
	.param .u64 _fwd_kernel_param_8,
	.param .u64 _fwd_kernel_param_9,
	.param .u64 _fwd_kernel_param_10,
	.param .u64 _fwd_kernel_param_11,
	.param .u32 _fwd_kernel_param_12,
	.param .u32 _fwd_kernel_param_13,
	.param .u64 _fwd_kernel_param_14,
	.param .u32 _fwd_kernel_param_15,
	.param .u32 _fwd_kernel_param_16,
	.param .u32 _fwd_kernel_param_17,
	.param .u32 _fwd_kernel_param_18,
	.param .u32 _fwd_kernel_param_19,
	.param .u32 _fwd_kernel_param_20,
	.param .u32 _fwd_kernel_param_21,
	.param .u32 _fwd_kernel_param_22,
	.param .u32 _fwd_kernel_param_23,
	.param .u32 _fwd_kernel_param_24,
	.param .u32 _fwd_kernel_param_25,
	.param .u32 _fwd_kernel_param_26,
	.param .u32 _fwd_kernel_param_27,
	.param .u32 _fwd_kernel_param_28,
	.param .u32 _fwd_kernel_param_29,
	.param .u32 _fwd_kernel_param_30
)
.maxntid 256, 1, 1
{
	.reg .pred 	%p<582>;
	.reg .b16 	%rs<661>;
	.reg .b32 	%r<1761>;
	.reg .f32 	%f<6248>;
	.reg .b64 	%rd<539>;
	.loc	1 22 0
$L__func_begin0:
	.loc	1 22 0

	ld.param.f32 	%f405, [_fwd_kernel_param_6];
	ld.param.u64 	%rd73, [_fwd_kernel_param_0];
$L__tmp0:
	.loc	1 69 30
	// begin inline asm
	mov.u32 %r322, %ctaid.x;
	// end inline asm
	.loc	1 70 29
	// begin inline asm
	mov.u32 %r323, %ctaid.y;
	// end inline asm
	.loc	1 71 28
	// begin inline asm
	mov.u32 %r324, %ctaid.z;
	// end inline asm
	ld.param.u32 	%r392, [_fwd_kernel_param_30];
	.loc	1 73 30
	div.s32 	%r2, %r323, %r392;
	.loc	1 75 43
	mul.wide.s32 	%rd75, %r322, 4;
	ld.param.u64 	%rd76, [_fwd_kernel_param_11];
	add.s64 	%rd62, %rd76, %rd75;
	mov.pred 	%p1, -1;
	.loc	1 75 32
	// begin inline asm
	mov.u32 %r3, 0x0;
	@%p1 ld.global.b32 { %r3 }, [ %rd62 + 0 ];
	// end inline asm
	ld.param.u64 	%rd77, [_fwd_kernel_param_10];
	.loc	1 76 43
	add.s64 	%rd63, %rd77, %rd75;
	.loc	1 76 32
	// begin inline asm
	mov.u32 %r326, 0x0;
	@%p1 ld.global.b32 { %r326 }, [ %rd63 + 0 ];
	// end inline asm
	ld.param.u64 	%rd78, [_fwd_kernel_param_9];
	.loc	1 77 57
	add.s64 	%rd64, %rd78, %rd75;
	.loc	1 77 43
	// begin inline asm
	mov.u32 %r327, 0x0;
	@%p1 ld.global.b32 { %r327 }, [ %rd64 + 0 ];
	// end inline asm
	.loc	1 78 46
	sub.s32 	%r5, %r326, %r3;
	.loc	1 82 32
	shl.b32 	%r6, %r324, 7;
	.loc	1 86 26
	mov.u32 	%r7, %tid.x;
	shr.u32 	%r8, %r7, 5;
	ld.param.u32 	%r395, [_fwd_kernel_param_15];
	shr.u32 	%r9, %r7, 4;
	ld.param.u32 	%r396, [_fwd_kernel_param_16];
	bfe.u32 	%r10, %r7, 4, 4;
	or.b32  	%r11, %r10, 16;
	or.b32  	%r12, %r10, 32;
	or.b32  	%r13, %r10, 48;
	or.b32  	%r14, %r10, 64;
	or.b32  	%r15, %r10, 80;
	or.b32  	%r16, %r10, 96;
	or.b32  	%r17, %r10, 112;
	shl.b32 	%r398, %r7, 3;
	and.b32  	%r18, %r398, 120;
	.loc	1 90 33
	or.b32  	%r20, %r6, %r10;
	or.b32  	%r21, %r6, %r11;
	or.b32  	%r22, %r6, %r12;
	or.b32  	%r23, %r6, %r13;
	or.b32  	%r24, %r6, %r14;
	or.b32  	%r25, %r6, %r15;
	or.b32  	%r26, %r6, %r16;
	or.b32  	%r27, %r6, %r17;
	.loc	1 93 40
	add.s32 	%r30, %r327, %r20;
	add.s32 	%r31, %r327, %r21;
	add.s32 	%r32, %r327, %r22;
	add.s32 	%r33, %r327, %r23;
	add.s32 	%r34, %r327, %r24;
	add.s32 	%r35, %r327, %r25;
	add.s32 	%r36, %r327, %r26;
	add.s32 	%r37, %r327, %r27;
	.loc	1 94 38
	shl.b32 	%r411, %r7, 1;
	and.b32  	%r38, %r411, 6;
	or.b32  	%r39, %r38, 1;
	or.b32  	%r40, %r38, 8;
	or.b32  	%r41, %r38, 9;
	or.b32  	%r42, %r38, 16;
	or.b32  	%r43, %r38, 17;
	or.b32  	%r44, %r38, 24;
	or.b32  	%r45, %r38, 25;
	or.b32  	%r53, %r38, 32;
	or.b32  	%r52, %r38, 33;
	or.b32  	%r51, %r38, 40;
	or.b32  	%r50, %r38, 41;
	or.b32  	%r49, %r38, 48;
	or.b32  	%r48, %r38, 49;
	or.b32  	%r47, %r38, 56;
	or.b32  	%r46, %r38, 57;
	or.b32  	%r69, %r38, 64;
	or.b32  	%r68, %r38, 65;
	or.b32  	%r67, %r38, 72;
	or.b32  	%r66, %r38, 73;
	or.b32  	%r65, %r38, 80;
	or.b32  	%r64, %r38, 81;
	or.b32  	%r63, %r38, 88;
	or.b32  	%r62, %r38, 89;
	or.b32  	%r61, %r38, 96;
	or.b32  	%r60, %r38, 97;
	or.b32  	%r59, %r38, 104;
	or.b32  	%r58, %r38, 105;
	or.b32  	%r57, %r38, 112;
	or.b32  	%r56, %r38, 113;
	or.b32  	%r55, %r38, 120;
	or.b32  	%r54, %r38, 121;
	.loc	1 94 8
	mad.lo.s32 	%r412, %r323, %r396, %r18;
	.loc	1 94 31
	mad.lo.s32 	%r413, %r30, %r395, %r412;
	mad.lo.s32 	%r414, %r31, %r395, %r412;
	mad.lo.s32 	%r415, %r32, %r395, %r412;
	mad.lo.s32 	%r416, %r33, %r395, %r412;
	mad.lo.s32 	%r417, %r34, %r395, %r412;
	mad.lo.s32 	%r418, %r35, %r395, %r412;
	mad.lo.s32 	%r419, %r36, %r395, %r412;
	mad.lo.s32 	%r420, %r37, %r395, %r412;
	.loc	1 102 35
	setp.lt.s32 	%p4, %r20, %r5;
	setp.lt.s32 	%p9, %r21, %r5;
	setp.lt.s32 	%p14, %r22, %r5;
	setp.lt.s32 	%p19, %r23, %r5;
	setp.lt.s32 	%p24, %r24, %r5;
	setp.lt.s32 	%p29, %r25, %r5;
	setp.lt.s32 	%p34, %r26, %r5;
	setp.lt.s32 	%p39, %r27, %r5;
	.loc	1 100 20
	mul.wide.s32 	%rd79, %r413, 2;
	add.s64 	%rd65, %rd73, %rd79;
	mul.wide.s32 	%rd80, %r414, 2;
	add.s64 	%rd66, %rd73, %rd80;
	mul.wide.s32 	%rd81, %r415, 2;
	add.s64 	%rd67, %rd73, %rd81;
	mul.wide.s32 	%rd82, %r416, 2;
	add.s64 	%rd68, %rd73, %rd82;
	mul.wide.s32 	%rd83, %r417, 2;
	add.s64 	%rd69, %rd73, %rd83;
	mul.wide.s32 	%rd84, %r418, 2;
	add.s64 	%rd70, %rd73, %rd84;
	mul.wide.s32 	%rd85, %r419, 2;
	add.s64 	%rd71, %rd73, %rd85;
	mul.wide.s32 	%rd86, %r420, 2;
	add.s64 	%rd72, %rd73, %rd86;
	mov.b32 	%r332, 0;
	.loc	1 100 16
	// begin inline asm
	mov.u32 %r328, 0x0;
	mov.u32 %r329, 0x0;
	mov.u32 %r330, 0x0;
	mov.u32 %r331, 0x0;
	@%p4 ld.global.v4.b32 { %r328, %r329, %r330, %r331 }, [ %rd65 + 0 ];
	@!%p4 mov.u32 %r328, %r332;
	@!%p4 mov.u32 %r329, %r332;
	@!%p4 mov.u32 %r330, %r332;
	@!%p4 mov.u32 %r331, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r336, 0x0;
	mov.u32 %r337, 0x0;
	mov.u32 %r338, 0x0;
	mov.u32 %r339, 0x0;
	@%p9 ld.global.v4.b32 { %r336, %r337, %r338, %r339 }, [ %rd66 + 0 ];
	@!%p9 mov.u32 %r336, %r332;
	@!%p9 mov.u32 %r337, %r332;
	@!%p9 mov.u32 %r338, %r332;
	@!%p9 mov.u32 %r339, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r344, 0x0;
	mov.u32 %r345, 0x0;
	mov.u32 %r346, 0x0;
	mov.u32 %r347, 0x0;
	@%p14 ld.global.v4.b32 { %r344, %r345, %r346, %r347 }, [ %rd67 + 0 ];
	@!%p14 mov.u32 %r344, %r332;
	@!%p14 mov.u32 %r345, %r332;
	@!%p14 mov.u32 %r346, %r332;
	@!%p14 mov.u32 %r347, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r352, 0x0;
	mov.u32 %r353, 0x0;
	mov.u32 %r354, 0x0;
	mov.u32 %r355, 0x0;
	@%p19 ld.global.v4.b32 { %r352, %r353, %r354, %r355 }, [ %rd68 + 0 ];
	@!%p19 mov.u32 %r352, %r332;
	@!%p19 mov.u32 %r353, %r332;
	@!%p19 mov.u32 %r354, %r332;
	@!%p19 mov.u32 %r355, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r360, 0x0;
	mov.u32 %r361, 0x0;
	mov.u32 %r362, 0x0;
	mov.u32 %r363, 0x0;
	@%p24 ld.global.v4.b32 { %r360, %r361, %r362, %r363 }, [ %rd69 + 0 ];
	@!%p24 mov.u32 %r360, %r332;
	@!%p24 mov.u32 %r361, %r332;
	@!%p24 mov.u32 %r362, %r332;
	@!%p24 mov.u32 %r363, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r368, 0x0;
	mov.u32 %r369, 0x0;
	mov.u32 %r370, 0x0;
	mov.u32 %r371, 0x0;
	@%p29 ld.global.v4.b32 { %r368, %r369, %r370, %r371 }, [ %rd70 + 0 ];
	@!%p29 mov.u32 %r368, %r332;
	@!%p29 mov.u32 %r369, %r332;
	@!%p29 mov.u32 %r370, %r332;
	@!%p29 mov.u32 %r371, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r376, 0x0;
	mov.u32 %r377, 0x0;
	mov.u32 %r378, 0x0;
	mov.u32 %r379, 0x0;
	@%p34 ld.global.v4.b32 { %r376, %r377, %r378, %r379 }, [ %rd71 + 0 ];
	@!%p34 mov.u32 %r376, %r332;
	@!%p34 mov.u32 %r377, %r332;
	@!%p34 mov.u32 %r378, %r332;
	@!%p34 mov.u32 %r379, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r384, 0x0;
	mov.u32 %r385, 0x0;
	mov.u32 %r386, 0x0;
	mov.u32 %r387, 0x0;
	@%p39 ld.global.v4.b32 { %r384, %r385, %r386, %r387 }, [ %rd72 + 0 ];
	@!%p39 mov.u32 %r384, %r332;
	@!%p39 mov.u32 %r385, %r332;
	@!%p39 mov.u32 %r386, %r332;
	@!%p39 mov.u32 %r387, %r332;
	// end inline asm
	shl.b32 	%r445, %r7, 10;
	and.b32  	%r446, %r445, 8192;
	shl.b32 	%r447, %r10, 6;
	xor.b32  	%r448, %r9, %r7;
	shl.b32 	%r449, %r448, 3;
	and.b32  	%r450, %r449, 56;
	or.b32  	%r451, %r450, %r447;
	or.b32  	%r70, %r451, %r446;
	shl.b32 	%r452, %r70, 1;
	mov.u32 	%r453, global_smem;
	add.s32 	%r454, %r453, %r452;
	shl.b32 	%r455, %r11, 6;
	or.b32  	%r456, %r455, %r450;
	or.b32  	%r71, %r456, %r446;
	shl.b32 	%r457, %r71, 1;
	add.s32 	%r458, %r453, %r457;
	shl.b32 	%r459, %r12, 6;
	or.b32  	%r460, %r459, %r450;
	or.b32  	%r72, %r460, %r446;
	shl.b32 	%r461, %r72, 1;
	add.s32 	%r462, %r453, %r461;
	shl.b32 	%r463, %r13, 6;
	or.b32  	%r464, %r463, %r450;
	or.b32  	%r73, %r464, %r446;
	shl.b32 	%r465, %r73, 1;
	add.s32 	%r466, %r453, %r465;
	shl.b32 	%r467, %r14, 6;
	or.b32  	%r468, %r467, %r450;
	or.b32  	%r74, %r468, %r446;
	shl.b32 	%r469, %r74, 1;
	add.s32 	%r470, %r453, %r469;
	shl.b32 	%r471, %r15, 6;
	or.b32  	%r472, %r471, %r450;
	or.b32  	%r75, %r472, %r446;
	shl.b32 	%r473, %r75, 1;
	add.s32 	%r474, %r453, %r473;
	shl.b32 	%r475, %r16, 6;
	or.b32  	%r476, %r475, %r450;
	or.b32  	%r76, %r476, %r446;
	shl.b32 	%r477, %r76, 1;
	add.s32 	%r478, %r453, %r477;
	shl.b32 	%r479, %r17, 6;
	or.b32  	%r480, %r479, %r450;
	or.b32  	%r77, %r480, %r446;
	shl.b32 	%r481, %r77, 1;
	add.s32 	%r482, %r453, %r481;
	st.shared.v4.b32 	[%r454], {%r328, %r329, %r330, %r331};
	st.shared.v4.b32 	[%r458], {%r336, %r337, %r338, %r339};
	st.shared.v4.b32 	[%r462], {%r344, %r345, %r346, %r347};
	st.shared.v4.b32 	[%r466], {%r352, %r353, %r354, %r355};
	st.shared.v4.b32 	[%r470], {%r360, %r361, %r362, %r363};
	st.shared.v4.b32 	[%r474], {%r368, %r369, %r370, %r371};
	st.shared.v4.b32 	[%r478], {%r376, %r377, %r378, %r379};
	st.shared.v4.b32 	[%r482], {%r384, %r385, %r386, %r387};
	.loc	1 112 47
	setp.lt.s32 	%p44, %r3, 1;
	mov.f32 	%f6116, 0fFF800000;
	mov.f32 	%f4548, 0f00000000;
	and.b32  	%r1756, %r8, 134217724;
	mov.f32 	%f4549, %f4548;
	mov.f32 	%f4550, %f4548;
	mov.f32 	%f4551, %f4548;
	mov.f32 	%f4552, %f4548;
	mov.f32 	%f4553, %f4548;
	mov.f32 	%f4554, %f4548;
	mov.f32 	%f4555, %f4548;
	mov.f32 	%f4556, %f4548;
	mov.f32 	%f4557, %f4548;
	mov.f32 	%f4558, %f4548;
	mov.f32 	%f4559, %f4548;
	mov.f32 	%f4560, %f4548;
	mov.f32 	%f4561, %f4548;
	mov.f32 	%f4562, %f4548;
	mov.f32 	%f4563, %f4548;
	mov.f32 	%f4564, %f4548;
	mov.f32 	%f4565, %f4548;
	mov.f32 	%f4566, %f4548;
	mov.f32 	%f4567, %f4548;
	mov.f32 	%f4568, %f4548;
	mov.f32 	%f4569, %f4548;
	mov.f32 	%f4570, %f4548;
	mov.f32 	%f4571, %f4548;
	mov.f32 	%f4572, %f4548;
	mov.f32 	%f4573, %f4548;
	mov.f32 	%f4574, %f4548;
	mov.f32 	%f4575, %f4548;
	mov.f32 	%f4576, %f4548;
	mov.f32 	%f4577, %f4548;
	mov.f32 	%f4578, %f4548;
	mov.f32 	%f4579, %f4548;
	mov.f32 	%f4580, %f4548;
	mov.f32 	%f4581, %f4548;
	mov.f32 	%f4582, %f4548;
	mov.f32 	%f4583, %f4548;
	mov.f32 	%f4584, %f4548;
	mov.f32 	%f4585, %f4548;
	mov.f32 	%f4586, %f4548;
	mov.f32 	%f4587, %f4548;
	mov.f32 	%f4588, %f4548;
	mov.f32 	%f4589, %f4548;
	mov.f32 	%f4590, %f4548;
	mov.f32 	%f4591, %f4548;
	mov.f32 	%f4592, %f4548;
	mov.f32 	%f4593, %f4548;
	mov.f32 	%f4594, %f4548;
	mov.f32 	%f4595, %f4548;
	mov.f32 	%f4596, %f4548;
	mov.f32 	%f4597, %f4548;
	mov.f32 	%f4598, %f4548;
	mov.f32 	%f4599, %f4548;
	mov.f32 	%f4600, %f4548;
	mov.f32 	%f4601, %f4548;
	mov.f32 	%f4602, %f4548;
	mov.f32 	%f4603, %f4548;
	mov.f32 	%f4604, %f4548;
	mov.f32 	%f4605, %f4548;
	mov.f32 	%f4606, %f4548;
	mov.f32 	%f4607, %f4548;
	mov.f32 	%f4608, %f4548;
	mov.f32 	%f4609, %f4548;
	mov.f32 	%f4610, %f4548;
	mov.f32 	%f4611, %f4548;
	mov.f32 	%f6118, %f4548;
	mov.f32 	%f6119, %f4548;
	mov.f32 	%f6117, %f6116;
	@%p44 bra 	$L__BB0_3;
	.loc	1 0 47
	ld.param.u32 	%r321, [_fwd_kernel_param_27];
	ld.param.u32 	%r320, [_fwd_kernel_param_26];
	ld.param.u32 	%r319, [_fwd_kernel_param_25];
	ld.param.u32 	%r318, [_fwd_kernel_param_23];
	ld.param.u32 	%r311, [_fwd_kernel_param_12];
	ld.param.u64 	%rd60, [_fwd_kernel_param_4];
	ld.param.u64 	%rd59, [_fwd_kernel_param_3];
	ld.param.u64 	%rd74, [_fwd_kernel_param_5];
	ld.param.u32 	%r393, [_fwd_kernel_param_13];
	ld.param.u32 	%r397, [_fwd_kernel_param_24];
	or.b32  	%r399, %r18, 1;
	or.b32  	%r400, %r18, 2;
	ld.param.u32 	%r401, [_fwd_kernel_param_28];
	or.b32  	%r402, %r18, 3;
	ld.param.u32 	%r403, [_fwd_kernel_param_29];
	or.b32  	%r404, %r18, 4;
	or.b32  	%r405, %r18, 5;
	or.b32  	%r406, %r18, 6;
	or.b32  	%r407, %r18, 7;
	add.s64 	%rd1, %rd74, %rd75;
	mul.lo.s32 	%r78, %r2, %r397;
	div.s32 	%r79, %r18, %r393;
	mul.lo.s32 	%r491, %r79, %r393;
	sub.s32 	%r80, %r18, %r491;
	div.s32 	%r81, %r399, %r393;
	mul.lo.s32 	%r492, %r81, %r393;
	sub.s32 	%r82, %r399, %r492;
	div.s32 	%r83, %r400, %r393;
	mul.lo.s32 	%r493, %r83, %r393;
	sub.s32 	%r84, %r400, %r493;
	div.s32 	%r85, %r402, %r393;
	mul.lo.s32 	%r494, %r85, %r393;
	sub.s32 	%r86, %r402, %r494;
	div.s32 	%r87, %r404, %r393;
	mul.lo.s32 	%r495, %r87, %r393;
	sub.s32 	%r88, %r404, %r495;
	div.s32 	%r89, %r405, %r393;
	mul.lo.s32 	%r496, %r89, %r393;
	sub.s32 	%r90, %r405, %r496;
	div.s32 	%r91, %r406, %r393;
	mul.lo.s32 	%r497, %r91, %r393;
	sub.s32 	%r92, %r406, %r497;
	div.s32 	%r93, %r407, %r393;
	mul.lo.s32 	%r498, %r93, %r393;
	sub.s32 	%r94, %r407, %r498;
	mul.lo.s32 	%r95, %r2, %r401;
	mul.lo.s32 	%r96, %r10, %r403;
	shl.b32 	%r499, %r403, 4;
	add.s32 	%r97, %r96, %r499;
	add.s32 	%r98, %r97, %r499;
	add.s32 	%r99, %r98, %r499;
	add.s32 	%r100, %r99, %r499;
	add.s32 	%r101, %r100, %r499;
	add.s32 	%r102, %r101, %r499;
	add.s32 	%r103, %r102, %r499;
	add.s32 	%r503, %r453, 32768;
	add.s32 	%r104, %r503, %r452;
	add.s32 	%r105, %r503, %r457;
	add.s32 	%r106, %r503, %r461;
	add.s32 	%r107, %r503, %r465;
	add.s32 	%r108, %r503, %r469;
	add.s32 	%r109, %r503, %r473;
	add.s32 	%r110, %r503, %r477;
	add.s32 	%r111, %r503, %r481;
	shr.u32 	%r511, %r453, 4;
	cvt.u64.u32 	%rd87, %r511;
	and.b64  	%rd88, %rd87, 16383;
	or.b64  	%rd2, %rd88, 4611686293372403712;
	shr.u32 	%r512, %r503, 4;
	cvt.u64.u32 	%rd89, %r512;
	and.b64  	%rd90, %rd89, 16383;
	or.b64  	%rd172, %rd90, 4611686293372403712;
	add.s64 	%rd4, %rd88, 4611686293372403714;
	add.s64 	%rd174, %rd90, 4611686293372403714;
	add.s64 	%rd6, %rd88, 4611686293372403716;
	add.s64 	%rd176, %rd90, 4611686293372403716;
	add.s64 	%rd8, %rd88, 4611686293372403718;
	add.s64 	%rd178, %rd90, 4611686293372403718;
	add.s64 	%rd10, %rd88, 4611686293372404736;
	add.s64 	%rd180, %rd90, 4611686293372404736;
	add.s64 	%rd12, %rd88, 4611686293372404738;
	add.s64 	%rd182, %rd90, 4611686293372404738;
	add.s64 	%rd14, %rd88, 4611686293372404740;
	add.s64 	%rd184, %rd90, 4611686293372404740;
	add.s64 	%rd16, %rd88, 4611686293372404742;
	add.s64 	%rd186, %rd90, 4611686293372404742;
	mov.b32 	%r1757, 0;
	mov.f32 	%f5982, 0f00000000;
	mov.f32 	%f5980, 0fFF800000;
	mad.lo.s32 	%r735, %r79, %r319, %r80;
	mad.lo.s32 	%r738, %r81, %r319, %r82;
	mad.lo.s32 	%r741, %r83, %r319, %r84;
	mad.lo.s32 	%r744, %r85, %r319, %r86;
	mad.lo.s32 	%r747, %r87, %r319, %r88;
	mad.lo.s32 	%r750, %r89, %r319, %r90;
	mad.lo.s32 	%r753, %r91, %r319, %r92;
	mad.lo.s32 	%r756, %r93, %r319, %r94;
	mov.u16 	%rs2, 0;
	mov.f32 	%f5981, %f5980;
	mov.f32 	%f5983, %f5982;
	mov.f32 	%f4548, %f5982;
	mov.f32 	%f4549, %f5982;
	mov.f32 	%f4550, %f5982;
	mov.f32 	%f4551, %f5982;
	mov.f32 	%f4552, %f5982;
	mov.f32 	%f4553, %f5982;
	mov.f32 	%f4554, %f5982;
	mov.f32 	%f4555, %f5982;
	mov.f32 	%f4556, %f5982;
	mov.f32 	%f4557, %f5982;
	mov.f32 	%f4558, %f5982;
	mov.f32 	%f4559, %f5982;
	mov.f32 	%f4560, %f5982;
	mov.f32 	%f4561, %f5982;
	mov.f32 	%f4562, %f5982;
	mov.f32 	%f4563, %f5982;
	mov.f32 	%f4564, %f5982;
	mov.f32 	%f4565, %f5982;
	mov.f32 	%f4566, %f5982;
	mov.f32 	%f4567, %f5982;
	mov.f32 	%f4568, %f5982;
	mov.f32 	%f4569, %f5982;
	mov.f32 	%f4570, %f5982;
	mov.f32 	%f4571, %f5982;
	mov.f32 	%f4572, %f5982;
	mov.f32 	%f4573, %f5982;
	mov.f32 	%f4574, %f5982;
	mov.f32 	%f4575, %f5982;
	mov.f32 	%f4576, %f5982;
	mov.f32 	%f4577, %f5982;
	mov.f32 	%f4578, %f5982;
	mov.f32 	%f4579, %f5982;
	mov.f32 	%f4580, %f5982;
	mov.f32 	%f4581, %f5982;
	mov.f32 	%f4582, %f5982;
	mov.f32 	%f4583, %f5982;
	mov.f32 	%f4584, %f5982;
	mov.f32 	%f4585, %f5982;
	mov.f32 	%f4586, %f5982;
	mov.f32 	%f4587, %f5982;
	mov.f32 	%f4588, %f5982;
	mov.f32 	%f4589, %f5982;
	mov.f32 	%f4590, %f5982;
	mov.f32 	%f4591, %f5982;
	mov.f32 	%f4592, %f5982;
	mov.f32 	%f4593, %f5982;
	mov.f32 	%f4594, %f5982;
	mov.f32 	%f4595, %f5982;
	mov.f32 	%f4596, %f5982;
	mov.f32 	%f4597, %f5982;
	mov.f32 	%f4598, %f5982;
	mov.f32 	%f4599, %f5982;
	mov.f32 	%f4600, %f5982;
	mov.f32 	%f4601, %f5982;
	mov.f32 	%f4602, %f5982;
	mov.f32 	%f4603, %f5982;
	mov.f32 	%f4604, %f5982;
	mov.f32 	%f4605, %f5982;
	mov.f32 	%f4606, %f5982;
	mov.f32 	%f4607, %f5982;
	mov.f32 	%f4608, %f5982;
	mov.f32 	%f4609, %f5982;
	mov.f32 	%f4610, %f5982;
	mov.f32 	%f4611, %f5982;
$L__BB0_2:
	.loc	1 117 37
	add.s32 	%r637, %r10, %r1757;
	add.s32 	%r638, %r637, 16;
	add.s32 	%r639, %r637, 32;
	add.s32 	%r640, %r637, 48;
	add.s32 	%r641, %r637, 64;
	add.s32 	%r642, %r637, 80;
	add.s32 	%r643, %r637, 96;
	add.s32 	%r644, %r637, 112;
	add.s32 	%r645, %r18, %r1757;
	add.s32 	%r646, %r645, 1;
	add.s32 	%r647, %r645, 2;
	add.s32 	%r648, %r645, 3;
	add.s32 	%r649, %r645, 4;
	add.s32 	%r650, %r645, 5;
	add.s32 	%r651, %r645, 6;
	.loc	1 117 47
	add.s32 	%r652, %r645, 7;
	setp.lt.s32 	%p45, %r637, %r3;
	setp.lt.s32 	%p47, %r638, %r3;
	setp.lt.s32 	%p49, %r639, %r3;
	setp.lt.s32 	%p51, %r640, %r3;
	setp.lt.s32 	%p53, %r641, %r3;
	setp.lt.s32 	%p55, %r642, %r3;
	setp.lt.s32 	%p57, %r643, %r3;
	setp.lt.s32 	%p59, %r644, %r3;
	setp.lt.s32 	%p61, %r645, %r3;
	setp.lt.s32 	%p63, %r646, %r3;
	setp.lt.s32 	%p65, %r647, %r3;
	setp.lt.s32 	%p67, %r648, %r3;
	setp.lt.s32 	%p69, %r649, %r3;
	setp.lt.s32 	%p71, %r650, %r3;
	setp.lt.s32 	%p73, %r651, %r3;
	setp.lt.s32 	%p75, %r652, %r3;
	.loc	1 116 44
	div.s32 	%r654, %r637, %r311;
	div.s32 	%r656, %r638, %r311;
	div.s32 	%r658, %r639, %r311;
	div.s32 	%r660, %r640, %r311;
	div.s32 	%r662, %r641, %r311;
	div.s32 	%r664, %r642, %r311;
	div.s32 	%r666, %r643, %r311;
	div.s32 	%r668, %r644, %r311;
	div.s32 	%r670, %r645, %r311;
	.loc	1 116 21
	mul.wide.s32 	%rd259, %r654, 4;
	add.s64 	%rd91, %rd1, %rd259;
	mul.wide.s32 	%rd260, %r656, 4;
	add.s64 	%rd92, %rd1, %rd260;
	mul.wide.s32 	%rd261, %r658, 4;
	add.s64 	%rd93, %rd1, %rd261;
	mul.wide.s32 	%rd262, %r660, 4;
	add.s64 	%rd94, %rd1, %rd262;
	mul.wide.s32 	%rd263, %r662, 4;
	add.s64 	%rd95, %rd1, %rd263;
	mul.wide.s32 	%rd264, %r664, 4;
	add.s64 	%rd96, %rd1, %rd264;
	mul.wide.s32 	%rd265, %r666, 4;
	add.s64 	%rd97, %rd1, %rd265;
	mul.wide.s32 	%rd266, %r668, 4;
	add.s64 	%rd98, %rd1, %rd266;
	mul.wide.s32 	%rd267, %r670, 4;
	add.s64 	%rd99, %rd1, %rd267;
	.loc	1 115 21
	// begin inline asm
	mov.u32 %r513, 0x0;
	@%p45 ld.global.b32 { %r513 }, [ %rd91 + 0 ];
	@!%p45 mov.u32 %r513, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r514, 0x0;
	@%p47 ld.global.b32 { %r514 }, [ %rd92 + 0 ];
	@!%p47 mov.u32 %r514, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r515, 0x0;
	@%p49 ld.global.b32 { %r515 }, [ %rd93 + 0 ];
	@!%p49 mov.u32 %r515, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r516, 0x0;
	@%p51 ld.global.b32 { %r516 }, [ %rd94 + 0 ];
	@!%p51 mov.u32 %r516, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r517, 0x0;
	@%p53 ld.global.b32 { %r517 }, [ %rd95 + 0 ];
	@!%p53 mov.u32 %r517, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r518, 0x0;
	@%p55 ld.global.b32 { %r518 }, [ %rd96 + 0 ];
	@!%p55 mov.u32 %r518, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r519, 0x0;
	@%p57 ld.global.b32 { %r519 }, [ %rd97 + 0 ];
	@!%p57 mov.u32 %r519, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r520, 0x0;
	@%p59 ld.global.b32 { %r520 }, [ %rd98 + 0 ];
	@!%p59 mov.u32 %r520, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r521, 0x0;
	@%p61 ld.global.b32 { %r521 }, [ %rd99 + 0 ];
	@!%p61 mov.u32 %r521, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r522, 0x0;
	@%p63 ld.global.b32 { %r522 }, [ %rd99 + 0 ];
	@!%p63 mov.u32 %r522, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r523, 0x0;
	@%p65 ld.global.b32 { %r523 }, [ %rd99 + 0 ];
	@!%p65 mov.u32 %r523, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r524, 0x0;
	@%p67 ld.global.b32 { %r524 }, [ %rd99 + 0 ];
	@!%p67 mov.u32 %r524, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r525, 0x0;
	@%p69 ld.global.b32 { %r525 }, [ %rd99 + 0 ];
	@!%p69 mov.u32 %r525, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r526, 0x0;
	@%p71 ld.global.b32 { %r526 }, [ %rd99 + 0 ];
	@!%p71 mov.u32 %r526, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r527, 0x0;
	@%p73 ld.global.b32 { %r527 }, [ %rd99 + 0 ];
	@!%p73 mov.u32 %r527, 0x0;
	// end inline asm
	// begin inline asm
	mov.u32 %r528, 0x0;
	@%p75 ld.global.b32 { %r528 }, [ %rd99 + 0 ];
	@!%p75 mov.u32 %r528, 0x0;
	// end inline asm
	.loc	1 121 17
	mad.lo.s32 	%r671, %r513, %r318, %r78;
	mad.lo.s32 	%r672, %r514, %r318, %r78;
	mad.lo.s32 	%r673, %r515, %r318, %r78;
	mad.lo.s32 	%r674, %r516, %r318, %r78;
	mad.lo.s32 	%r675, %r517, %r318, %r78;
	mad.lo.s32 	%r676, %r518, %r318, %r78;
	mad.lo.s32 	%r677, %r519, %r318, %r78;
	mad.lo.s32 	%r678, %r520, %r318, %r78;
	.loc	1 123 29
	or.b32  	%r679, %r1757, %r38;
	or.b32  	%r680, %r1757, %r39;
	or.b32  	%r681, %r1757, %r40;
	or.b32  	%r682, %r1757, %r41;
	or.b32  	%r683, %r1757, %r42;
	or.b32  	%r684, %r1757, %r43;
	or.b32  	%r685, %r1757, %r44;
	or.b32  	%r686, %r1757, %r45;
	or.b32  	%r687, %r1757, %r53;
	or.b32  	%r688, %r1757, %r52;
	or.b32  	%r689, %r1757, %r51;
	or.b32  	%r690, %r1757, %r50;
	or.b32  	%r691, %r1757, %r49;
	or.b32  	%r692, %r1757, %r48;
	or.b32  	%r693, %r1757, %r47;
	or.b32  	%r694, %r1757, %r46;
	or.b32  	%r695, %r1757, %r59;
	or.b32  	%r696, %r1757, %r58;
	or.b32  	%r697, %r1757, %r61;
	or.b32  	%r698, %r1757, %r60;
	or.b32  	%r699, %r1757, %r55;
	or.b32  	%r700, %r1757, %r54;
	or.b32  	%r701, %r1757, %r57;
	or.b32  	%r702, %r1757, %r56;
	or.b32  	%r703, %r1757, %r67;
	or.b32  	%r704, %r1757, %r66;
	or.b32  	%r705, %r1757, %r69;
	or.b32  	%r706, %r1757, %r68;
	or.b32  	%r707, %r1757, %r63;
	or.b32  	%r708, %r1757, %r62;
	or.b32  	%r709, %r1757, %r65;
	or.b32  	%r710, %r1757, %r64;
	mul.lo.s32 	%r711, %r654, %r311;
	sub.s32 	%r712, %r637, %r711;
	mul.lo.s32 	%r713, %r656, %r311;
	sub.s32 	%r714, %r638, %r713;
	mul.lo.s32 	%r715, %r658, %r311;
	sub.s32 	%r716, %r639, %r715;
	mul.lo.s32 	%r717, %r660, %r311;
	sub.s32 	%r718, %r640, %r717;
	mul.lo.s32 	%r719, %r662, %r311;
	sub.s32 	%r720, %r641, %r719;
	mul.lo.s32 	%r721, %r664, %r311;
	sub.s32 	%r722, %r642, %r721;
	mul.lo.s32 	%r723, %r666, %r311;
	sub.s32 	%r724, %r643, %r723;
	mul.lo.s32 	%r725, %r668, %r311;
	sub.s32 	%r726, %r644, %r725;
	.loc	1 124 17
	mul.lo.s32 	%r727, %r712, %r320;
	mul.lo.s32 	%r728, %r714, %r320;
	mul.lo.s32 	%r729, %r716, %r320;
	mul.lo.s32 	%r730, %r718, %r320;
	mul.lo.s32 	%r731, %r720, %r320;
	mul.lo.s32 	%r732, %r722, %r320;
	mul.lo.s32 	%r733, %r724, %r320;
	mul.lo.s32 	%r734, %r726, %r320;
	.loc	1 123 17
	add.s32 	%r736, %r735, %r671;
	.loc	1 125 17
	add.s32 	%r737, %r736, %r727;
	.loc	1 123 17
	add.s32 	%r739, %r738, %r671;
	.loc	1 125 17
	add.s32 	%r740, %r739, %r727;
	.loc	1 123 17
	add.s32 	%r742, %r741, %r671;
	.loc	1 125 17
	add.s32 	%r743, %r742, %r727;
	.loc	1 123 17
	add.s32 	%r745, %r744, %r671;
	.loc	1 125 17
	add.s32 	%r746, %r745, %r727;
	.loc	1 123 17
	add.s32 	%r748, %r747, %r671;
	.loc	1 125 17
	add.s32 	%r749, %r748, %r727;
	.loc	1 123 17
	add.s32 	%r751, %r750, %r671;
	.loc	1 125 17
	add.s32 	%r752, %r751, %r727;
	.loc	1 123 17
	add.s32 	%r754, %r753, %r671;
	.loc	1 125 17
	add.s32 	%r755, %r754, %r727;
	.loc	1 123 17
	add.s32 	%r757, %r756, %r671;
	.loc	1 125 17
	add.s32 	%r758, %r757, %r727;
	.loc	1 123 17
	add.s32 	%r759, %r735, %r672;
	.loc	1 125 17
	add.s32 	%r760, %r759, %r728;
	.loc	1 123 17
	add.s32 	%r761, %r738, %r672;
	.loc	1 125 17
	add.s32 	%r762, %r761, %r728;
	.loc	1 123 17
	add.s32 	%r763, %r741, %r672;
	.loc	1 125 17
	add.s32 	%r764, %r763, %r728;
	.loc	1 123 17
	add.s32 	%r765, %r744, %r672;
	.loc	1 125 17
	add.s32 	%r766, %r765, %r728;
	.loc	1 123 17
	add.s32 	%r767, %r747, %r672;
	.loc	1 125 17
	add.s32 	%r768, %r767, %r728;
	.loc	1 123 17
	add.s32 	%r769, %r750, %r672;
	.loc	1 125 17
	add.s32 	%r770, %r769, %r728;
	.loc	1 123 17
	add.s32 	%r771, %r753, %r672;
	.loc	1 125 17
	add.s32 	%r772, %r771, %r728;
	.loc	1 123 17
	add.s32 	%r773, %r756, %r672;
	.loc	1 125 17
	add.s32 	%r774, %r773, %r728;
	.loc	1 123 17
	add.s32 	%r775, %r735, %r673;
	.loc	1 125 17
	add.s32 	%r776, %r775, %r729;
	.loc	1 123 17
	add.s32 	%r777, %r738, %r673;
	.loc	1 125 17
	add.s32 	%r778, %r777, %r729;
	.loc	1 123 17
	add.s32 	%r779, %r741, %r673;
	.loc	1 125 17
	add.s32 	%r780, %r779, %r729;
	.loc	1 123 17
	add.s32 	%r781, %r744, %r673;
	.loc	1 125 17
	add.s32 	%r782, %r781, %r729;
	.loc	1 123 17
	add.s32 	%r783, %r747, %r673;
	.loc	1 125 17
	add.s32 	%r784, %r783, %r729;
	.loc	1 123 17
	add.s32 	%r785, %r750, %r673;
	.loc	1 125 17
	add.s32 	%r786, %r785, %r729;
	.loc	1 123 17
	add.s32 	%r787, %r753, %r673;
	.loc	1 125 17
	add.s32 	%r788, %r787, %r729;
	.loc	1 123 17
	add.s32 	%r789, %r756, %r673;
	.loc	1 125 17
	add.s32 	%r790, %r789, %r729;
	.loc	1 123 17
	add.s32 	%r791, %r735, %r674;
	.loc	1 125 17
	add.s32 	%r792, %r791, %r730;
	.loc	1 123 17
	add.s32 	%r793, %r738, %r674;
	.loc	1 125 17
	add.s32 	%r794, %r793, %r730;
	.loc	1 123 17
	add.s32 	%r795, %r741, %r674;
	.loc	1 125 17
	add.s32 	%r796, %r795, %r730;
	.loc	1 123 17
	add.s32 	%r797, %r744, %r674;
	.loc	1 125 17
	add.s32 	%r798, %r797, %r730;
	.loc	1 123 17
	add.s32 	%r799, %r747, %r674;
	.loc	1 125 17
	add.s32 	%r800, %r799, %r730;
	.loc	1 123 17
	add.s32 	%r801, %r750, %r674;
	.loc	1 125 17
	add.s32 	%r802, %r801, %r730;
	.loc	1 123 17
	add.s32 	%r803, %r753, %r674;
	.loc	1 125 17
	add.s32 	%r804, %r803, %r730;
	.loc	1 123 17
	add.s32 	%r805, %r756, %r674;
	.loc	1 125 17
	add.s32 	%r806, %r805, %r730;
	.loc	1 123 17
	add.s32 	%r807, %r735, %r675;
	.loc	1 125 17
	add.s32 	%r808, %r807, %r731;
	.loc	1 123 17
	add.s32 	%r809, %r738, %r675;
	.loc	1 125 17
	add.s32 	%r810, %r809, %r731;
	.loc	1 123 17
	add.s32 	%r811, %r741, %r675;
	.loc	1 125 17
	add.s32 	%r812, %r811, %r731;
	.loc	1 123 17
	add.s32 	%r813, %r744, %r675;
	.loc	1 125 17
	add.s32 	%r814, %r813, %r731;
	.loc	1 123 17
	add.s32 	%r815, %r747, %r675;
	.loc	1 125 17
	add.s32 	%r816, %r815, %r731;
	.loc	1 123 17
	add.s32 	%r817, %r750, %r675;
	.loc	1 125 17
	add.s32 	%r818, %r817, %r731;
	.loc	1 123 17
	add.s32 	%r819, %r753, %r675;
	.loc	1 125 17
	add.s32 	%r820, %r819, %r731;
	.loc	1 123 17
	add.s32 	%r821, %r756, %r675;
	.loc	1 125 17
	add.s32 	%r822, %r821, %r731;
	.loc	1 123 17
	add.s32 	%r823, %r735, %r676;
	.loc	1 125 17
	add.s32 	%r824, %r823, %r732;
	.loc	1 123 17
	add.s32 	%r825, %r738, %r676;
	.loc	1 125 17
	add.s32 	%r826, %r825, %r732;
	.loc	1 123 17
	add.s32 	%r827, %r741, %r676;
	.loc	1 125 17
	add.s32 	%r828, %r827, %r732;
	.loc	1 123 17
	add.s32 	%r829, %r744, %r676;
	.loc	1 125 17
	add.s32 	%r830, %r829, %r732;
	.loc	1 123 17
	add.s32 	%r831, %r747, %r676;
	.loc	1 125 17
	add.s32 	%r832, %r831, %r732;
	.loc	1 123 17
	add.s32 	%r833, %r750, %r676;
	.loc	1 125 17
	add.s32 	%r834, %r833, %r732;
	.loc	1 123 17
	add.s32 	%r835, %r753, %r676;
	.loc	1 125 17
	add.s32 	%r836, %r835, %r732;
	.loc	1 123 17
	add.s32 	%r837, %r756, %r676;
	.loc	1 125 17
	add.s32 	%r838, %r837, %r732;
	.loc	1 123 17
	add.s32 	%r839, %r735, %r677;
	.loc	1 125 17
	add.s32 	%r840, %r839, %r733;
	.loc	1 123 17
	add.s32 	%r841, %r738, %r677;
	.loc	1 125 17
	add.s32 	%r842, %r841, %r733;
	.loc	1 123 17
	add.s32 	%r843, %r741, %r677;
	.loc	1 125 17
	add.s32 	%r844, %r843, %r733;
	.loc	1 123 17
	add.s32 	%r845, %r744, %r677;
	.loc	1 125 17
	add.s32 	%r846, %r845, %r733;
	.loc	1 123 17
	add.s32 	%r847, %r747, %r677;
	.loc	1 125 17
	add.s32 	%r848, %r847, %r733;
	.loc	1 123 17
	add.s32 	%r849, %r750, %r677;
	.loc	1 125 17
	add.s32 	%r850, %r849, %r733;
	.loc	1 123 17
	add.s32 	%r851, %r753, %r677;
	.loc	1 125 17
	add.s32 	%r852, %r851, %r733;
	.loc	1 123 17
	add.s32 	%r853, %r756, %r677;
	.loc	1 125 17
	add.s32 	%r854, %r853, %r733;
	.loc	1 123 17
	add.s32 	%r855, %r735, %r678;
	.loc	1 125 17
	add.s32 	%r856, %r855, %r734;
	.loc	1 123 17
	add.s32 	%r857, %r738, %r678;
	.loc	1 125 17
	add.s32 	%r858, %r857, %r734;
	.loc	1 123 17
	add.s32 	%r859, %r741, %r678;
	.loc	1 125 17
	add.s32 	%r860, %r859, %r734;
	.loc	1 123 17
	add.s32 	%r861, %r744, %r678;
	.loc	1 125 17
	add.s32 	%r862, %r861, %r734;
	.loc	1 123 17
	add.s32 	%r863, %r747, %r678;
	.loc	1 125 17
	add.s32 	%r864, %r863, %r734;
	.loc	1 123 17
	add.s32 	%r865, %r750, %r678;
	.loc	1 125 17
	add.s32 	%r866, %r865, %r734;
	.loc	1 123 17
	add.s32 	%r867, %r753, %r678;
	.loc	1 125 17
	add.s32 	%r868, %r867, %r734;
	.loc	1 123 17
	add.s32 	%r869, %r756, %r678;
	.loc	1 125 17
	add.s32 	%r870, %r869, %r734;
	.loc	1 129 12
	mad.lo.s32 	%r871, %r521, %r321, %r95;
	mad.lo.s32 	%r872, %r522, %r321, %r95;
	mad.lo.s32 	%r873, %r523, %r321, %r95;
	mad.lo.s32 	%r874, %r524, %r321, %r95;
	mad.lo.s32 	%r875, %r525, %r321, %r95;
	mad.lo.s32 	%r876, %r526, %r321, %r95;
	mad.lo.s32 	%r877, %r527, %r321, %r95;
	mad.lo.s32 	%r878, %r528, %r321, %r95;
	mul.lo.s32 	%r879, %r670, %r311;
	sub.s32 	%r880, %r645, %r879;
	.loc	1 131 42
	rem.s32 	%r881, %r646, %r311;
	rem.s32 	%r882, %r647, %r311;
	rem.s32 	%r883, %r648, %r311;
	rem.s32 	%r884, %r649, %r311;
	rem.s32 	%r885, %r650, %r311;
	rem.s32 	%r886, %r651, %r311;
	rem.s32 	%r887, %r652, %r311;
	.loc	1 130 12
	add.s32 	%r888, %r880, %r871;
	.loc	1 131 12
	add.s32 	%r889, %r888, %r96;
	.loc	1 130 12
	add.s32 	%r890, %r881, %r872;
	.loc	1 131 12
	add.s32 	%r891, %r890, %r96;
	.loc	1 130 12
	add.s32 	%r892, %r882, %r873;
	.loc	1 131 12
	add.s32 	%r893, %r892, %r96;
	.loc	1 130 12
	add.s32 	%r894, %r883, %r874;
	.loc	1 131 12
	add.s32 	%r895, %r894, %r96;
	.loc	1 130 12
	add.s32 	%r896, %r884, %r875;
	.loc	1 131 12
	add.s32 	%r897, %r896, %r96;
	.loc	1 130 12
	add.s32 	%r898, %r885, %r876;
	.loc	1 131 12
	add.s32 	%r899, %r898, %r96;
	.loc	1 130 12
	add.s32 	%r900, %r886, %r877;
	.loc	1 131 12
	add.s32 	%r901, %r900, %r96;
	.loc	1 130 12
	add.s32 	%r902, %r887, %r878;
	.loc	1 131 12
	add.s32 	%r903, %r902, %r96;
	add.s32 	%r904, %r888, %r97;
	add.s32 	%r905, %r890, %r97;
	add.s32 	%r906, %r892, %r97;
	add.s32 	%r907, %r894, %r97;
	add.s32 	%r908, %r896, %r97;
	add.s32 	%r909, %r898, %r97;
	add.s32 	%r910, %r900, %r97;
	add.s32 	%r911, %r902, %r97;
	add.s32 	%r912, %r888, %r98;
	add.s32 	%r913, %r890, %r98;
	add.s32 	%r914, %r892, %r98;
	add.s32 	%r915, %r894, %r98;
	add.s32 	%r916, %r896, %r98;
	add.s32 	%r917, %r898, %r98;
	add.s32 	%r918, %r900, %r98;
	add.s32 	%r919, %r902, %r98;
	add.s32 	%r920, %r888, %r99;
	add.s32 	%r921, %r890, %r99;
	add.s32 	%r922, %r892, %r99;
	add.s32 	%r923, %r894, %r99;
	add.s32 	%r924, %r896, %r99;
	add.s32 	%r925, %r898, %r99;
	add.s32 	%r926, %r900, %r99;
	add.s32 	%r927, %r902, %r99;
	add.s32 	%r928, %r888, %r100;
	add.s32 	%r929, %r890, %r100;
	add.s32 	%r930, %r892, %r100;
	add.s32 	%r931, %r894, %r100;
	add.s32 	%r932, %r896, %r100;
	add.s32 	%r933, %r898, %r100;
	add.s32 	%r934, %r900, %r100;
	add.s32 	%r935, %r902, %r100;
	add.s32 	%r936, %r888, %r101;
	add.s32 	%r937, %r890, %r101;
	add.s32 	%r938, %r892, %r101;
	add.s32 	%r939, %r894, %r101;
	add.s32 	%r940, %r896, %r101;
	add.s32 	%r941, %r898, %r101;
	add.s32 	%r942, %r900, %r101;
	add.s32 	%r943, %r902, %r101;
	add.s32 	%r944, %r888, %r102;
	add.s32 	%r945, %r890, %r102;
	add.s32 	%r946, %r892, %r102;
	add.s32 	%r947, %r894, %r102;
	add.s32 	%r948, %r896, %r102;
	add.s32 	%r949, %r898, %r102;
	add.s32 	%r950, %r900, %r102;
	add.s32 	%r951, %r902, %r102;
	add.s32 	%r952, %r888, %r103;
	add.s32 	%r953, %r890, %r103;
	add.s32 	%r954, %r892, %r103;
	add.s32 	%r955, %r894, %r103;
	add.s32 	%r956, %r896, %r103;
	add.s32 	%r957, %r898, %r103;
	add.s32 	%r958, %r900, %r103;
	add.s32 	%r959, %r902, %r103;
	.loc	1 134 56
	setp.lt.s32 	%p333, %r710, %r3;
	selp.u16 	%rs321, 1, 0, %p333;
	shl.b16 	%rs322, %rs321, 2;
	setp.lt.s32 	%p334, %r709, %r3;
	selp.u16 	%rs323, -1, 0, %p334;
	shl.b16 	%rs324, %rs323, 3;
	or.b16  	%rs325, %rs324, %rs322;
	setp.lt.s32 	%p335, %r708, %r3;
	selp.u16 	%rs326, 1, 0, %p335;
	setp.lt.s32 	%p336, %r707, %r3;
	selp.u16 	%rs327, -1, 0, %p336;
	shl.b16 	%rs328, %rs327, 1;
	or.b16  	%rs329, %rs326, %rs328;
	and.b16  	%rs330, %rs329, 3;
	or.b16  	%rs331, %rs330, %rs325;
	and.b16  	%rs332, %rs331, 15;
	shl.b16 	%rs333, %rs332, 8;
	setp.lt.s32 	%p337, %r706, %r3;
	selp.u16 	%rs334, 1, 0, %p337;
	shl.b16 	%rs335, %rs334, 2;
	setp.lt.s32 	%p338, %r705, %r3;
	selp.u16 	%rs336, -1, 0, %p338;
	shl.b16 	%rs337, %rs336, 3;
	or.b16  	%rs338, %rs337, %rs335;
	setp.lt.s32 	%p339, %r704, %r3;
	selp.u16 	%rs339, 1, 0, %p339;
	setp.lt.s32 	%p340, %r703, %r3;
	selp.u16 	%rs340, -1, 0, %p340;
	shl.b16 	%rs341, %rs340, 1;
	or.b16  	%rs342, %rs339, %rs341;
	and.b16  	%rs343, %rs342, 3;
	or.b16  	%rs344, %rs343, %rs338;
	shl.b16 	%rs345, %rs344, 12;
	or.b16  	%rs346, %rs345, %rs333;
	setp.lt.s32 	%p341, %r702, %r3;
	selp.u16 	%rs347, 1, 0, %p341;
	shl.b16 	%rs348, %rs347, 2;
	setp.lt.s32 	%p342, %r701, %r3;
	selp.u16 	%rs349, -1, 0, %p342;
	shl.b16 	%rs350, %rs349, 3;
	or.b16  	%rs351, %rs350, %rs348;
	setp.lt.s32 	%p343, %r700, %r3;
	selp.u16 	%rs352, 1, 0, %p343;
	setp.lt.s32 	%p344, %r699, %r3;
	selp.u16 	%rs353, -1, 0, %p344;
	shl.b16 	%rs354, %rs353, 1;
	or.b16  	%rs355, %rs352, %rs354;
	and.b16  	%rs356, %rs355, 3;
	or.b16  	%rs357, %rs356, %rs351;
	and.b16  	%rs358, %rs357, 15;
	setp.lt.s32 	%p345, %r698, %r3;
	selp.u16 	%rs359, 1, 0, %p345;
	shl.b16 	%rs360, %rs359, 2;
	setp.lt.s32 	%p346, %r697, %r3;
	selp.u16 	%rs361, -1, 0, %p346;
	shl.b16 	%rs362, %rs361, 3;
	or.b16  	%rs363, %rs362, %rs360;
	setp.lt.s32 	%p347, %r696, %r3;
	selp.u16 	%rs364, 1, 0, %p347;
	setp.lt.s32 	%p348, %r695, %r3;
	selp.u16 	%rs365, -1, 0, %p348;
	shl.b16 	%rs366, %rs365, 1;
	or.b16  	%rs367, %rs364, %rs366;
	and.b16  	%rs368, %rs367, 3;
	or.b16  	%rs369, %rs368, %rs363;
	shl.b16 	%rs370, %rs369, 4;
	or.b16  	%rs371, %rs358, %rs370;
	and.b16  	%rs372, %rs371, 255;
	or.b16  	%rs373, %rs372, %rs346;
	cvt.u32.u16 	%r960, %rs373;
	setp.lt.s32 	%p349, %r694, %r3;
	setp.lt.s32 	%p350, %r693, %r3;
	setp.lt.s32 	%p351, %r692, %r3;
	setp.lt.s32 	%p352, %r691, %r3;
	setp.lt.s32 	%p353, %r690, %r3;
	setp.lt.s32 	%p354, %r689, %r3;
	setp.lt.s32 	%p355, %r688, %r3;
	setp.lt.s32 	%p356, %r687, %r3;
	setp.lt.s32 	%p357, %r686, %r3;
	setp.lt.s32 	%p358, %r685, %r3;
	setp.lt.s32 	%p359, %r684, %r3;
	setp.lt.s32 	%p360, %r683, %r3;
	setp.lt.s32 	%p361, %r682, %r3;
	setp.lt.s32 	%p362, %r681, %r3;
	setp.lt.s32 	%p363, %r680, %r3;
	setp.lt.s32 	%p364, %r679, %r3;
	.loc	1 132 35
	mul.wide.s32 	%rd268, %r737, 2;
	add.s64 	%rd107, %rd59, %rd268;
	mul.wide.s32 	%rd269, %r740, 2;
	add.s64 	%rd108, %rd59, %rd269;
	mul.wide.s32 	%rd270, %r743, 2;
	add.s64 	%rd109, %rd59, %rd270;
	mul.wide.s32 	%rd271, %r746, 2;
	add.s64 	%rd110, %rd59, %rd271;
	mul.wide.s32 	%rd272, %r749, 2;
	add.s64 	%rd111, %rd59, %rd272;
	mul.wide.s32 	%rd273, %r752, 2;
	add.s64 	%rd112, %rd59, %rd273;
	mul.wide.s32 	%rd274, %r755, 2;
	add.s64 	%rd113, %rd59, %rd274;
	mul.wide.s32 	%rd275, %r758, 2;
	add.s64 	%rd114, %rd59, %rd275;
	mul.wide.s32 	%rd276, %r760, 2;
	add.s64 	%rd115, %rd59, %rd276;
	mul.wide.s32 	%rd277, %r762, 2;
	add.s64 	%rd116, %rd59, %rd277;
	mul.wide.s32 	%rd278, %r764, 2;
	add.s64 	%rd117, %rd59, %rd278;
	mul.wide.s32 	%rd279, %r766, 2;
	add.s64 	%rd118, %rd59, %rd279;
	mul.wide.s32 	%rd280, %r768, 2;
	add.s64 	%rd119, %rd59, %rd280;
	mul.wide.s32 	%rd281, %r770, 2;
	add.s64 	%rd120, %rd59, %rd281;
	mul.wide.s32 	%rd282, %r772, 2;
	add.s64 	%rd121, %rd59, %rd282;
	mul.wide.s32 	%rd283, %r774, 2;
	add.s64 	%rd122, %rd59, %rd283;
	mul.wide.s32 	%rd284, %r776, 2;
	add.s64 	%rd123, %rd59, %rd284;
	mul.wide.s32 	%rd285, %r778, 2;
	add.s64 	%rd124, %rd59, %rd285;
	mul.wide.s32 	%rd286, %r780, 2;
	add.s64 	%rd125, %rd59, %rd286;
	mul.wide.s32 	%rd287, %r782, 2;
	add.s64 	%rd126, %rd59, %rd287;
	mul.wide.s32 	%rd288, %r784, 2;
	add.s64 	%rd127, %rd59, %rd288;
	mul.wide.s32 	%rd289, %r786, 2;
	add.s64 	%rd128, %rd59, %rd289;
	mul.wide.s32 	%rd290, %r788, 2;
	add.s64 	%rd129, %rd59, %rd290;
	mul.wide.s32 	%rd291, %r790, 2;
	add.s64 	%rd130, %rd59, %rd291;
	mul.wide.s32 	%rd292, %r792, 2;
	add.s64 	%rd131, %rd59, %rd292;
	mul.wide.s32 	%rd293, %r794, 2;
	add.s64 	%rd132, %rd59, %rd293;
	mul.wide.s32 	%rd294, %r796, 2;
	add.s64 	%rd133, %rd59, %rd294;
	mul.wide.s32 	%rd295, %r798, 2;
	add.s64 	%rd134, %rd59, %rd295;
	mul.wide.s32 	%rd296, %r800, 2;
	add.s64 	%rd135, %rd59, %rd296;
	mul.wide.s32 	%rd297, %r802, 2;
	add.s64 	%rd136, %rd59, %rd297;
	mul.wide.s32 	%rd298, %r804, 2;
	add.s64 	%rd137, %rd59, %rd298;
	mul.wide.s32 	%rd299, %r806, 2;
	add.s64 	%rd138, %rd59, %rd299;
	mul.wide.s32 	%rd300, %r808, 2;
	add.s64 	%rd139, %rd59, %rd300;
	mul.wide.s32 	%rd301, %r810, 2;
	add.s64 	%rd140, %rd59, %rd301;
	mul.wide.s32 	%rd302, %r812, 2;
	add.s64 	%rd141, %rd59, %rd302;
	mul.wide.s32 	%rd303, %r814, 2;
	add.s64 	%rd142, %rd59, %rd303;
	mul.wide.s32 	%rd304, %r816, 2;
	add.s64 	%rd143, %rd59, %rd304;
	mul.wide.s32 	%rd305, %r818, 2;
	add.s64 	%rd144, %rd59, %rd305;
	mul.wide.s32 	%rd306, %r820, 2;
	add.s64 	%rd145, %rd59, %rd306;
	mul.wide.s32 	%rd307, %r822, 2;
	add.s64 	%rd146, %rd59, %rd307;
	mul.wide.s32 	%rd308, %r824, 2;
	add.s64 	%rd147, %rd59, %rd308;
	mul.wide.s32 	%rd309, %r826, 2;
	add.s64 	%rd148, %rd59, %rd309;
	mul.wide.s32 	%rd310, %r828, 2;
	add.s64 	%rd149, %rd59, %rd310;
	mul.wide.s32 	%rd311, %r830, 2;
	add.s64 	%rd150, %rd59, %rd311;
	mul.wide.s32 	%rd312, %r832, 2;
	add.s64 	%rd151, %rd59, %rd312;
	mul.wide.s32 	%rd313, %r834, 2;
	add.s64 	%rd152, %rd59, %rd313;
	mul.wide.s32 	%rd314, %r836, 2;
	add.s64 	%rd153, %rd59, %rd314;
	mul.wide.s32 	%rd315, %r838, 2;
	add.s64 	%rd154, %rd59, %rd315;
	mul.wide.s32 	%rd316, %r840, 2;
	add.s64 	%rd155, %rd59, %rd316;
	mul.wide.s32 	%rd317, %r842, 2;
	add.s64 	%rd156, %rd59, %rd317;
	mul.wide.s32 	%rd318, %r844, 2;
	add.s64 	%rd157, %rd59, %rd318;
	mul.wide.s32 	%rd319, %r846, 2;
	add.s64 	%rd158, %rd59, %rd319;
	mul.wide.s32 	%rd320, %r848, 2;
	add.s64 	%rd159, %rd59, %rd320;
	mul.wide.s32 	%rd321, %r850, 2;
	add.s64 	%rd160, %rd59, %rd321;
	mul.wide.s32 	%rd322, %r852, 2;
	add.s64 	%rd161, %rd59, %rd322;
	mul.wide.s32 	%rd323, %r854, 2;
	add.s64 	%rd162, %rd59, %rd323;
	mul.wide.s32 	%rd324, %r856, 2;
	add.s64 	%rd163, %rd59, %rd324;
	mul.wide.s32 	%rd325, %r858, 2;
	add.s64 	%rd164, %rd59, %rd325;
	mul.wide.s32 	%rd326, %r860, 2;
	add.s64 	%rd165, %rd59, %rd326;
	mul.wide.s32 	%rd327, %r862, 2;
	add.s64 	%rd166, %rd59, %rd327;
	mul.wide.s32 	%rd328, %r864, 2;
	add.s64 	%rd167, %rd59, %rd328;
	mul.wide.s32 	%rd329, %r866, 2;
	add.s64 	%rd168, %rd59, %rd329;
	mul.wide.s32 	%rd330, %r868, 2;
	add.s64 	%rd169, %rd59, %rd330;
	mul.wide.s32 	%rd331, %r870, 2;
	add.s64 	%rd170, %rd59, %rd331;
	.loc	1 132 25
	// begin inline asm
	mov.u16 %rs1, 0x0;
	@%p45 ld.global.b16 { %rs1 }, [ %rd107 + 0 ];
	@!%p45 mov.u16 %rs1, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs3, 0x0;
	@%p45 ld.global.b16 { %rs3 }, [ %rd108 + 0 ];
	@!%p45 mov.u16 %rs3, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs5, 0x0;
	@%p45 ld.global.b16 { %rs5 }, [ %rd109 + 0 ];
	@!%p45 mov.u16 %rs5, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs7, 0x0;
	@%p45 ld.global.b16 { %rs7 }, [ %rd110 + 0 ];
	@!%p45 mov.u16 %rs7, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs9, 0x0;
	@%p45 ld.global.b16 { %rs9 }, [ %rd111 + 0 ];
	@!%p45 mov.u16 %rs9, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs11, 0x0;
	@%p45 ld.global.b16 { %rs11 }, [ %rd112 + 0 ];
	@!%p45 mov.u16 %rs11, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs13, 0x0;
	@%p45 ld.global.b16 { %rs13 }, [ %rd113 + 0 ];
	@!%p45 mov.u16 %rs13, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs15, 0x0;
	@%p45 ld.global.b16 { %rs15 }, [ %rd114 + 0 ];
	@!%p45 mov.u16 %rs15, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs17, 0x0;
	@%p47 ld.global.b16 { %rs17 }, [ %rd115 + 0 ];
	@!%p47 mov.u16 %rs17, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs19, 0x0;
	@%p47 ld.global.b16 { %rs19 }, [ %rd116 + 0 ];
	@!%p47 mov.u16 %rs19, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs21, 0x0;
	@%p47 ld.global.b16 { %rs21 }, [ %rd117 + 0 ];
	@!%p47 mov.u16 %rs21, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs23, 0x0;
	@%p47 ld.global.b16 { %rs23 }, [ %rd118 + 0 ];
	@!%p47 mov.u16 %rs23, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs25, 0x0;
	@%p47 ld.global.b16 { %rs25 }, [ %rd119 + 0 ];
	@!%p47 mov.u16 %rs25, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs27, 0x0;
	@%p47 ld.global.b16 { %rs27 }, [ %rd120 + 0 ];
	@!%p47 mov.u16 %rs27, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs29, 0x0;
	@%p47 ld.global.b16 { %rs29 }, [ %rd121 + 0 ];
	@!%p47 mov.u16 %rs29, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs31, 0x0;
	@%p47 ld.global.b16 { %rs31 }, [ %rd122 + 0 ];
	@!%p47 mov.u16 %rs31, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs33, 0x0;
	@%p49 ld.global.b16 { %rs33 }, [ %rd123 + 0 ];
	@!%p49 mov.u16 %rs33, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs35, 0x0;
	@%p49 ld.global.b16 { %rs35 }, [ %rd124 + 0 ];
	@!%p49 mov.u16 %rs35, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs37, 0x0;
	@%p49 ld.global.b16 { %rs37 }, [ %rd125 + 0 ];
	@!%p49 mov.u16 %rs37, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs39, 0x0;
	@%p49 ld.global.b16 { %rs39 }, [ %rd126 + 0 ];
	@!%p49 mov.u16 %rs39, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs41, 0x0;
	@%p49 ld.global.b16 { %rs41 }, [ %rd127 + 0 ];
	@!%p49 mov.u16 %rs41, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs43, 0x0;
	@%p49 ld.global.b16 { %rs43 }, [ %rd128 + 0 ];
	@!%p49 mov.u16 %rs43, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs45, 0x0;
	@%p49 ld.global.b16 { %rs45 }, [ %rd129 + 0 ];
	@!%p49 mov.u16 %rs45, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs47, 0x0;
	@%p49 ld.global.b16 { %rs47 }, [ %rd130 + 0 ];
	@!%p49 mov.u16 %rs47, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs49, 0x0;
	@%p51 ld.global.b16 { %rs49 }, [ %rd131 + 0 ];
	@!%p51 mov.u16 %rs49, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs51, 0x0;
	@%p51 ld.global.b16 { %rs51 }, [ %rd132 + 0 ];
	@!%p51 mov.u16 %rs51, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs53, 0x0;
	@%p51 ld.global.b16 { %rs53 }, [ %rd133 + 0 ];
	@!%p51 mov.u16 %rs53, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs55, 0x0;
	@%p51 ld.global.b16 { %rs55 }, [ %rd134 + 0 ];
	@!%p51 mov.u16 %rs55, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs57, 0x0;
	@%p51 ld.global.b16 { %rs57 }, [ %rd135 + 0 ];
	@!%p51 mov.u16 %rs57, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs59, 0x0;
	@%p51 ld.global.b16 { %rs59 }, [ %rd136 + 0 ];
	@!%p51 mov.u16 %rs59, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs61, 0x0;
	@%p51 ld.global.b16 { %rs61 }, [ %rd137 + 0 ];
	@!%p51 mov.u16 %rs61, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs63, 0x0;
	@%p51 ld.global.b16 { %rs63 }, [ %rd138 + 0 ];
	@!%p51 mov.u16 %rs63, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs65, 0x0;
	@%p53 ld.global.b16 { %rs65 }, [ %rd139 + 0 ];
	@!%p53 mov.u16 %rs65, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs67, 0x0;
	@%p53 ld.global.b16 { %rs67 }, [ %rd140 + 0 ];
	@!%p53 mov.u16 %rs67, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs69, 0x0;
	@%p53 ld.global.b16 { %rs69 }, [ %rd141 + 0 ];
	@!%p53 mov.u16 %rs69, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs71, 0x0;
	@%p53 ld.global.b16 { %rs71 }, [ %rd142 + 0 ];
	@!%p53 mov.u16 %rs71, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs73, 0x0;
	@%p53 ld.global.b16 { %rs73 }, [ %rd143 + 0 ];
	@!%p53 mov.u16 %rs73, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs75, 0x0;
	@%p53 ld.global.b16 { %rs75 }, [ %rd144 + 0 ];
	@!%p53 mov.u16 %rs75, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs77, 0x0;
	@%p53 ld.global.b16 { %rs77 }, [ %rd145 + 0 ];
	@!%p53 mov.u16 %rs77, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs79, 0x0;
	@%p53 ld.global.b16 { %rs79 }, [ %rd146 + 0 ];
	@!%p53 mov.u16 %rs79, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs81, 0x0;
	@%p55 ld.global.b16 { %rs81 }, [ %rd147 + 0 ];
	@!%p55 mov.u16 %rs81, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs83, 0x0;
	@%p55 ld.global.b16 { %rs83 }, [ %rd148 + 0 ];
	@!%p55 mov.u16 %rs83, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs85, 0x0;
	@%p55 ld.global.b16 { %rs85 }, [ %rd149 + 0 ];
	@!%p55 mov.u16 %rs85, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs87, 0x0;
	@%p55 ld.global.b16 { %rs87 }, [ %rd150 + 0 ];
	@!%p55 mov.u16 %rs87, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs89, 0x0;
	@%p55 ld.global.b16 { %rs89 }, [ %rd151 + 0 ];
	@!%p55 mov.u16 %rs89, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs91, 0x0;
	@%p55 ld.global.b16 { %rs91 }, [ %rd152 + 0 ];
	@!%p55 mov.u16 %rs91, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs93, 0x0;
	@%p55 ld.global.b16 { %rs93 }, [ %rd153 + 0 ];
	@!%p55 mov.u16 %rs93, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs95, 0x0;
	@%p55 ld.global.b16 { %rs95 }, [ %rd154 + 0 ];
	@!%p55 mov.u16 %rs95, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs97, 0x0;
	@%p57 ld.global.b16 { %rs97 }, [ %rd155 + 0 ];
	@!%p57 mov.u16 %rs97, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs99, 0x0;
	@%p57 ld.global.b16 { %rs99 }, [ %rd156 + 0 ];
	@!%p57 mov.u16 %rs99, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs101, 0x0;
	@%p57 ld.global.b16 { %rs101 }, [ %rd157 + 0 ];
	@!%p57 mov.u16 %rs101, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs103, 0x0;
	@%p57 ld.global.b16 { %rs103 }, [ %rd158 + 0 ];
	@!%p57 mov.u16 %rs103, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs105, 0x0;
	@%p57 ld.global.b16 { %rs105 }, [ %rd159 + 0 ];
	@!%p57 mov.u16 %rs105, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs107, 0x0;
	@%p57 ld.global.b16 { %rs107 }, [ %rd160 + 0 ];
	@!%p57 mov.u16 %rs107, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs109, 0x0;
	@%p57 ld.global.b16 { %rs109 }, [ %rd161 + 0 ];
	@!%p57 mov.u16 %rs109, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs111, 0x0;
	@%p57 ld.global.b16 { %rs111 }, [ %rd162 + 0 ];
	@!%p57 mov.u16 %rs111, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs113, 0x0;
	@%p59 ld.global.b16 { %rs113 }, [ %rd163 + 0 ];
	@!%p59 mov.u16 %rs113, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs115, 0x0;
	@%p59 ld.global.b16 { %rs115 }, [ %rd164 + 0 ];
	@!%p59 mov.u16 %rs115, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs117, 0x0;
	@%p59 ld.global.b16 { %rs117 }, [ %rd165 + 0 ];
	@!%p59 mov.u16 %rs117, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs119, 0x0;
	@%p59 ld.global.b16 { %rs119 }, [ %rd166 + 0 ];
	@!%p59 mov.u16 %rs119, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs121, 0x0;
	@%p59 ld.global.b16 { %rs121 }, [ %rd167 + 0 ];
	@!%p59 mov.u16 %rs121, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs123, 0x0;
	@%p59 ld.global.b16 { %rs123 }, [ %rd168 + 0 ];
	@!%p59 mov.u16 %rs123, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs125, 0x0;
	@%p59 ld.global.b16 { %rs125 }, [ %rd169 + 0 ];
	@!%p59 mov.u16 %rs125, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs127, 0x0;
	@%p59 ld.global.b16 { %rs127 }, [ %rd170 + 0 ];
	@!%p59 mov.u16 %rs127, %rs2;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r961, {%rs1, %rs3};
	mov.b32 	%r962, {%rs5, %rs7};
	mov.b32 	%r963, {%rs9, %rs11};
	mov.b32 	%r964, {%rs13, %rs15};
	st.shared.v4.b32 	[%r104], {%r961, %r962, %r963, %r964};
	mov.b32 	%r965, {%rs17, %rs19};
	mov.b32 	%r966, {%rs21, %rs23};
	mov.b32 	%r967, {%rs25, %rs27};
	mov.b32 	%r968, {%rs29, %rs31};
	st.shared.v4.b32 	[%r105], {%r965, %r966, %r967, %r968};
	mov.b32 	%r969, {%rs33, %rs35};
	mov.b32 	%r970, {%rs37, %rs39};
	mov.b32 	%r971, {%rs41, %rs43};
	mov.b32 	%r972, {%rs45, %rs47};
	st.shared.v4.b32 	[%r106], {%r969, %r970, %r971, %r972};
	mov.b32 	%r973, {%rs49, %rs51};
	mov.b32 	%r974, {%rs53, %rs55};
	mov.b32 	%r975, {%rs57, %rs59};
	mov.b32 	%r976, {%rs61, %rs63};
	st.shared.v4.b32 	[%r107], {%r973, %r974, %r975, %r976};
	mov.b32 	%r977, {%rs65, %rs67};
	mov.b32 	%r978, {%rs69, %rs71};
	mov.b32 	%r979, {%rs73, %rs75};
	mov.b32 	%r980, {%rs77, %rs79};
	st.shared.v4.b32 	[%r108], {%r977, %r978, %r979, %r980};
	mov.b32 	%r981, {%rs81, %rs83};
	mov.b32 	%r982, {%rs85, %rs87};
	mov.b32 	%r983, {%rs89, %rs91};
	mov.b32 	%r984, {%rs93, %rs95};
	st.shared.v4.b32 	[%r109], {%r981, %r982, %r983, %r984};
	mov.b32 	%r985, {%rs97, %rs99};
	mov.b32 	%r986, {%rs101, %rs103};
	mov.b32 	%r987, {%rs105, %rs107};
	mov.b32 	%r988, {%rs109, %rs111};
	st.shared.v4.b32 	[%r110], {%r985, %r986, %r987, %r988};
	mov.b32 	%r989, {%rs113, %rs115};
	mov.b32 	%r990, {%rs117, %rs119};
	mov.b32 	%r991, {%rs121, %rs123};
	mov.b32 	%r992, {%rs125, %rs127};
	st.shared.v4.b32 	[%r111], {%r989, %r990, %r991, %r992};
	.loc	1 143 23
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	bar.sync 	0;
	shfl.sync.idx.b32	%r993, %r1756, 0, 31, -1;
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	shl.b32 	%r994, %r993, 7;
	and.b32  	%r995, %r994, 896;
	cvt.u64.u32 	%rd332, %r995;
	add.s64 	%rd171, %rd2, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd171, %rd172, 0, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd173, %rd4, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd173, %rd174, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd175, %rd6, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd175, %rd176, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd177, %rd8, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd177, %rd178, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd179, %rd10, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd179, %rd180, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd181, %rd12, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd181, %rd182, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd183, %rd14, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd183, %rd184, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd185, %rd16, %rd332;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665}, %rd185, %rd186, 1, 1, 1, 0, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	// begin inline asm
	// wait for regs: %f602,%f603,%f604,%f605,%f606,%f607,%f608,%f609,%f610,%f611,%f612,%f613,%f614,%f615,%f616,%f617,%f618,%f619,%f620,%f621,%f622,%f623,%f624,%f625,%f626,%f627,%f628,%f629,%f630,%f631,%f632,%f633,%f634,%f635,%f636,%f637,%f638,%f639,%f640,%f641,%f642,%f643,%f644,%f645,%f646,%f647,%f648,%f649,%f650,%f651,%f652,%f653,%f654,%f655,%f656,%f657,%f658,%f659,%f660,%f661,%f662,%f663,%f664,%f665
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	.loc	1 145 22
	selp.f32 	%f2786, %f602, 0fFF800000, %p364;
	selp.f32 	%f2787, %f603, 0fFF800000, %p363;
	selp.f32 	%f2788, %f604, 0fFF800000, %p364;
	selp.f32 	%f2789, %f605, 0fFF800000, %p363;
	selp.f32 	%f2790, %f606, 0fFF800000, %p362;
	selp.f32 	%f2791, %f607, 0fFF800000, %p361;
	selp.f32 	%f2792, %f608, 0fFF800000, %p362;
	selp.f32 	%f2793, %f609, 0fFF800000, %p361;
	selp.f32 	%f2794, %f610, 0fFF800000, %p360;
	selp.f32 	%f2795, %f611, 0fFF800000, %p359;
	selp.f32 	%f2796, %f612, 0fFF800000, %p360;
	selp.f32 	%f2797, %f613, 0fFF800000, %p359;
	selp.f32 	%f2798, %f614, 0fFF800000, %p358;
	selp.f32 	%f2799, %f615, 0fFF800000, %p357;
	selp.f32 	%f2800, %f616, 0fFF800000, %p358;
	selp.f32 	%f2801, %f617, 0fFF800000, %p357;
	selp.f32 	%f2802, %f618, 0fFF800000, %p356;
	selp.f32 	%f2803, %f619, 0fFF800000, %p355;
	selp.f32 	%f2804, %f620, 0fFF800000, %p356;
	selp.f32 	%f2805, %f621, 0fFF800000, %p355;
	selp.f32 	%f2806, %f622, 0fFF800000, %p354;
	selp.f32 	%f2807, %f623, 0fFF800000, %p353;
	selp.f32 	%f2808, %f624, 0fFF800000, %p354;
	selp.f32 	%f2809, %f625, 0fFF800000, %p353;
	selp.f32 	%f2810, %f626, 0fFF800000, %p352;
	selp.f32 	%f2811, %f627, 0fFF800000, %p351;
	selp.f32 	%f2812, %f628, 0fFF800000, %p352;
	selp.f32 	%f2813, %f629, 0fFF800000, %p351;
	selp.f32 	%f2814, %f630, 0fFF800000, %p350;
	selp.f32 	%f2815, %f631, 0fFF800000, %p349;
	selp.f32 	%f2816, %f632, 0fFF800000, %p350;
	selp.f32 	%f2817, %f633, 0fFF800000, %p349;
	shr.u32 	%r996, %r960, 15;
	and.b32  	%r997, %r996, 1;
	setp.eq.b32 	%p365, %r997, 1;
	selp.f32 	%f2818, %f634, 0fFF800000, %p365;
	shr.u32 	%r998, %r960, 14;
	and.b32  	%r999, %r998, 1;
	setp.eq.b32 	%p366, %r999, 1;
	selp.f32 	%f2819, %f635, 0fFF800000, %p366;
	selp.f32 	%f2820, %f636, 0fFF800000, %p365;
	selp.f32 	%f2821, %f637, 0fFF800000, %p366;
	shr.u32 	%r1000, %r960, 13;
	and.b32  	%r1001, %r1000, 1;
	setp.eq.b32 	%p367, %r1001, 1;
	selp.f32 	%f2822, %f638, 0fFF800000, %p367;
	shr.u32 	%r1002, %r960, 12;
	and.b32  	%r1003, %r1002, 1;
	setp.eq.b32 	%p368, %r1003, 1;
	selp.f32 	%f2823, %f639, 0fFF800000, %p368;
	selp.f32 	%f2824, %f640, 0fFF800000, %p367;
	selp.f32 	%f2825, %f641, 0fFF800000, %p368;
	shr.u32 	%r1004, %r960, 11;
	and.b32  	%r1005, %r1004, 1;
	setp.eq.b32 	%p369, %r1005, 1;
	selp.f32 	%f2826, %f642, 0fFF800000, %p369;
	shr.u32 	%r1006, %r960, 10;
	and.b32  	%r1007, %r1006, 1;
	setp.eq.b32 	%p370, %r1007, 1;
	selp.f32 	%f2827, %f643, 0fFF800000, %p370;
	selp.f32 	%f2828, %f644, 0fFF800000, %p369;
	selp.f32 	%f2829, %f645, 0fFF800000, %p370;
	shr.u32 	%r1008, %r960, 9;
	and.b32  	%r1009, %r1008, 1;
	setp.eq.b32 	%p371, %r1009, 1;
	selp.f32 	%f2830, %f646, 0fFF800000, %p371;
	shr.u32 	%r1010, %r960, 8;
	and.b32  	%r1011, %r1010, 1;
	setp.eq.b32 	%p372, %r1011, 1;
	selp.f32 	%f2831, %f647, 0fFF800000, %p372;
	selp.f32 	%f2832, %f648, 0fFF800000, %p371;
	selp.f32 	%f2833, %f649, 0fFF800000, %p372;
	shr.u32 	%r1012, %r960, 7;
	and.b32  	%r1013, %r1012, 1;
	setp.eq.b32 	%p373, %r1013, 1;
	selp.f32 	%f2834, %f650, 0fFF800000, %p373;
	shr.u32 	%r1014, %r960, 6;
	and.b32  	%r1015, %r1014, 1;
	setp.eq.b32 	%p374, %r1015, 1;
	selp.f32 	%f2835, %f651, 0fFF800000, %p374;
	selp.f32 	%f2836, %f652, 0fFF800000, %p373;
	selp.f32 	%f2837, %f653, 0fFF800000, %p374;
	shr.u32 	%r1016, %r960, 5;
	and.b32  	%r1017, %r1016, 1;
	setp.eq.b32 	%p375, %r1017, 1;
	selp.f32 	%f2838, %f654, 0fFF800000, %p375;
	shr.u32 	%r1018, %r960, 4;
	and.b32  	%r1019, %r1018, 1;
	setp.eq.b32 	%p376, %r1019, 1;
	selp.f32 	%f2839, %f655, 0fFF800000, %p376;
	selp.f32 	%f2840, %f656, 0fFF800000, %p375;
	selp.f32 	%f2841, %f657, 0fFF800000, %p376;
	shr.u32 	%r1020, %r960, 3;
	and.b32  	%r1021, %r1020, 1;
	setp.eq.b32 	%p377, %r1021, 1;
	selp.f32 	%f2842, %f658, 0fFF800000, %p377;
	shr.u32 	%r1022, %r960, 2;
	and.b32  	%r1023, %r1022, 1;
	setp.eq.b32 	%p378, %r1023, 1;
	selp.f32 	%f2843, %f659, 0fFF800000, %p378;
	selp.f32 	%f2844, %f660, 0fFF800000, %p377;
	selp.f32 	%f2845, %f661, 0fFF800000, %p378;
	shr.u32 	%r1024, %r960, 1;
	and.b32  	%r1025, %r1024, 1;
	setp.eq.b32 	%p379, %r1025, 1;
	selp.f32 	%f2846, %f662, 0fFF800000, %p379;
	selp.f32 	%f2847, %f663, 0fFF800000, %p343;
	selp.f32 	%f2848, %f664, 0fFF800000, %p379;
	selp.f32 	%f2849, %f665, 0fFF800000, %p343;
	.loc	1 146 14
	mul.f32 	%f2850, %f2786, %f405;
	mul.f32 	%f2851, %f2787, %f405;
	mul.f32 	%f2852, %f2788, %f405;
	mul.f32 	%f2853, %f2789, %f405;
	mul.f32 	%f2854, %f2790, %f405;
	mul.f32 	%f2855, %f2791, %f405;
	mul.f32 	%f2856, %f2792, %f405;
	mul.f32 	%f2857, %f2793, %f405;
	mul.f32 	%f2858, %f2794, %f405;
	mul.f32 	%f2859, %f2795, %f405;
	mul.f32 	%f2860, %f2796, %f405;
	mul.f32 	%f2861, %f2797, %f405;
	mul.f32 	%f2862, %f2798, %f405;
	mul.f32 	%f2863, %f2799, %f405;
	mul.f32 	%f2864, %f2800, %f405;
	mul.f32 	%f2865, %f2801, %f405;
	mul.f32 	%f2866, %f2802, %f405;
	mul.f32 	%f2867, %f2803, %f405;
	mul.f32 	%f2868, %f2804, %f405;
	mul.f32 	%f2869, %f2805, %f405;
	mul.f32 	%f2870, %f2806, %f405;
	mul.f32 	%f2871, %f2807, %f405;
	mul.f32 	%f2872, %f2808, %f405;
	mul.f32 	%f2873, %f2809, %f405;
	mul.f32 	%f2874, %f2810, %f405;
	mul.f32 	%f2875, %f2811, %f405;
	mul.f32 	%f2876, %f2812, %f405;
	mul.f32 	%f2877, %f2813, %f405;
	mul.f32 	%f2878, %f2814, %f405;
	mul.f32 	%f2879, %f2815, %f405;
	mul.f32 	%f2880, %f2816, %f405;
	mul.f32 	%f2881, %f2817, %f405;
	mul.f32 	%f2882, %f2818, %f405;
	mul.f32 	%f2883, %f2819, %f405;
	mul.f32 	%f2884, %f2820, %f405;
	mul.f32 	%f2885, %f2821, %f405;
	mul.f32 	%f2886, %f2822, %f405;
	mul.f32 	%f2887, %f2823, %f405;
	mul.f32 	%f2888, %f2824, %f405;
	mul.f32 	%f2889, %f2825, %f405;
	mul.f32 	%f2890, %f2826, %f405;
	mul.f32 	%f2891, %f2827, %f405;
	mul.f32 	%f2892, %f2828, %f405;
	mul.f32 	%f2893, %f2829, %f405;
	mul.f32 	%f2894, %f2830, %f405;
	mul.f32 	%f2895, %f2831, %f405;
	mul.f32 	%f2896, %f2832, %f405;
	mul.f32 	%f2897, %f2833, %f405;
	mul.f32 	%f2898, %f2834, %f405;
	mul.f32 	%f2899, %f2835, %f405;
	mul.f32 	%f2900, %f2836, %f405;
	mul.f32 	%f2901, %f2837, %f405;
	mul.f32 	%f2902, %f2838, %f405;
	mul.f32 	%f2903, %f2839, %f405;
	mul.f32 	%f2904, %f2840, %f405;
	mul.f32 	%f2905, %f2841, %f405;
	mul.f32 	%f2906, %f2842, %f405;
	mul.f32 	%f2907, %f2843, %f405;
	mul.f32 	%f2908, %f2844, %f405;
	mul.f32 	%f2909, %f2845, %f405;
	mul.f32 	%f2910, %f2846, %f405;
	mul.f32 	%f2911, %f2847, %f405;
	mul.f32 	%f2912, %f2848, %f405;
	mul.f32 	%f2913, %f2849, %f405;
$L__tmp1:
	.loc	2 163 27
	max.f32 	%f2914, %f2850, %f2851;
	max.f32 	%f2915, %f2852, %f2853;
	max.f32 	%f2916, %f2914, %f2854;
	max.f32 	%f2917, %f2916, %f2855;
	max.f32 	%f2918, %f2915, %f2856;
	max.f32 	%f2919, %f2918, %f2857;
	max.f32 	%f2920, %f2917, %f2858;
	max.f32 	%f2921, %f2920, %f2859;
	max.f32 	%f2922, %f2919, %f2860;
	max.f32 	%f2923, %f2922, %f2861;
	max.f32 	%f2924, %f2921, %f2862;
	max.f32 	%f2925, %f2924, %f2863;
	max.f32 	%f2926, %f2923, %f2864;
	max.f32 	%f2927, %f2926, %f2865;
	max.f32 	%f2928, %f2925, %f2866;
	max.f32 	%f2929, %f2928, %f2867;
	max.f32 	%f2930, %f2927, %f2868;
	max.f32 	%f2931, %f2930, %f2869;
	max.f32 	%f2932, %f2929, %f2870;
	max.f32 	%f2933, %f2932, %f2871;
	max.f32 	%f2934, %f2931, %f2872;
	max.f32 	%f2935, %f2934, %f2873;
	max.f32 	%f2936, %f2933, %f2874;
	max.f32 	%f2937, %f2936, %f2875;
	max.f32 	%f2938, %f2935, %f2876;
	max.f32 	%f2939, %f2938, %f2877;
	max.f32 	%f2940, %f2937, %f2878;
	max.f32 	%f2941, %f2940, %f2879;
	max.f32 	%f2942, %f2939, %f2880;
	max.f32 	%f2943, %f2942, %f2881;
	max.f32 	%f2944, %f2941, %f2882;
	max.f32 	%f2945, %f2944, %f2883;
	max.f32 	%f2946, %f2943, %f2884;
	max.f32 	%f2947, %f2946, %f2885;
	max.f32 	%f2948, %f2945, %f2886;
	max.f32 	%f2949, %f2948, %f2887;
	max.f32 	%f2950, %f2947, %f2888;
	max.f32 	%f2951, %f2950, %f2889;
	max.f32 	%f2952, %f2949, %f2890;
	max.f32 	%f2953, %f2952, %f2891;
	max.f32 	%f2954, %f2951, %f2892;
	max.f32 	%f2955, %f2954, %f2893;
	max.f32 	%f2956, %f2953, %f2894;
	max.f32 	%f2957, %f2956, %f2895;
	max.f32 	%f2958, %f2955, %f2896;
	max.f32 	%f2959, %f2958, %f2897;
	max.f32 	%f2960, %f2957, %f2898;
	max.f32 	%f2961, %f2960, %f2899;
	max.f32 	%f2962, %f2959, %f2900;
	max.f32 	%f2963, %f2962, %f2901;
	max.f32 	%f2964, %f2961, %f2902;
	max.f32 	%f2965, %f2964, %f2903;
	max.f32 	%f2966, %f2963, %f2904;
	max.f32 	%f2967, %f2966, %f2905;
	max.f32 	%f2968, %f2965, %f2906;
	max.f32 	%f2969, %f2968, %f2907;
	max.f32 	%f2970, %f2967, %f2908;
	max.f32 	%f2971, %f2970, %f2909;
	max.f32 	%f2972, %f2969, %f2910;
	max.f32 	%f2973, %f2972, %f2911;
	max.f32 	%f2974, %f2971, %f2912;
	max.f32 	%f2975, %f2974, %f2913;
	.loc	2 184 40
	mov.b32 	%r1026, %f2973;
	shfl.sync.bfly.b32	%r1027, %r1026, 2, 31, -1;
	mov.b32 	%f2976, %r1027;
	.loc	2 163 27
	max.f32 	%f2977, %f2973, %f2976;
	.loc	2 184 40
	mov.b32 	%r1028, %f2977;
	shfl.sync.bfly.b32	%r1029, %r1028, 1, 31, -1;
	mov.b32 	%f2978, %r1029;
	.loc	2 163 27
	max.f32 	%f2979, %f2977, %f2978;
	.loc	2 184 40
	mov.b32 	%r1030, %f2975;
	shfl.sync.bfly.b32	%r1031, %r1030, 2, 31, -1;
	mov.b32 	%f2980, %r1031;
	.loc	2 163 27
	max.f32 	%f2981, %f2975, %f2980;
	.loc	2 184 40
	mov.b32 	%r1032, %f2981;
	shfl.sync.bfly.b32	%r1033, %r1032, 1, 31, -1;
	mov.b32 	%f2982, %r1033;
	.loc	2 163 27
	max.f32 	%f2983, %f2981, %f2982;
$L__tmp2:
	.loc	1 165 24
	neg.f32 	%f2984, %f2979;
	fma.rn.f32 	%f2985, %f2786, %f405, %f2984;
	fma.rn.f32 	%f2986, %f2787, %f405, %f2984;
	neg.f32 	%f2987, %f2983;
	fma.rn.f32 	%f2988, %f2788, %f405, %f2987;
	fma.rn.f32 	%f2989, %f2789, %f405, %f2987;
	fma.rn.f32 	%f2990, %f2790, %f405, %f2984;
	fma.rn.f32 	%f2991, %f2791, %f405, %f2984;
	fma.rn.f32 	%f2992, %f2792, %f405, %f2987;
	fma.rn.f32 	%f2993, %f2793, %f405, %f2987;
	fma.rn.f32 	%f2994, %f2794, %f405, %f2984;
	fma.rn.f32 	%f2995, %f2795, %f405, %f2984;
	fma.rn.f32 	%f2996, %f2796, %f405, %f2987;
	fma.rn.f32 	%f2997, %f2797, %f405, %f2987;
	fma.rn.f32 	%f2998, %f2798, %f405, %f2984;
	fma.rn.f32 	%f2999, %f2799, %f405, %f2984;
	fma.rn.f32 	%f3000, %f2800, %f405, %f2987;
	fma.rn.f32 	%f3001, %f2801, %f405, %f2987;
	fma.rn.f32 	%f3002, %f2802, %f405, %f2984;
	fma.rn.f32 	%f3003, %f2803, %f405, %f2984;
	fma.rn.f32 	%f3004, %f2804, %f405, %f2987;
	fma.rn.f32 	%f3005, %f2805, %f405, %f2987;
	fma.rn.f32 	%f3006, %f2806, %f405, %f2984;
	fma.rn.f32 	%f3007, %f2807, %f405, %f2984;
	fma.rn.f32 	%f3008, %f2808, %f405, %f2987;
	fma.rn.f32 	%f3009, %f2809, %f405, %f2987;
	fma.rn.f32 	%f3010, %f2810, %f405, %f2984;
	fma.rn.f32 	%f3011, %f2811, %f405, %f2984;
	fma.rn.f32 	%f3012, %f2812, %f405, %f2987;
	fma.rn.f32 	%f3013, %f2813, %f405, %f2987;
	fma.rn.f32 	%f3014, %f2814, %f405, %f2984;
	fma.rn.f32 	%f3015, %f2815, %f405, %f2984;
	fma.rn.f32 	%f3016, %f2816, %f405, %f2987;
	fma.rn.f32 	%f3017, %f2817, %f405, %f2987;
	fma.rn.f32 	%f3018, %f2818, %f405, %f2984;
	fma.rn.f32 	%f3019, %f2819, %f405, %f2984;
	fma.rn.f32 	%f3020, %f2820, %f405, %f2987;
	fma.rn.f32 	%f3021, %f2821, %f405, %f2987;
	fma.rn.f32 	%f3022, %f2822, %f405, %f2984;
	fma.rn.f32 	%f3023, %f2823, %f405, %f2984;
	fma.rn.f32 	%f3024, %f2824, %f405, %f2987;
	fma.rn.f32 	%f3025, %f2825, %f405, %f2987;
	fma.rn.f32 	%f3026, %f2826, %f405, %f2984;
	fma.rn.f32 	%f3027, %f2827, %f405, %f2984;
	fma.rn.f32 	%f3028, %f2828, %f405, %f2987;
	fma.rn.f32 	%f3029, %f2829, %f405, %f2987;
	fma.rn.f32 	%f3030, %f2830, %f405, %f2984;
	fma.rn.f32 	%f3031, %f2831, %f405, %f2984;
	fma.rn.f32 	%f3032, %f2832, %f405, %f2987;
	fma.rn.f32 	%f3033, %f2833, %f405, %f2987;
	fma.rn.f32 	%f3034, %f2834, %f405, %f2984;
	fma.rn.f32 	%f3035, %f2835, %f405, %f2984;
	fma.rn.f32 	%f3036, %f2836, %f405, %f2987;
	fma.rn.f32 	%f3037, %f2837, %f405, %f2987;
	fma.rn.f32 	%f3038, %f2838, %f405, %f2984;
	fma.rn.f32 	%f3039, %f2839, %f405, %f2984;
	fma.rn.f32 	%f3040, %f2840, %f405, %f2987;
	fma.rn.f32 	%f3041, %f2841, %f405, %f2987;
	fma.rn.f32 	%f3042, %f2842, %f405, %f2984;
	fma.rn.f32 	%f3043, %f2843, %f405, %f2984;
	fma.rn.f32 	%f3044, %f2844, %f405, %f2987;
	fma.rn.f32 	%f3045, %f2845, %f405, %f2987;
	fma.rn.f32 	%f3046, %f2846, %f405, %f2984;
	fma.rn.f32 	%f3047, %f2847, %f405, %f2984;
	fma.rn.f32 	%f3048, %f2848, %f405, %f2987;
	fma.rn.f32 	%f3049, %f2849, %f405, %f2987;
	.loc	1 165 19
	mul.f32 	%f1499, %f2985, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1498, %f1499;
	// end inline asm
	mul.f32 	%f1501, %f2986, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1500, %f1501;
	// end inline asm
	mul.f32 	%f1503, %f2988, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1502, %f1503;
	// end inline asm
	mul.f32 	%f1505, %f2989, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1504, %f1505;
	// end inline asm
	mul.f32 	%f1507, %f2990, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1506, %f1507;
	// end inline asm
	mul.f32 	%f1509, %f2991, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1508, %f1509;
	// end inline asm
	mul.f32 	%f1511, %f2992, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1510, %f1511;
	// end inline asm
	mul.f32 	%f1513, %f2993, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1512, %f1513;
	// end inline asm
	mul.f32 	%f1515, %f2994, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1514, %f1515;
	// end inline asm
	mul.f32 	%f1517, %f2995, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1516, %f1517;
	// end inline asm
	mul.f32 	%f1519, %f2996, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1518, %f1519;
	// end inline asm
	mul.f32 	%f1521, %f2997, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1520, %f1521;
	// end inline asm
	mul.f32 	%f1523, %f2998, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1522, %f1523;
	// end inline asm
	mul.f32 	%f1525, %f2999, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1524, %f1525;
	// end inline asm
	mul.f32 	%f1527, %f3000, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1526, %f1527;
	// end inline asm
	mul.f32 	%f1529, %f3001, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1528, %f1529;
	// end inline asm
	mul.f32 	%f1531, %f3002, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1530, %f1531;
	// end inline asm
	mul.f32 	%f1533, %f3003, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1532, %f1533;
	// end inline asm
	mul.f32 	%f1535, %f3004, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1534, %f1535;
	// end inline asm
	mul.f32 	%f1537, %f3005, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1536, %f1537;
	// end inline asm
	mul.f32 	%f1539, %f3006, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1538, %f1539;
	// end inline asm
	mul.f32 	%f1541, %f3007, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1540, %f1541;
	// end inline asm
	mul.f32 	%f1543, %f3008, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1542, %f1543;
	// end inline asm
	mul.f32 	%f1545, %f3009, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1544, %f1545;
	// end inline asm
	mul.f32 	%f1547, %f3010, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1546, %f1547;
	// end inline asm
	mul.f32 	%f1549, %f3011, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1548, %f1549;
	// end inline asm
	mul.f32 	%f1551, %f3012, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1550, %f1551;
	// end inline asm
	mul.f32 	%f1553, %f3013, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1552, %f1553;
	// end inline asm
	mul.f32 	%f1555, %f3014, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1554, %f1555;
	// end inline asm
	mul.f32 	%f1557, %f3015, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1556, %f1557;
	// end inline asm
	mul.f32 	%f1559, %f3016, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1558, %f1559;
	// end inline asm
	mul.f32 	%f1561, %f3017, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1560, %f1561;
	// end inline asm
	mul.f32 	%f1563, %f3018, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1562, %f1563;
	// end inline asm
	mul.f32 	%f1565, %f3019, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1564, %f1565;
	// end inline asm
	mul.f32 	%f1567, %f3020, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1566, %f1567;
	// end inline asm
	mul.f32 	%f1569, %f3021, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1568, %f1569;
	// end inline asm
	mul.f32 	%f1571, %f3022, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1570, %f1571;
	// end inline asm
	mul.f32 	%f1573, %f3023, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1572, %f1573;
	// end inline asm
	mul.f32 	%f1575, %f3024, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1574, %f1575;
	// end inline asm
	mul.f32 	%f1577, %f3025, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1576, %f1577;
	// end inline asm
	mul.f32 	%f1579, %f3026, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1578, %f1579;
	// end inline asm
	mul.f32 	%f1581, %f3027, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1580, %f1581;
	// end inline asm
	mul.f32 	%f1583, %f3028, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1582, %f1583;
	// end inline asm
	mul.f32 	%f1585, %f3029, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1584, %f1585;
	// end inline asm
	mul.f32 	%f1587, %f3030, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1586, %f1587;
	// end inline asm
	mul.f32 	%f1589, %f3031, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1588, %f1589;
	// end inline asm
	mul.f32 	%f1591, %f3032, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1590, %f1591;
	// end inline asm
	mul.f32 	%f1593, %f3033, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1592, %f1593;
	// end inline asm
	mul.f32 	%f1595, %f3034, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1594, %f1595;
	// end inline asm
	mul.f32 	%f1597, %f3035, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1596, %f1597;
	// end inline asm
	mul.f32 	%f1599, %f3036, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1598, %f1599;
	// end inline asm
	mul.f32 	%f1601, %f3037, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1600, %f1601;
	// end inline asm
	mul.f32 	%f1603, %f3038, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1602, %f1603;
	// end inline asm
	mul.f32 	%f1605, %f3039, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1604, %f1605;
	// end inline asm
	mul.f32 	%f1607, %f3040, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1606, %f1607;
	// end inline asm
	mul.f32 	%f1609, %f3041, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1608, %f1609;
	// end inline asm
	mul.f32 	%f1611, %f3042, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1610, %f1611;
	// end inline asm
	mul.f32 	%f1613, %f3043, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1612, %f1613;
	// end inline asm
	mul.f32 	%f1615, %f3044, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1614, %f1615;
	// end inline asm
	mul.f32 	%f1617, %f3045, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1616, %f1617;
	// end inline asm
	mul.f32 	%f1619, %f3046, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1618, %f1619;
	// end inline asm
	mul.f32 	%f1621, %f3047, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1620, %f1621;
	// end inline asm
	mul.f32 	%f1623, %f3048, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1622, %f1623;
	// end inline asm
	mul.f32 	%f1625, %f3049, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1624, %f1625;
	// end inline asm
$L__tmp3:
	.loc	2 256 15
	add.f32 	%f3050, %f1498, %f1500;
	add.f32 	%f3051, %f1502, %f1504;
	add.f32 	%f3052, %f3050, %f1506;
	add.f32 	%f3053, %f3052, %f1508;
	add.f32 	%f3054, %f3051, %f1510;
	add.f32 	%f3055, %f3054, %f1512;
	add.f32 	%f3056, %f3053, %f1514;
	add.f32 	%f3057, %f3056, %f1516;
	add.f32 	%f3058, %f3055, %f1518;
	add.f32 	%f3059, %f3058, %f1520;
	add.f32 	%f3060, %f3057, %f1522;
	add.f32 	%f3061, %f3060, %f1524;
	add.f32 	%f3062, %f3059, %f1526;
	add.f32 	%f3063, %f3062, %f1528;
	add.f32 	%f3064, %f3061, %f1530;
	add.f32 	%f3065, %f3064, %f1532;
	add.f32 	%f3066, %f3063, %f1534;
	add.f32 	%f3067, %f3066, %f1536;
	add.f32 	%f3068, %f3065, %f1538;
	add.f32 	%f3069, %f3068, %f1540;
	add.f32 	%f3070, %f3067, %f1542;
	add.f32 	%f3071, %f3070, %f1544;
	add.f32 	%f3072, %f3069, %f1546;
	add.f32 	%f3073, %f3072, %f1548;
	add.f32 	%f3074, %f3071, %f1550;
	add.f32 	%f3075, %f3074, %f1552;
	add.f32 	%f3076, %f3073, %f1554;
	add.f32 	%f3077, %f3076, %f1556;
	add.f32 	%f3078, %f3075, %f1558;
	add.f32 	%f3079, %f3078, %f1560;
	add.f32 	%f3080, %f3077, %f1562;
	add.f32 	%f3081, %f3080, %f1564;
	add.f32 	%f3082, %f3079, %f1566;
	add.f32 	%f3083, %f3082, %f1568;
	add.f32 	%f3084, %f3081, %f1570;
	add.f32 	%f3085, %f3084, %f1572;
	add.f32 	%f3086, %f3083, %f1574;
	add.f32 	%f3087, %f3086, %f1576;
	add.f32 	%f3088, %f3085, %f1578;
	add.f32 	%f3089, %f3088, %f1580;
	add.f32 	%f3090, %f3087, %f1582;
	add.f32 	%f3091, %f3090, %f1584;
	add.f32 	%f3092, %f3089, %f1586;
	add.f32 	%f3093, %f3092, %f1588;
	add.f32 	%f3094, %f3091, %f1590;
	add.f32 	%f3095, %f3094, %f1592;
	add.f32 	%f3096, %f3093, %f1594;
	add.f32 	%f3097, %f3096, %f1596;
	add.f32 	%f3098, %f3095, %f1598;
	add.f32 	%f3099, %f3098, %f1600;
	add.f32 	%f3100, %f3097, %f1602;
	add.f32 	%f3101, %f3100, %f1604;
	add.f32 	%f3102, %f3099, %f1606;
	add.f32 	%f3103, %f3102, %f1608;
	add.f32 	%f3104, %f3101, %f1610;
	add.f32 	%f3105, %f3104, %f1612;
	add.f32 	%f3106, %f3103, %f1614;
	add.f32 	%f3107, %f3106, %f1616;
	add.f32 	%f3108, %f3105, %f1618;
	add.f32 	%f3109, %f3108, %f1620;
	add.f32 	%f3110, %f3107, %f1622;
	add.f32 	%f3111, %f3110, %f1624;
	.loc	2 267 36
	mov.b32 	%r1034, %f3109;
	shfl.sync.bfly.b32	%r1035, %r1034, 2, 31, -1;
	mov.b32 	%f3112, %r1035;
	.loc	2 256 15
	add.f32 	%f3113, %f3109, %f3112;
	.loc	2 267 36
	mov.b32 	%r1036, %f3113;
	shfl.sync.bfly.b32	%r1037, %r1036, 1, 31, -1;
	mov.b32 	%f3114, %r1037;
	.loc	2 256 15
	add.f32 	%f3115, %f3113, %f3114;
	.loc	2 267 36
	mov.b32 	%r1038, %f3111;
	shfl.sync.bfly.b32	%r1039, %r1038, 2, 31, -1;
	mov.b32 	%f3116, %r1039;
	.loc	2 256 15
	add.f32 	%f3117, %f3111, %f3116;
	.loc	2 267 36
	mov.b32 	%r1040, %f3117;
	shfl.sync.bfly.b32	%r1041, %r1040, 1, 31, -1;
	mov.b32 	%f3118, %r1041;
	.loc	2 256 15
	add.f32 	%f3119, %f3117, %f3118;
$L__tmp4:
	.loc	1 168 34
	max.f32 	%f6116, %f5980, %f2979;
	max.f32 	%f6117, %f5981, %f2983;
	.loc	1 169 29
	sub.f32 	%f3120, %f5980, %f6116;
	sub.f32 	%f3121, %f5981, %f6117;
	.loc	1 169 23
	mul.f32 	%f1627, %f3120, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1626, %f1627;
	// end inline asm
	mul.f32 	%f1629, %f3121, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1628, %f1629;
	// end inline asm
	.loc	1 170 29
	sub.f32 	%f3122, %f2979, %f6116;
	sub.f32 	%f3123, %f2983, %f6117;
	.loc	1 170 22
	mul.f32 	%f1631, %f3122, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1630, %f1631;
	// end inline asm
	mul.f32 	%f1633, %f3123, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f1632, %f1633;
	// end inline asm
	.loc	1 171 39
	mul.f32 	%f3124, %f3115, %f1630;
	mul.f32 	%f3125, %f3119, %f1632;
	.loc	1 171 32
	fma.rn.f32 	%f6118, %f5982, %f1626, %f3124;
	fma.rn.f32 	%f6119, %f5983, %f1628, %f3125;
	.loc	1 175 25
	mov.b32 	%r531, %f6118;
	mov.b32 	%r530, %f1630;
	// begin inline asm
	div.full.f32 %r529, %r530, %r531;
	// end inline asm
	mov.b32 	%f3126, %r529;
	mov.b32 	%r534, %f6119;
	mov.b32 	%r533, %f1632;
	// begin inline asm
	div.full.f32 %r532, %r533, %r534;
	// end inline asm
	mov.b32 	%f3127, %r532;
	.loc	1 176 16
	mul.f32 	%f3128, %f1498, %f3126;
	mul.f32 	%f3129, %f1500, %f3126;
	mul.f32 	%f3130, %f1502, %f3127;
	mul.f32 	%f3131, %f1504, %f3127;
	mul.f32 	%f3132, %f1506, %f3126;
	mul.f32 	%f3133, %f1508, %f3126;
	mul.f32 	%f3134, %f1510, %f3127;
	mul.f32 	%f3135, %f1512, %f3127;
	mul.f32 	%f3136, %f1514, %f3126;
	mul.f32 	%f3137, %f1516, %f3126;
	mul.f32 	%f3138, %f1518, %f3127;
	mul.f32 	%f3139, %f1520, %f3127;
	mul.f32 	%f3140, %f1522, %f3126;
	mul.f32 	%f3141, %f1524, %f3126;
	mul.f32 	%f3142, %f1526, %f3127;
	mul.f32 	%f3143, %f1528, %f3127;
	mul.f32 	%f3144, %f1530, %f3126;
	mul.f32 	%f3145, %f1532, %f3126;
	mul.f32 	%f3146, %f1534, %f3127;
	mul.f32 	%f3147, %f1536, %f3127;
	mul.f32 	%f3148, %f1538, %f3126;
	mul.f32 	%f3149, %f1540, %f3126;
	mul.f32 	%f3150, %f1542, %f3127;
	mul.f32 	%f3151, %f1544, %f3127;
	mul.f32 	%f3152, %f1546, %f3126;
	mul.f32 	%f3153, %f1548, %f3126;
	mul.f32 	%f3154, %f1550, %f3127;
	mul.f32 	%f3155, %f1552, %f3127;
	mul.f32 	%f3156, %f1554, %f3126;
	mul.f32 	%f3157, %f1556, %f3126;
	mul.f32 	%f3158, %f1558, %f3127;
	mul.f32 	%f3159, %f1560, %f3127;
	mul.f32 	%f3160, %f1562, %f3126;
	mul.f32 	%f3161, %f1564, %f3126;
	mul.f32 	%f3162, %f1566, %f3127;
	mul.f32 	%f3163, %f1568, %f3127;
	mul.f32 	%f3164, %f1570, %f3126;
	mul.f32 	%f3165, %f1572, %f3126;
	mul.f32 	%f3166, %f1574, %f3127;
	mul.f32 	%f3167, %f1576, %f3127;
	mul.f32 	%f3168, %f1578, %f3126;
	mul.f32 	%f3169, %f1580, %f3126;
	mul.f32 	%f3170, %f1582, %f3127;
	mul.f32 	%f3171, %f1584, %f3127;
	mul.f32 	%f3172, %f1586, %f3126;
	mul.f32 	%f3173, %f1588, %f3126;
	mul.f32 	%f3174, %f1590, %f3127;
	mul.f32 	%f3175, %f1592, %f3127;
	mul.f32 	%f3176, %f1594, %f3126;
	mul.f32 	%f3177, %f1596, %f3126;
	mul.f32 	%f3178, %f1598, %f3127;
	mul.f32 	%f3179, %f1600, %f3127;
	mul.f32 	%f3180, %f1602, %f3126;
	mul.f32 	%f3181, %f1604, %f3126;
	mul.f32 	%f3182, %f1606, %f3127;
	mul.f32 	%f3183, %f1608, %f3127;
	mul.f32 	%f3184, %f1610, %f3126;
	mul.f32 	%f3185, %f1612, %f3126;
	mul.f32 	%f3186, %f1614, %f3127;
	mul.f32 	%f3187, %f1616, %f3127;
	mul.f32 	%f3188, %f1618, %f3126;
	mul.f32 	%f3189, %f1620, %f3126;
	mul.f32 	%f3190, %f1622, %f3127;
	mul.f32 	%f3191, %f1624, %f3127;
	.loc	1 178 26
	mov.b32 	%r536, %f5982;
	// begin inline asm
	div.full.f32 %r535, %r536, %r531;
	// end inline asm
	mov.b32 	%f3192, %r535;
	mov.b32 	%r539, %f5983;
	// begin inline asm
	div.full.f32 %r538, %r539, %r534;
	// end inline asm
	mov.b32 	%f3193, %r538;
	.loc	1 178 36
	mul.f32 	%f3194, %f1626, %f3192;
	mul.f32 	%f3195, %f1628, %f3193;
	.loc	1 179 20
	mul.f32 	%f4548, %f4548, %f3194;
	mul.f32 	%f4549, %f4549, %f3194;
	mul.f32 	%f4550, %f4550, %f3195;
	mul.f32 	%f4551, %f4551, %f3195;
	mul.f32 	%f4552, %f4552, %f3194;
	mul.f32 	%f4553, %f4553, %f3194;
	mul.f32 	%f4554, %f4554, %f3195;
	mul.f32 	%f4555, %f4555, %f3195;
	mul.f32 	%f4556, %f4556, %f3194;
	mul.f32 	%f4557, %f4557, %f3194;
	mul.f32 	%f4558, %f4558, %f3195;
	mul.f32 	%f4559, %f4559, %f3195;
	mul.f32 	%f4560, %f4560, %f3194;
	mul.f32 	%f4561, %f4561, %f3194;
	mul.f32 	%f4562, %f4562, %f3195;
	mul.f32 	%f4563, %f4563, %f3195;
	mul.f32 	%f4564, %f4564, %f3194;
	mul.f32 	%f4565, %f4565, %f3194;
	mul.f32 	%f4566, %f4566, %f3195;
	mul.f32 	%f4567, %f4567, %f3195;
	mul.f32 	%f4568, %f4568, %f3194;
	mul.f32 	%f4569, %f4569, %f3194;
	mul.f32 	%f4570, %f4570, %f3195;
	mul.f32 	%f4571, %f4571, %f3195;
	mul.f32 	%f4572, %f4572, %f3194;
	mul.f32 	%f4573, %f4573, %f3194;
	mul.f32 	%f4574, %f4574, %f3195;
	mul.f32 	%f4575, %f4575, %f3195;
	mul.f32 	%f4576, %f4576, %f3194;
	mul.f32 	%f4577, %f4577, %f3194;
	mul.f32 	%f4578, %f4578, %f3195;
	mul.f32 	%f4579, %f4579, %f3195;
	mul.f32 	%f4580, %f4580, %f3194;
	mul.f32 	%f4581, %f4581, %f3194;
	mul.f32 	%f4582, %f4582, %f3195;
	mul.f32 	%f4583, %f4583, %f3195;
	mul.f32 	%f4584, %f4584, %f3194;
	mul.f32 	%f4585, %f4585, %f3194;
	mul.f32 	%f4586, %f4586, %f3195;
	mul.f32 	%f4587, %f4587, %f3195;
	mul.f32 	%f4588, %f4588, %f3194;
	mul.f32 	%f4589, %f4589, %f3194;
	mul.f32 	%f4590, %f4590, %f3195;
	mul.f32 	%f4591, %f4591, %f3195;
	mul.f32 	%f4592, %f4592, %f3194;
	mul.f32 	%f4593, %f4593, %f3194;
	mul.f32 	%f4594, %f4594, %f3195;
	mul.f32 	%f4595, %f4595, %f3195;
	mul.f32 	%f4596, %f4596, %f3194;
	mul.f32 	%f4597, %f4597, %f3194;
	mul.f32 	%f4598, %f4598, %f3195;
	mul.f32 	%f4599, %f4599, %f3195;
	mul.f32 	%f4600, %f4600, %f3194;
	mul.f32 	%f4601, %f4601, %f3194;
	mul.f32 	%f4602, %f4602, %f3195;
	mul.f32 	%f4603, %f4603, %f3195;
	mul.f32 	%f4604, %f4604, %f3194;
	mul.f32 	%f4605, %f4605, %f3194;
	mul.f32 	%f4606, %f4606, %f3195;
	mul.f32 	%f4607, %f4607, %f3195;
	mul.f32 	%f4608, %f4608, %f3194;
	mul.f32 	%f4609, %f4609, %f3194;
	mul.f32 	%f4610, %f4610, %f3195;
	mul.f32 	%f4611, %f4611, %f3195;
	.loc	1 181 35
	mul.wide.s32 	%rd333, %r889, 2;
	add.s64 	%rd187, %rd60, %rd333;
	mul.wide.s32 	%rd334, %r891, 2;
	add.s64 	%rd188, %rd60, %rd334;
	mul.wide.s32 	%rd335, %r893, 2;
	add.s64 	%rd189, %rd60, %rd335;
	mul.wide.s32 	%rd336, %r895, 2;
	add.s64 	%rd190, %rd60, %rd336;
	mul.wide.s32 	%rd337, %r897, 2;
	add.s64 	%rd191, %rd60, %rd337;
	mul.wide.s32 	%rd338, %r899, 2;
	add.s64 	%rd192, %rd60, %rd338;
	mul.wide.s32 	%rd339, %r901, 2;
	add.s64 	%rd193, %rd60, %rd339;
	mul.wide.s32 	%rd340, %r903, 2;
	add.s64 	%rd194, %rd60, %rd340;
	mul.wide.s32 	%rd341, %r904, 2;
	add.s64 	%rd195, %rd60, %rd341;
	mul.wide.s32 	%rd342, %r905, 2;
	add.s64 	%rd196, %rd60, %rd342;
	mul.wide.s32 	%rd343, %r906, 2;
	add.s64 	%rd197, %rd60, %rd343;
	mul.wide.s32 	%rd344, %r907, 2;
	add.s64 	%rd198, %rd60, %rd344;
	mul.wide.s32 	%rd345, %r908, 2;
	add.s64 	%rd199, %rd60, %rd345;
	mul.wide.s32 	%rd346, %r909, 2;
	add.s64 	%rd200, %rd60, %rd346;
	mul.wide.s32 	%rd347, %r910, 2;
	add.s64 	%rd201, %rd60, %rd347;
	mul.wide.s32 	%rd348, %r911, 2;
	add.s64 	%rd202, %rd60, %rd348;
	mul.wide.s32 	%rd349, %r912, 2;
	add.s64 	%rd203, %rd60, %rd349;
	mul.wide.s32 	%rd350, %r913, 2;
	add.s64 	%rd204, %rd60, %rd350;
	mul.wide.s32 	%rd351, %r914, 2;
	add.s64 	%rd205, %rd60, %rd351;
	mul.wide.s32 	%rd352, %r915, 2;
	add.s64 	%rd206, %rd60, %rd352;
	mul.wide.s32 	%rd353, %r916, 2;
	add.s64 	%rd207, %rd60, %rd353;
	mul.wide.s32 	%rd354, %r917, 2;
	add.s64 	%rd208, %rd60, %rd354;
	mul.wide.s32 	%rd355, %r918, 2;
	add.s64 	%rd209, %rd60, %rd355;
	mul.wide.s32 	%rd356, %r919, 2;
	add.s64 	%rd210, %rd60, %rd356;
	mul.wide.s32 	%rd357, %r920, 2;
	add.s64 	%rd211, %rd60, %rd357;
	mul.wide.s32 	%rd358, %r921, 2;
	add.s64 	%rd212, %rd60, %rd358;
	mul.wide.s32 	%rd359, %r922, 2;
	add.s64 	%rd213, %rd60, %rd359;
	mul.wide.s32 	%rd360, %r923, 2;
	add.s64 	%rd214, %rd60, %rd360;
	mul.wide.s32 	%rd361, %r924, 2;
	add.s64 	%rd215, %rd60, %rd361;
	mul.wide.s32 	%rd362, %r925, 2;
	add.s64 	%rd216, %rd60, %rd362;
	mul.wide.s32 	%rd363, %r926, 2;
	add.s64 	%rd217, %rd60, %rd363;
	mul.wide.s32 	%rd364, %r927, 2;
	add.s64 	%rd218, %rd60, %rd364;
	mul.wide.s32 	%rd365, %r928, 2;
	add.s64 	%rd219, %rd60, %rd365;
	mul.wide.s32 	%rd366, %r929, 2;
	add.s64 	%rd220, %rd60, %rd366;
	mul.wide.s32 	%rd367, %r930, 2;
	add.s64 	%rd221, %rd60, %rd367;
	mul.wide.s32 	%rd368, %r931, 2;
	add.s64 	%rd222, %rd60, %rd368;
	mul.wide.s32 	%rd369, %r932, 2;
	add.s64 	%rd223, %rd60, %rd369;
	mul.wide.s32 	%rd370, %r933, 2;
	add.s64 	%rd224, %rd60, %rd370;
	mul.wide.s32 	%rd371, %r934, 2;
	add.s64 	%rd225, %rd60, %rd371;
	mul.wide.s32 	%rd372, %r935, 2;
	add.s64 	%rd226, %rd60, %rd372;
	mul.wide.s32 	%rd373, %r936, 2;
	add.s64 	%rd227, %rd60, %rd373;
	mul.wide.s32 	%rd374, %r937, 2;
	add.s64 	%rd228, %rd60, %rd374;
	mul.wide.s32 	%rd375, %r938, 2;
	add.s64 	%rd229, %rd60, %rd375;
	mul.wide.s32 	%rd376, %r939, 2;
	add.s64 	%rd230, %rd60, %rd376;
	mul.wide.s32 	%rd377, %r940, 2;
	add.s64 	%rd231, %rd60, %rd377;
	mul.wide.s32 	%rd378, %r941, 2;
	add.s64 	%rd232, %rd60, %rd378;
	mul.wide.s32 	%rd379, %r942, 2;
	add.s64 	%rd233, %rd60, %rd379;
	mul.wide.s32 	%rd380, %r943, 2;
	add.s64 	%rd234, %rd60, %rd380;
	mul.wide.s32 	%rd381, %r944, 2;
	add.s64 	%rd235, %rd60, %rd381;
	mul.wide.s32 	%rd382, %r945, 2;
	add.s64 	%rd236, %rd60, %rd382;
	mul.wide.s32 	%rd383, %r946, 2;
	add.s64 	%rd237, %rd60, %rd383;
	mul.wide.s32 	%rd384, %r947, 2;
	add.s64 	%rd238, %rd60, %rd384;
	mul.wide.s32 	%rd385, %r948, 2;
	add.s64 	%rd239, %rd60, %rd385;
	mul.wide.s32 	%rd386, %r949, 2;
	add.s64 	%rd240, %rd60, %rd386;
	mul.wide.s32 	%rd387, %r950, 2;
	add.s64 	%rd241, %rd60, %rd387;
	mul.wide.s32 	%rd388, %r951, 2;
	add.s64 	%rd242, %rd60, %rd388;
	mul.wide.s32 	%rd389, %r952, 2;
	add.s64 	%rd243, %rd60, %rd389;
	mul.wide.s32 	%rd390, %r953, 2;
	add.s64 	%rd244, %rd60, %rd390;
	mul.wide.s32 	%rd391, %r954, 2;
	add.s64 	%rd245, %rd60, %rd391;
	mul.wide.s32 	%rd392, %r955, 2;
	add.s64 	%rd246, %rd60, %rd392;
	mul.wide.s32 	%rd393, %r956, 2;
	add.s64 	%rd247, %rd60, %rd393;
	mul.wide.s32 	%rd394, %r957, 2;
	add.s64 	%rd248, %rd60, %rd394;
	mul.wide.s32 	%rd395, %r958, 2;
	add.s64 	%rd249, %rd60, %rd395;
	mul.wide.s32 	%rd396, %r959, 2;
	add.s64 	%rd250, %rd60, %rd396;
	.loc	1 181 25
	// begin inline asm
	mov.u16 %rs129, 0x0;
	@%p61 ld.global.b16 { %rs129 }, [ %rd187 + 0 ];
	@!%p61 mov.u16 %rs129, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs131, 0x0;
	@%p63 ld.global.b16 { %rs131 }, [ %rd188 + 0 ];
	@!%p63 mov.u16 %rs131, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs133, 0x0;
	@%p65 ld.global.b16 { %rs133 }, [ %rd189 + 0 ];
	@!%p65 mov.u16 %rs133, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs135, 0x0;
	@%p67 ld.global.b16 { %rs135 }, [ %rd190 + 0 ];
	@!%p67 mov.u16 %rs135, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs137, 0x0;
	@%p69 ld.global.b16 { %rs137 }, [ %rd191 + 0 ];
	@!%p69 mov.u16 %rs137, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs139, 0x0;
	@%p71 ld.global.b16 { %rs139 }, [ %rd192 + 0 ];
	@!%p71 mov.u16 %rs139, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs141, 0x0;
	@%p73 ld.global.b16 { %rs141 }, [ %rd193 + 0 ];
	@!%p73 mov.u16 %rs141, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs143, 0x0;
	@%p75 ld.global.b16 { %rs143 }, [ %rd194 + 0 ];
	@!%p75 mov.u16 %rs143, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs145, 0x0;
	@%p61 ld.global.b16 { %rs145 }, [ %rd195 + 0 ];
	@!%p61 mov.u16 %rs145, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs147, 0x0;
	@%p63 ld.global.b16 { %rs147 }, [ %rd196 + 0 ];
	@!%p63 mov.u16 %rs147, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs149, 0x0;
	@%p65 ld.global.b16 { %rs149 }, [ %rd197 + 0 ];
	@!%p65 mov.u16 %rs149, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs151, 0x0;
	@%p67 ld.global.b16 { %rs151 }, [ %rd198 + 0 ];
	@!%p67 mov.u16 %rs151, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs153, 0x0;
	@%p69 ld.global.b16 { %rs153 }, [ %rd199 + 0 ];
	@!%p69 mov.u16 %rs153, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs155, 0x0;
	@%p71 ld.global.b16 { %rs155 }, [ %rd200 + 0 ];
	@!%p71 mov.u16 %rs155, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs157, 0x0;
	@%p73 ld.global.b16 { %rs157 }, [ %rd201 + 0 ];
	@!%p73 mov.u16 %rs157, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs159, 0x0;
	@%p75 ld.global.b16 { %rs159 }, [ %rd202 + 0 ];
	@!%p75 mov.u16 %rs159, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs161, 0x0;
	@%p61 ld.global.b16 { %rs161 }, [ %rd203 + 0 ];
	@!%p61 mov.u16 %rs161, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs163, 0x0;
	@%p63 ld.global.b16 { %rs163 }, [ %rd204 + 0 ];
	@!%p63 mov.u16 %rs163, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs165, 0x0;
	@%p65 ld.global.b16 { %rs165 }, [ %rd205 + 0 ];
	@!%p65 mov.u16 %rs165, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs167, 0x0;
	@%p67 ld.global.b16 { %rs167 }, [ %rd206 + 0 ];
	@!%p67 mov.u16 %rs167, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs169, 0x0;
	@%p69 ld.global.b16 { %rs169 }, [ %rd207 + 0 ];
	@!%p69 mov.u16 %rs169, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs171, 0x0;
	@%p71 ld.global.b16 { %rs171 }, [ %rd208 + 0 ];
	@!%p71 mov.u16 %rs171, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs173, 0x0;
	@%p73 ld.global.b16 { %rs173 }, [ %rd209 + 0 ];
	@!%p73 mov.u16 %rs173, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs175, 0x0;
	@%p75 ld.global.b16 { %rs175 }, [ %rd210 + 0 ];
	@!%p75 mov.u16 %rs175, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs177, 0x0;
	@%p61 ld.global.b16 { %rs177 }, [ %rd211 + 0 ];
	@!%p61 mov.u16 %rs177, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs179, 0x0;
	@%p63 ld.global.b16 { %rs179 }, [ %rd212 + 0 ];
	@!%p63 mov.u16 %rs179, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs181, 0x0;
	@%p65 ld.global.b16 { %rs181 }, [ %rd213 + 0 ];
	@!%p65 mov.u16 %rs181, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs183, 0x0;
	@%p67 ld.global.b16 { %rs183 }, [ %rd214 + 0 ];
	@!%p67 mov.u16 %rs183, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs185, 0x0;
	@%p69 ld.global.b16 { %rs185 }, [ %rd215 + 0 ];
	@!%p69 mov.u16 %rs185, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs187, 0x0;
	@%p71 ld.global.b16 { %rs187 }, [ %rd216 + 0 ];
	@!%p71 mov.u16 %rs187, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs189, 0x0;
	@%p73 ld.global.b16 { %rs189 }, [ %rd217 + 0 ];
	@!%p73 mov.u16 %rs189, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs191, 0x0;
	@%p75 ld.global.b16 { %rs191 }, [ %rd218 + 0 ];
	@!%p75 mov.u16 %rs191, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs193, 0x0;
	@%p61 ld.global.b16 { %rs193 }, [ %rd219 + 0 ];
	@!%p61 mov.u16 %rs193, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs195, 0x0;
	@%p63 ld.global.b16 { %rs195 }, [ %rd220 + 0 ];
	@!%p63 mov.u16 %rs195, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs197, 0x0;
	@%p65 ld.global.b16 { %rs197 }, [ %rd221 + 0 ];
	@!%p65 mov.u16 %rs197, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs199, 0x0;
	@%p67 ld.global.b16 { %rs199 }, [ %rd222 + 0 ];
	@!%p67 mov.u16 %rs199, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs201, 0x0;
	@%p69 ld.global.b16 { %rs201 }, [ %rd223 + 0 ];
	@!%p69 mov.u16 %rs201, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs203, 0x0;
	@%p71 ld.global.b16 { %rs203 }, [ %rd224 + 0 ];
	@!%p71 mov.u16 %rs203, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs205, 0x0;
	@%p73 ld.global.b16 { %rs205 }, [ %rd225 + 0 ];
	@!%p73 mov.u16 %rs205, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs207, 0x0;
	@%p75 ld.global.b16 { %rs207 }, [ %rd226 + 0 ];
	@!%p75 mov.u16 %rs207, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs209, 0x0;
	@%p61 ld.global.b16 { %rs209 }, [ %rd227 + 0 ];
	@!%p61 mov.u16 %rs209, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs211, 0x0;
	@%p63 ld.global.b16 { %rs211 }, [ %rd228 + 0 ];
	@!%p63 mov.u16 %rs211, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs213, 0x0;
	@%p65 ld.global.b16 { %rs213 }, [ %rd229 + 0 ];
	@!%p65 mov.u16 %rs213, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs215, 0x0;
	@%p67 ld.global.b16 { %rs215 }, [ %rd230 + 0 ];
	@!%p67 mov.u16 %rs215, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs217, 0x0;
	@%p69 ld.global.b16 { %rs217 }, [ %rd231 + 0 ];
	@!%p69 mov.u16 %rs217, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs219, 0x0;
	@%p71 ld.global.b16 { %rs219 }, [ %rd232 + 0 ];
	@!%p71 mov.u16 %rs219, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs221, 0x0;
	@%p73 ld.global.b16 { %rs221 }, [ %rd233 + 0 ];
	@!%p73 mov.u16 %rs221, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs223, 0x0;
	@%p75 ld.global.b16 { %rs223 }, [ %rd234 + 0 ];
	@!%p75 mov.u16 %rs223, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs225, 0x0;
	@%p61 ld.global.b16 { %rs225 }, [ %rd235 + 0 ];
	@!%p61 mov.u16 %rs225, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs227, 0x0;
	@%p63 ld.global.b16 { %rs227 }, [ %rd236 + 0 ];
	@!%p63 mov.u16 %rs227, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs229, 0x0;
	@%p65 ld.global.b16 { %rs229 }, [ %rd237 + 0 ];
	@!%p65 mov.u16 %rs229, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs231, 0x0;
	@%p67 ld.global.b16 { %rs231 }, [ %rd238 + 0 ];
	@!%p67 mov.u16 %rs231, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs233, 0x0;
	@%p69 ld.global.b16 { %rs233 }, [ %rd239 + 0 ];
	@!%p69 mov.u16 %rs233, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs235, 0x0;
	@%p71 ld.global.b16 { %rs235 }, [ %rd240 + 0 ];
	@!%p71 mov.u16 %rs235, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs237, 0x0;
	@%p73 ld.global.b16 { %rs237 }, [ %rd241 + 0 ];
	@!%p73 mov.u16 %rs237, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs239, 0x0;
	@%p75 ld.global.b16 { %rs239 }, [ %rd242 + 0 ];
	@!%p75 mov.u16 %rs239, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs241, 0x0;
	@%p61 ld.global.b16 { %rs241 }, [ %rd243 + 0 ];
	@!%p61 mov.u16 %rs241, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs243, 0x0;
	@%p63 ld.global.b16 { %rs243 }, [ %rd244 + 0 ];
	@!%p63 mov.u16 %rs243, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs245, 0x0;
	@%p65 ld.global.b16 { %rs245 }, [ %rd245 + 0 ];
	@!%p65 mov.u16 %rs245, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs247, 0x0;
	@%p67 ld.global.b16 { %rs247 }, [ %rd246 + 0 ];
	@!%p67 mov.u16 %rs247, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs249, 0x0;
	@%p69 ld.global.b16 { %rs249 }, [ %rd247 + 0 ];
	@!%p69 mov.u16 %rs249, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs251, 0x0;
	@%p71 ld.global.b16 { %rs251 }, [ %rd248 + 0 ];
	@!%p71 mov.u16 %rs251, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs253, 0x0;
	@%p73 ld.global.b16 { %rs253 }, [ %rd249 + 0 ];
	@!%p73 mov.u16 %rs253, %rs2;
	// end inline asm
	// begin inline asm
	mov.u16 %rs255, 0x0;
	@%p75 ld.global.b16 { %rs255 }, [ %rd250 + 0 ];
	@!%p75 mov.u16 %rs255, %rs2;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r1042, {%rs129, %rs131};
	mov.b32 	%r1043, {%rs133, %rs135};
	mov.b32 	%r1044, {%rs137, %rs139};
	mov.b32 	%r1045, {%rs141, %rs143};
	st.shared.v4.b32 	[%r104], {%r1042, %r1043, %r1044, %r1045};
	mov.b32 	%r1046, {%rs145, %rs147};
	mov.b32 	%r1047, {%rs149, %rs151};
	mov.b32 	%r1048, {%rs153, %rs155};
	mov.b32 	%r1049, {%rs157, %rs159};
	st.shared.v4.b32 	[%r105], {%r1046, %r1047, %r1048, %r1049};
	mov.b32 	%r1050, {%rs161, %rs163};
	mov.b32 	%r1051, {%rs165, %rs167};
	mov.b32 	%r1052, {%rs169, %rs171};
	mov.b32 	%r1053, {%rs173, %rs175};
	st.shared.v4.b32 	[%r106], {%r1050, %r1051, %r1052, %r1053};
	mov.b32 	%r1054, {%rs177, %rs179};
	mov.b32 	%r1055, {%rs181, %rs183};
	mov.b32 	%r1056, {%rs185, %rs187};
	mov.b32 	%r1057, {%rs189, %rs191};
	st.shared.v4.b32 	[%r107], {%r1054, %r1055, %r1056, %r1057};
	mov.b32 	%r1058, {%rs193, %rs195};
	mov.b32 	%r1059, {%rs197, %rs199};
	mov.b32 	%r1060, {%rs201, %rs203};
	mov.b32 	%r1061, {%rs205, %rs207};
	st.shared.v4.b32 	[%r108], {%r1058, %r1059, %r1060, %r1061};
	mov.b32 	%r1062, {%rs209, %rs211};
	mov.b32 	%r1063, {%rs213, %rs215};
	mov.b32 	%r1064, {%rs217, %rs219};
	mov.b32 	%r1065, {%rs221, %rs223};
	st.shared.v4.b32 	[%r109], {%r1062, %r1063, %r1064, %r1065};
	mov.b32 	%r1066, {%rs225, %rs227};
	mov.b32 	%r1067, {%rs229, %rs231};
	mov.b32 	%r1068, {%rs233, %rs235};
	mov.b32 	%r1069, {%rs237, %rs239};
	st.shared.v4.b32 	[%r110], {%r1066, %r1067, %r1068, %r1069};
	mov.b32 	%r1070, {%rs241, %rs243};
	mov.b32 	%r1071, {%rs245, %rs247};
	mov.b32 	%r1072, {%rs249, %rs251};
	mov.b32 	%r1073, {%rs253, %rs255};
	st.shared.v4.b32 	[%r111], {%r1070, %r1071, %r1072, %r1073};
	.loc	1 189 17
	mov.b32 	%r541, %f3128;
	// begin inline asm
	cvt.rn.bf16.f32 %rs257, %r541;
	// end inline asm
	mov.b32 	%r542, %f3129;
	// begin inline asm
	cvt.rn.bf16.f32 %rs258, %r542;
	// end inline asm
	mov.b32 	%r543, %f3130;
	// begin inline asm
	cvt.rn.bf16.f32 %rs259, %r543;
	// end inline asm
	mov.b32 	%r544, %f3131;
	// begin inline asm
	cvt.rn.bf16.f32 %rs260, %r544;
	// end inline asm
	mov.b32 	%r545, %f3132;
	// begin inline asm
	cvt.rn.bf16.f32 %rs261, %r545;
	// end inline asm
	mov.b32 	%r546, %f3133;
	// begin inline asm
	cvt.rn.bf16.f32 %rs262, %r546;
	// end inline asm
	mov.b32 	%r547, %f3134;
	// begin inline asm
	cvt.rn.bf16.f32 %rs263, %r547;
	// end inline asm
	mov.b32 	%r548, %f3135;
	// begin inline asm
	cvt.rn.bf16.f32 %rs264, %r548;
	// end inline asm
	mov.b32 	%r549, %f3136;
	// begin inline asm
	cvt.rn.bf16.f32 %rs265, %r549;
	// end inline asm
	mov.b32 	%r550, %f3137;
	// begin inline asm
	cvt.rn.bf16.f32 %rs266, %r550;
	// end inline asm
	mov.b32 	%r551, %f3138;
	// begin inline asm
	cvt.rn.bf16.f32 %rs267, %r551;
	// end inline asm
	mov.b32 	%r552, %f3139;
	// begin inline asm
	cvt.rn.bf16.f32 %rs268, %r552;
	// end inline asm
	mov.b32 	%r553, %f3140;
	// begin inline asm
	cvt.rn.bf16.f32 %rs269, %r553;
	// end inline asm
	mov.b32 	%r554, %f3141;
	// begin inline asm
	cvt.rn.bf16.f32 %rs270, %r554;
	// end inline asm
	mov.b32 	%r555, %f3142;
	// begin inline asm
	cvt.rn.bf16.f32 %rs271, %r555;
	// end inline asm
	mov.b32 	%r556, %f3143;
	// begin inline asm
	cvt.rn.bf16.f32 %rs272, %r556;
	// end inline asm
	mov.b32 	%r557, %f3144;
	// begin inline asm
	cvt.rn.bf16.f32 %rs273, %r557;
	// end inline asm
	mov.b32 	%r558, %f3145;
	// begin inline asm
	cvt.rn.bf16.f32 %rs274, %r558;
	// end inline asm
	mov.b32 	%r559, %f3146;
	// begin inline asm
	cvt.rn.bf16.f32 %rs275, %r559;
	// end inline asm
	mov.b32 	%r560, %f3147;
	// begin inline asm
	cvt.rn.bf16.f32 %rs276, %r560;
	// end inline asm
	mov.b32 	%r561, %f3148;
	// begin inline asm
	cvt.rn.bf16.f32 %rs277, %r561;
	// end inline asm
	mov.b32 	%r562, %f3149;
	// begin inline asm
	cvt.rn.bf16.f32 %rs278, %r562;
	// end inline asm
	mov.b32 	%r563, %f3150;
	// begin inline asm
	cvt.rn.bf16.f32 %rs279, %r563;
	// end inline asm
	mov.b32 	%r564, %f3151;
	// begin inline asm
	cvt.rn.bf16.f32 %rs280, %r564;
	// end inline asm
	mov.b32 	%r565, %f3152;
	// begin inline asm
	cvt.rn.bf16.f32 %rs281, %r565;
	// end inline asm
	mov.b32 	%r566, %f3153;
	// begin inline asm
	cvt.rn.bf16.f32 %rs282, %r566;
	// end inline asm
	mov.b32 	%r567, %f3154;
	// begin inline asm
	cvt.rn.bf16.f32 %rs283, %r567;
	// end inline asm
	mov.b32 	%r568, %f3155;
	// begin inline asm
	cvt.rn.bf16.f32 %rs284, %r568;
	// end inline asm
	mov.b32 	%r569, %f3156;
	// begin inline asm
	cvt.rn.bf16.f32 %rs285, %r569;
	// end inline asm
	mov.b32 	%r570, %f3157;
	// begin inline asm
	cvt.rn.bf16.f32 %rs286, %r570;
	// end inline asm
	mov.b32 	%r571, %f3158;
	// begin inline asm
	cvt.rn.bf16.f32 %rs287, %r571;
	// end inline asm
	mov.b32 	%r572, %f3159;
	// begin inline asm
	cvt.rn.bf16.f32 %rs288, %r572;
	// end inline asm
	mov.b32 	%r573, %f3160;
	// begin inline asm
	cvt.rn.bf16.f32 %rs289, %r573;
	// end inline asm
	mov.b32 	%r574, %f3161;
	// begin inline asm
	cvt.rn.bf16.f32 %rs290, %r574;
	// end inline asm
	mov.b32 	%r575, %f3162;
	// begin inline asm
	cvt.rn.bf16.f32 %rs291, %r575;
	// end inline asm
	mov.b32 	%r576, %f3163;
	// begin inline asm
	cvt.rn.bf16.f32 %rs292, %r576;
	// end inline asm
	mov.b32 	%r577, %f3164;
	// begin inline asm
	cvt.rn.bf16.f32 %rs293, %r577;
	// end inline asm
	mov.b32 	%r578, %f3165;
	// begin inline asm
	cvt.rn.bf16.f32 %rs294, %r578;
	// end inline asm
	mov.b32 	%r579, %f3166;
	// begin inline asm
	cvt.rn.bf16.f32 %rs295, %r579;
	// end inline asm
	mov.b32 	%r580, %f3167;
	// begin inline asm
	cvt.rn.bf16.f32 %rs296, %r580;
	// end inline asm
	mov.b32 	%r581, %f3168;
	// begin inline asm
	cvt.rn.bf16.f32 %rs297, %r581;
	// end inline asm
	mov.b32 	%r582, %f3169;
	// begin inline asm
	cvt.rn.bf16.f32 %rs298, %r582;
	// end inline asm
	mov.b32 	%r583, %f3170;
	// begin inline asm
	cvt.rn.bf16.f32 %rs299, %r583;
	// end inline asm
	mov.b32 	%r584, %f3171;
	// begin inline asm
	cvt.rn.bf16.f32 %rs300, %r584;
	// end inline asm
	mov.b32 	%r585, %f3172;
	// begin inline asm
	cvt.rn.bf16.f32 %rs301, %r585;
	// end inline asm
	mov.b32 	%r586, %f3173;
	// begin inline asm
	cvt.rn.bf16.f32 %rs302, %r586;
	// end inline asm
	mov.b32 	%r587, %f3174;
	// begin inline asm
	cvt.rn.bf16.f32 %rs303, %r587;
	// end inline asm
	mov.b32 	%r588, %f3175;
	// begin inline asm
	cvt.rn.bf16.f32 %rs304, %r588;
	// end inline asm
	mov.b32 	%r589, %f3176;
	// begin inline asm
	cvt.rn.bf16.f32 %rs305, %r589;
	// end inline asm
	mov.b32 	%r590, %f3177;
	// begin inline asm
	cvt.rn.bf16.f32 %rs306, %r590;
	// end inline asm
	mov.b32 	%r591, %f3178;
	// begin inline asm
	cvt.rn.bf16.f32 %rs307, %r591;
	// end inline asm
	mov.b32 	%r592, %f3179;
	// begin inline asm
	cvt.rn.bf16.f32 %rs308, %r592;
	// end inline asm
	mov.b32 	%r593, %f3180;
	// begin inline asm
	cvt.rn.bf16.f32 %rs309, %r593;
	// end inline asm
	mov.b32 	%r594, %f3181;
	// begin inline asm
	cvt.rn.bf16.f32 %rs310, %r594;
	// end inline asm
	mov.b32 	%r595, %f3182;
	// begin inline asm
	cvt.rn.bf16.f32 %rs311, %r595;
	// end inline asm
	mov.b32 	%r596, %f3183;
	// begin inline asm
	cvt.rn.bf16.f32 %rs312, %r596;
	// end inline asm
	mov.b32 	%r597, %f3184;
	// begin inline asm
	cvt.rn.bf16.f32 %rs313, %r597;
	// end inline asm
	mov.b32 	%r598, %f3185;
	// begin inline asm
	cvt.rn.bf16.f32 %rs314, %r598;
	// end inline asm
	mov.b32 	%r599, %f3186;
	// begin inline asm
	cvt.rn.bf16.f32 %rs315, %r599;
	// end inline asm
	mov.b32 	%r600, %f3187;
	// begin inline asm
	cvt.rn.bf16.f32 %rs316, %r600;
	// end inline asm
	mov.b32 	%r601, %f3188;
	// begin inline asm
	cvt.rn.bf16.f32 %rs317, %r601;
	// end inline asm
	mov.b32 	%r602, %f3189;
	// begin inline asm
	cvt.rn.bf16.f32 %rs318, %r602;
	// end inline asm
	mov.b32 	%r603, %f3190;
	// begin inline asm
	cvt.rn.bf16.f32 %rs319, %r603;
	// end inline asm
	mov.b32 	%r604, %f3191;
	// begin inline asm
	cvt.rn.bf16.f32 %rs320, %r604;
	// end inline asm
	.loc	1 191 24
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r1074, {%rs257, %rs258};
	mov.b32 	%r1075, {%rs259, %rs260};
	mov.b32 	%r1076, {%rs261, %rs262};
	mov.b32 	%r1077, {%rs263, %rs264};
	mov.b32 	%r1078, {%rs265, %rs266};
	mov.b32 	%r1079, {%rs267, %rs268};
	mov.b32 	%r1080, {%rs269, %rs270};
	mov.b32 	%r1081, {%rs271, %rs272};
	mov.b32 	%r1082, {%rs273, %rs274};
	mov.b32 	%r1083, {%rs275, %rs276};
	mov.b32 	%r1084, {%rs277, %rs278};
	mov.b32 	%r1085, {%rs279, %rs280};
	mov.b32 	%r1086, {%rs281, %rs282};
	mov.b32 	%r1087, {%rs283, %rs284};
	mov.b32 	%r1088, {%rs285, %rs286};
	mov.b32 	%r1089, {%rs287, %rs288};
	mov.b32 	%r1090, {%rs289, %rs290};
	mov.b32 	%r1091, {%rs291, %rs292};
	mov.b32 	%r1092, {%rs293, %rs294};
	mov.b32 	%r1093, {%rs295, %rs296};
	mov.b32 	%r1094, {%rs297, %rs298};
	mov.b32 	%r1095, {%rs299, %rs300};
	mov.b32 	%r1096, {%rs301, %rs302};
	mov.b32 	%r1097, {%rs303, %rs304};
	mov.b32 	%r1098, {%rs305, %rs306};
	mov.b32 	%r1099, {%rs307, %rs308};
	mov.b32 	%r1100, {%rs309, %rs310};
	mov.b32 	%r1101, {%rs311, %rs312};
	mov.b32 	%r1102, {%rs313, %rs314};
	mov.b32 	%r1103, {%rs315, %rs316};
	mov.b32 	%r1104, {%rs317, %rs318};
	mov.b32 	%r1105, {%rs319, %rs320};
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1074,%r1075,%r1076,%r1077}, %rd172, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1078,%r1079,%r1080,%r1081}, %rd174, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1082,%r1083,%r1084,%r1085}, %rd176, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1086,%r1087,%r1088,%r1089}, %rd178, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1090,%r1091,%r1092,%r1093}, %rd180, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1094,%r1095,%r1096,%r1097}, %rd182, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1098,%r1099,%r1100,%r1101}, %rd184, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1102,%r1103,%r1104,%r1105}, %rd186, 1, 1, 1, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	// begin inline asm
	// wait for regs: %f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	.loc	1 112 47
	add.s32 	%r1757, %r1757, 128;
	setp.lt.s32 	%p380, %r1757, %r3;
	mov.f32 	%f5980, %f6116;
	mov.f32 	%f5981, %f6117;
	mov.f32 	%f5982, %f6118;
	mov.f32 	%f5983, %f6119;
	@%p380 bra 	$L__BB0_2;
$L__BB0_3:
	.loc	1 0 47
	shr.u32 	%r19, %r7, 1;
	ld.param.u32 	%r317, [_fwd_kernel_param_22];
	ld.param.u32 	%r316, [_fwd_kernel_param_21];
	ld.param.u64 	%rd61, [_fwd_kernel_param_14];
	.loc	1 204 44
	setp.lt.s32 	%p381, %r6, %r5;
	.loc	1 207 57
	add.s32 	%r1126, %r6, 128;
	selp.b32 	%r179, %r1126, 0, %p381;
	.loc	1 207 66
	setp.lt.s32 	%p382, %r179, 1;
	@%p382 bra 	$L__BB0_6;
	.loc	1 0 66
	bfe.u32 	%r408, %r7, 2, 3;
	and.b32  	%r409, %r19, 112;
	or.b32  	%r410, %r408, %r409;
	ld.param.u32 	%r315, [_fwd_kernel_param_20];
	ld.param.u32 	%r314, [_fwd_kernel_param_19];
	ld.param.u32 	%r313, [_fwd_kernel_param_18];
	ld.param.u32 	%r312, [_fwd_kernel_param_17];
	ld.param.u64 	%rd58, [_fwd_kernel_param_2];
	ld.param.u64 	%rd57, [_fwd_kernel_param_1];
	or.b32  	%r28, %r410, %r6;
	or.b32  	%r29, %r28, 8;
	shl.b32 	%r1106, %r312, 4;
	mad.lo.s32 	%r1107, %r2, %r313, %r18;
	mad.lo.s32 	%r1108, %r10, %r312, %r1107;
	add.s32 	%r1109, %r1108, %r1106;
	add.s32 	%r1110, %r1109, %r1106;
	add.s32 	%r1111, %r1110, %r1106;
	add.s32 	%r1112, %r1111, %r1106;
	add.s32 	%r1113, %r1112, %r1106;
	add.s32 	%r1114, %r1113, %r1106;
	add.s32 	%r1115, %r1114, %r1106;
	shl.b32 	%r1116, %r314, 4;
	mad.lo.s32 	%r1117, %r2, %r315, %r18;
	mad.lo.s32 	%r1118, %r10, %r314, %r1117;
	add.s32 	%r1119, %r1118, %r1116;
	add.s32 	%r1120, %r1119, %r1116;
	add.s32 	%r1121, %r1120, %r1116;
	add.s32 	%r1122, %r1121, %r1116;
	add.s32 	%r1123, %r1122, %r1116;
	add.s32 	%r1124, %r1123, %r1116;
	add.s32 	%r1125, %r1124, %r1116;
	mul.wide.s32 	%rd397, %r1108, 2;
	add.s64 	%rd18, %rd57, %rd397;
	mul.wide.s32 	%rd398, %r1109, 2;
	add.s64 	%rd19, %rd57, %rd398;
	mul.wide.s32 	%rd399, %r1110, 2;
	add.s64 	%rd20, %rd57, %rd399;
	mul.wide.s32 	%rd400, %r1111, 2;
	add.s64 	%rd21, %rd57, %rd400;
	mul.wide.s32 	%rd401, %r1112, 2;
	add.s64 	%rd22, %rd57, %rd401;
	mul.wide.s32 	%rd402, %r1113, 2;
	add.s64 	%rd23, %rd57, %rd402;
	mul.wide.s32 	%rd403, %r1114, 2;
	add.s64 	%rd24, %rd57, %rd403;
	mul.wide.s32 	%rd404, %r1115, 2;
	add.s64 	%rd25, %rd57, %rd404;
	mul.wide.s32 	%rd405, %r1118, 2;
	add.s64 	%rd26, %rd58, %rd405;
	mul.wide.s32 	%rd406, %r1119, 2;
	add.s64 	%rd27, %rd58, %rd406;
	mul.wide.s32 	%rd407, %r1120, 2;
	add.s64 	%rd28, %rd58, %rd407;
	mul.wide.s32 	%rd408, %r1121, 2;
	add.s64 	%rd29, %rd58, %rd408;
	mul.wide.s32 	%rd409, %r1122, 2;
	add.s64 	%rd30, %rd58, %rd409;
	mul.wide.s32 	%rd410, %r1123, 2;
	add.s64 	%rd31, %rd58, %rd410;
	mul.wide.s32 	%rd411, %r1124, 2;
	add.s64 	%rd32, %rd58, %rd411;
	mul.wide.s32 	%rd412, %r1125, 2;
	add.s64 	%rd33, %rd58, %rd412;
	add.s32 	%r1130, %r453, 32768;
	add.s32 	%r180, %r1130, %r452;
	add.s32 	%r181, %r1130, %r457;
	add.s32 	%r182, %r1130, %r461;
	add.s32 	%r183, %r1130, %r465;
	add.s32 	%r184, %r1130, %r469;
	add.s32 	%r185, %r1130, %r473;
	add.s32 	%r186, %r1130, %r477;
	add.s32 	%r187, %r1130, %r481;
	shr.u32 	%r1138, %r453, 4;
	cvt.u64.u32 	%rd413, %r1138;
	and.b64  	%rd414, %rd413, 16383;
	or.b64  	%rd34, %rd414, 4611686293372403712;
	shr.u32 	%r1139, %r1130, 4;
	cvt.u64.u32 	%rd415, %r1139;
	and.b64  	%rd416, %rd415, 16383;
	or.b64  	%rd426, %rd416, 4611686293372403712;
	add.s64 	%rd36, %rd414, 4611686293372403714;
	add.s64 	%rd428, %rd416, 4611686293372403714;
	add.s64 	%rd38, %rd414, 4611686293372403716;
	add.s64 	%rd430, %rd416, 4611686293372403716;
	add.s64 	%rd40, %rd414, 4611686293372403718;
	add.s64 	%rd432, %rd416, 4611686293372403718;
	add.s64 	%rd42, %rd414, 4611686293372404736;
	add.s64 	%rd434, %rd416, 4611686293372404736;
	add.s64 	%rd44, %rd414, 4611686293372404738;
	add.s64 	%rd436, %rd416, 4611686293372404738;
	add.s64 	%rd46, %rd414, 4611686293372404740;
	add.s64 	%rd438, %rd416, 4611686293372404740;
	add.s64 	%rd48, %rd414, 4611686293372404742;
	add.s64 	%rd440, %rd416, 4611686293372404742;
	add.s64 	%rd450, %rd416, 4611686293372403840;
	add.s64 	%rd451, %rd416, 4611686293372403968;
	add.s64 	%rd452, %rd416, 4611686293372404096;
	add.s64 	%rd453, %rd416, 4611686293372404224;
	add.s64 	%rd454, %rd416, 4611686293372404352;
	add.s64 	%rd455, %rd416, 4611686293372404480;
	add.s64 	%rd456, %rd416, 4611686293372404608;
	.loc	1 207 66
	mul.lo.s32 	%r1759, %r327, %r314;
	shl.b32 	%r302, %r314, 7;
	mul.lo.s32 	%r1758, %r327, %r312;
	shl.b32 	%r304, %r312, 7;
	mov.u32 	%r1760, %r332;
$L__BB0_5:
	.loc	1 213 32
	or.b32  	%r1376, %r1760, %r10;
	or.b32  	%r1377, %r1760, %r11;
	or.b32  	%r1378, %r1760, %r12;
	or.b32  	%r1379, %r1760, %r13;
	or.b32  	%r1380, %r1760, %r14;
	or.b32  	%r1381, %r1760, %r15;
	or.b32  	%r1382, %r1760, %r16;
	or.b32  	%r1383, %r1760, %r17;
	or.b32  	%r1384, %r1760, %r38;
	or.b32  	%r1385, %r1760, %r39;
	or.b32  	%r1386, %r1760, %r40;
	or.b32  	%r1387, %r1760, %r41;
	or.b32  	%r1388, %r1760, %r42;
	or.b32  	%r1389, %r1760, %r43;
	or.b32  	%r1390, %r1760, %r44;
	or.b32  	%r1391, %r1760, %r45;
	or.b32  	%r1392, %r1760, %r49;
	or.b32  	%r1393, %r1760, %r48;
	or.b32  	%r1394, %r1760, %r47;
	or.b32  	%r1395, %r1760, %r46;
	or.b32  	%r1396, %r1760, %r53;
	or.b32  	%r1397, %r1760, %r52;
	or.b32  	%r1398, %r1760, %r51;
	or.b32  	%r1399, %r1760, %r50;
	or.b32  	%r1400, %r1760, %r65;
	or.b32  	%r1401, %r1760, %r64;
	or.b32  	%r1402, %r1760, %r63;
	or.b32  	%r1403, %r1760, %r62;
	or.b32  	%r1404, %r1760, %r69;
	or.b32  	%r1405, %r1760, %r68;
	or.b32  	%r1406, %r1760, %r67;
	or.b32  	%r1407, %r1760, %r66;
	or.b32  	%r1408, %r1760, %r57;
	or.b32  	%r1409, %r1760, %r56;
	or.b32  	%r1410, %r1760, %r55;
	or.b32  	%r1411, %r1760, %r54;
	or.b32  	%r1412, %r1760, %r61;
	or.b32  	%r1413, %r1760, %r60;
	or.b32  	%r1414, %r1760, %r59;
	or.b32  	%r1415, %r1760, %r58;
	.loc	1 213 51
	setp.lt.s32 	%p419, %r1383, %r5;
	setp.lt.s32 	%p414, %r1382, %r5;
	setp.lt.s32 	%p409, %r1381, %r5;
	setp.lt.s32 	%p404, %r1380, %r5;
	setp.lt.s32 	%p399, %r1379, %r5;
	setp.lt.s32 	%p394, %r1378, %r5;
	setp.lt.s32 	%p389, %r1377, %r5;
	setp.lt.s32 	%p384, %r1376, %r5;
	.loc	1 211 20
	mul.wide.s32 	%rd457, %r1758, 2;
	add.s64 	%rd417, %rd18, %rd457;
	add.s64 	%rd418, %rd19, %rd457;
	add.s64 	%rd419, %rd20, %rd457;
	add.s64 	%rd420, %rd21, %rd457;
	add.s64 	%rd421, %rd22, %rd457;
	add.s64 	%rd422, %rd23, %rd457;
	add.s64 	%rd423, %rd24, %rd457;
	add.s64 	%rd424, %rd25, %rd457;
	.loc	1 210 20
	// begin inline asm
	mov.u32 %r1140, 0x0;
	mov.u32 %r1141, 0x0;
	mov.u32 %r1142, 0x0;
	mov.u32 %r1143, 0x0;
	@%p384 ld.global.v4.b32 { %r1140, %r1141, %r1142, %r1143 }, [ %rd417 + 0 ];
	@!%p384 mov.u32 %r1140, %r332;
	@!%p384 mov.u32 %r1141, %r332;
	@!%p384 mov.u32 %r1142, %r332;
	@!%p384 mov.u32 %r1143, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1148, 0x0;
	mov.u32 %r1149, 0x0;
	mov.u32 %r1150, 0x0;
	mov.u32 %r1151, 0x0;
	@%p389 ld.global.v4.b32 { %r1148, %r1149, %r1150, %r1151 }, [ %rd418 + 0 ];
	@!%p389 mov.u32 %r1148, %r332;
	@!%p389 mov.u32 %r1149, %r332;
	@!%p389 mov.u32 %r1150, %r332;
	@!%p389 mov.u32 %r1151, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1156, 0x0;
	mov.u32 %r1157, 0x0;
	mov.u32 %r1158, 0x0;
	mov.u32 %r1159, 0x0;
	@%p394 ld.global.v4.b32 { %r1156, %r1157, %r1158, %r1159 }, [ %rd419 + 0 ];
	@!%p394 mov.u32 %r1156, %r332;
	@!%p394 mov.u32 %r1157, %r332;
	@!%p394 mov.u32 %r1158, %r332;
	@!%p394 mov.u32 %r1159, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1164, 0x0;
	mov.u32 %r1165, 0x0;
	mov.u32 %r1166, 0x0;
	mov.u32 %r1167, 0x0;
	@%p399 ld.global.v4.b32 { %r1164, %r1165, %r1166, %r1167 }, [ %rd420 + 0 ];
	@!%p399 mov.u32 %r1164, %r332;
	@!%p399 mov.u32 %r1165, %r332;
	@!%p399 mov.u32 %r1166, %r332;
	@!%p399 mov.u32 %r1167, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1172, 0x0;
	mov.u32 %r1173, 0x0;
	mov.u32 %r1174, 0x0;
	mov.u32 %r1175, 0x0;
	@%p404 ld.global.v4.b32 { %r1172, %r1173, %r1174, %r1175 }, [ %rd421 + 0 ];
	@!%p404 mov.u32 %r1172, %r332;
	@!%p404 mov.u32 %r1173, %r332;
	@!%p404 mov.u32 %r1174, %r332;
	@!%p404 mov.u32 %r1175, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1180, 0x0;
	mov.u32 %r1181, 0x0;
	mov.u32 %r1182, 0x0;
	mov.u32 %r1183, 0x0;
	@%p409 ld.global.v4.b32 { %r1180, %r1181, %r1182, %r1183 }, [ %rd422 + 0 ];
	@!%p409 mov.u32 %r1180, %r332;
	@!%p409 mov.u32 %r1181, %r332;
	@!%p409 mov.u32 %r1182, %r332;
	@!%p409 mov.u32 %r1183, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1188, 0x0;
	mov.u32 %r1189, 0x0;
	mov.u32 %r1190, 0x0;
	mov.u32 %r1191, 0x0;
	@%p414 ld.global.v4.b32 { %r1188, %r1189, %r1190, %r1191 }, [ %rd423 + 0 ];
	@!%p414 mov.u32 %r1188, %r332;
	@!%p414 mov.u32 %r1189, %r332;
	@!%p414 mov.u32 %r1190, %r332;
	@!%p414 mov.u32 %r1191, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1196, 0x0;
	mov.u32 %r1197, 0x0;
	mov.u32 %r1198, 0x0;
	mov.u32 %r1199, 0x0;
	@%p419 ld.global.v4.b32 { %r1196, %r1197, %r1198, %r1199 }, [ %rd424 + 0 ];
	@!%p419 mov.u32 %r1196, %r332;
	@!%p419 mov.u32 %r1197, %r332;
	@!%p419 mov.u32 %r1198, %r332;
	@!%p419 mov.u32 %r1199, %r332;
	// end inline asm
	bar.sync 	0;
	st.shared.v4.b32 	[%r180], {%r1140, %r1141, %r1142, %r1143};
	st.shared.v4.b32 	[%r181], {%r1148, %r1149, %r1150, %r1151};
	st.shared.v4.b32 	[%r182], {%r1156, %r1157, %r1158, %r1159};
	st.shared.v4.b32 	[%r183], {%r1164, %r1165, %r1166, %r1167};
	st.shared.v4.b32 	[%r184], {%r1172, %r1173, %r1174, %r1175};
	st.shared.v4.b32 	[%r185], {%r1180, %r1181, %r1182, %r1183};
	st.shared.v4.b32 	[%r186], {%r1188, %r1189, %r1190, %r1191};
	st.shared.v4.b32 	[%r187], {%r1196, %r1197, %r1198, %r1199};
	.loc	1 217 23
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	bar.sync 	0;
	shfl.sync.idx.b32	%r1448, %r1756, 0, 31, -1;
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	shl.b32 	%r1449, %r1448, 7;
	and.b32  	%r1450, %r1449, 896;
	cvt.u64.u32 	%rd458, %r1450;
	add.s64 	%rd425, %rd34, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd425, %rd426, 0, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd427, %rd36, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd427, %rd428, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd429, %rd38, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd429, %rd430, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd431, %rd40, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd431, %rd432, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd433, %rd42, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd433, %rd434, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd435, %rd44, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd435, %rd436, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd437, %rd46, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd437, %rd438, 1, 1, 1, 0, 0;
	// end inline asm
	add.s64 	%rd439, %rd48, %rd458;
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451}, %rd439, %rd440, 1, 1, 1, 0, 0;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	// begin inline asm
	// wait for regs: %f3388,%f3389,%f3390,%f3391,%f3392,%f3393,%f3394,%f3395,%f3396,%f3397,%f3398,%f3399,%f3400,%f3401,%f3402,%f3403,%f3404,%f3405,%f3406,%f3407,%f3408,%f3409,%f3410,%f3411,%f3412,%f3413,%f3414,%f3415,%f3416,%f3417,%f3418,%f3419,%f3420,%f3421,%f3422,%f3423,%f3424,%f3425,%f3426,%f3427,%f3428,%f3429,%f3430,%f3431,%f3432,%f3433,%f3434,%f3435,%f3436,%f3437,%f3438,%f3439,%f3440,%f3441,%f3442,%f3443,%f3444,%f3445,%f3446,%f3447,%f3448,%f3449,%f3450,%f3451
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	.loc	1 218 14
	mul.f32 	%f5572, %f3388, %f405;
	mul.f32 	%f5573, %f3389, %f405;
	mul.f32 	%f5574, %f3390, %f405;
	mul.f32 	%f5575, %f3391, %f405;
	mul.f32 	%f5576, %f3392, %f405;
	mul.f32 	%f5577, %f3393, %f405;
	mul.f32 	%f5578, %f3394, %f405;
	mul.f32 	%f5579, %f3395, %f405;
	mul.f32 	%f5580, %f3396, %f405;
	mul.f32 	%f5581, %f3397, %f405;
	mul.f32 	%f5582, %f3398, %f405;
	mul.f32 	%f5583, %f3399, %f405;
	mul.f32 	%f5584, %f3400, %f405;
	mul.f32 	%f5585, %f3401, %f405;
	mul.f32 	%f5586, %f3402, %f405;
	mul.f32 	%f5587, %f3403, %f405;
	mul.f32 	%f5588, %f3404, %f405;
	mul.f32 	%f5589, %f3405, %f405;
	mul.f32 	%f5590, %f3406, %f405;
	mul.f32 	%f5591, %f3407, %f405;
	mul.f32 	%f5592, %f3408, %f405;
	mul.f32 	%f5593, %f3409, %f405;
	mul.f32 	%f5594, %f3410, %f405;
	mul.f32 	%f5595, %f3411, %f405;
	mul.f32 	%f5596, %f3412, %f405;
	mul.f32 	%f5597, %f3413, %f405;
	mul.f32 	%f5598, %f3414, %f405;
	mul.f32 	%f5599, %f3415, %f405;
	mul.f32 	%f5600, %f3416, %f405;
	mul.f32 	%f5601, %f3417, %f405;
	mul.f32 	%f5602, %f3418, %f405;
	mul.f32 	%f5603, %f3419, %f405;
	mul.f32 	%f5604, %f3420, %f405;
	mul.f32 	%f5605, %f3421, %f405;
	mul.f32 	%f5606, %f3422, %f405;
	mul.f32 	%f5607, %f3423, %f405;
	mul.f32 	%f5608, %f3424, %f405;
	mul.f32 	%f5609, %f3425, %f405;
	mul.f32 	%f5610, %f3426, %f405;
	mul.f32 	%f5611, %f3427, %f405;
	mul.f32 	%f5612, %f3428, %f405;
	mul.f32 	%f5613, %f3429, %f405;
	mul.f32 	%f5614, %f3430, %f405;
	mul.f32 	%f5615, %f3431, %f405;
	mul.f32 	%f5616, %f3432, %f405;
	mul.f32 	%f5617, %f3433, %f405;
	mul.f32 	%f5618, %f3434, %f405;
	mul.f32 	%f5619, %f3435, %f405;
	mul.f32 	%f5620, %f3436, %f405;
	mul.f32 	%f5621, %f3437, %f405;
	mul.f32 	%f5622, %f3438, %f405;
	mul.f32 	%f5623, %f3439, %f405;
	mul.f32 	%f5624, %f3440, %f405;
	mul.f32 	%f5625, %f3441, %f405;
	mul.f32 	%f5626, %f3442, %f405;
	mul.f32 	%f5627, %f3443, %f405;
	mul.f32 	%f5628, %f3444, %f405;
	mul.f32 	%f5629, %f3445, %f405;
	mul.f32 	%f5630, %f3446, %f405;
	mul.f32 	%f5631, %f3447, %f405;
	mul.f32 	%f5632, %f3448, %f405;
	mul.f32 	%f5633, %f3449, %f405;
	mul.f32 	%f5634, %f3450, %f405;
	mul.f32 	%f5635, %f3451, %f405;
	.loc	1 220 42
	setp.lt.s32 	%p463, %r28, %r1415;
	selp.u16 	%rs438, 1, 0, %p463;
	shl.b16 	%rs439, %rs438, 2;
	setp.lt.s32 	%p464, %r28, %r1414;
	selp.u16 	%rs440, -1, 0, %p464;
	shl.b16 	%rs441, %rs440, 3;
	or.b16  	%rs442, %rs441, %rs439;
	setp.lt.s32 	%p465, %r29, %r1415;
	selp.u16 	%rs443, 1, 0, %p465;
	setp.lt.s32 	%p466, %r29, %r1414;
	selp.u16 	%rs444, -1, 0, %p466;
	shl.b16 	%rs445, %rs444, 1;
	or.b16  	%rs446, %rs443, %rs445;
	and.b16  	%rs447, %rs446, 3;
	or.b16  	%rs448, %rs447, %rs442;
	and.b16  	%rs449, %rs448, 15;
	shl.b16 	%rs450, %rs449, 8;
	setp.lt.s32 	%p467, %r28, %r1413;
	selp.u16 	%rs451, 1, 0, %p467;
	shl.b16 	%rs452, %rs451, 2;
	setp.lt.s32 	%p468, %r28, %r1412;
	selp.u16 	%rs453, -1, 0, %p468;
	shl.b16 	%rs454, %rs453, 3;
	or.b16  	%rs455, %rs454, %rs452;
	setp.lt.s32 	%p469, %r29, %r1413;
	selp.u16 	%rs456, 1, 0, %p469;
	setp.lt.s32 	%p470, %r29, %r1412;
	selp.u16 	%rs457, -1, 0, %p470;
	shl.b16 	%rs458, %rs457, 1;
	or.b16  	%rs459, %rs456, %rs458;
	and.b16  	%rs460, %rs459, 3;
	or.b16  	%rs461, %rs460, %rs455;
	shl.b16 	%rs462, %rs461, 12;
	or.b16  	%rs463, %rs462, %rs450;
	setp.lt.s32 	%p471, %r28, %r1411;
	selp.u16 	%rs464, 1, 0, %p471;
	shl.b16 	%rs465, %rs464, 2;
	setp.lt.s32 	%p472, %r28, %r1410;
	selp.u16 	%rs466, -1, 0, %p472;
	shl.b16 	%rs467, %rs466, 3;
	or.b16  	%rs468, %rs467, %rs465;
	setp.lt.s32 	%p473, %r29, %r1411;
	selp.u16 	%rs469, 1, 0, %p473;
	setp.lt.s32 	%p474, %r29, %r1410;
	selp.u16 	%rs470, -1, 0, %p474;
	shl.b16 	%rs471, %rs470, 1;
	or.b16  	%rs472, %rs469, %rs471;
	and.b16  	%rs473, %rs472, 3;
	or.b16  	%rs474, %rs473, %rs468;
	and.b16  	%rs475, %rs474, 15;
	setp.lt.s32 	%p475, %r28, %r1409;
	selp.u16 	%rs476, 1, 0, %p475;
	shl.b16 	%rs477, %rs476, 2;
	setp.lt.s32 	%p476, %r28, %r1408;
	selp.u16 	%rs478, -1, 0, %p476;
	shl.b16 	%rs479, %rs478, 3;
	or.b16  	%rs480, %rs479, %rs477;
	setp.lt.s32 	%p477, %r29, %r1409;
	selp.u16 	%rs481, 1, 0, %p477;
	setp.lt.s32 	%p478, %r29, %r1408;
	selp.u16 	%rs482, -1, 0, %p478;
	shl.b16 	%rs483, %rs482, 1;
	or.b16  	%rs484, %rs481, %rs483;
	and.b16  	%rs485, %rs484, 3;
	or.b16  	%rs486, %rs485, %rs480;
	shl.b16 	%rs487, %rs486, 4;
	or.b16  	%rs488, %rs475, %rs487;
	and.b16  	%rs489, %rs488, 255;
	or.b16  	%rs490, %rs489, %rs463;
	cvt.u32.u16 	%r1451, %rs490;
	setp.lt.s32 	%p479, %r28, %r1407;
	selp.u16 	%rs491, 1, 0, %p479;
	shl.b16 	%rs492, %rs491, 2;
	setp.lt.s32 	%p480, %r28, %r1406;
	selp.u16 	%rs493, -1, 0, %p480;
	shl.b16 	%rs494, %rs493, 3;
	or.b16  	%rs495, %rs494, %rs492;
	setp.lt.s32 	%p481, %r29, %r1407;
	selp.u16 	%rs496, 1, 0, %p481;
	setp.lt.s32 	%p482, %r29, %r1406;
	selp.u16 	%rs497, -1, 0, %p482;
	shl.b16 	%rs498, %rs497, 1;
	or.b16  	%rs499, %rs496, %rs498;
	and.b16  	%rs500, %rs499, 3;
	or.b16  	%rs501, %rs500, %rs495;
	and.b16  	%rs502, %rs501, 15;
	shl.b16 	%rs503, %rs502, 8;
	setp.lt.s32 	%p483, %r28, %r1405;
	selp.u16 	%rs504, 1, 0, %p483;
	shl.b16 	%rs505, %rs504, 2;
	setp.lt.s32 	%p484, %r28, %r1404;
	selp.u16 	%rs506, -1, 0, %p484;
	shl.b16 	%rs507, %rs506, 3;
	or.b16  	%rs508, %rs507, %rs505;
	setp.lt.s32 	%p485, %r29, %r1405;
	selp.u16 	%rs509, 1, 0, %p485;
	setp.lt.s32 	%p486, %r29, %r1404;
	selp.u16 	%rs510, -1, 0, %p486;
	shl.b16 	%rs511, %rs510, 1;
	or.b16  	%rs512, %rs509, %rs511;
	and.b16  	%rs513, %rs512, 3;
	or.b16  	%rs514, %rs513, %rs508;
	shl.b16 	%rs515, %rs514, 12;
	or.b16  	%rs516, %rs515, %rs503;
	setp.lt.s32 	%p487, %r28, %r1403;
	selp.u16 	%rs517, 1, 0, %p487;
	shl.b16 	%rs518, %rs517, 2;
	setp.lt.s32 	%p488, %r28, %r1402;
	selp.u16 	%rs519, -1, 0, %p488;
	shl.b16 	%rs520, %rs519, 3;
	or.b16  	%rs521, %rs520, %rs518;
	setp.lt.s32 	%p489, %r29, %r1403;
	selp.u16 	%rs522, 1, 0, %p489;
	setp.lt.s32 	%p490, %r29, %r1402;
	selp.u16 	%rs523, -1, 0, %p490;
	shl.b16 	%rs524, %rs523, 1;
	or.b16  	%rs525, %rs522, %rs524;
	and.b16  	%rs526, %rs525, 3;
	or.b16  	%rs527, %rs526, %rs521;
	and.b16  	%rs528, %rs527, 15;
	setp.lt.s32 	%p491, %r28, %r1401;
	selp.u16 	%rs529, 1, 0, %p491;
	shl.b16 	%rs530, %rs529, 2;
	setp.lt.s32 	%p492, %r28, %r1400;
	selp.u16 	%rs531, -1, 0, %p492;
	shl.b16 	%rs532, %rs531, 3;
	or.b16  	%rs533, %rs532, %rs530;
	setp.lt.s32 	%p493, %r29, %r1401;
	selp.u16 	%rs534, 1, 0, %p493;
	setp.lt.s32 	%p494, %r29, %r1400;
	selp.u16 	%rs535, -1, 0, %p494;
	shl.b16 	%rs536, %rs535, 1;
	or.b16  	%rs537, %rs534, %rs536;
	and.b16  	%rs538, %rs537, 3;
	or.b16  	%rs539, %rs538, %rs533;
	shl.b16 	%rs540, %rs539, 4;
	or.b16  	%rs541, %rs528, %rs540;
	and.b16  	%rs542, %rs541, 255;
	or.b16  	%rs543, %rs542, %rs516;
	cvt.u32.u16 	%r1452, %rs543;
	shl.b32 	%r1453, %r1452, 16;
	or.b32  	%r1454, %r1451, %r1453;
	cvt.u64.u32 	%rd459, %r1454;
	setp.lt.s32 	%p495, %r28, %r1399;
	selp.u16 	%rs544, 1, 0, %p495;
	shl.b16 	%rs545, %rs544, 2;
	setp.lt.s32 	%p496, %r28, %r1398;
	selp.u16 	%rs546, -1, 0, %p496;
	shl.b16 	%rs547, %rs546, 3;
	or.b16  	%rs548, %rs547, %rs545;
	setp.lt.s32 	%p497, %r29, %r1399;
	selp.u16 	%rs549, 1, 0, %p497;
	setp.lt.s32 	%p498, %r29, %r1398;
	selp.u16 	%rs550, -1, 0, %p498;
	shl.b16 	%rs551, %rs550, 1;
	or.b16  	%rs552, %rs549, %rs551;
	and.b16  	%rs553, %rs552, 3;
	or.b16  	%rs554, %rs553, %rs548;
	and.b16  	%rs555, %rs554, 15;
	shl.b16 	%rs556, %rs555, 8;
	setp.lt.s32 	%p499, %r28, %r1397;
	selp.u16 	%rs557, 1, 0, %p499;
	shl.b16 	%rs558, %rs557, 2;
	setp.lt.s32 	%p500, %r28, %r1396;
	selp.u16 	%rs559, -1, 0, %p500;
	shl.b16 	%rs560, %rs559, 3;
	or.b16  	%rs561, %rs560, %rs558;
	setp.lt.s32 	%p501, %r29, %r1397;
	selp.u16 	%rs562, 1, 0, %p501;
	setp.lt.s32 	%p502, %r29, %r1396;
	selp.u16 	%rs563, -1, 0, %p502;
	shl.b16 	%rs564, %rs563, 1;
	or.b16  	%rs565, %rs562, %rs564;
	and.b16  	%rs566, %rs565, 3;
	or.b16  	%rs567, %rs566, %rs561;
	shl.b16 	%rs568, %rs567, 12;
	or.b16  	%rs569, %rs568, %rs556;
	setp.lt.s32 	%p503, %r28, %r1395;
	selp.u16 	%rs570, 1, 0, %p503;
	shl.b16 	%rs571, %rs570, 2;
	setp.lt.s32 	%p504, %r28, %r1394;
	selp.u16 	%rs572, -1, 0, %p504;
	shl.b16 	%rs573, %rs572, 3;
	or.b16  	%rs574, %rs573, %rs571;
	setp.lt.s32 	%p505, %r29, %r1395;
	selp.u16 	%rs575, 1, 0, %p505;
	setp.lt.s32 	%p506, %r29, %r1394;
	selp.u16 	%rs576, -1, 0, %p506;
	shl.b16 	%rs577, %rs576, 1;
	or.b16  	%rs578, %rs575, %rs577;
	and.b16  	%rs579, %rs578, 3;
	or.b16  	%rs580, %rs579, %rs574;
	and.b16  	%rs581, %rs580, 15;
	setp.lt.s32 	%p507, %r28, %r1393;
	selp.u16 	%rs582, 1, 0, %p507;
	shl.b16 	%rs583, %rs582, 2;
	setp.lt.s32 	%p508, %r28, %r1392;
	selp.u16 	%rs584, -1, 0, %p508;
	shl.b16 	%rs585, %rs584, 3;
	or.b16  	%rs586, %rs585, %rs583;
	setp.lt.s32 	%p509, %r29, %r1393;
	selp.u16 	%rs587, 1, 0, %p509;
	setp.lt.s32 	%p510, %r29, %r1392;
	selp.u16 	%rs588, -1, 0, %p510;
	shl.b16 	%rs589, %rs588, 1;
	or.b16  	%rs590, %rs587, %rs589;
	and.b16  	%rs591, %rs590, 3;
	or.b16  	%rs592, %rs591, %rs586;
	shl.b16 	%rs593, %rs592, 4;
	or.b16  	%rs594, %rs581, %rs593;
	and.b16  	%rs595, %rs594, 255;
	or.b16  	%rs596, %rs595, %rs569;
	cvt.u32.u16 	%r1455, %rs596;
	shr.u32 	%r1456, %r1455, 1;
	shr.u32 	%r1457, %r1455, 2;
	shr.u32 	%r1458, %r1455, 3;
	shr.u32 	%r1459, %r1455, 4;
	shr.u32 	%r1460, %r1455, 5;
	shr.u32 	%r1461, %r1455, 6;
	shr.u32 	%r1462, %r1455, 7;
	shr.u32 	%r1463, %r1455, 8;
	shr.u32 	%r1464, %r1455, 9;
	shr.u32 	%r1465, %r1455, 10;
	shr.u32 	%r1466, %r1455, 11;
	shr.u32 	%r1467, %r1455, 12;
	shr.u32 	%r1468, %r1455, 13;
	shr.u32 	%r1469, %r1455, 14;
	shr.u32 	%r1470, %r1455, 15;
	setp.lt.s32 	%p511, %r29, %r1391;
	setp.lt.s32 	%p512, %r29, %r1390;
	setp.lt.s32 	%p513, %r28, %r1391;
	setp.lt.s32 	%p514, %r28, %r1390;
	setp.lt.s32 	%p515, %r29, %r1389;
	setp.lt.s32 	%p516, %r29, %r1388;
	setp.lt.s32 	%p517, %r28, %r1389;
	setp.lt.s32 	%p518, %r28, %r1388;
	setp.lt.s32 	%p519, %r29, %r1387;
	setp.lt.s32 	%p520, %r29, %r1386;
	setp.lt.s32 	%p521, %r28, %r1387;
	setp.lt.s32 	%p522, %r28, %r1386;
	setp.lt.s32 	%p523, %r29, %r1385;
	setp.lt.s32 	%p524, %r29, %r1384;
	setp.lt.s32 	%p525, %r28, %r1385;
	setp.lt.s32 	%p526, %r28, %r1384;
	.loc	1 221 22
	selp.f32 	%f5636, 0fFF800000, %f5572, %p526;
	selp.f32 	%f5637, 0fFF800000, %f5573, %p525;
	selp.f32 	%f5638, 0fFF800000, %f5574, %p524;
	selp.f32 	%f5639, 0fFF800000, %f5575, %p523;
	selp.f32 	%f5640, 0fFF800000, %f5576, %p522;
	selp.f32 	%f5641, 0fFF800000, %f5577, %p521;
	selp.f32 	%f5642, 0fFF800000, %f5578, %p520;
	selp.f32 	%f5643, 0fFF800000, %f5579, %p519;
	selp.f32 	%f5644, 0fFF800000, %f5580, %p518;
	selp.f32 	%f5645, 0fFF800000, %f5581, %p517;
	selp.f32 	%f5646, 0fFF800000, %f5582, %p516;
	selp.f32 	%f5647, 0fFF800000, %f5583, %p515;
	selp.f32 	%f5648, 0fFF800000, %f5584, %p514;
	selp.f32 	%f5649, 0fFF800000, %f5585, %p513;
	selp.f32 	%f5650, 0fFF800000, %f5586, %p512;
	selp.f32 	%f5651, 0fFF800000, %f5587, %p511;
	and.b32  	%r1471, %r1470, 1;
	setp.eq.b32 	%p527, %r1471, 1;
	selp.f32 	%f5652, 0fFF800000, %f5588, %p527;
	and.b32  	%r1472, %r1469, 1;
	setp.eq.b32 	%p528, %r1472, 1;
	selp.f32 	%f5653, 0fFF800000, %f5589, %p528;
	and.b32  	%r1473, %r1468, 1;
	setp.eq.b32 	%p529, %r1473, 1;
	selp.f32 	%f5654, 0fFF800000, %f5590, %p529;
	and.b32  	%r1474, %r1467, 1;
	setp.eq.b32 	%p530, %r1474, 1;
	selp.f32 	%f5655, 0fFF800000, %f5591, %p530;
	and.b32  	%r1475, %r1466, 1;
	setp.eq.b32 	%p531, %r1475, 1;
	selp.f32 	%f5656, 0fFF800000, %f5592, %p531;
	and.b32  	%r1476, %r1465, 1;
	setp.eq.b32 	%p532, %r1476, 1;
	selp.f32 	%f5657, 0fFF800000, %f5593, %p532;
	and.b32  	%r1477, %r1464, 1;
	setp.eq.b32 	%p533, %r1477, 1;
	selp.f32 	%f5658, 0fFF800000, %f5594, %p533;
	and.b32  	%r1478, %r1463, 1;
	setp.eq.b32 	%p534, %r1478, 1;
	selp.f32 	%f5659, 0fFF800000, %f5595, %p534;
	and.b32  	%r1479, %r1462, 1;
	setp.eq.b32 	%p535, %r1479, 1;
	selp.f32 	%f5660, 0fFF800000, %f5596, %p535;
	and.b32  	%r1480, %r1461, 1;
	setp.eq.b32 	%p536, %r1480, 1;
	selp.f32 	%f5661, 0fFF800000, %f5597, %p536;
	and.b32  	%r1481, %r1460, 1;
	setp.eq.b32 	%p537, %r1481, 1;
	selp.f32 	%f5662, 0fFF800000, %f5598, %p537;
	and.b32  	%r1482, %r1459, 1;
	setp.eq.b32 	%p538, %r1482, 1;
	selp.f32 	%f5663, 0fFF800000, %f5599, %p538;
	and.b32  	%r1483, %r1458, 1;
	setp.eq.b32 	%p539, %r1483, 1;
	selp.f32 	%f5664, 0fFF800000, %f5600, %p539;
	and.b32  	%r1484, %r1457, 1;
	setp.eq.b32 	%p540, %r1484, 1;
	selp.f32 	%f5665, 0fFF800000, %f5601, %p540;
	and.b32  	%r1485, %r1456, 1;
	setp.eq.b32 	%p541, %r1485, 1;
	selp.f32 	%f5666, 0fFF800000, %f5602, %p541;
	selp.f32 	%f5667, 0fFF800000, %f5603, %p505;
	shr.u64 	%rd460, %rd459, 31;
	and.b64  	%rd461, %rd460, 1;
	setp.eq.b64 	%p542, %rd461, 1;
	selp.f32 	%f5668, 0fFF800000, %f5604, %p542;
	shr.u64 	%rd462, %rd459, 30;
	and.b64  	%rd463, %rd462, 1;
	setp.eq.b64 	%p543, %rd463, 1;
	selp.f32 	%f5669, 0fFF800000, %f5605, %p543;
	shr.u64 	%rd464, %rd459, 29;
	and.b64  	%rd465, %rd464, 1;
	setp.eq.b64 	%p544, %rd465, 1;
	selp.f32 	%f5670, 0fFF800000, %f5606, %p544;
	shr.u64 	%rd466, %rd459, 28;
	and.b64  	%rd467, %rd466, 1;
	setp.eq.b64 	%p545, %rd467, 1;
	selp.f32 	%f5671, 0fFF800000, %f5607, %p545;
	shr.u64 	%rd468, %rd459, 27;
	and.b64  	%rd469, %rd468, 1;
	setp.eq.b64 	%p546, %rd469, 1;
	selp.f32 	%f5672, 0fFF800000, %f5608, %p546;
	shr.u64 	%rd470, %rd459, 26;
	and.b64  	%rd471, %rd470, 1;
	setp.eq.b64 	%p547, %rd471, 1;
	selp.f32 	%f5673, 0fFF800000, %f5609, %p547;
	shr.u64 	%rd472, %rd459, 25;
	and.b64  	%rd473, %rd472, 1;
	setp.eq.b64 	%p548, %rd473, 1;
	selp.f32 	%f5674, 0fFF800000, %f5610, %p548;
	shr.u64 	%rd474, %rd459, 24;
	and.b64  	%rd475, %rd474, 1;
	setp.eq.b64 	%p549, %rd475, 1;
	selp.f32 	%f5675, 0fFF800000, %f5611, %p549;
	shr.u64 	%rd476, %rd459, 23;
	and.b64  	%rd477, %rd476, 1;
	setp.eq.b64 	%p550, %rd477, 1;
	selp.f32 	%f5676, 0fFF800000, %f5612, %p550;
	shr.u64 	%rd478, %rd459, 22;
	and.b64  	%rd479, %rd478, 1;
	setp.eq.b64 	%p551, %rd479, 1;
	selp.f32 	%f5677, 0fFF800000, %f5613, %p551;
	shr.u64 	%rd480, %rd459, 21;
	and.b64  	%rd481, %rd480, 1;
	setp.eq.b64 	%p552, %rd481, 1;
	selp.f32 	%f5678, 0fFF800000, %f5614, %p552;
	shr.u64 	%rd482, %rd459, 20;
	and.b64  	%rd483, %rd482, 1;
	setp.eq.b64 	%p553, %rd483, 1;
	selp.f32 	%f5679, 0fFF800000, %f5615, %p553;
	shr.u64 	%rd484, %rd459, 19;
	and.b64  	%rd485, %rd484, 1;
	setp.eq.b64 	%p554, %rd485, 1;
	selp.f32 	%f5680, 0fFF800000, %f5616, %p554;
	shr.u64 	%rd486, %rd459, 18;
	and.b64  	%rd487, %rd486, 1;
	setp.eq.b64 	%p555, %rd487, 1;
	selp.f32 	%f5681, 0fFF800000, %f5617, %p555;
	shr.u64 	%rd488, %rd459, 17;
	and.b64  	%rd489, %rd488, 1;
	setp.eq.b64 	%p556, %rd489, 1;
	selp.f32 	%f5682, 0fFF800000, %f5618, %p556;
	shr.u64 	%rd490, %rd459, 16;
	and.b64  	%rd491, %rd490, 1;
	setp.eq.b64 	%p557, %rd491, 1;
	selp.f32 	%f5683, 0fFF800000, %f5619, %p557;
	shr.u64 	%rd492, %rd459, 15;
	and.b64  	%rd493, %rd492, 1;
	setp.eq.b64 	%p558, %rd493, 1;
	selp.f32 	%f5684, 0fFF800000, %f5620, %p558;
	shr.u64 	%rd494, %rd459, 14;
	and.b64  	%rd495, %rd494, 1;
	setp.eq.b64 	%p559, %rd495, 1;
	selp.f32 	%f5685, 0fFF800000, %f5621, %p559;
	shr.u64 	%rd496, %rd459, 13;
	and.b64  	%rd497, %rd496, 1;
	setp.eq.b64 	%p560, %rd497, 1;
	selp.f32 	%f5686, 0fFF800000, %f5622, %p560;
	shr.u64 	%rd498, %rd459, 12;
	and.b64  	%rd499, %rd498, 1;
	setp.eq.b64 	%p561, %rd499, 1;
	selp.f32 	%f5687, 0fFF800000, %f5623, %p561;
	shr.u64 	%rd500, %rd459, 11;
	and.b64  	%rd501, %rd500, 1;
	setp.eq.b64 	%p562, %rd501, 1;
	selp.f32 	%f5688, 0fFF800000, %f5624, %p562;
	shr.u64 	%rd502, %rd459, 10;
	and.b64  	%rd503, %rd502, 1;
	setp.eq.b64 	%p563, %rd503, 1;
	selp.f32 	%f5689, 0fFF800000, %f5625, %p563;
	shr.u64 	%rd504, %rd459, 9;
	and.b64  	%rd505, %rd504, 1;
	setp.eq.b64 	%p564, %rd505, 1;
	selp.f32 	%f5690, 0fFF800000, %f5626, %p564;
	shr.u64 	%rd506, %rd459, 8;
	and.b64  	%rd507, %rd506, 1;
	setp.eq.b64 	%p565, %rd507, 1;
	selp.f32 	%f5691, 0fFF800000, %f5627, %p565;
	shr.u64 	%rd508, %rd459, 7;
	and.b64  	%rd509, %rd508, 1;
	setp.eq.b64 	%p566, %rd509, 1;
	selp.f32 	%f5692, 0fFF800000, %f5628, %p566;
	shr.u64 	%rd510, %rd459, 6;
	and.b64  	%rd511, %rd510, 1;
	setp.eq.b64 	%p567, %rd511, 1;
	selp.f32 	%f5693, 0fFF800000, %f5629, %p567;
	shr.u64 	%rd512, %rd459, 5;
	and.b64  	%rd513, %rd512, 1;
	setp.eq.b64 	%p568, %rd513, 1;
	selp.f32 	%f5694, 0fFF800000, %f5630, %p568;
	shr.u64 	%rd514, %rd459, 4;
	and.b64  	%rd515, %rd514, 1;
	setp.eq.b64 	%p569, %rd515, 1;
	selp.f32 	%f5695, 0fFF800000, %f5631, %p569;
	shr.u64 	%rd516, %rd459, 3;
	and.b64  	%rd517, %rd516, 1;
	setp.eq.b64 	%p570, %rd517, 1;
	selp.f32 	%f5696, 0fFF800000, %f5632, %p570;
	shr.u64 	%rd518, %rd459, 2;
	and.b64  	%rd519, %rd518, 1;
	setp.eq.b64 	%p571, %rd519, 1;
	selp.f32 	%f5697, 0fFF800000, %f5633, %p571;
	shr.u64 	%rd520, %rd459, 1;
	and.b64  	%rd521, %rd520, 1;
	setp.eq.b64 	%p572, %rd521, 1;
	selp.f32 	%f5698, 0fFF800000, %f5634, %p572;
	selp.f32 	%f5699, 0fFF800000, %f5635, %p473;
$L__tmp5:
	.loc	2 163 27
	max.f32 	%f5700, %f5636, %f5637;
	max.f32 	%f5701, %f5638, %f5639;
	max.f32 	%f5702, %f5700, %f5640;
	max.f32 	%f5703, %f5702, %f5641;
	max.f32 	%f5704, %f5701, %f5642;
	max.f32 	%f5705, %f5704, %f5643;
	max.f32 	%f5706, %f5703, %f5644;
	max.f32 	%f5707, %f5706, %f5645;
	max.f32 	%f5708, %f5705, %f5646;
	max.f32 	%f5709, %f5708, %f5647;
	max.f32 	%f5710, %f5707, %f5648;
	max.f32 	%f5711, %f5710, %f5649;
	max.f32 	%f5712, %f5709, %f5650;
	max.f32 	%f5713, %f5712, %f5651;
	max.f32 	%f5714, %f5711, %f5652;
	max.f32 	%f5715, %f5714, %f5653;
	max.f32 	%f5716, %f5713, %f5654;
	max.f32 	%f5717, %f5716, %f5655;
	max.f32 	%f5718, %f5715, %f5656;
	max.f32 	%f5719, %f5718, %f5657;
	max.f32 	%f5720, %f5717, %f5658;
	max.f32 	%f5721, %f5720, %f5659;
	max.f32 	%f5722, %f5719, %f5660;
	max.f32 	%f5723, %f5722, %f5661;
	max.f32 	%f5724, %f5721, %f5662;
	max.f32 	%f5725, %f5724, %f5663;
	max.f32 	%f5726, %f5723, %f5664;
	max.f32 	%f5727, %f5726, %f5665;
	max.f32 	%f5728, %f5725, %f5666;
	max.f32 	%f5729, %f5728, %f5667;
	max.f32 	%f5730, %f5727, %f5668;
	max.f32 	%f5731, %f5730, %f5669;
	max.f32 	%f5732, %f5729, %f5670;
	max.f32 	%f5733, %f5732, %f5671;
	max.f32 	%f5734, %f5731, %f5672;
	max.f32 	%f5735, %f5734, %f5673;
	max.f32 	%f5736, %f5733, %f5674;
	max.f32 	%f5737, %f5736, %f5675;
	max.f32 	%f5738, %f5735, %f5676;
	max.f32 	%f5739, %f5738, %f5677;
	max.f32 	%f5740, %f5737, %f5678;
	max.f32 	%f5741, %f5740, %f5679;
	max.f32 	%f5742, %f5739, %f5680;
	max.f32 	%f5743, %f5742, %f5681;
	max.f32 	%f5744, %f5741, %f5682;
	max.f32 	%f5745, %f5744, %f5683;
	max.f32 	%f5746, %f5743, %f5684;
	max.f32 	%f5747, %f5746, %f5685;
	max.f32 	%f5748, %f5745, %f5686;
	max.f32 	%f5749, %f5748, %f5687;
	max.f32 	%f5750, %f5747, %f5688;
	max.f32 	%f5751, %f5750, %f5689;
	max.f32 	%f5752, %f5749, %f5690;
	max.f32 	%f5753, %f5752, %f5691;
	max.f32 	%f5754, %f5751, %f5692;
	max.f32 	%f5755, %f5754, %f5693;
	max.f32 	%f5756, %f5753, %f5694;
	max.f32 	%f5757, %f5756, %f5695;
	max.f32 	%f5758, %f5755, %f5696;
	max.f32 	%f5759, %f5758, %f5697;
	max.f32 	%f5760, %f5757, %f5698;
	max.f32 	%f5761, %f5760, %f5699;
	.loc	2 184 40
	mov.b32 	%r1486, %f5759;
	shfl.sync.bfly.b32	%r1487, %r1486, 2, 31, -1;
	mov.b32 	%f5762, %r1487;
	.loc	2 163 27
	max.f32 	%f5763, %f5759, %f5762;
	.loc	2 184 40
	mov.b32 	%r1488, %f5763;
	shfl.sync.bfly.b32	%r1489, %r1488, 1, 31, -1;
	mov.b32 	%f5764, %r1489;
	.loc	2 163 27
	max.f32 	%f5765, %f5763, %f5764;
	.loc	2 184 40
	mov.b32 	%r1490, %f5761;
	shfl.sync.bfly.b32	%r1491, %r1490, 2, 31, -1;
	mov.b32 	%f5766, %r1491;
	.loc	2 163 27
	max.f32 	%f5767, %f5761, %f5766;
	.loc	2 184 40
	mov.b32 	%r1492, %f5767;
	shfl.sync.bfly.b32	%r1493, %r1492, 1, 31, -1;
	mov.b32 	%f5768, %r1493;
	.loc	2 163 27
	max.f32 	%f5769, %f5767, %f5768;
$L__tmp6:
	.loc	1 229 24
	sub.f32 	%f5770, %f5636, %f5765;
	sub.f32 	%f5771, %f5637, %f5765;
	sub.f32 	%f5772, %f5638, %f5769;
	sub.f32 	%f5773, %f5639, %f5769;
	sub.f32 	%f5774, %f5640, %f5765;
	sub.f32 	%f5775, %f5641, %f5765;
	sub.f32 	%f5776, %f5642, %f5769;
	sub.f32 	%f5777, %f5643, %f5769;
	sub.f32 	%f5778, %f5644, %f5765;
	sub.f32 	%f5779, %f5645, %f5765;
	sub.f32 	%f5780, %f5646, %f5769;
	sub.f32 	%f5781, %f5647, %f5769;
	sub.f32 	%f5782, %f5648, %f5765;
	sub.f32 	%f5783, %f5649, %f5765;
	sub.f32 	%f5784, %f5650, %f5769;
	sub.f32 	%f5785, %f5651, %f5769;
	sub.f32 	%f5786, %f5652, %f5765;
	sub.f32 	%f5787, %f5653, %f5765;
	sub.f32 	%f5788, %f5654, %f5769;
	sub.f32 	%f5789, %f5655, %f5769;
	sub.f32 	%f5790, %f5656, %f5765;
	sub.f32 	%f5791, %f5657, %f5765;
	sub.f32 	%f5792, %f5658, %f5769;
	sub.f32 	%f5793, %f5659, %f5769;
	sub.f32 	%f5794, %f5660, %f5765;
	sub.f32 	%f5795, %f5661, %f5765;
	sub.f32 	%f5796, %f5662, %f5769;
	sub.f32 	%f5797, %f5663, %f5769;
	sub.f32 	%f5798, %f5664, %f5765;
	sub.f32 	%f5799, %f5665, %f5765;
	sub.f32 	%f5800, %f5666, %f5769;
	sub.f32 	%f5801, %f5667, %f5769;
	sub.f32 	%f5802, %f5668, %f5765;
	sub.f32 	%f5803, %f5669, %f5765;
	sub.f32 	%f5804, %f5670, %f5769;
	sub.f32 	%f5805, %f5671, %f5769;
	sub.f32 	%f5806, %f5672, %f5765;
	sub.f32 	%f5807, %f5673, %f5765;
	sub.f32 	%f5808, %f5674, %f5769;
	sub.f32 	%f5809, %f5675, %f5769;
	sub.f32 	%f5810, %f5676, %f5765;
	sub.f32 	%f5811, %f5677, %f5765;
	sub.f32 	%f5812, %f5678, %f5769;
	sub.f32 	%f5813, %f5679, %f5769;
	sub.f32 	%f5814, %f5680, %f5765;
	sub.f32 	%f5815, %f5681, %f5765;
	sub.f32 	%f5816, %f5682, %f5769;
	sub.f32 	%f5817, %f5683, %f5769;
	sub.f32 	%f5818, %f5684, %f5765;
	sub.f32 	%f5819, %f5685, %f5765;
	sub.f32 	%f5820, %f5686, %f5769;
	sub.f32 	%f5821, %f5687, %f5769;
	sub.f32 	%f5822, %f5688, %f5765;
	sub.f32 	%f5823, %f5689, %f5765;
	sub.f32 	%f5824, %f5690, %f5769;
	sub.f32 	%f5825, %f5691, %f5769;
	sub.f32 	%f5826, %f5692, %f5765;
	sub.f32 	%f5827, %f5693, %f5765;
	sub.f32 	%f5828, %f5694, %f5769;
	sub.f32 	%f5829, %f5695, %f5769;
	sub.f32 	%f5830, %f5696, %f5765;
	sub.f32 	%f5831, %f5697, %f5765;
	sub.f32 	%f5832, %f5698, %f5769;
	sub.f32 	%f5833, %f5699, %f5769;
	.loc	1 229 19
	mul.f32 	%f4285, %f5770, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4284, %f4285;
	// end inline asm
	mul.f32 	%f4287, %f5771, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4286, %f4287;
	// end inline asm
	mul.f32 	%f4289, %f5772, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4288, %f4289;
	// end inline asm
	mul.f32 	%f4291, %f5773, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4290, %f4291;
	// end inline asm
	mul.f32 	%f4293, %f5774, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4292, %f4293;
	// end inline asm
	mul.f32 	%f4295, %f5775, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4294, %f4295;
	// end inline asm
	mul.f32 	%f4297, %f5776, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4296, %f4297;
	// end inline asm
	mul.f32 	%f4299, %f5777, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4298, %f4299;
	// end inline asm
	mul.f32 	%f4301, %f5778, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4300, %f4301;
	// end inline asm
	mul.f32 	%f4303, %f5779, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4302, %f4303;
	// end inline asm
	mul.f32 	%f4305, %f5780, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4304, %f4305;
	// end inline asm
	mul.f32 	%f4307, %f5781, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4306, %f4307;
	// end inline asm
	mul.f32 	%f4309, %f5782, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4308, %f4309;
	// end inline asm
	mul.f32 	%f4311, %f5783, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4310, %f4311;
	// end inline asm
	mul.f32 	%f4313, %f5784, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4312, %f4313;
	// end inline asm
	mul.f32 	%f4315, %f5785, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4314, %f4315;
	// end inline asm
	mul.f32 	%f4317, %f5786, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4316, %f4317;
	// end inline asm
	mul.f32 	%f4319, %f5787, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4318, %f4319;
	// end inline asm
	mul.f32 	%f4321, %f5788, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4320, %f4321;
	// end inline asm
	mul.f32 	%f4323, %f5789, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4322, %f4323;
	// end inline asm
	mul.f32 	%f4325, %f5790, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4324, %f4325;
	// end inline asm
	mul.f32 	%f4327, %f5791, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4326, %f4327;
	// end inline asm
	mul.f32 	%f4329, %f5792, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4328, %f4329;
	// end inline asm
	mul.f32 	%f4331, %f5793, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4330, %f4331;
	// end inline asm
	mul.f32 	%f4333, %f5794, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4332, %f4333;
	// end inline asm
	mul.f32 	%f4335, %f5795, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4334, %f4335;
	// end inline asm
	mul.f32 	%f4337, %f5796, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4336, %f4337;
	// end inline asm
	mul.f32 	%f4339, %f5797, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4338, %f4339;
	// end inline asm
	mul.f32 	%f4341, %f5798, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4340, %f4341;
	// end inline asm
	mul.f32 	%f4343, %f5799, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4342, %f4343;
	// end inline asm
	mul.f32 	%f4345, %f5800, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4344, %f4345;
	// end inline asm
	mul.f32 	%f4347, %f5801, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4346, %f4347;
	// end inline asm
	mul.f32 	%f4349, %f5802, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4348, %f4349;
	// end inline asm
	mul.f32 	%f4351, %f5803, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4350, %f4351;
	// end inline asm
	mul.f32 	%f4353, %f5804, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4352, %f4353;
	// end inline asm
	mul.f32 	%f4355, %f5805, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4354, %f4355;
	// end inline asm
	mul.f32 	%f4357, %f5806, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4356, %f4357;
	// end inline asm
	mul.f32 	%f4359, %f5807, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4358, %f4359;
	// end inline asm
	mul.f32 	%f4361, %f5808, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4360, %f4361;
	// end inline asm
	mul.f32 	%f4363, %f5809, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4362, %f4363;
	// end inline asm
	mul.f32 	%f4365, %f5810, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4364, %f4365;
	// end inline asm
	mul.f32 	%f4367, %f5811, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4366, %f4367;
	// end inline asm
	mul.f32 	%f4369, %f5812, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4368, %f4369;
	// end inline asm
	mul.f32 	%f4371, %f5813, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4370, %f4371;
	// end inline asm
	mul.f32 	%f4373, %f5814, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4372, %f4373;
	// end inline asm
	mul.f32 	%f4375, %f5815, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4374, %f4375;
	// end inline asm
	mul.f32 	%f4377, %f5816, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4376, %f4377;
	// end inline asm
	mul.f32 	%f4379, %f5817, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4378, %f4379;
	// end inline asm
	mul.f32 	%f4381, %f5818, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4380, %f4381;
	// end inline asm
	mul.f32 	%f4383, %f5819, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4382, %f4383;
	// end inline asm
	mul.f32 	%f4385, %f5820, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4384, %f4385;
	// end inline asm
	mul.f32 	%f4387, %f5821, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4386, %f4387;
	// end inline asm
	mul.f32 	%f4389, %f5822, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4388, %f4389;
	// end inline asm
	mul.f32 	%f4391, %f5823, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4390, %f4391;
	// end inline asm
	mul.f32 	%f4393, %f5824, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4392, %f4393;
	// end inline asm
	mul.f32 	%f4395, %f5825, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4394, %f4395;
	// end inline asm
	mul.f32 	%f4397, %f5826, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4396, %f4397;
	// end inline asm
	mul.f32 	%f4399, %f5827, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4398, %f4399;
	// end inline asm
	mul.f32 	%f4401, %f5828, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4400, %f4401;
	// end inline asm
	mul.f32 	%f4403, %f5829, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4402, %f4403;
	// end inline asm
	mul.f32 	%f4405, %f5830, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4404, %f4405;
	// end inline asm
	mul.f32 	%f4407, %f5831, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4406, %f4407;
	// end inline asm
	mul.f32 	%f4409, %f5832, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4408, %f4409;
	// end inline asm
	mul.f32 	%f4411, %f5833, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4410, %f4411;
	// end inline asm
$L__tmp7:
	.loc	2 256 15
	add.f32 	%f5834, %f4284, %f4286;
	add.f32 	%f5835, %f4288, %f4290;
	add.f32 	%f5836, %f5834, %f4292;
	add.f32 	%f5837, %f5836, %f4294;
	add.f32 	%f5838, %f5835, %f4296;
	add.f32 	%f5839, %f5838, %f4298;
	add.f32 	%f5840, %f5837, %f4300;
	add.f32 	%f5841, %f5840, %f4302;
	add.f32 	%f5842, %f5839, %f4304;
	add.f32 	%f5843, %f5842, %f4306;
	add.f32 	%f5844, %f5841, %f4308;
	add.f32 	%f5845, %f5844, %f4310;
	add.f32 	%f5846, %f5843, %f4312;
	add.f32 	%f5847, %f5846, %f4314;
	add.f32 	%f5848, %f5845, %f4316;
	add.f32 	%f5849, %f5848, %f4318;
	add.f32 	%f5850, %f5847, %f4320;
	add.f32 	%f5851, %f5850, %f4322;
	add.f32 	%f5852, %f5849, %f4324;
	add.f32 	%f5853, %f5852, %f4326;
	add.f32 	%f5854, %f5851, %f4328;
	add.f32 	%f5855, %f5854, %f4330;
	add.f32 	%f5856, %f5853, %f4332;
	add.f32 	%f5857, %f5856, %f4334;
	add.f32 	%f5858, %f5855, %f4336;
	add.f32 	%f5859, %f5858, %f4338;
	add.f32 	%f5860, %f5857, %f4340;
	add.f32 	%f5861, %f5860, %f4342;
	add.f32 	%f5862, %f5859, %f4344;
	add.f32 	%f5863, %f5862, %f4346;
	add.f32 	%f5864, %f5861, %f4348;
	add.f32 	%f5865, %f5864, %f4350;
	add.f32 	%f5866, %f5863, %f4352;
	add.f32 	%f5867, %f5866, %f4354;
	add.f32 	%f5868, %f5865, %f4356;
	add.f32 	%f5869, %f5868, %f4358;
	add.f32 	%f5870, %f5867, %f4360;
	add.f32 	%f5871, %f5870, %f4362;
	add.f32 	%f5872, %f5869, %f4364;
	add.f32 	%f5873, %f5872, %f4366;
	add.f32 	%f5874, %f5871, %f4368;
	add.f32 	%f5875, %f5874, %f4370;
	add.f32 	%f5876, %f5873, %f4372;
	add.f32 	%f5877, %f5876, %f4374;
	add.f32 	%f5878, %f5875, %f4376;
	add.f32 	%f5879, %f5878, %f4378;
	add.f32 	%f5880, %f5877, %f4380;
	add.f32 	%f5881, %f5880, %f4382;
	add.f32 	%f5882, %f5879, %f4384;
	add.f32 	%f5883, %f5882, %f4386;
	add.f32 	%f5884, %f5881, %f4388;
	add.f32 	%f5885, %f5884, %f4390;
	add.f32 	%f5886, %f5883, %f4392;
	add.f32 	%f5887, %f5886, %f4394;
	add.f32 	%f5888, %f5885, %f4396;
	add.f32 	%f5889, %f5888, %f4398;
	add.f32 	%f5890, %f5887, %f4400;
	add.f32 	%f5891, %f5890, %f4402;
	add.f32 	%f5892, %f5889, %f4404;
	add.f32 	%f5893, %f5892, %f4406;
	add.f32 	%f5894, %f5891, %f4408;
	add.f32 	%f5895, %f5894, %f4410;
	.loc	2 267 36
	mov.b32 	%r1494, %f5893;
	shfl.sync.bfly.b32	%r1495, %r1494, 2, 31, -1;
	mov.b32 	%f5896, %r1495;
	.loc	2 256 15
	add.f32 	%f5897, %f5893, %f5896;
	.loc	2 267 36
	mov.b32 	%r1496, %f5897;
	shfl.sync.bfly.b32	%r1497, %r1496, 1, 31, -1;
	mov.b32 	%f5898, %r1497;
	.loc	2 256 15
	add.f32 	%f5899, %f5897, %f5898;
	.loc	2 267 36
	mov.b32 	%r1498, %f5895;
	shfl.sync.bfly.b32	%r1499, %r1498, 2, 31, -1;
	mov.b32 	%f5900, %r1499;
	.loc	2 256 15
	add.f32 	%f5901, %f5895, %f5900;
	.loc	2 267 36
	mov.b32 	%r1500, %f5901;
	shfl.sync.bfly.b32	%r1501, %r1500, 1, 31, -1;
	mov.b32 	%f5902, %r1501;
	.loc	2 256 15
	add.f32 	%f5903, %f5901, %f5902;
$L__tmp8:
	.loc	1 232 34
	max.f32 	%f273, %f6116, %f5765;
	max.f32 	%f274, %f6117, %f5769;
	.loc	1 233 29
	sub.f32 	%f5904, %f6116, %f273;
	sub.f32 	%f5905, %f6117, %f274;
	.loc	1 233 23
	mul.f32 	%f4413, %f5904, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4412, %f4413;
	// end inline asm
	mul.f32 	%f4415, %f5905, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4414, %f4415;
	// end inline asm
	.loc	1 234 29
	sub.f32 	%f5906, %f5765, %f273;
	sub.f32 	%f5907, %f5769, %f274;
	.loc	1 234 22
	mul.f32 	%f4417, %f5906, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4416, %f4417;
	// end inline asm
	mul.f32 	%f4419, %f5907, 0f3FB8AA3B;
	// begin inline asm
	ex2.approx.f32 %f4418, %f4419;
	// end inline asm
	.loc	1 235 39
	mul.f32 	%f5908, %f5899, %f4416;
	mul.f32 	%f5909, %f5903, %f4418;
	.loc	1 235 32
	fma.rn.f32 	%f275, %f6118, %f4412, %f5908;
	fma.rn.f32 	%f276, %f6119, %f4414, %f5909;
	.loc	1 238 25
	mov.b32 	%r1206, %f275;
	mov.b32 	%r1205, %f4416;
	// begin inline asm
	div.full.f32 %r1204, %r1205, %r1206;
	// end inline asm
	mov.b32 	%f5910, %r1204;
	mov.b32 	%r1209, %f276;
	mov.b32 	%r1208, %f4418;
	// begin inline asm
	div.full.f32 %r1207, %r1208, %r1209;
	// end inline asm
	mov.b32 	%f5911, %r1207;
	.loc	1 239 16
	mul.f32 	%f5912, %f4284, %f5910;
	mul.f32 	%f5913, %f4286, %f5910;
	mul.f32 	%f5914, %f4288, %f5911;
	mul.f32 	%f5915, %f4290, %f5911;
	mul.f32 	%f5916, %f4292, %f5910;
	mul.f32 	%f5917, %f4294, %f5910;
	mul.f32 	%f5918, %f4296, %f5911;
	mul.f32 	%f5919, %f4298, %f5911;
	mul.f32 	%f5920, %f4300, %f5910;
	mul.f32 	%f5921, %f4302, %f5910;
	mul.f32 	%f5922, %f4304, %f5911;
	mul.f32 	%f5923, %f4306, %f5911;
	mul.f32 	%f5924, %f4308, %f5910;
	mul.f32 	%f5925, %f4310, %f5910;
	mul.f32 	%f5926, %f4312, %f5911;
	mul.f32 	%f5927, %f4314, %f5911;
	mul.f32 	%f5928, %f4316, %f5910;
	mul.f32 	%f5929, %f4318, %f5910;
	mul.f32 	%f5930, %f4320, %f5911;
	mul.f32 	%f5931, %f4322, %f5911;
	mul.f32 	%f5932, %f4324, %f5910;
	mul.f32 	%f5933, %f4326, %f5910;
	mul.f32 	%f5934, %f4328, %f5911;
	mul.f32 	%f5935, %f4330, %f5911;
	mul.f32 	%f5936, %f4332, %f5910;
	mul.f32 	%f5937, %f4334, %f5910;
	mul.f32 	%f5938, %f4336, %f5911;
	mul.f32 	%f5939, %f4338, %f5911;
	mul.f32 	%f5940, %f4340, %f5910;
	mul.f32 	%f5941, %f4342, %f5910;
	mul.f32 	%f5942, %f4344, %f5911;
	mul.f32 	%f5943, %f4346, %f5911;
	mul.f32 	%f5944, %f4348, %f5910;
	mul.f32 	%f5945, %f4350, %f5910;
	mul.f32 	%f5946, %f4352, %f5911;
	mul.f32 	%f5947, %f4354, %f5911;
	mul.f32 	%f5948, %f4356, %f5910;
	mul.f32 	%f5949, %f4358, %f5910;
	mul.f32 	%f5950, %f4360, %f5911;
	mul.f32 	%f5951, %f4362, %f5911;
	mul.f32 	%f5952, %f4364, %f5910;
	mul.f32 	%f5953, %f4366, %f5910;
	mul.f32 	%f5954, %f4368, %f5911;
	mul.f32 	%f5955, %f4370, %f5911;
	mul.f32 	%f5956, %f4372, %f5910;
	mul.f32 	%f5957, %f4374, %f5910;
	mul.f32 	%f5958, %f4376, %f5911;
	mul.f32 	%f5959, %f4378, %f5911;
	mul.f32 	%f5960, %f4380, %f5910;
	mul.f32 	%f5961, %f4382, %f5910;
	mul.f32 	%f5962, %f4384, %f5911;
	mul.f32 	%f5963, %f4386, %f5911;
	mul.f32 	%f5964, %f4388, %f5910;
	mul.f32 	%f5965, %f4390, %f5910;
	mul.f32 	%f5966, %f4392, %f5911;
	mul.f32 	%f5967, %f4394, %f5911;
	mul.f32 	%f5968, %f4396, %f5910;
	mul.f32 	%f5969, %f4398, %f5910;
	mul.f32 	%f5970, %f4400, %f5911;
	mul.f32 	%f5971, %f4402, %f5911;
	mul.f32 	%f5972, %f4404, %f5910;
	mul.f32 	%f5973, %f4406, %f5910;
	mul.f32 	%f5974, %f4408, %f5911;
	mul.f32 	%f5975, %f4410, %f5911;
	.loc	1 241 26
	mov.b32 	%r1211, %f6118;
	// begin inline asm
	div.full.f32 %r1210, %r1211, %r1206;
	// end inline asm
	mov.b32 	%f5976, %r1210;
	mov.b32 	%r1214, %f6119;
	// begin inline asm
	div.full.f32 %r1213, %r1214, %r1209;
	// end inline asm
	mov.b32 	%f5977, %r1213;
	.loc	1 241 36
	mul.f32 	%f5978, %f4412, %f5976;
	mul.f32 	%f5979, %f4414, %f5977;
	.loc	1 242 20
	mul.f32 	%f4548, %f4548, %f5978;
	mul.f32 	%f4549, %f4549, %f5978;
	mul.f32 	%f4550, %f4550, %f5979;
	mul.f32 	%f4551, %f4551, %f5979;
	mul.f32 	%f4552, %f4552, %f5978;
	mul.f32 	%f4553, %f4553, %f5978;
	mul.f32 	%f4554, %f4554, %f5979;
	mul.f32 	%f4555, %f4555, %f5979;
	mul.f32 	%f4556, %f4556, %f5978;
	mul.f32 	%f4557, %f4557, %f5978;
	mul.f32 	%f4558, %f4558, %f5979;
	mul.f32 	%f4559, %f4559, %f5979;
	mul.f32 	%f4560, %f4560, %f5978;
	mul.f32 	%f4561, %f4561, %f5978;
	mul.f32 	%f4562, %f4562, %f5979;
	mul.f32 	%f4563, %f4563, %f5979;
	mul.f32 	%f4564, %f4564, %f5978;
	mul.f32 	%f4565, %f4565, %f5978;
	mul.f32 	%f4566, %f4566, %f5979;
	mul.f32 	%f4567, %f4567, %f5979;
	mul.f32 	%f4568, %f4568, %f5978;
	mul.f32 	%f4569, %f4569, %f5978;
	mul.f32 	%f4570, %f4570, %f5979;
	mul.f32 	%f4571, %f4571, %f5979;
	mul.f32 	%f4572, %f4572, %f5978;
	mul.f32 	%f4573, %f4573, %f5978;
	mul.f32 	%f4574, %f4574, %f5979;
	mul.f32 	%f4575, %f4575, %f5979;
	mul.f32 	%f4576, %f4576, %f5978;
	mul.f32 	%f4577, %f4577, %f5978;
	mul.f32 	%f4578, %f4578, %f5979;
	mul.f32 	%f4579, %f4579, %f5979;
	mul.f32 	%f4580, %f4580, %f5978;
	mul.f32 	%f4581, %f4581, %f5978;
	mul.f32 	%f4582, %f4582, %f5979;
	mul.f32 	%f4583, %f4583, %f5979;
	mul.f32 	%f4584, %f4584, %f5978;
	mul.f32 	%f4585, %f4585, %f5978;
	mul.f32 	%f4586, %f4586, %f5979;
	mul.f32 	%f4587, %f4587, %f5979;
	mul.f32 	%f4588, %f4588, %f5978;
	mul.f32 	%f4589, %f4589, %f5978;
	mul.f32 	%f4590, %f4590, %f5979;
	mul.f32 	%f4591, %f4591, %f5979;
	mul.f32 	%f4592, %f4592, %f5978;
	mul.f32 	%f4593, %f4593, %f5978;
	mul.f32 	%f4594, %f4594, %f5979;
	mul.f32 	%f4595, %f4595, %f5979;
	mul.f32 	%f4596, %f4596, %f5978;
	mul.f32 	%f4597, %f4597, %f5978;
	mul.f32 	%f4598, %f4598, %f5979;
	mul.f32 	%f4599, %f4599, %f5979;
	mul.f32 	%f4600, %f4600, %f5978;
	mul.f32 	%f4601, %f4601, %f5978;
	mul.f32 	%f4602, %f4602, %f5979;
	mul.f32 	%f4603, %f4603, %f5979;
	mul.f32 	%f4604, %f4604, %f5978;
	mul.f32 	%f4605, %f4605, %f5978;
	mul.f32 	%f4606, %f4606, %f5979;
	mul.f32 	%f4607, %f4607, %f5979;
	mul.f32 	%f4608, %f4608, %f5978;
	mul.f32 	%f4609, %f4609, %f5978;
	mul.f32 	%f4610, %f4610, %f5979;
	mul.f32 	%f4611, %f4611, %f5979;
	.loc	1 245 20
	mul.wide.s32 	%rd522, %r1759, 2;
	add.s64 	%rd441, %rd26, %rd522;
	add.s64 	%rd442, %rd27, %rd522;
	add.s64 	%rd443, %rd28, %rd522;
	add.s64 	%rd444, %rd29, %rd522;
	add.s64 	%rd445, %rd30, %rd522;
	add.s64 	%rd446, %rd31, %rd522;
	add.s64 	%rd447, %rd32, %rd522;
	add.s64 	%rd448, %rd33, %rd522;
	.loc	1 244 20
	// begin inline asm
	mov.u32 %r1216, 0x0;
	mov.u32 %r1217, 0x0;
	mov.u32 %r1218, 0x0;
	mov.u32 %r1219, 0x0;
	@%p384 ld.global.v4.b32 { %r1216, %r1217, %r1218, %r1219 }, [ %rd441 + 0 ];
	@!%p384 mov.u32 %r1216, %r332;
	@!%p384 mov.u32 %r1217, %r332;
	@!%p384 mov.u32 %r1218, %r332;
	@!%p384 mov.u32 %r1219, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1224, 0x0;
	mov.u32 %r1225, 0x0;
	mov.u32 %r1226, 0x0;
	mov.u32 %r1227, 0x0;
	@%p389 ld.global.v4.b32 { %r1224, %r1225, %r1226, %r1227 }, [ %rd442 + 0 ];
	@!%p389 mov.u32 %r1224, %r332;
	@!%p389 mov.u32 %r1225, %r332;
	@!%p389 mov.u32 %r1226, %r332;
	@!%p389 mov.u32 %r1227, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1232, 0x0;
	mov.u32 %r1233, 0x0;
	mov.u32 %r1234, 0x0;
	mov.u32 %r1235, 0x0;
	@%p394 ld.global.v4.b32 { %r1232, %r1233, %r1234, %r1235 }, [ %rd443 + 0 ];
	@!%p394 mov.u32 %r1232, %r332;
	@!%p394 mov.u32 %r1233, %r332;
	@!%p394 mov.u32 %r1234, %r332;
	@!%p394 mov.u32 %r1235, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1240, 0x0;
	mov.u32 %r1241, 0x0;
	mov.u32 %r1242, 0x0;
	mov.u32 %r1243, 0x0;
	@%p399 ld.global.v4.b32 { %r1240, %r1241, %r1242, %r1243 }, [ %rd444 + 0 ];
	@!%p399 mov.u32 %r1240, %r332;
	@!%p399 mov.u32 %r1241, %r332;
	@!%p399 mov.u32 %r1242, %r332;
	@!%p399 mov.u32 %r1243, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1248, 0x0;
	mov.u32 %r1249, 0x0;
	mov.u32 %r1250, 0x0;
	mov.u32 %r1251, 0x0;
	@%p404 ld.global.v4.b32 { %r1248, %r1249, %r1250, %r1251 }, [ %rd445 + 0 ];
	@!%p404 mov.u32 %r1248, %r332;
	@!%p404 mov.u32 %r1249, %r332;
	@!%p404 mov.u32 %r1250, %r332;
	@!%p404 mov.u32 %r1251, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1256, 0x0;
	mov.u32 %r1257, 0x0;
	mov.u32 %r1258, 0x0;
	mov.u32 %r1259, 0x0;
	@%p409 ld.global.v4.b32 { %r1256, %r1257, %r1258, %r1259 }, [ %rd446 + 0 ];
	@!%p409 mov.u32 %r1256, %r332;
	@!%p409 mov.u32 %r1257, %r332;
	@!%p409 mov.u32 %r1258, %r332;
	@!%p409 mov.u32 %r1259, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1264, 0x0;
	mov.u32 %r1265, 0x0;
	mov.u32 %r1266, 0x0;
	mov.u32 %r1267, 0x0;
	@%p414 ld.global.v4.b32 { %r1264, %r1265, %r1266, %r1267 }, [ %rd447 + 0 ];
	@!%p414 mov.u32 %r1264, %r332;
	@!%p414 mov.u32 %r1265, %r332;
	@!%p414 mov.u32 %r1266, %r332;
	@!%p414 mov.u32 %r1267, %r332;
	// end inline asm
	// begin inline asm
	mov.u32 %r1272, 0x0;
	mov.u32 %r1273, 0x0;
	mov.u32 %r1274, 0x0;
	mov.u32 %r1275, 0x0;
	@%p419 ld.global.v4.b32 { %r1272, %r1273, %r1274, %r1275 }, [ %rd448 + 0 ];
	@!%p419 mov.u32 %r1272, %r332;
	@!%p419 mov.u32 %r1273, %r332;
	@!%p419 mov.u32 %r1274, %r332;
	@!%p419 mov.u32 %r1275, %r332;
	// end inline asm
	bar.sync 	0;
	st.shared.v4.b32 	[%r180], {%r1216, %r1217, %r1218, %r1219};
	st.shared.v4.b32 	[%r181], {%r1224, %r1225, %r1226, %r1227};
	st.shared.v4.b32 	[%r182], {%r1232, %r1233, %r1234, %r1235};
	st.shared.v4.b32 	[%r183], {%r1240, %r1241, %r1242, %r1243};
	st.shared.v4.b32 	[%r184], {%r1248, %r1249, %r1250, %r1251};
	st.shared.v4.b32 	[%r185], {%r1256, %r1257, %r1258, %r1259};
	st.shared.v4.b32 	[%r186], {%r1264, %r1265, %r1266, %r1267};
	st.shared.v4.b32 	[%r187], {%r1272, %r1273, %r1274, %r1275};
	.loc	1 249 17
	mov.b32 	%r1280, %f5912;
	// begin inline asm
	cvt.rn.bf16.f32 %rs374, %r1280;
	// end inline asm
	mov.b32 	%r1281, %f5913;
	// begin inline asm
	cvt.rn.bf16.f32 %rs375, %r1281;
	// end inline asm
	mov.b32 	%r1282, %f5914;
	// begin inline asm
	cvt.rn.bf16.f32 %rs376, %r1282;
	// end inline asm
	mov.b32 	%r1283, %f5915;
	// begin inline asm
	cvt.rn.bf16.f32 %rs377, %r1283;
	// end inline asm
	mov.b32 	%r1284, %f5916;
	// begin inline asm
	cvt.rn.bf16.f32 %rs378, %r1284;
	// end inline asm
	mov.b32 	%r1285, %f5917;
	// begin inline asm
	cvt.rn.bf16.f32 %rs379, %r1285;
	// end inline asm
	mov.b32 	%r1286, %f5918;
	// begin inline asm
	cvt.rn.bf16.f32 %rs380, %r1286;
	// end inline asm
	mov.b32 	%r1287, %f5919;
	// begin inline asm
	cvt.rn.bf16.f32 %rs381, %r1287;
	// end inline asm
	mov.b32 	%r1288, %f5920;
	// begin inline asm
	cvt.rn.bf16.f32 %rs382, %r1288;
	// end inline asm
	mov.b32 	%r1289, %f5921;
	// begin inline asm
	cvt.rn.bf16.f32 %rs383, %r1289;
	// end inline asm
	mov.b32 	%r1290, %f5922;
	// begin inline asm
	cvt.rn.bf16.f32 %rs384, %r1290;
	// end inline asm
	mov.b32 	%r1291, %f5923;
	// begin inline asm
	cvt.rn.bf16.f32 %rs385, %r1291;
	// end inline asm
	mov.b32 	%r1292, %f5924;
	// begin inline asm
	cvt.rn.bf16.f32 %rs386, %r1292;
	// end inline asm
	mov.b32 	%r1293, %f5925;
	// begin inline asm
	cvt.rn.bf16.f32 %rs387, %r1293;
	// end inline asm
	mov.b32 	%r1294, %f5926;
	// begin inline asm
	cvt.rn.bf16.f32 %rs388, %r1294;
	// end inline asm
	mov.b32 	%r1295, %f5927;
	// begin inline asm
	cvt.rn.bf16.f32 %rs389, %r1295;
	// end inline asm
	mov.b32 	%r1296, %f5928;
	// begin inline asm
	cvt.rn.bf16.f32 %rs390, %r1296;
	// end inline asm
	mov.b32 	%r1297, %f5929;
	// begin inline asm
	cvt.rn.bf16.f32 %rs391, %r1297;
	// end inline asm
	mov.b32 	%r1298, %f5930;
	// begin inline asm
	cvt.rn.bf16.f32 %rs392, %r1298;
	// end inline asm
	mov.b32 	%r1299, %f5931;
	// begin inline asm
	cvt.rn.bf16.f32 %rs393, %r1299;
	// end inline asm
	mov.b32 	%r1300, %f5932;
	// begin inline asm
	cvt.rn.bf16.f32 %rs394, %r1300;
	// end inline asm
	mov.b32 	%r1301, %f5933;
	// begin inline asm
	cvt.rn.bf16.f32 %rs395, %r1301;
	// end inline asm
	mov.b32 	%r1302, %f5934;
	// begin inline asm
	cvt.rn.bf16.f32 %rs396, %r1302;
	// end inline asm
	mov.b32 	%r1303, %f5935;
	// begin inline asm
	cvt.rn.bf16.f32 %rs397, %r1303;
	// end inline asm
	mov.b32 	%r1304, %f5936;
	// begin inline asm
	cvt.rn.bf16.f32 %rs398, %r1304;
	// end inline asm
	mov.b32 	%r1305, %f5937;
	// begin inline asm
	cvt.rn.bf16.f32 %rs399, %r1305;
	// end inline asm
	mov.b32 	%r1306, %f5938;
	// begin inline asm
	cvt.rn.bf16.f32 %rs400, %r1306;
	// end inline asm
	mov.b32 	%r1307, %f5939;
	// begin inline asm
	cvt.rn.bf16.f32 %rs401, %r1307;
	// end inline asm
	mov.b32 	%r1308, %f5940;
	// begin inline asm
	cvt.rn.bf16.f32 %rs402, %r1308;
	// end inline asm
	mov.b32 	%r1309, %f5941;
	// begin inline asm
	cvt.rn.bf16.f32 %rs403, %r1309;
	// end inline asm
	mov.b32 	%r1310, %f5942;
	// begin inline asm
	cvt.rn.bf16.f32 %rs404, %r1310;
	// end inline asm
	mov.b32 	%r1311, %f5943;
	// begin inline asm
	cvt.rn.bf16.f32 %rs405, %r1311;
	// end inline asm
	mov.b32 	%r1312, %f5944;
	// begin inline asm
	cvt.rn.bf16.f32 %rs406, %r1312;
	// end inline asm
	mov.b32 	%r1313, %f5945;
	// begin inline asm
	cvt.rn.bf16.f32 %rs407, %r1313;
	// end inline asm
	mov.b32 	%r1314, %f5946;
	// begin inline asm
	cvt.rn.bf16.f32 %rs408, %r1314;
	// end inline asm
	mov.b32 	%r1315, %f5947;
	// begin inline asm
	cvt.rn.bf16.f32 %rs409, %r1315;
	// end inline asm
	mov.b32 	%r1316, %f5948;
	// begin inline asm
	cvt.rn.bf16.f32 %rs410, %r1316;
	// end inline asm
	mov.b32 	%r1317, %f5949;
	// begin inline asm
	cvt.rn.bf16.f32 %rs411, %r1317;
	// end inline asm
	mov.b32 	%r1318, %f5950;
	// begin inline asm
	cvt.rn.bf16.f32 %rs412, %r1318;
	// end inline asm
	mov.b32 	%r1319, %f5951;
	// begin inline asm
	cvt.rn.bf16.f32 %rs413, %r1319;
	// end inline asm
	mov.b32 	%r1320, %f5952;
	// begin inline asm
	cvt.rn.bf16.f32 %rs414, %r1320;
	// end inline asm
	mov.b32 	%r1321, %f5953;
	// begin inline asm
	cvt.rn.bf16.f32 %rs415, %r1321;
	// end inline asm
	mov.b32 	%r1322, %f5954;
	// begin inline asm
	cvt.rn.bf16.f32 %rs416, %r1322;
	// end inline asm
	mov.b32 	%r1323, %f5955;
	// begin inline asm
	cvt.rn.bf16.f32 %rs417, %r1323;
	// end inline asm
	mov.b32 	%r1324, %f5956;
	// begin inline asm
	cvt.rn.bf16.f32 %rs418, %r1324;
	// end inline asm
	mov.b32 	%r1325, %f5957;
	// begin inline asm
	cvt.rn.bf16.f32 %rs419, %r1325;
	// end inline asm
	mov.b32 	%r1326, %f5958;
	// begin inline asm
	cvt.rn.bf16.f32 %rs420, %r1326;
	// end inline asm
	mov.b32 	%r1327, %f5959;
	// begin inline asm
	cvt.rn.bf16.f32 %rs421, %r1327;
	// end inline asm
	mov.b32 	%r1328, %f5960;
	// begin inline asm
	cvt.rn.bf16.f32 %rs422, %r1328;
	// end inline asm
	mov.b32 	%r1329, %f5961;
	// begin inline asm
	cvt.rn.bf16.f32 %rs423, %r1329;
	// end inline asm
	mov.b32 	%r1330, %f5962;
	// begin inline asm
	cvt.rn.bf16.f32 %rs424, %r1330;
	// end inline asm
	mov.b32 	%r1331, %f5963;
	// begin inline asm
	cvt.rn.bf16.f32 %rs425, %r1331;
	// end inline asm
	mov.b32 	%r1332, %f5964;
	// begin inline asm
	cvt.rn.bf16.f32 %rs426, %r1332;
	// end inline asm
	mov.b32 	%r1333, %f5965;
	// begin inline asm
	cvt.rn.bf16.f32 %rs427, %r1333;
	// end inline asm
	mov.b32 	%r1334, %f5966;
	// begin inline asm
	cvt.rn.bf16.f32 %rs428, %r1334;
	// end inline asm
	mov.b32 	%r1335, %f5967;
	// begin inline asm
	cvt.rn.bf16.f32 %rs429, %r1335;
	// end inline asm
	mov.b32 	%r1336, %f5968;
	// begin inline asm
	cvt.rn.bf16.f32 %rs430, %r1336;
	// end inline asm
	mov.b32 	%r1337, %f5969;
	// begin inline asm
	cvt.rn.bf16.f32 %rs431, %r1337;
	// end inline asm
	mov.b32 	%r1338, %f5970;
	// begin inline asm
	cvt.rn.bf16.f32 %rs432, %r1338;
	// end inline asm
	mov.b32 	%r1339, %f5971;
	// begin inline asm
	cvt.rn.bf16.f32 %rs433, %r1339;
	// end inline asm
	mov.b32 	%r1340, %f5972;
	// begin inline asm
	cvt.rn.bf16.f32 %rs434, %r1340;
	// end inline asm
	mov.b32 	%r1341, %f5973;
	// begin inline asm
	cvt.rn.bf16.f32 %rs435, %r1341;
	// end inline asm
	mov.b32 	%r1342, %f5974;
	// begin inline asm
	cvt.rn.bf16.f32 %rs436, %r1342;
	// end inline asm
	mov.b32 	%r1343, %f5975;
	// begin inline asm
	cvt.rn.bf16.f32 %rs437, %r1343;
	// end inline asm
	.loc	1 251 24
	// begin inline asm
	fence.proxy.async.shared::cta;
	// end inline asm
	bar.sync 	0;
	mov.b32 	%r1534, {%rs374, %rs375};
	mov.b32 	%r1535, {%rs376, %rs377};
	mov.b32 	%r1536, {%rs378, %rs379};
	mov.b32 	%r1537, {%rs380, %rs381};
	mov.b32 	%r1538, {%rs382, %rs383};
	mov.b32 	%r1539, {%rs384, %rs385};
	mov.b32 	%r1540, {%rs386, %rs387};
	mov.b32 	%r1541, {%rs388, %rs389};
	mov.b32 	%r1542, {%rs390, %rs391};
	mov.b32 	%r1543, {%rs392, %rs393};
	mov.b32 	%r1544, {%rs394, %rs395};
	mov.b32 	%r1545, {%rs396, %rs397};
	mov.b32 	%r1546, {%rs398, %rs399};
	mov.b32 	%r1547, {%rs400, %rs401};
	mov.b32 	%r1548, {%rs402, %rs403};
	mov.b32 	%r1549, {%rs404, %rs405};
	mov.b32 	%r1550, {%rs406, %rs407};
	mov.b32 	%r1551, {%rs408, %rs409};
	mov.b32 	%r1552, {%rs410, %rs411};
	mov.b32 	%r1553, {%rs412, %rs413};
	mov.b32 	%r1554, {%rs414, %rs415};
	mov.b32 	%r1555, {%rs416, %rs417};
	mov.b32 	%r1556, {%rs418, %rs419};
	mov.b32 	%r1557, {%rs420, %rs421};
	mov.b32 	%r1558, {%rs422, %rs423};
	mov.b32 	%r1559, {%rs424, %rs425};
	mov.b32 	%r1560, {%rs426, %rs427};
	mov.b32 	%r1561, {%rs428, %rs429};
	mov.b32 	%r1562, {%rs430, %rs431};
	mov.b32 	%r1563, {%rs432, %rs433};
	mov.b32 	%r1564, {%rs434, %rs435};
	mov.b32 	%r1565, {%rs436, %rs437};
	// begin inline asm
	wgmma.fence.sync.aligned;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1534,%r1535,%r1536,%r1537}, %rd426, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1538,%r1539,%r1540,%r1541}, %rd450, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1542,%r1543,%r1544,%r1545}, %rd451, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1546,%r1547,%r1548,%r1549}, %rd452, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1550,%r1551,%r1552,%r1553}, %rd453, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1554,%r1555,%r1556,%r1557}, %rd454, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1558,%r1559,%r1560,%r1561}, %rd455, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.mma_async.sync.aligned.m64n128k16.f32.bf16.bf16 {%f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611}, {%r1562,%r1563,%r1564,%r1565}, %rd456, 1, 1, 1, 1;
	// end inline asm
	// begin inline asm
	wgmma.commit_group.sync.aligned;
	// end inline asm
	// begin inline asm
	// wait for regs: %f4548,%f4549,%f4550,%f4551,%f4552,%f4553,%f4554,%f4555,%f4556,%f4557,%f4558,%f4559,%f4560,%f4561,%f4562,%f4563,%f4564,%f4565,%f4566,%f4567,%f4568,%f4569,%f4570,%f4571,%f4572,%f4573,%f4574,%f4575,%f4576,%f4577,%f4578,%f4579,%f4580,%f4581,%f4582,%f4583,%f4584,%f4585,%f4586,%f4587,%f4588,%f4589,%f4590,%f4591,%f4592,%f4593,%f4594,%f4595,%f4596,%f4597,%f4598,%f4599,%f4600,%f4601,%f4602,%f4603,%f4604,%f4605,%f4606,%f4607,%f4608,%f4609,%f4610,%f4611
	wgmma.wait_group.sync.aligned 0;
	// end inline asm
	.loc	1 207 66
	add.s32 	%r1760, %r1760, 128;
	add.s32 	%r1759, %r1759, %r302;
	add.s32 	%r1758, %r1758, %r304;
	setp.lt.s32 	%p573, %r1760, %r179;
	mov.f32 	%f6116, %f273;
	mov.f32 	%f6117, %f274;
	mov.f32 	%f6118, %f275;
	mov.f32 	%f6119, %f276;
	@%p573 bra 	$L__BB0_5;
$L__BB0_6:
	.loc	1 258 8
	mad.lo.s32 	%r1702, %r323, %r317, %r18;
	.loc	1 258 31
	mad.lo.s32 	%r1703, %r30, %r316, %r1702;
	mad.lo.s32 	%r1704, %r31, %r316, %r1702;
	mad.lo.s32 	%r1705, %r32, %r316, %r1702;
	mad.lo.s32 	%r1706, %r33, %r316, %r1702;
	mad.lo.s32 	%r1707, %r34, %r316, %r1702;
	mad.lo.s32 	%r1708, %r35, %r316, %r1702;
	mad.lo.s32 	%r1709, %r36, %r316, %r1702;
	mad.lo.s32 	%r1710, %r37, %r316, %r1702;
	.loc	1 259 21
	mul.wide.s32 	%rd531, %r1703, 2;
	add.s64 	%rd523, %rd61, %rd531;
	mul.wide.s32 	%rd532, %r1704, 2;
	add.s64 	%rd524, %rd61, %rd532;
	mul.wide.s32 	%rd533, %r1705, 2;
	add.s64 	%rd525, %rd61, %rd533;
	mul.wide.s32 	%rd534, %r1706, 2;
	add.s64 	%rd526, %rd61, %rd534;
	mul.wide.s32 	%rd535, %r1707, 2;
	add.s64 	%rd527, %rd61, %rd535;
	mul.wide.s32 	%rd536, %r1708, 2;
	add.s64 	%rd528, %rd61, %rd536;
	mul.wide.s32 	%rd537, %r1709, 2;
	add.s64 	%rd529, %rd61, %rd537;
	mul.wide.s32 	%rd538, %r1710, 2;
	add.s64 	%rd530, %rd61, %rd538;
	.loc	1 261 13
	mov.b32 	%r1566, %f4548;
	// begin inline asm
	cvt.rn.bf16.f32 %rs597, %r1566;
	// end inline asm
	mov.b32 	%r1567, %f4549;
	// begin inline asm
	cvt.rn.bf16.f32 %rs598, %r1567;
	// end inline asm
	mov.b32 	%r1568, %f4550;
	// begin inline asm
	cvt.rn.bf16.f32 %rs599, %r1568;
	// end inline asm
	mov.b32 	%r1569, %f4551;
	// begin inline asm
	cvt.rn.bf16.f32 %rs600, %r1569;
	// end inline asm
	mov.b32 	%r1570, %f4552;
	// begin inline asm
	cvt.rn.bf16.f32 %rs601, %r1570;
	// end inline asm
	mov.b32 	%r1571, %f4553;
	// begin inline asm
	cvt.rn.bf16.f32 %rs602, %r1571;
	// end inline asm
	mov.b32 	%r1572, %f4554;
	// begin inline asm
	cvt.rn.bf16.f32 %rs603, %r1572;
	// end inline asm
	mov.b32 	%r1573, %f4555;
	// begin inline asm
	cvt.rn.bf16.f32 %rs604, %r1573;
	// end inline asm
	mov.b32 	%r1574, %f4556;
	// begin inline asm
	cvt.rn.bf16.f32 %rs605, %r1574;
	// end inline asm
	mov.b32 	%r1575, %f4557;
	// begin inline asm
	cvt.rn.bf16.f32 %rs606, %r1575;
	// end inline asm
	mov.b32 	%r1576, %f4558;
	// begin inline asm
	cvt.rn.bf16.f32 %rs607, %r1576;
	// end inline asm
	mov.b32 	%r1577, %f4559;
	// begin inline asm
	cvt.rn.bf16.f32 %rs608, %r1577;
	// end inline asm
	mov.b32 	%r1578, %f4560;
	// begin inline asm
	cvt.rn.bf16.f32 %rs609, %r1578;
	// end inline asm
	mov.b32 	%r1579, %f4561;
	// begin inline asm
	cvt.rn.bf16.f32 %rs610, %r1579;
	// end inline asm
	mov.b32 	%r1580, %f4562;
	// begin inline asm
	cvt.rn.bf16.f32 %rs611, %r1580;
	// end inline asm
	mov.b32 	%r1581, %f4563;
	// begin inline asm
	cvt.rn.bf16.f32 %rs612, %r1581;
	// end inline asm
	mov.b32 	%r1582, %f4564;
	// begin inline asm
	cvt.rn.bf16.f32 %rs613, %r1582;
	// end inline asm
	mov.b32 	%r1583, %f4565;
	// begin inline asm
	cvt.rn.bf16.f32 %rs614, %r1583;
	// end inline asm
	mov.b32 	%r1584, %f4566;
	// begin inline asm
	cvt.rn.bf16.f32 %rs615, %r1584;
	// end inline asm
	mov.b32 	%r1585, %f4567;
	// begin inline asm
	cvt.rn.bf16.f32 %rs616, %r1585;
	// end inline asm
	mov.b32 	%r1586, %f4568;
	// begin inline asm
	cvt.rn.bf16.f32 %rs617, %r1586;
	// end inline asm
	mov.b32 	%r1587, %f4569;
	// begin inline asm
	cvt.rn.bf16.f32 %rs618, %r1587;
	// end inline asm
	mov.b32 	%r1588, %f4570;
	// begin inline asm
	cvt.rn.bf16.f32 %rs619, %r1588;
	// end inline asm
	mov.b32 	%r1589, %f4571;
	// begin inline asm
	cvt.rn.bf16.f32 %rs620, %r1589;
	// end inline asm
	mov.b32 	%r1590, %f4572;
	// begin inline asm
	cvt.rn.bf16.f32 %rs621, %r1590;
	// end inline asm
	mov.b32 	%r1591, %f4573;
	// begin inline asm
	cvt.rn.bf16.f32 %rs622, %r1591;
	// end inline asm
	mov.b32 	%r1592, %f4574;
	// begin inline asm
	cvt.rn.bf16.f32 %rs623, %r1592;
	// end inline asm
	mov.b32 	%r1593, %f4575;
	// begin inline asm
	cvt.rn.bf16.f32 %rs624, %r1593;
	// end inline asm
	mov.b32 	%r1594, %f4576;
	// begin inline asm
	cvt.rn.bf16.f32 %rs625, %r1594;
	// end inline asm
	mov.b32 	%r1595, %f4577;
	// begin inline asm
	cvt.rn.bf16.f32 %rs626, %r1595;
	// end inline asm
	mov.b32 	%r1596, %f4578;
	// begin inline asm
	cvt.rn.bf16.f32 %rs627, %r1596;
	// end inline asm
	mov.b32 	%r1597, %f4579;
	// begin inline asm
	cvt.rn.bf16.f32 %rs628, %r1597;
	// end inline asm
	mov.b32 	%r1598, %f4580;
	// begin inline asm
	cvt.rn.bf16.f32 %rs629, %r1598;
	// end inline asm
	mov.b32 	%r1599, %f4581;
	// begin inline asm
	cvt.rn.bf16.f32 %rs630, %r1599;
	// end inline asm
	mov.b32 	%r1600, %f4582;
	// begin inline asm
	cvt.rn.bf16.f32 %rs631, %r1600;
	// end inline asm
	mov.b32 	%r1601, %f4583;
	// begin inline asm
	cvt.rn.bf16.f32 %rs632, %r1601;
	// end inline asm
	mov.b32 	%r1602, %f4584;
	// begin inline asm
	cvt.rn.bf16.f32 %rs633, %r1602;
	// end inline asm
	mov.b32 	%r1603, %f4585;
	// begin inline asm
	cvt.rn.bf16.f32 %rs634, %r1603;
	// end inline asm
	mov.b32 	%r1604, %f4586;
	// begin inline asm
	cvt.rn.bf16.f32 %rs635, %r1604;
	// end inline asm
	mov.b32 	%r1605, %f4587;
	// begin inline asm
	cvt.rn.bf16.f32 %rs636, %r1605;
	// end inline asm
	mov.b32 	%r1606, %f4588;
	// begin inline asm
	cvt.rn.bf16.f32 %rs637, %r1606;
	// end inline asm
	mov.b32 	%r1607, %f4589;
	// begin inline asm
	cvt.rn.bf16.f32 %rs638, %r1607;
	// end inline asm
	mov.b32 	%r1608, %f4590;
	// begin inline asm
	cvt.rn.bf16.f32 %rs639, %r1608;
	// end inline asm
	mov.b32 	%r1609, %f4591;
	// begin inline asm
	cvt.rn.bf16.f32 %rs640, %r1609;
	// end inline asm
	mov.b32 	%r1610, %f4592;
	// begin inline asm
	cvt.rn.bf16.f32 %rs641, %r1610;
	// end inline asm
	mov.b32 	%r1611, %f4593;
	// begin inline asm
	cvt.rn.bf16.f32 %rs642, %r1611;
	// end inline asm
	mov.b32 	%r1612, %f4594;
	// begin inline asm
	cvt.rn.bf16.f32 %rs643, %r1612;
	// end inline asm
	mov.b32 	%r1613, %f4595;
	// begin inline asm
	cvt.rn.bf16.f32 %rs644, %r1613;
	// end inline asm
	mov.b32 	%r1614, %f4596;
	// begin inline asm
	cvt.rn.bf16.f32 %rs645, %r1614;
	// end inline asm
	mov.b32 	%r1615, %f4597;
	// begin inline asm
	cvt.rn.bf16.f32 %rs646, %r1615;
	// end inline asm
	mov.b32 	%r1616, %f4598;
	// begin inline asm
	cvt.rn.bf16.f32 %rs647, %r1616;
	// end inline asm
	mov.b32 	%r1617, %f4599;
	// begin inline asm
	cvt.rn.bf16.f32 %rs648, %r1617;
	// end inline asm
	mov.b32 	%r1618, %f4600;
	// begin inline asm
	cvt.rn.bf16.f32 %rs649, %r1618;
	// end inline asm
	mov.b32 	%r1619, %f4601;
	// begin inline asm
	cvt.rn.bf16.f32 %rs650, %r1619;
	// end inline asm
	mov.b32 	%r1620, %f4602;
	// begin inline asm
	cvt.rn.bf16.f32 %rs651, %r1620;
	// end inline asm
	mov.b32 	%r1621, %f4603;
	// begin inline asm
	cvt.rn.bf16.f32 %rs652, %r1621;
	// end inline asm
	mov.b32 	%r1622, %f4604;
	// begin inline asm
	cvt.rn.bf16.f32 %rs653, %r1622;
	// end inline asm
	mov.b32 	%r1623, %f4605;
	// begin inline asm
	cvt.rn.bf16.f32 %rs654, %r1623;
	// end inline asm
	mov.b32 	%r1624, %f4606;
	// begin inline asm
	cvt.rn.bf16.f32 %rs655, %r1624;
	// end inline asm
	mov.b32 	%r1625, %f4607;
	// begin inline asm
	cvt.rn.bf16.f32 %rs656, %r1625;
	// end inline asm
	mov.b32 	%r1626, %f4608;
	// begin inline asm
	cvt.rn.bf16.f32 %rs657, %r1626;
	// end inline asm
	mov.b32 	%r1627, %f4609;
	// begin inline asm
	cvt.rn.bf16.f32 %rs658, %r1627;
	// end inline asm
	mov.b32 	%r1628, %f4610;
	// begin inline asm
	cvt.rn.bf16.f32 %rs659, %r1628;
	// end inline asm
	mov.b32 	%r1629, %f4611;
	// begin inline asm
	cvt.rn.bf16.f32 %rs660, %r1629;
	// end inline asm
	bar.sync 	0;
	and.b32  	%r1711, %r8, 7;
	and.b32  	%r1712, %r7, 15;
	and.b32  	%r1713, %r19, 8;
	mad.lo.s32 	%r1714, %r1712, 136, %r1713;
	mad.lo.s32 	%r1715, %r1711, 2176, %r1714;
	mov.b32 	%r1716, {%rs597, %rs598};
	mov.b32 	%r1717, {%rs599, %rs600};
	mov.b32 	%r1718, {%rs601, %rs602};
	mov.b32 	%r1719, {%rs603, %rs604};
	shl.b32 	%r1720, %r1715, 1;
	add.s32 	%r1630, %r453, %r1720;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1630], {%r1716, %r1717, %r1718, %r1719};
	// end inline asm
	mov.b32 	%r1722, {%rs605, %rs606};
	mov.b32 	%r1723, {%rs607, %rs608};
	mov.b32 	%r1724, {%rs609, %rs610};
	mov.b32 	%r1725, {%rs611, %rs612};
	add.s32 	%r1635, %r1630, 32;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1635], {%r1722, %r1723, %r1724, %r1725};
	// end inline asm
	mov.b32 	%r1726, {%rs613, %rs614};
	mov.b32 	%r1727, {%rs615, %rs616};
	mov.b32 	%r1728, {%rs617, %rs618};
	mov.b32 	%r1729, {%rs619, %rs620};
	add.s32 	%r1640, %r1630, 64;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1640], {%r1726, %r1727, %r1728, %r1729};
	// end inline asm
	mov.b32 	%r1730, {%rs621, %rs622};
	mov.b32 	%r1731, {%rs623, %rs624};
	mov.b32 	%r1732, {%rs625, %rs626};
	mov.b32 	%r1733, {%rs627, %rs628};
	add.s32 	%r1645, %r1630, 96;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1645], {%r1730, %r1731, %r1732, %r1733};
	// end inline asm
	mov.b32 	%r1734, {%rs629, %rs630};
	mov.b32 	%r1735, {%rs631, %rs632};
	mov.b32 	%r1736, {%rs633, %rs634};
	mov.b32 	%r1737, {%rs635, %rs636};
	add.s32 	%r1650, %r1630, 128;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1650], {%r1734, %r1735, %r1736, %r1737};
	// end inline asm
	mov.b32 	%r1738, {%rs637, %rs638};
	mov.b32 	%r1739, {%rs639, %rs640};
	mov.b32 	%r1740, {%rs641, %rs642};
	mov.b32 	%r1741, {%rs643, %rs644};
	add.s32 	%r1655, %r1630, 160;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1655], {%r1738, %r1739, %r1740, %r1741};
	// end inline asm
	mov.b32 	%r1742, {%rs645, %rs646};
	mov.b32 	%r1743, {%rs647, %rs648};
	mov.b32 	%r1744, {%rs649, %rs650};
	mov.b32 	%r1745, {%rs651, %rs652};
	add.s32 	%r1660, %r1630, 192;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1660], {%r1742, %r1743, %r1744, %r1745};
	// end inline asm
	mov.b32 	%r1746, {%rs653, %rs654};
	mov.b32 	%r1747, {%rs655, %rs656};
	mov.b32 	%r1748, {%rs657, %rs658};
	mov.b32 	%r1749, {%rs659, %rs660};
	add.s32 	%r1665, %r1630, 224;
	// begin inline asm
	stmatrix.sync.aligned.m8n8.x4.shared.b16 [%r1665], {%r1746, %r1747, %r1748, %r1749};
	// end inline asm
	bar.sync 	0;
	and.b32  	%r1750, %r9, 1;
	shl.b32 	%r1751, %r1711, 1;
	or.b32  	%r1752, %r1751, %r1750;
	mad.lo.s32 	%r1753, %r1752, 136, %r18;
	shl.b32 	%r1754, %r1753, 1;
	add.s32 	%r1755, %r453, %r1754;
	ld.shared.v4.u32 	{%r1670, %r1671, %r1672, %r1673}, [%r1755];
	ld.shared.v4.u32 	{%r1674, %r1675, %r1676, %r1677}, [%r1755+4352];
	ld.shared.v4.u32 	{%r1678, %r1679, %r1680, %r1681}, [%r1755+8704];
	ld.shared.v4.u32 	{%r1682, %r1683, %r1684, %r1685}, [%r1755+13056];
	ld.shared.v4.u32 	{%r1686, %r1687, %r1688, %r1689}, [%r1755+17408];
	ld.shared.v4.u32 	{%r1690, %r1691, %r1692, %r1693}, [%r1755+21760];
	ld.shared.v4.u32 	{%r1694, %r1695, %r1696, %r1697}, [%r1755+26112];
	ld.shared.v4.u32 	{%r1698, %r1699, %r1700, %r1701}, [%r1755+30464];
	// begin inline asm
	@%p4 st.global.v4.b32 [ %rd523 + 0 ], { %r1670, %r1671, %r1672, %r1673 };
	// end inline asm
	// begin inline asm
	@%p9 st.global.v4.b32 [ %rd524 + 0 ], { %r1674, %r1675, %r1676, %r1677 };
	// end inline asm
	// begin inline asm
	@%p14 st.global.v4.b32 [ %rd525 + 0 ], { %r1678, %r1679, %r1680, %r1681 };
	// end inline asm
	// begin inline asm
	@%p19 st.global.v4.b32 [ %rd526 + 0 ], { %r1682, %r1683, %r1684, %r1685 };
	// end inline asm
	// begin inline asm
	@%p24 st.global.v4.b32 [ %rd527 + 0 ], { %r1686, %r1687, %r1688, %r1689 };
	// end inline asm
	// begin inline asm
	@%p29 st.global.v4.b32 [ %rd528 + 0 ], { %r1690, %r1691, %r1692, %r1693 };
	// end inline asm
	// begin inline asm
	@%p34 st.global.v4.b32 [ %rd529 + 0 ], { %r1694, %r1695, %r1696, %r1697 };
	// end inline asm
	// begin inline asm
	@%p39 st.global.v4.b32 [ %rd530 + 0 ], { %r1698, %r1699, %r1700, %r1701 };
	// end inline asm
	.loc	1 264 4
	ret;
$L__tmp9:
$L__func_end0:

}
	.file	1 "/opt/anaconda3/envs/xny_verl/lib/python3.10/site-packages/vllm/attention/ops/prefix_prefill.py"
	.file	2 "/opt/anaconda3/envs/xny_verl/lib/python3.10/site-packages/triton/language/standard.py"
	.section	.debug_abbrev
	{
.b8 1
.b8 17
.b8 1
.b8 37
.b8 8
.b8 19
.b8 5
.b8 3
.b8 8
.b8 16
.b8 6
.b8 27
.b8 8
.b8 17
.b8 1
.b8 18
.b8 1
.b8 0
.b8 0
.b8 2
.b8 46
.b8 0
.b8 3
.b8 8
.b8 32
.b8 11
.b8 0
.b8 0
.b8 3
.b8 46
.b8 1
.b8 17
.b8 1
.b8 18
.b8 1
.b8 49
.b8 19
.b8 0
.b8 0
.b8 4
.b8 29
.b8 0
.b8 49
.b8 19
.b8 17
.b8 1
.b8 18
.b8 1
.b8 88
.b8 11
.b8 89
.b8 11
.b8 87
.b8 11
.b8 0
.b8 0
.b8 0
	}
	.section	.debug_info
	{
.b32 265
.b8 2
.b8 0
.b32 .debug_abbrev
.b8 8
.b8 1
.b8 116
.b8 114
.b8 105
.b8 116
.b8 111
.b8 110
.b8 0
.b8 2
.b8 0
.b8 112
.b8 114
.b8 101
.b8 102
.b8 105
.b8 120
.b8 95
.b8 112
.b8 114
.b8 101
.b8 102
.b8 105
.b8 108
.b8 108
.b8 46
.b8 112
.b8 121
.b8 0
.b32 .debug_line
.b8 47
.b8 111
.b8 112
.b8 116
.b8 47
.b8 97
.b8 110
.b8 97
.b8 99
.b8 111
.b8 110
.b8 100
.b8 97
.b8 51
.b8 47
.b8 101
.b8 110
.b8 118
.b8 115
.b8 47
.b8 120
.b8 110
.b8 121
.b8 95
.b8 118
.b8 101
.b8 114
.b8 108
.b8 47
.b8 108
.b8 105
.b8 98
.b8 47
.b8 112
.b8 121
.b8 116
.b8 104
.b8 111
.b8 110
.b8 51
.b8 46
.b8 49
.b8 48
.b8 47
.b8 115
.b8 105
.b8 116
.b8 101
.b8 45
.b8 112
.b8 97
.b8 99
.b8 107
.b8 97
.b8 103
.b8 101
.b8 115
.b8 47
.b8 118
.b8 108
.b8 108
.b8 109
.b8 47
.b8 97
.b8 116
.b8 116
.b8 101
.b8 110
.b8 116
.b8 105
.b8 111
.b8 110
.b8 47
.b8 111
.b8 112
.b8 115
.b8 0
.b64 $L__func_begin0
.b64 $L__func_end0
.b8 2
.b8 95
.b8 102
.b8 119
.b8 100
.b8 95
.b8 107
.b8 101
.b8 114
.b8 110
.b8 101
.b8 108
.b8 0
.b8 1
.b8 3
.b64 $L__func_begin0
.b64 $L__func_end0
.b32 136
.b8 4
.b32 136
.b64 $L__tmp1
.b64 $L__tmp2
.b8 1
.b8 164
.b8 26
.b8 4
.b32 136
.b64 $L__tmp3
.b64 $L__tmp4
.b8 1
.b8 166
.b8 25
.b8 4
.b32 136
.b64 $L__tmp5
.b64 $L__tmp6
.b8 1
.b8 228
.b8 26
.b8 4
.b32 136
.b64 $L__tmp7
.b64 $L__tmp8
.b8 1
.b8 230
.b8 25
.b8 0
.b8 0
	}
	.section	.debug_loc	{	}
