@article{vtr8,
    author = {Murray, Kevin E. and Petelin, Oleg and Zhong, Sheng and Wang, Jia Min and Eldafrawy, Mohamed and Legault, Jean-Philippe and Sha, Eugene and Graham, Aaron G. and Wu, Jean and Walker, Matthew J. P. and Zeng, Hanqing and Patros, Panagiotis and Luu, Jason and Kent, Kenneth B. and Betz, Vaughn},
    title = {VTR 8: High-Performance CAD and Customizable FPGA Architecture Modelling},
    year = {2020},
    issue_date = {June 2020},
    publisher = {Association for Computing Machinery},
    address = {New York, NY, USA},
    volume = {13},
    number = {2},
    issn = {1936-7406},
    url = {https://doi.org/10.1145/3388617},
    doi = {10.1145/3388617},
    journal = {ACM Trans. Reconfigurable Technol. Syst.},
    month = {may},
    articleno = {9},
    numpages = {55},
    keywords = {verilog to routing (VTR), routing, Computer aided design (CAD), packing, versatile place and route (VPR), field programmable gate array (FPGA), electronic design automation (EDA), placement}
}