// Seed: 4147373161
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9,
    id_10,
    id_11,
    id_12,
    id_13,
    id_14,
    id_15,
    id_16,
    id_17
);
  inout wire id_17;
  input wire id_16;
  inout wire id_15;
  output wire id_14;
  input wire id_13;
  input wire id_12;
  input wire id_11;
  inout wire id_10;
  output wire id_9;
  inout wire id_8;
  output wire id_7;
  inout wire id_6;
  input wire id_5;
  output wire id_4;
  output wire id_3;
  output wire id_2;
  output wire id_1;
  wire id_18 = id_10;
endmodule
module module_1 (
    output tri0 id_0,
    input supply1 id_1
    , id_34, id_35,
    input uwire id_2,
    output supply1 id_3,
    input supply0 id_4,
    output supply1 id_5,
    output supply1 id_6,
    output tri0 id_7,
    input supply1 id_8,
    input tri id_9,
    output supply0 id_10,
    output uwire id_11,
    input tri0 id_12,
    output wand id_13,
    input uwire id_14,
    output wire id_15,
    input wire id_16,
    input tri1 id_17,
    input tri id_18,
    input uwire id_19,
    input supply1 id_20,
    output supply1 id_21
    , id_36,
    output supply1 id_22,
    input wor id_23,
    output supply1 id_24,
    input tri0 id_25,
    input tri1 id_26,
    output uwire id_27,
    input tri0 id_28,
    output uwire id_29,
    input tri0 id_30,
    output wor id_31,
    output tri1 id_32
);
  always @(posedge 1) id_13 = 1'b0;
  module_0(
      id_35,
      id_36,
      id_36,
      id_34,
      id_36,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_34,
      id_36,
      id_34,
      id_34,
      id_34,
      id_35,
      id_35
  );
endmodule
