# compile vhdl design source files
vhdl xil_defaultlib  \
"../../../../Microprocessor_Final.srcs/sources_1/new/Decoder_3_8.vhd" \
"../../../../Microprocessor_Final.srcs/sources_1/new/Register_4bit.vhd" \
"../../../../Microprocessor_Final.srcs/sources_1/new/Register_Bank.vhd" \
"../../../../Microprocessor_Final.srcs/sources_1/new/Slow_Clk.vhd" \
"../../../../Microprocessor_Final.srcs/sim_1/imports/Lab 10 - Microprocessor/TB_RegisterBank.vhd" \

# Do not sort compile order
nosort
