Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.1 (lin64) Build 2552052 Fri May 24 14:47:09 MDT 2019
| Date         : Sat Dec 11 23:06:17 2021
| Host         : QUANTUM-DSKTP running 64-bit Ubuntu 20.04.3 LTS
| Command      : report_control_sets -verbose -file vga_blocks_sprite_top_control_sets_placed.rpt
| Design       : vga_blocks_sprite_top
| Device       : xc7a100t
--------------------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Histogram
3. Flip-Flop Distribution
4. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Total control sets                                       |    11 |
|    Minimum number of control sets                        |    11 |
|    Addition due to synthesis replication                 |     0 |
|    Addition due to physical synthesis replication        |     0 |
| Unused register locations in slices containing registers |    43 |
+----------------------------------------------------------+-------+
* Control sets can be merged at opt_design using control_set_merge or merge_equivalent_drivers
** Run report_qor_suggestions for automated merging and remapping suggestions


2. Histogram
------------

+--------------------+-------+
|       Fanout       | Count |
+--------------------+-------+
| Total control sets |    11 |
| >= 0 to < 4        |     1 |
| >= 4 to < 6        |     0 |
| >= 6 to < 8        |     0 |
| >= 8 to < 10       |     3 |
| >= 10 to < 12      |     2 |
| >= 12 to < 14      |     0 |
| >= 14 to < 16      |     0 |
| >= 16              |     5 |
+--------------------+-------+
* Control sets can be remapped at either synth_design or opt_design


3. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              32 |           16 |
| No           | No                    | Yes                    |              49 |           21 |
| No           | Yes                   | No                     |               0 |            0 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |              28 |           14 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


4. Detailed Control Set Information
-----------------------------------

+-----------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+
|   Clock Signal  |                                    Enable Signal                                    | Set/Reset Signal | Slice Load Count | Bel Load Count |
+-----------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+
|  U1/out_BUFG[0] |                                                                                     |                  |                1 |              1 |
|  U1/out_BUFG[0] | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_31_0_0_i_1_n_0    |                  |                1 |              8 |
|  clk_BUFG       | U11/geqOp                                                                           | btn_IBUF[3]      |                4 |              9 |
|  clk_BUFG       | U11/geqOp0_in                                                                       | btn_IBUF[3]      |                4 |              9 |
|  U1/out_BUFG[0] |                                                                                     | btn_IBUF[3]      |                9 |             10 |
|  U1/out_BUFG[0] | U2/vsenable                                                                         | btn_IBUF[3]      |                6 |             10 |
|  U1/out_BUFG[0] | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_0_127_0_0_i_1_n_0   |                  |                4 |             16 |
|  U1/out_BUFG[0] | U4/U0/synth_options.dist_mem_inst/gen_dp_ram.dpram_inst/ram_reg_128_255_0_0_i_1_n_0 |                  |                4 |             16 |
|  mclk_IBUF_BUFG |                                                                                     | btn_IBUF[3]      |                5 |             19 |
|  clk_BUFG       |                                                                                     | btn_IBUF[3]      |                7 |             20 |
|  clk_BUFG       |                                                                                     |                  |               15 |             31 |
+-----------------+-------------------------------------------------------------------------------------+------------------+------------------+----------------+


