/******************************************************************************
 *  Copyright (C) 2017 Broadcom. The term "Broadcom" refers to Broadcom Limited and/or its subsidiaries.
 *
 *  This program is the proprietary software of Broadcom and/or its licensors,
 *  and may only be used, duplicated, modified or distributed pursuant to the terms and
 *  conditions of a separate, written license agreement executed between you and Broadcom
 *  (an "Authorized License").  Except as set forth in an Authorized License, Broadcom grants
 *  no license (express or implied), right to use, or waiver of any kind with respect to the
 *  Software, and Broadcom expressly reserves all rights in and to the Software and all
 *  intellectual property rights therein.  IF YOU HAVE NO AUTHORIZED LICENSE, THEN YOU
 *  HAVE NO RIGHT TO USE THIS SOFTWARE IN ANY WAY, AND SHOULD IMMEDIATELY
 *  NOTIFY BROADCOM AND DISCONTINUE ALL USE OF THE SOFTWARE.
 *
 *  Except as expressly set forth in the Authorized License,
 *
 *  1.     This program, including its structure, sequence and organization, constitutes the valuable trade
 *  secrets of Broadcom, and you shall use all reasonable efforts to protect the confidentiality thereof,
 *  and to use this information only in connection with your use of Broadcom integrated circuit products.
 *
 *  2.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, THE SOFTWARE IS PROVIDED "AS IS"
 *  AND WITH ALL FAULTS AND BROADCOM MAKES NO PROMISES, REPRESENTATIONS OR
 *  WARRANTIES, EITHER EXPRESS, IMPLIED, STATUTORY, OR OTHERWISE, WITH RESPECT TO
 *  THE SOFTWARE.  BROADCOM SPECIFICALLY DISCLAIMS ANY AND ALL IMPLIED WARRANTIES
 *  OF TITLE, MERCHANTABILITY, NONINFRINGEMENT, FITNESS FOR A PARTICULAR PURPOSE,
 *  LACK OF VIRUSES, ACCURACY OR COMPLETENESS, QUIET ENJOYMENT, QUIET POSSESSION
 *  OR CORRESPONDENCE TO DESCRIPTION. YOU ASSUME THE ENTIRE RISK ARISING OUT OF
 *  USE OR PERFORMANCE OF THE SOFTWARE.
 *
 *  3.     TO THE MAXIMUM EXTENT PERMITTED BY LAW, IN NO EVENT SHALL BROADCOM OR ITS
 *  LICENSORS BE LIABLE FOR (i) CONSEQUENTIAL, INCIDENTAL, SPECIAL, INDIRECT, OR
 *  EXEMPLARY DAMAGES WHATSOEVER ARISING OUT OF OR IN ANY WAY RELATING TO YOUR
 *  USE OF OR INABILITY TO USE THE SOFTWARE EVEN IF BROADCOM HAS BEEN ADVISED OF
 *  THE POSSIBILITY OF SUCH DAMAGES; OR (ii) ANY AMOUNT IN EXCESS OF THE AMOUNT
 *  ACTUALLY PAID FOR THE SOFTWARE ITSELF OR U.S. $1, WHICHEVER IS GREATER. THESE
 *  LIMITATIONS SHALL APPLY NOTWITHSTANDING ANY FAILURE OF ESSENTIAL PURPOSE OF
 *  ANY LIMITED REMEDY.
 *
 * Module Description:
 *                     DO NOT EDIT THIS FILE DIRECTLY
 *
 * This module was generated magically with RDB from a source description
 * file. You must edit the source file for changes to be made to this file.
 *
 * The launch point for all information concerning RDB is found at:
 *   http://bcgbu.broadcom.com/RDB/SitePages/Home.aspx
 *
 * Date:           Generated on               Fri May 26 16:23:18 2017
 *                 Full Compile MD5 Checksum  2d7c8c2d08ca91a04fd773b36290769b
 *                     (minus title and desc)
 *                 MD5 Checksum               c4e84d1b6a684dc94139b602f6b5e658
 *
 * lock_release:   n/a
 * Compiled with:  RDB Utility                combo_header.pl
 *                 RDB.pm                     1481
 *                 unknown                    unknown
 *                 Perl Interpreter           5.014001
 *                 Operating System           linux
 *                 Script Source              home/pntruong/sbin/combo_header.pl
 *                 DVTSWVER                   LOCAL home/pntruong/sbin/combo_header.pl
 *
 *
********************************************************************************/

#ifndef BCHP_RAAGA_DSP_L2C_H__
#define BCHP_RAAGA_DSP_L2C_H__

/***************************************************************************
 *RAAGA_DSP_L2C - L2 Cache Block Registers
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_REVISION              0x01030000 /* [RO][32] L2 Cache Revision Register */
#define BCHP_RAAGA_DSP_L2C_CTRL0                 0x01030004 /* [RW][32] L2C Control 0 */
#define BCHP_RAAGA_DSP_L2C_CTRL1                 0x01030008 /* [RW][32] L2C Control 1 */
#define BCHP_RAAGA_DSP_L2C_CTRL2                 0x0103000c /* [RW][32] L2C Control 2 */
#define BCHP_RAAGA_DSP_L2C_CTRL3                 0x01030010 /* [RW][32] L2C Control 3 */
#define BCHP_RAAGA_DSP_L2C_CTRL4                 0x01030014 /* [RW][32] L2C Control 4 */
#define BCHP_RAAGA_DSP_L2C_CTRL5                 0x01030018 /* [RW][32] L2C Control 5 */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL      0x0103001c /* [RW][32] L2C HW Prefetch Control */
#define BCHP_RAAGA_DSP_L2C_AUTO_WB_AGEING_COUNT  0x01030030 /* [RW][32] Automatic Write Back Ageing Count */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG          0x01030034 /* [RW][32] CBUS Priority Configuration */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG    0x01030038 /* [RW][32] Queue Priority Configuration */
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY       0x0103003c /* [RW][32] Release Way Command Controls */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE      0x01030040 /* [RO][32] Release Way Done Status */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR     0x01030044 /* [RW][32] Release Way Clear */
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE      0x01030048 /* [RW][32] Cache Way Enable Controls */
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE    0x0103004c /* [RW][32] Power-Down Way Enable Controls */
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE 0x01030050 /* [RW][32] SMEM Simulation Mode Way Enable Controls */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL              0x01030060 /* [RW][64] Command Controls */
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID             0x01030068 /* [RW][32] Command Sequence ID */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT       0x01030130 /* [RW][32] Abort Command for Queue */
#define BCHP_RAAGA_DSP_L2C_CMD_ID_ABORT          0x01030138 /* [RW][64] Abort Command for Command ID */
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_STATUS      0x01030140 /* [RO][64] Queue Abort Status */
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_CLEAR       0x01030148 /* [RW][64] Queue Abort Status Clear Control */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE     0x01030150 /* [RW][32] Migrate Command for Queue */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL           0x010301b0 /* [RW][32] Pooled Command Queue Controls */
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT           0x010301b4 /* [RW][32] Pooled Command Queue Soft Init */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS            0x010301b8 /* [RO][32] Pooled Command Queue Status */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0 0x010301c0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1 0x010301c8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2 0x010301d0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3 0x010301d8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4 0x010301e0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5 0x010301e8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6 0x010301f0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7 0x010301f8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8 0x01030200 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9 0x01030208 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10 0x01030210 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11 0x01030218 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12 0x01030220 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13 0x01030228 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14 0x01030230 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15 0x01030238 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16 0x01030240 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17 0x01030248 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18 0x01030250 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19 0x01030258 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20 0x01030260 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21 0x01030268 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22 0x01030270 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23 0x01030278 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24 0x01030280 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25 0x01030288 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26 0x01030290 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27 0x01030298 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28 0x010302a0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29 0x010302a8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30 0x010302b0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31 0x010302b8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32 0x010302c0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33 0x010302c8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34 0x010302d0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35 0x010302d8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36 0x010302e0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37 0x010302e8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38 0x010302f0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39 0x010302f8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40 0x01030300 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41 0x01030308 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42 0x01030310 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43 0x01030318 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44 0x01030320 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45 0x01030328 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46 0x01030330 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47 0x01030338 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48 0x01030340 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49 0x01030348 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50 0x01030350 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51 0x01030358 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52 0x01030360 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53 0x01030368 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54 0x01030370 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55 0x01030378 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56 0x01030380 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57 0x01030388 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58 0x01030390 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59 0x01030398 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60 0x010303a0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61 0x010303a8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62 0x010303b0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63 0x010303b8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64 0x010303c0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65 0x010303c8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66 0x010303d0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67 0x010303d8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68 0x010303e0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69 0x010303e8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70 0x010303f0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71 0x010303f8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72 0x01030400 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73 0x01030408 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74 0x01030410 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75 0x01030418 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76 0x01030420 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77 0x01030428 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78 0x01030430 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79 0x01030438 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80 0x01030440 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81 0x01030448 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82 0x01030450 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83 0x01030458 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84 0x01030460 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85 0x01030468 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86 0x01030470 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87 0x01030478 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88 0x01030480 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89 0x01030488 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90 0x01030490 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91 0x01030498 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92 0x010304a0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93 0x010304a8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94 0x010304b0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95 0x010304b8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96 0x010304c0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97 0x010304c8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98 0x010304d0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99 0x010304d8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100 0x010304e0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101 0x010304e8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102 0x010304f0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103 0x010304f8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104 0x01030500 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105 0x01030508 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106 0x01030510 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107 0x01030518 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108 0x01030520 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109 0x01030528 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110 0x01030530 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111 0x01030538 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112 0x01030540 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113 0x01030548 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114 0x01030550 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115 0x01030558 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116 0x01030560 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117 0x01030568 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118 0x01030570 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119 0x01030578 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120 0x01030580 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121 0x01030588 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122 0x01030590 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123 0x01030598 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124 0x010305a0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125 0x010305a8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126 0x010305b0 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127 0x010305b8 /* [RW][64] Physical Address translation Table */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_ADDR          0x010309d0 /* [RW][32] TAG or DATARAM Address for peek/poke access */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD           0x010309d4 /* [RW][32] Peek and Poke Command Register for TAG and DATARAM */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO          0x010309d8 /* [RW][32] Set Peek/poke in Auto increment mode */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG  0x010309dc /* [RW][32] Peek trigger in auto increment mode */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_WDATA         0x010309e0 /* [RW][64] Peek and Poke TAG/DATARAM RBUS Write Data */
#define BCHP_RAAGA_DSP_L2C_PP_TD2R_RDATA         0x010309e8 /* [RO][64] Peek and Poke TAG/DATARAM RBUS Read Data */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_ADDR_STATUS 0x010309f0 /* [RO][32] Current address for peek/poke operation in auto increment mode. */
#define BCHP_RAAGA_DSP_L2C_PP_STATUS             0x010309f4 /* [RO][32] Peek and Poke Interface Status */
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS 0x010309f8 /* [RO][32] Allocation Error Status */
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS 0x010309fc /* [RO][32] Allocation Error Status */
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS 0x01030a00 /* [RO][32] Allocation Error Status */
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS 0x01030a04 /* [RO][32] Command Lock Error Status */
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS 0x01030a08 /* [RO][64] SCB Address Error Status */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR    0x01030a10 /* [RW][32] Error Status Clear Control */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT       0x01030a20 /* [RO][32] Error Interrupt Register */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET   0x01030a24 /* [WO][32] Error Interrupt Set Register */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR 0x01030a28 /* [WO][32] Error Interrupt Clear Register */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK  0x01030a2c /* [RO][32] Error Interrupt Mask Register */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET 0x01030a30 /* [WO][32] Error Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR 0x01030a34 /* [WO][32] Error Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT      0x01030a38 /* [RO][32] Status Interrupt Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET  0x01030a3c /* [WO][32] Status Interrupt Set Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR 0x01030a40 /* [WO][32] Status Interrupt Clear Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK 0x01030a44 /* [RO][32] Status Interrupt Mask Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET 0x01030a48 /* [WO][32] Status Interrupt Mask Set Register */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR 0x01030a4c /* [WO][32] Status Interrupt Mask Clear Register */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0           0x01030a50 /* [RW][32] Debug Control-0 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1           0x01030a54 /* [RW][32] Debug Control-1 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2           0x01030a58 /* [RW][32] Debug Control-2 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3           0x01030a5c /* [RW][32] Debug Control-3 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_FW_DATA         0x01030a60 /* [RW][64] Debug FW Data */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE     0x01030a68 /* [RW][32] Debug Cache Write Controls */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR 0x01030a6c /* [RO][32] Debug Cache Write Address Status */
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS          0x01030a70 /* [RO][32] Debug Status */
#define BCHP_RAAGA_DSP_L2C_DEBUG_TIMESTAMP       0x01030a74 /* [RO][32] Debug Timestamp */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB   0x01030ac8 /* [RO][32] Debug DCA SCB Write Access */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0  0x01030b00 /* [RO][64] Debug L2C HW Status0 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1  0x01030b08 /* [RO][64] Debug L2C HW Status1 */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG      0x01030d10 /* [RO][64] Debug L2C Configuration */
#define BCHP_RAAGA_DSP_L2C_SCRATCH_REG           0x01030ff8 /* [RW][64] Scratch Register */

/***************************************************************************
 *REVISION - L2 Cache Revision Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: REVISION :: reserved0 [31:16] */
#define BCHP_RAAGA_DSP_L2C_REVISION_reserved0_MASK                 0xffff0000
#define BCHP_RAAGA_DSP_L2C_REVISION_reserved0_SHIFT                16

/* RAAGA_DSP_L2C :: REVISION :: MAJOR [15:08] */
#define BCHP_RAAGA_DSP_L2C_REVISION_MAJOR_MASK                     0x0000ff00
#define BCHP_RAAGA_DSP_L2C_REVISION_MAJOR_SHIFT                    8
#define BCHP_RAAGA_DSP_L2C_REVISION_MAJOR_DEFAULT                  0x00000001

/* RAAGA_DSP_L2C :: REVISION :: MINOR [07:00] */
#define BCHP_RAAGA_DSP_L2C_REVISION_MINOR_MASK                     0x000000ff
#define BCHP_RAAGA_DSP_L2C_REVISION_MINOR_SHIFT                    0
#define BCHP_RAAGA_DSP_L2C_REVISION_MINOR_DEFAULT                  0x00000001

/***************************************************************************
 *CTRL0 - L2C Control 0
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL0 :: reserved0 [31:22] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_reserved0_MASK                    0xffc00000
#define BCHP_RAAGA_DSP_L2C_CTRL0_reserved0_SHIFT                   22

/* RAAGA_DSP_L2C :: CTRL0 :: RELEASE_WAY_CMD_PRIORITY [21:20] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_MASK     0x00300000
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_SHIFT    20
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_DEFAULT  0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_HIGHEST  3
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_HIGH     2
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_MEDIUM   1
#define BCHP_RAAGA_DSP_L2C_CTRL0_RELEASE_WAY_CMD_PRIORITY_LOW      0

/* RAAGA_DSP_L2C :: CTRL0 :: WBB_PRIORITY_REORDER_EN [19:19] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_REORDER_EN_MASK      0x00080000
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_REORDER_EN_SHIFT     19
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_REORDER_EN_DEFAULT   0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_REORDER_EN_ENABLE    1
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_REORDER_EN_DISABLE   0

/* RAAGA_DSP_L2C :: CTRL0 :: WBB_POP_MODE [18:18] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_POP_MODE_MASK                 0x00040000
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_POP_MODE_SHIFT                18
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_POP_MODE_DEFAULT              0x00000001
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_POP_MODE_ROUND_ROBIN          1
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_POP_MODE_FIFO_MODE            0

/* RAAGA_DSP_L2C :: CTRL0 :: PREFETCH_POP_MODE [17:17] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_PREFETCH_POP_MODE_MASK            0x00020000
#define BCHP_RAAGA_DSP_L2C_CTRL0_PREFETCH_POP_MODE_SHIFT           17
#define BCHP_RAAGA_DSP_L2C_CTRL0_PREFETCH_POP_MODE_DEFAULT         0x00000001
#define BCHP_RAAGA_DSP_L2C_CTRL0_PREFETCH_POP_MODE_ROUND_ROBIN     1
#define BCHP_RAAGA_DSP_L2C_CTRL0_PREFETCH_POP_MODE_FIFO_MODE       0

/* RAAGA_DSP_L2C :: CTRL0 :: MISSBUF_POP_MODE [16:16] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_MISSBUF_POP_MODE_MASK             0x00010000
#define BCHP_RAAGA_DSP_L2C_CTRL0_MISSBUF_POP_MODE_SHIFT            16
#define BCHP_RAAGA_DSP_L2C_CTRL0_MISSBUF_POP_MODE_DEFAULT          0x00000001
#define BCHP_RAAGA_DSP_L2C_CTRL0_MISSBUF_POP_MODE_ROUND_ROBIN      1
#define BCHP_RAAGA_DSP_L2C_CTRL0_MISSBUF_POP_MODE_FIFO_MODE        0

/* RAAGA_DSP_L2C :: CTRL0 :: WBB_PRIORITY_INVERSION_THRESHOLD [15:11] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_THRESHOLD_MASK 0x0000f800
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_THRESHOLD_SHIFT 11
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_THRESHOLD_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: CTRL0 :: WBB_PRIORITY_INVERSION_EN [10:10] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_EN_MASK    0x00000400
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_EN_SHIFT   10
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_EN_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_EN_ENABLE  1
#define BCHP_RAAGA_DSP_L2C_CTRL0_WBB_PRIORITY_INVERSION_EN_DISABLE 0

/* RAAGA_DSP_L2C :: CTRL0 :: AUTO_WB_THRESHOLD [09:05] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_THRESHOLD_MASK            0x000003e0
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_THRESHOLD_SHIFT           5
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_THRESHOLD_DEFAULT         0x00000000

/* RAAGA_DSP_L2C :: CTRL0 :: AUTO_WB_EN [04:04] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_EN_MASK                   0x00000010
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_EN_SHIFT                  4
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_EN_DEFAULT                0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_EN_ENABLE                 1
#define BCHP_RAAGA_DSP_L2C_CTRL0_AUTO_WB_EN_DISABLE                0

/* RAAGA_DSP_L2C :: CTRL0 :: DIV_VALUE [03:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_MASK                    0x0000000f
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_SHIFT                   0
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_DEFAULT                 0x00000002
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_Divide_by_16            0
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_Divide_by_15            15
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_Divide_by_3             3
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_Divide_by_2             2
#define BCHP_RAAGA_DSP_L2C_CTRL0_DIV_VALUE_Divide_by_1             1

/***************************************************************************
 *CTRL1 - L2C Control 1
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL1 :: reserved0 [31:24] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_reserved0_MASK                    0xff000000
#define BCHP_RAAGA_DSP_L2C_CTRL1_reserved0_SHIFT                   24

/* RAAGA_DSP_L2C :: CTRL1 :: CLIENT_03_RESERVED_WAYS [23:19] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_03_RESERVED_WAYS_MASK      0x00f80000
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_03_RESERVED_WAYS_SHIFT     19
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_03_RESERVED_WAYS_DEFAULT   0x00000002

/* RAAGA_DSP_L2C :: CTRL1 :: CLIENT_02_RESERVED_WAYS [18:14] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_02_RESERVED_WAYS_MASK      0x0007c000
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_02_RESERVED_WAYS_SHIFT     14
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_02_RESERVED_WAYS_DEFAULT   0x00000003

/* RAAGA_DSP_L2C :: CTRL1 :: CLIENT_01_RESERVED_WAYS [13:09] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_01_RESERVED_WAYS_MASK      0x00003e00
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_01_RESERVED_WAYS_SHIFT     9
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_01_RESERVED_WAYS_DEFAULT   0x00000002

/* RAAGA_DSP_L2C :: CTRL1 :: CLIENT_00_RESERVED_WAYS [08:04] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_00_RESERVED_WAYS_MASK      0x000001f0
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_00_RESERVED_WAYS_SHIFT     4
#define BCHP_RAAGA_DSP_L2C_CTRL1_CLIENT_00_RESERVED_WAYS_DEFAULT   0x00000003

/* RAAGA_DSP_L2C :: CTRL1 :: reserved1 [03:03] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_reserved1_MASK                    0x00000008
#define BCHP_RAAGA_DSP_L2C_CTRL1_reserved1_SHIFT                   3

/* RAAGA_DSP_L2C :: CTRL1 :: CORE_BASED_RESERVATION [02:02] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_CORE_BASED_RESERVATION_MASK       0x00000004
#define BCHP_RAAGA_DSP_L2C_CTRL1_CORE_BASED_RESERVATION_SHIFT      2
#define BCHP_RAAGA_DSP_L2C_CTRL1_CORE_BASED_RESERVATION_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL1_CORE_BASED_RESERVATION_CORE_BASED 1
#define BCHP_RAAGA_DSP_L2C_CTRL1_CORE_BASED_RESERVATION_CLIENT_BASED 0

/* RAAGA_DSP_L2C :: CTRL1 :: RESERVATION_POLICY [01:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_MASK           0x00000003
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_SHIFT          0
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_DEFAULT        0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_STRICT         2
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_USE_WHEN_FREE  1
#define BCHP_RAAGA_DSP_L2C_CTRL1_RESERVATION_POLICY_NO_RESERVATION 0

/***************************************************************************
 *CTRL2 - L2C Control 2
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL2 :: reserved0 [31:26] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_reserved0_MASK                    0xfc000000
#define BCHP_RAAGA_DSP_L2C_CTRL2_reserved0_SHIFT                   26

/* RAAGA_DSP_L2C :: CTRL2 :: WBB_CORE1_CAPACITY [25:21] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE1_CAPACITY_MASK           0x03e00000
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE1_CAPACITY_SHIFT          21
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE1_CAPACITY_DEFAULT        0x00000000

/* RAAGA_DSP_L2C :: CTRL2 :: WBB_CORE0_CAPACITY [20:16] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE0_CAPACITY_MASK           0x001f0000
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE0_CAPACITY_SHIFT          16
#define BCHP_RAAGA_DSP_L2C_CTRL2_WBB_CORE0_CAPACITY_DEFAULT        0x00000000

/* RAAGA_DSP_L2C :: CTRL2 :: PREFETCH_CORE1_CAPACITY [15:12] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE1_CAPACITY_MASK      0x0000f000
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE1_CAPACITY_SHIFT     12
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE1_CAPACITY_DEFAULT   0x00000000

/* RAAGA_DSP_L2C :: CTRL2 :: PREFETCH_CORE0_CAPACITY [11:08] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE0_CAPACITY_MASK      0x00000f00
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE0_CAPACITY_SHIFT     8
#define BCHP_RAAGA_DSP_L2C_CTRL2_PREFETCH_CORE0_CAPACITY_DEFAULT   0x00000000

/* RAAGA_DSP_L2C :: CTRL2 :: MISSBUF_CORE1_CAPACITY [07:04] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE1_CAPACITY_MASK       0x000000f0
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE1_CAPACITY_SHIFT      4
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE1_CAPACITY_DEFAULT    0x00000000

/* RAAGA_DSP_L2C :: CTRL2 :: MISSBUF_CORE0_CAPACITY [03:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE0_CAPACITY_MASK       0x0000000f
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE0_CAPACITY_SHIFT      0
#define BCHP_RAAGA_DSP_L2C_CTRL2_MISSBUF_CORE0_CAPACITY_DEFAULT    0x00000000

/***************************************************************************
 *CTRL3 - L2C Control 3
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL3 :: reserved0 [31:21] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_reserved0_MASK                    0xffe00000
#define BCHP_RAAGA_DSP_L2C_CTRL3_reserved0_SHIFT                   21

/* RAAGA_DSP_L2C :: CTRL3 :: WBB_MAX_REQ_DEPTH [20:16] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_WBB_MAX_REQ_DEPTH_MASK            0x001f0000
#define BCHP_RAAGA_DSP_L2C_CTRL3_WBB_MAX_REQ_DEPTH_SHIFT           16
#define BCHP_RAAGA_DSP_L2C_CTRL3_WBB_MAX_REQ_DEPTH_DEFAULT         0x00000000

/* RAAGA_DSP_L2C :: CTRL3 :: PREFETCH_MAX_REQ_DEPTH [15:12] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_PREFETCH_MAX_REQ_DEPTH_MASK       0x0000f000
#define BCHP_RAAGA_DSP_L2C_CTRL3_PREFETCH_MAX_REQ_DEPTH_SHIFT      12
#define BCHP_RAAGA_DSP_L2C_CTRL3_PREFETCH_MAX_REQ_DEPTH_DEFAULT    0x00000000

/* RAAGA_DSP_L2C :: CTRL3 :: MISSBUF_MAX_REQ_DEPTH [11:08] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_MISSBUF_MAX_REQ_DEPTH_MASK        0x00000f00
#define BCHP_RAAGA_DSP_L2C_CTRL3_MISSBUF_MAX_REQ_DEPTH_SHIFT       8
#define BCHP_RAAGA_DSP_L2C_CTRL3_MISSBUF_MAX_REQ_DEPTH_DEFAULT     0x00000000

/* RAAGA_DSP_L2C :: CTRL3 :: reserved1 [07:05] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_reserved1_MASK                    0x000000e0
#define BCHP_RAAGA_DSP_L2C_CTRL3_reserved1_SHIFT                   5

/* RAAGA_DSP_L2C :: CTRL3 :: WPB_MAX_REQ_DEPTH [04:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL3_WPB_MAX_REQ_DEPTH_MASK            0x0000001f
#define BCHP_RAAGA_DSP_L2C_CTRL3_WPB_MAX_REQ_DEPTH_SHIFT           0
#define BCHP_RAAGA_DSP_L2C_CTRL3_WPB_MAX_REQ_DEPTH_DEFAULT         0x00000000

/***************************************************************************
 *CTRL4 - L2C Control 4
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL4 :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved0_MASK                    0xfffff800
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved0_SHIFT                   11

/* RAAGA_DSP_L2C :: CTRL4 :: WBB_REQ_CREDIT [10:08] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_WBB_REQ_CREDIT_MASK               0x00000700
#define BCHP_RAAGA_DSP_L2C_CTRL4_WBB_REQ_CREDIT_SHIFT              8
#define BCHP_RAAGA_DSP_L2C_CTRL4_WBB_REQ_CREDIT_DEFAULT            0x00000000

/* RAAGA_DSP_L2C :: CTRL4 :: reserved1 [07:07] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved1_MASK                    0x00000080
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved1_SHIFT                   7

/* RAAGA_DSP_L2C :: CTRL4 :: PREFETCH_REQ_CREDIT [06:04] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_PREFETCH_REQ_CREDIT_MASK          0x00000070
#define BCHP_RAAGA_DSP_L2C_CTRL4_PREFETCH_REQ_CREDIT_SHIFT         4
#define BCHP_RAAGA_DSP_L2C_CTRL4_PREFETCH_REQ_CREDIT_DEFAULT       0x00000000

/* RAAGA_DSP_L2C :: CTRL4 :: reserved2 [03:03] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved2_MASK                    0x00000008
#define BCHP_RAAGA_DSP_L2C_CTRL4_reserved2_SHIFT                   3

/* RAAGA_DSP_L2C :: CTRL4 :: MISSBUF_REQ_CREDIT [02:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL4_MISSBUF_REQ_CREDIT_MASK           0x00000007
#define BCHP_RAAGA_DSP_L2C_CTRL4_MISSBUF_REQ_CREDIT_SHIFT          0
#define BCHP_RAAGA_DSP_L2C_CTRL4_MISSBUF_REQ_CREDIT_DEFAULT        0x00000000

/***************************************************************************
 *CTRL5 - L2C Control 5
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CTRL5 :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_reserved0_MASK                    0xffffffc0
#define BCHP_RAAGA_DSP_L2C_CTRL5_reserved0_SHIFT                   6

/* RAAGA_DSP_L2C :: CTRL5 :: COREID_PROTECTION_DISABLE [05:05] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_COREID_PROTECTION_DISABLE_MASK    0x00000020
#define BCHP_RAAGA_DSP_L2C_CTRL5_COREID_PROTECTION_DISABLE_SHIFT   5
#define BCHP_RAAGA_DSP_L2C_CTRL5_COREID_PROTECTION_DISABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_COREID_PROTECTION_DISABLE_DISABLE 1
#define BCHP_RAAGA_DSP_L2C_CTRL5_COREID_PROTECTION_DISABLE_ENABLE  0

/* RAAGA_DSP_L2C :: CTRL5 :: DISABLE_ALLOCATION_FAIL_INVALIDATION [04:04] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_ALLOCATION_FAIL_INVALIDATION_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_ALLOCATION_FAIL_INVALIDATION_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_ALLOCATION_FAIL_INVALIDATION_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_ALLOCATION_FAIL_INVALIDATION_ENABLE 0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_ALLOCATION_FAIL_INVALIDATION_DISABLE 1

/* RAAGA_DSP_L2C :: CTRL5 :: DISABLE_CLIENT_03 [03:03] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_03_MASK            0x00000008
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_03_SHIFT           3
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_03_DEFAULT         0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_03_ENABLE          0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_03_DISABLE         1

/* RAAGA_DSP_L2C :: CTRL5 :: DISABLE_CLIENT_02 [02:02] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_02_MASK            0x00000004
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_02_SHIFT           2
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_02_DEFAULT         0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_02_ENABLE          0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_02_DISABLE         1

/* RAAGA_DSP_L2C :: CTRL5 :: DISABLE_CLIENT_01 [01:01] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_01_MASK            0x00000002
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_01_SHIFT           1
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_01_DEFAULT         0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_01_ENABLE          0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_01_DISABLE         1

/* RAAGA_DSP_L2C :: CTRL5 :: DISABLE_CLIENT_00 [00:00] */
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_00_MASK            0x00000001
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_00_SHIFT           0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_00_DEFAULT         0x00000000
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_00_ENABLE          0
#define BCHP_RAAGA_DSP_L2C_CTRL5_DISABLE_CLIENT_00_DISABLE         1

/***************************************************************************
 *HW_PREFETCH_CTRL - L2C HW Prefetch Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: reserved0 [31:16] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_reserved0_MASK         0xffff0000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_reserved0_SHIFT        16

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_03_HW_MISS_PREFETCH_SIZE [15:15] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_SIZE_MASK 0x00008000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_SIZE_SHIFT 15
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_03_HW_MISS_PREFETCH_EN [14:14] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_EN_MASK 0x00004000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_EN_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_MISS_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_03_HW_HIT_PREFETCH_SIZE [13:13] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_SIZE_MASK 0x00002000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_SIZE_SHIFT 13
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_03_HW_HIT_PREFETCH_EN [12:12] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_EN_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_EN_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_03_HW_HIT_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_02_HW_MISS_PREFETCH_SIZE [11:11] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_SIZE_MASK 0x00000800
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_SIZE_SHIFT 11
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_02_HW_MISS_PREFETCH_EN [10:10] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_EN_MASK 0x00000400
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_EN_SHIFT 10
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_MISS_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_02_HW_HIT_PREFETCH_SIZE [09:09] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_SIZE_MASK 0x00000200
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_SIZE_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_02_HW_HIT_PREFETCH_EN [08:08] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_EN_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_EN_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_02_HW_HIT_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_01_HW_MISS_PREFETCH_SIZE [07:07] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_SIZE_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_SIZE_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_01_HW_MISS_PREFETCH_EN [06:06] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_EN_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_EN_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_MISS_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_01_HW_HIT_PREFETCH_SIZE [05:05] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_SIZE_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_SIZE_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_01_HW_HIT_PREFETCH_EN [04:04] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_EN_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_EN_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_01_HW_HIT_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_00_HW_MISS_PREFETCH_SIZE [03:03] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_SIZE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_SIZE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_00_HW_MISS_PREFETCH_EN [02:02] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_EN_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_EN_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_MISS_PREFETCH_EN_DISABLE 0

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_00_HW_HIT_PREFETCH_SIZE [01:01] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_SIZE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_SIZE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_SIZE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_SIZE_ONE 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_SIZE_TWO 1

/* RAAGA_DSP_L2C :: HW_PREFETCH_CTRL :: CLIENT_00_HW_HIT_PREFETCH_EN [00:00] */
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_EN_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_EN_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_HW_PREFETCH_CTRL_CLIENT_00_HW_HIT_PREFETCH_EN_DISABLE 0

/***************************************************************************
 *RRB_CTRL%i - RRB Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_ARRAY_BASE                    0x01030020
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_ARRAY_START                   0
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_ARRAY_END                     3
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_ARRAY_ELEMENT_SIZE            32

/***************************************************************************
 *RRB_CTRL%i - RRB Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: RRB_CTRLi :: reserved0 [31:20] */
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_reserved0_MASK                0xfff00000
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_reserved0_SHIFT               20

/* RAAGA_DSP_L2C :: RRB_CTRLi :: RRB_MAX_REQ_DEPTH [19:16] */
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_MAX_REQ_DEPTH_MASK        0x000f0000
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_MAX_REQ_DEPTH_SHIFT       16
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_MAX_REQ_DEPTH_DEFAULT     0x00000000

/* RAAGA_DSP_L2C :: RRB_CTRLi :: RRB_BLOCK_CNT [15:00] */
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_BLOCK_CNT_MASK            0x0000ffff
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_BLOCK_CNT_SHIFT           0
#define BCHP_RAAGA_DSP_L2C_RRB_CTRLi_RRB_BLOCK_CNT_DEFAULT         0x00000096


/***************************************************************************
 *AUTO_WB_AGEING_COUNT - Automatic Write Back Ageing Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: AUTO_WB_AGEING_COUNT :: AUTO_WB_AGEING_COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_AUTO_WB_AGEING_COUNT_AUTO_WB_AGEING_COUNT_MASK 0xffffffff
#define BCHP_RAAGA_DSP_L2C_AUTO_WB_AGEING_COUNT_AUTO_WB_AGEING_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_AUTO_WB_AGEING_COUNT_AUTO_WB_AGEING_COUNT_DEFAULT 0x000b7908

/***************************************************************************
 *PRIORITY_CFG - CBUS Priority Configuration
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PRIORITY_CFG :: reserved0 [31:16] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_reserved0_MASK             0xffff0000
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_reserved0_SHIFT            16

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: RRB_CLIENT3_PRIORITY [15:14] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_MASK  0x0000c000
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_HIGH  2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT3_PRIORITY_LOW   0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: CBUS_CLIENT3_PRIORITY [13:12] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_MASK 0x00003000
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT3_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: RRB_CLIENT2_PRIORITY [11:10] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_MASK  0x00000c00
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_SHIFT 10
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_HIGH  2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT2_PRIORITY_LOW   0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: CBUS_CLIENT2_PRIORITY [09:08] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_MASK 0x00000300
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT2_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: RRB_CLIENT1_PRIORITY [07:06] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_MASK  0x000000c0
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_HIGH  2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT1_PRIORITY_LOW   0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: CBUS_CLIENT1_PRIORITY [05:04] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_MASK 0x00000030
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT1_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: RRB_CLIENT0_PRIORITY [03:02] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_MASK  0x0000000c
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_HIGH  2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_RRB_CLIENT0_PRIORITY_LOW   0

/* RAAGA_DSP_L2C :: PRIORITY_CFG :: CBUS_CLIENT0_PRIORITY [01:00] */
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_MASK 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_PRIORITY_CFG_CBUS_CLIENT0_PRIORITY_LOW  0

/***************************************************************************
 *QUEUE_PRIORITY_CFG - Queue Priority Configuration
 ***************************************************************************/
/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: reserved0 [31:16] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_reserved0_MASK       0xffff0000
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_reserved0_SHIFT      16

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE7_PRIORITY [15:14] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_MASK 0x0000c000
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE7_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE6_PRIORITY [13:12] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_MASK 0x00003000
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE6_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE5_PRIORITY [11:10] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_MASK 0x00000c00
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_SHIFT 10
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE5_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE4_PRIORITY [09:08] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_MASK 0x00000300
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE4_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE3_PRIORITY [07:06] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_MASK 0x000000c0
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE3_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE2_PRIORITY [05:04] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_MASK 0x00000030
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE2_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE1_PRIORITY [03:02] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_MASK 0x0000000c
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE1_PRIORITY_LOW  0

/* RAAGA_DSP_L2C :: QUEUE_PRIORITY_CFG :: QUEUE0_PRIORITY [01:00] */
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_MASK 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_QUEUE_PRIORITY_CFG_QUEUE0_PRIORITY_LOW  0

/***************************************************************************
 *CMD_RELEASE_WAY - Release Way Command Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_RELEASE_WAY :: reserved0 [31:04] */
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY_reserved0_MASK          0xfffffff0
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY_reserved0_SHIFT         4

/* RAAGA_DSP_L2C :: CMD_RELEASE_WAY :: RELEASE_WAY [03:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY_RELEASE_WAY_MASK        0x0000000f
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY_RELEASE_WAY_SHIFT       0
#define BCHP_RAAGA_DSP_L2C_CMD_RELEASE_WAY_RELEASE_WAY_DEFAULT     0x00000000

/***************************************************************************
 *RELEASE_WAY_DONE - Release Way Done Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: RELEASE_WAY_DONE :: RELEASE_WAY_ERROR_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_ADDR_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: RELEASE_WAY_DONE :: reserved0 [08:02] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_reserved0_MASK         0x000001fc
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_reserved0_SHIFT        2

/* RAAGA_DSP_L2C :: RELEASE_WAY_DONE :: RELEASE_WAY_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: RELEASE_WAY_DONE :: RELEASE_WAY_DONE [00:00] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_DONE_MASK  0x00000001
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_DONE_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_DONE_RELEASE_WAY_DONE_DEFAULT 0x00000000

/***************************************************************************
 *RELEASE_WAY_CLEAR - Release Way Clear
 ***************************************************************************/
/* RAAGA_DSP_L2C :: RELEASE_WAY_CLEAR :: reserved0 [31:04] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR_reserved0_MASK        0xfffffff0
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR_reserved0_SHIFT       4

/* RAAGA_DSP_L2C :: RELEASE_WAY_CLEAR :: RELEASE_WAY_CLEAR [03:00] */
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR_RELEASE_WAY_CLEAR_MASK 0x0000000f
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR_RELEASE_WAY_CLEAR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_RELEASE_WAY_CLEAR_RELEASE_WAY_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *CACHE_WAY_ENABLE - Cache Way Enable Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CACHE_WAY_ENABLE :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE_reserved0_MASK         0xfffffc00
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE_reserved0_SHIFT        10

/* RAAGA_DSP_L2C :: CACHE_WAY_ENABLE :: CACHE_WAY_ENABLE [09:00] */
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE_CACHE_WAY_ENABLE_MASK  0x000003ff
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE_CACHE_WAY_ENABLE_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_CACHE_WAY_ENABLE_CACHE_WAY_ENABLE_DEFAULT 0x000003ff

/***************************************************************************
 *POWERDN_WAY_ENABLE - Power-Down Way Enable Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: POWERDN_WAY_ENABLE :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE_reserved0_MASK       0xfffffc00
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE_reserved0_SHIFT      10

/* RAAGA_DSP_L2C :: POWERDN_WAY_ENABLE :: POWERDN_WAY_ENABLE [09:00] */
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE_POWERDN_WAY_ENABLE_MASK 0x000003ff
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE_POWERDN_WAY_ENABLE_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_POWERDN_WAY_ENABLE_POWERDN_WAY_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *SMEM_ACCESS_WAY_ENABLE - SMEM Simulation Mode Way Enable Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: SMEM_ACCESS_WAY_ENABLE :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_reserved0_MASK   0xfffff800
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_reserved0_SHIFT  11

/* RAAGA_DSP_L2C :: SMEM_ACCESS_WAY_ENABLE :: SMEM_ACCESS_DISABLE [10:10] */
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_DISABLE_MASK 0x00000400
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_DISABLE_SHIFT 10
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_DISABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_DISABLE_DISABLE 1
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_DISABLE_ENABLE 0

/* RAAGA_DSP_L2C :: SMEM_ACCESS_WAY_ENABLE :: SMEM_ACCESS_WAY_ENABLE [09:00] */
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_WAY_ENABLE_MASK 0x000003ff
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_WAY_ENABLE_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_SMEM_ACCESS_WAY_ENABLE_SMEM_ACCESS_WAY_ENABLE_DEFAULT 0x00000000

/***************************************************************************
 *CMD_CTRL - Command Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_CTRL :: INTERRUPT_EN [63:63] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_INTERRUPT_EN_MASK              BCHP_UINT64_C(0x80000000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_INTERRUPT_EN_SHIFT             63
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_INTERRUPT_EN_DEFAULT           0
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_INTERRUPT_EN_DISABLE           0
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_INTERRUPT_EN_ENABLE            1

/* RAAGA_DSP_L2C :: CMD_CTRL :: reserved0 [62:57] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_reserved0_MASK                 BCHP_UINT64_C(0x7e000000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_reserved0_SHIFT                57

/* RAAGA_DSP_L2C :: CMD_CTRL :: SIZE [56:40] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_SIZE_MASK                      BCHP_UINT64_C(0x01ffff00, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_SIZE_SHIFT                     40
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_SIZE_DEFAULT                   0

/* RAAGA_DSP_L2C :: CMD_CTRL :: reserved1 [39:38] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_reserved1_MASK                 BCHP_UINT64_C(0x000000c0, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_reserved1_SHIFT                38

/* RAAGA_DSP_L2C :: CMD_CTRL :: CMD_ID [37:32] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CMD_ID_MASK                    BCHP_UINT64_C(0x0000003f, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CMD_ID_SHIFT                   32
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CMD_ID_DEFAULT                 0

/* RAAGA_DSP_L2C :: CMD_CTRL :: START_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_START_ADDR_MASK                BCHP_UINT64_C(0x00000000, 0xfffffe00)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_START_ADDR_SHIFT               9
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_START_ADDR_DEFAULT             0

/* RAAGA_DSP_L2C :: CMD_CTRL :: CORE_ID [08:07] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CORE_ID_MASK                   BCHP_UINT64_C(0x00000000, 0x00000180)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CORE_ID_SHIFT                  7
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_CORE_ID_DEFAULT                0

/* RAAGA_DSP_L2C :: CMD_CTRL :: QUEUE_ID [06:04] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_QUEUE_ID_MASK                  BCHP_UINT64_C(0x00000000, 0x00000070)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_QUEUE_ID_SHIFT                 4
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_QUEUE_ID_DEFAULT               0

/* RAAGA_DSP_L2C :: CMD_CTRL :: OPERATION [03:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_MASK                 BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_SHIFT                0
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_DEFAULT              0
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_SIMPLE_LOCK          0
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_GET_and_LOCK         1
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_ALLOCATE_and_LOCK    2
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_UNLOCK               3
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_INVALIDATE_and_DISCARD_DIRTY 4
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_INVALIDATE           5
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_PREFETCH             6
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_ALLOCATE_only_PREFETCH 7
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_FLUSH                8
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_PURGE                9
#define BCHP_RAAGA_DSP_L2C_CMD_CTRL_OPERATION_ASSIGN               10

/***************************************************************************
 *CMD_SEQID - Command Sequence ID
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_SEQID :: reserved0 [31:04] */
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID_reserved0_MASK                0xfffffff0
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID_reserved0_SHIFT               4

/* RAAGA_DSP_L2C :: CMD_SEQID :: SEQID [03:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID_SEQID_MASK                    0x0000000f
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID_SEQID_SHIFT                   0
#define BCHP_RAAGA_DSP_L2C_CMD_SEQID_SEQID_DEFAULT                 0x00000000

/***************************************************************************
 *CMD_DONE_STATUS%i - Queue Done Status
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_ARRAY_BASE             0x01030070
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_ARRAY_START            0
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_ARRAY_END              7
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_ARRAY_ELEMENT_SIZE     64

/***************************************************************************
 *CMD_DONE_STATUS%i - Queue Done Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_DONE_STATUSi :: DONE_STATUS [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_DONE_STATUS_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_DONE_STATUS_SHIFT      0
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_STATUSi_DONE_STATUS_DEFAULT    0


/***************************************************************************
 *CMD_ERROR_STATUS%i - Queue Error Status
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ARRAY_BASE            0x010300b0
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ARRAY_START           0
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ARRAY_END             7
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ARRAY_ELEMENT_SIZE    64

/***************************************************************************
 *CMD_ERROR_STATUS%i - Queue Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_ERROR_STATUSi :: ERROR_STATUS [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ERROR_STATUS_MASK     BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ERROR_STATUS_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_CMD_ERROR_STATUSi_ERROR_STATUS_DEFAULT  0


/***************************************************************************
 *CMD_DONE_CLEAR%i - Queue Done/Error Status Clear Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_ARRAY_BASE              0x010300f0
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_ARRAY_START             0
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_ARRAY_END               7
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_ARRAY_ELEMENT_SIZE      64

/***************************************************************************
 *CMD_DONE_CLEAR%i - Queue Done/Error Status Clear Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_DONE_CLEARi :: CLEAR [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_CLEAR_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_CLEAR_SHIFT             0
#define BCHP_RAAGA_DSP_L2C_CMD_DONE_CLEARi_CLEAR_DEFAULT           0


/***************************************************************************
 *CMD_QUEUE_ABORT - Abort Command for Queue
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_QUEUE_ABORT :: reserved0 [31:03] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_reserved0_MASK          0xfffffff8
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_reserved0_SHIFT         3

/* RAAGA_DSP_L2C :: CMD_QUEUE_ABORT :: QUEUE_ID [02:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_MASK           0x00000007
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_SHIFT          0
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_DEFAULT        0x00000000
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE7         7
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE6         6
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE5         5
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE4         4
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE3         3
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE2         2
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE1         1
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_ABORT_QUEUE_ID_QUEUE0         0

/***************************************************************************
 *CMD_ID_ABORT - Abort Command for Command ID
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_ID_ABORT :: CMD_ID [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_ID_ABORT_CMD_ID_MASK                BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_ID_ABORT_CMD_ID_SHIFT               0
#define BCHP_RAAGA_DSP_L2C_CMD_ID_ABORT_CMD_ID_DEFAULT             0

/***************************************************************************
 *CMD_ABORT_STATUS - Queue Abort Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_ABORT_STATUS :: ABORT_STATUS [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_STATUS_ABORT_STATUS_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_STATUS_ABORT_STATUS_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_STATUS_ABORT_STATUS_DEFAULT   0

/***************************************************************************
 *CMD_ABORT_CLEAR - Queue Abort Status Clear Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_ABORT_CLEAR :: CLEAR [63:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_CLEAR_CLEAR_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_CLEAR_CLEAR_SHIFT             0
#define BCHP_RAAGA_DSP_L2C_CMD_ABORT_CLEAR_CLEAR_DEFAULT           0

/***************************************************************************
 *CMD_QUEUE_MIGRATE - Migrate Command for Queue
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_QUEUE_MIGRATE :: reserved0 [31:08] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_reserved0_MASK        0xffffff00
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_reserved0_SHIFT       8

/* RAAGA_DSP_L2C :: CMD_QUEUE_MIGRATE :: DEST_CORE_ID [07:06] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_DEST_CORE_ID_MASK     0x000000c0
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_DEST_CORE_ID_SHIFT    6
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_DEST_CORE_ID_DEFAULT  0x00000000

/* RAAGA_DSP_L2C :: CMD_QUEUE_MIGRATE :: SOURCE_CORE_ID [05:04] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_SOURCE_CORE_ID_MASK   0x00000030
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_SOURCE_CORE_ID_SHIFT  4
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_SOURCE_CORE_ID_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: CMD_QUEUE_MIGRATE :: reserved1 [03:03] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_reserved1_MASK        0x00000008
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_reserved1_SHIFT       3

/* RAAGA_DSP_L2C :: CMD_QUEUE_MIGRATE :: QUEUE_ID [02:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_MASK         0x00000007
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_SHIFT        0
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_DEFAULT      0x00000000
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE7       7
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE6       6
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE5       5
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE4       4
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE3       3
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE2       2
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE1       1
#define BCHP_RAAGA_DSP_L2C_CMD_QUEUE_MIGRATE_QUEUE_ID_QUEUE0       0

/***************************************************************************
 *PCQ_QUEUE_CONTROL%i - Pooled Command Queue Controls
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_ARRAY_BASE           0x01030160
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_ARRAY_START          0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_ARRAY_END            7
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_ARRAY_ELEMENT_SIZE   32

/***************************************************************************
 *PCQ_QUEUE_CONTROL%i - Pooled Command Queue Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PCQ_QUEUE_CONTROLi :: reserved0 [31:14] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved0_MASK       0xffffc000
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved0_SHIFT      14

/* RAAGA_DSP_L2C :: PCQ_QUEUE_CONTROLi :: reserved1 [13:09] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved1_MASK       0x00003e00
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved1_SHIFT      9

/* RAAGA_DSP_L2C :: PCQ_QUEUE_CONTROLi :: DISABLE_QUEUE [08:08] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_DISABLE_QUEUE_MASK   0x00000100
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_DISABLE_QUEUE_SHIFT  8
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_DISABLE_QUEUE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: PCQ_QUEUE_CONTROLi :: reserved2 [07:06] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved2_MASK       0x000000c0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_reserved2_SHIFT      6

/* RAAGA_DSP_L2C :: PCQ_QUEUE_CONTROLi :: QUEUE_RESERVED_DEPTH [05:00] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_QUEUE_RESERVED_DEPTH_MASK 0x0000003f
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_QUEUE_RESERVED_DEPTH_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_CONTROLi_QUEUE_RESERVED_DEPTH_DEFAULT 0x00000008


/***************************************************************************
 *PCQ_QUEUE_STATUS%i - Pooled Command Queue Status
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_ARRAY_BASE            0x01030190
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_ARRAY_START           0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_ARRAY_END             7
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_ARRAY_ELEMENT_SIZE    32

/***************************************************************************
 *PCQ_QUEUE_STATUS%i - Pooled Command Queue Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PCQ_QUEUE_STATUSi :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_reserved0_MASK        0xfffffe00
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_reserved0_SHIFT       9

/* RAAGA_DSP_L2C :: PCQ_QUEUE_STATUSi :: QUEUE_FULL [08:08] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_FULL_MASK       0x00000100
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_FULL_SHIFT      8
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_FULL_DEFAULT    0x00000000
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_FULL_FULL       1
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_FULL_NOT_FULL   0

/* RAAGA_DSP_L2C :: PCQ_QUEUE_STATUSi :: reserved1 [07:06] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_reserved1_MASK        0x000000c0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_reserved1_SHIFT       6

/* RAAGA_DSP_L2C :: PCQ_QUEUE_STATUSi :: QUEUE_PENDING_CMD [05:00] */
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_PENDING_CMD_MASK 0x0000003f
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_PENDING_CMD_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PCQ_QUEUE_STATUSi_QUEUE_PENDING_CMD_DEFAULT 0x00000000


/***************************************************************************
 *PCQ_CONTROL - Pooled Command Queue Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PCQ_CONTROL :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_reserved0_MASK              0xfffffc00
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_reserved0_SHIFT             10

/* RAAGA_DSP_L2C :: PCQ_CONTROL :: WATERMARK_LEVEL [09:04] */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_WATERMARK_LEVEL_MASK        0x000003f0
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_WATERMARK_LEVEL_SHIFT       4
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_WATERMARK_LEVEL_DEFAULT     0x00000000

/* RAAGA_DSP_L2C :: PCQ_CONTROL :: reserved1 [03:02] */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_reserved1_MASK              0x0000000c
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_reserved1_SHIFT             2

/* RAAGA_DSP_L2C :: PCQ_CONTROL :: MAX_QUEUE_RESERVATION [01:01] */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_MAX_QUEUE_RESERVATION_MASK  0x00000002
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_MAX_QUEUE_RESERVATION_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_MAX_QUEUE_RESERVATION_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: PCQ_CONTROL :: RESERVATION_EN [00:00] */
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_RESERVATION_EN_MASK         0x00000001
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_RESERVATION_EN_SHIFT        0
#define BCHP_RAAGA_DSP_L2C_PCQ_CONTROL_RESERVATION_EN_DEFAULT      0x00000000

/***************************************************************************
 *PCQ_SW_INIT - Pooled Command Queue Soft Init
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PCQ_SW_INIT :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT_reserved0_MASK              0xfffffffe
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT_reserved0_SHIFT             1

/* RAAGA_DSP_L2C :: PCQ_SW_INIT :: SW_INIT [00:00] */
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT_SW_INIT_MASK                0x00000001
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT_SW_INIT_SHIFT               0
#define BCHP_RAAGA_DSP_L2C_PCQ_SW_INIT_SW_INIT_DEFAULT             0x00000000

/***************************************************************************
 *PCQ_STATUS - Pooled Command Queue Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PCQ_STATUS :: reserved0 [31:11] */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_reserved0_MASK               0xfffff800
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_reserved0_SHIFT              11

/* RAAGA_DSP_L2C :: PCQ_STATUS :: NUM_CMD_MIGRATED [10:04] */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_NUM_CMD_MIGRATED_MASK        0x000007f0
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_NUM_CMD_MIGRATED_SHIFT       4
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_NUM_CMD_MIGRATED_DEFAULT     0x00000000

/* RAAGA_DSP_L2C :: PCQ_STATUS :: reserved1 [03:02] */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_reserved1_MASK               0x0000000c
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_reserved1_SHIFT              2

/* RAAGA_DSP_L2C :: PCQ_STATUS :: PCQ_FULL [01:01] */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_PCQ_FULL_MASK                0x00000002
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_PCQ_FULL_SHIFT               1
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_PCQ_FULL_DEFAULT             0x00000000
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_PCQ_FULL_FULL                1
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_PCQ_FULL_NOT_FULL            0

/* RAAGA_DSP_L2C :: PCQ_STATUS :: WATERLMARK_LEVEL_REACHED [00:00] */
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_WATERLMARK_LEVEL_REACHED_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_WATERLMARK_LEVEL_REACHED_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_WATERLMARK_LEVEL_REACHED_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_WATERLMARK_LEVEL_REACHED_WATERMARK_REACHED 1
#define BCHP_RAAGA_DSP_L2C_PCQ_STATUS_WATERLMARK_LEVEL_REACHED_WATERMARK_NOT_REACHED 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE%i - Physical Address translation Table
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_ARRAY_BASE      0x010301c0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_ARRAY_START     0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_ARRAY_END       127
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *ADDR_TRANSLATION_TABLE%i - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLEi :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLEi :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLEi :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLEi :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLEi :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLEi_TRANSLATION_VALID_DISABLE 0


/***************************************************************************
 *ADDR_TRANSLATION_TABLE0 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE0 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE0 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE0 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE0 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE0 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE0_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE1 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE1 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE1 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE1 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE1 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE1 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE1_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE2 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE2 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE2 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE2 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE2 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE2 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE2_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE3 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE3 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE3 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE3 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE3 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE3 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE3_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE4 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE4 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE4 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE4 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE4 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE4 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE4_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE5 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE5 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE5 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE5 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE5 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE5 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE5_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE6 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE6 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE6 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE6 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE6 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE6 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE6_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE7 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE7 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE7 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE7 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE7 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE7 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE7_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE8 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE8 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE8 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE8 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE8 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE8 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE8_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE9 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE9 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE9 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_reserved0_MASK  BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE9 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE9 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_reserved1_MASK  BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE9 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE9_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE10 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE10 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE10 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE10 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE10 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE10 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE10_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE11 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE11 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE11 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE11 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE11 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE11 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE11_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE12 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE12 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE12 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE12 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE12 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE12 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE12_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE13 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE13 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE13 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE13 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE13 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE13 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE13_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE14 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE14 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE14 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE14 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE14 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE14 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE14_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE15 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE15 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE15 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE15 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE15 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE15 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE15_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE16 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE16 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE16 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE16 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE16 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE16 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE16_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE17 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE17 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE17 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE17 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE17 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE17 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE17_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE18 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE18 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE18 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE18 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE18 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE18 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE18_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE19 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE19 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE19 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE19 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE19 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE19 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE19_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE20 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE20 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE20 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE20 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE20 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE20 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE20_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE21 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE21 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE21 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE21 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE21 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE21 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE21_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE22 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE22 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE22 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE22 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE22 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE22 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE22_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE23 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE23 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE23 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE23 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE23 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE23 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE23_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE24 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE24 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE24 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE24 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE24 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE24 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE24_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE25 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE25 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE25 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE25 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE25 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE25 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE25_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE26 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE26 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE26 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE26 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE26 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE26 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE26_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE27 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE27 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE27 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE27 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE27 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE27 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE27_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE28 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE28 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE28 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE28 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE28 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE28 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE28_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE29 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE29 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE29 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE29 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE29 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE29 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE29_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE30 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE30 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE30 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE30 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE30 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE30 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE30_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE31 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE31 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE31 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE31 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE31 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE31 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE31_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE32 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE32 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE32 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE32 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE32 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE32 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE32_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE33 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE33 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE33 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE33 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE33 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE33 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE33_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE34 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE34 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE34 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE34 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE34 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE34 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE34_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE35 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE35 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE35 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE35 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE35 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE35 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE35_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE36 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE36 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE36 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE36 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE36 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE36 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE36_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE37 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE37 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE37 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE37 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE37 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE37 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE37_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE38 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE38 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE38 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE38 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE38 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE38 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE38_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE39 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE39 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE39 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE39 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE39 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE39 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE39_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE40 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE40 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE40 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE40 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE40 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE40 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE40_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE41 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE41 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE41 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE41 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE41 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE41 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE41_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE42 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE42 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE42 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE42 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE42 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE42 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE42_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE43 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE43 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE43 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE43 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE43 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE43 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE43_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE44 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE44 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE44 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE44 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE44 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE44 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE44_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE45 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE45 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE45 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE45 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE45 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE45 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE45_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE46 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE46 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE46 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE46 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE46 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE46 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE46_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE47 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE47 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE47 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE47 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE47 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE47 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE47_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE48 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE48 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE48 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE48 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE48 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE48 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE48_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE49 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE49 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE49 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE49 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE49 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE49 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE49_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE50 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE50 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE50 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE50 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE50 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE50 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE50_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE51 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE51 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE51 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE51 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE51 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE51 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE51_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE52 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE52 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE52 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE52 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE52 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE52 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE52_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE53 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE53 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE53 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE53 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE53 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE53 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE53_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE54 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE54 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE54 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE54 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE54 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE54 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE54_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE55 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE55 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE55 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE55 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE55 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE55 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE55_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE56 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE56 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE56 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE56 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE56 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE56 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE56_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE57 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE57 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE57 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE57 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE57 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE57 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE57_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE58 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE58 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE58 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE58 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE58 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE58 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE58_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE59 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE59 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE59 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE59 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE59 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE59 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE59_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE60 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE60 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE60 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE60 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE60 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE60 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE60_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE61 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE61 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE61 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE61 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE61 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE61 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE61_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE62 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE62 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE62 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE62 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE62 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE62 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE62_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE63 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE63 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE63 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE63 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE63 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE63 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE63_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE64 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE64 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE64 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE64 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE64 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE64 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE64_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE65 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE65 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE65 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE65 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE65 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE65 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE65_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE66 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE66 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE66 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE66 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE66 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE66 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE66_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE67 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE67 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE67 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE67 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE67 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE67 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE67_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE68 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE68 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE68 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE68 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE68 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE68 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE68_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE69 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE69 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE69 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE69 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE69 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE69 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE69_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE70 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE70 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE70 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE70 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE70 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE70 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE70_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE71 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE71 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE71 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE71 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE71 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE71 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE71_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE72 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE72 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE72 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE72 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE72 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE72 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE72_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE73 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE73 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE73 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE73 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE73 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE73 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE73_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE74 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE74 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE74 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE74 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE74 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE74 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE74_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE75 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE75 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE75 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE75 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE75 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE75 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE75_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE76 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE76 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE76 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE76 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE76 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE76 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE76_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE77 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE77 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE77 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE77 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE77 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE77 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE77_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE78 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE78 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE78 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE78 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE78 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE78 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE78_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE79 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE79 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE79 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE79 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE79 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE79 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE79_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE80 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE80 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE80 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE80 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE80 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE80 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE80_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE81 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE81 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE81 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE81 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE81 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE81 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE81_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE82 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE82 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE82 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE82 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE82 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE82 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE82_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE83 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE83 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE83 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE83 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE83 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE83 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE83_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE84 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE84 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE84 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE84 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE84 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE84 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE84_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE85 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE85 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE85 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE85 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE85 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE85 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE85_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE86 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE86 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE86 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE86 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE86 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE86 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE86_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE87 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE87 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE87 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE87 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE87 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE87 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE87_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE88 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE88 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE88 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE88 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE88 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE88 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE88_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE89 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE89 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE89 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE89 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE89 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE89 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE89_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE90 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE90 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE90 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE90 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE90 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE90 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE90_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE91 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE91 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE91 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE91 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE91 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE91 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE91_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE92 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE92 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE92 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE92 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE92 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE92 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE92_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE93 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE93 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE93 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE93 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE93 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE93 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE93_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE94 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE94 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE94 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE94 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE94 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE94 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE94_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE95 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE95 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE95 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE95 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE95 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE95 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE95_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE96 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE96 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE96 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE96 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE96 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE96 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE96_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE97 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE97 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE97 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE97 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE97 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE97 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE97_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE98 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE98 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE98 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE98 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE98 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE98 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE98_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE99 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE99 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE99 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE99 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE99 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE99 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE99_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE100 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE100 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE100 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE100 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE100 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE100 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE100_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE101 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE101 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE101 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE101 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE101 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE101 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE101_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE102 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE102 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE102 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE102 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE102 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE102 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE102_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE103 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE103 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE103 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE103 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE103 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE103 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE103_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE104 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE104 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE104 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE104 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE104 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE104 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE104_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE105 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE105 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE105 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE105 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE105 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE105 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE105_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE106 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE106 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE106 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE106 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE106 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE106 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE106_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE107 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE107 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE107 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE107 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE107 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE107 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE107_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE108 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE108 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE108 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE108 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE108 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE108 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE108_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE109 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE109 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE109 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE109 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE109 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE109 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE109_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE110 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE110 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE110 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE110 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE110 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE110 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE110_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE111 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE111 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE111 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE111 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE111 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE111 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE111_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE112 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE112 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE112 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE112 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE112 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE112 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE112_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE113 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE113 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE113 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE113 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE113 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE113 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE113_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE114 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE114 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE114 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE114 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE114 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE114 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE114_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE115 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE115 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE115 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE115 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE115 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE115 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE115_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE116 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE116 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE116 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE116 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE116 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE116 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE116_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE117 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE117 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE117 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE117 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE117 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE117 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE117_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE118 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE118 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE118 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE118 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE118 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE118 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE118_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE119 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE119 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE119 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE119 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE119 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE119 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE119_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE120 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE120 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE120 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE120 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE120 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE120 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE120_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE121 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE121 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE121 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE121 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE121 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE121 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE121_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE122 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE122 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE122 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE122 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE122 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE122 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE122_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE123 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE123 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE123 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE123 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE123 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE123 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE123_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE124 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE124 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE124 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE124 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE124 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE124 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE124_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE125 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE125 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE125 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE125 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE125 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE125 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE125_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE126 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE126 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE126 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE126 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE126 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE126 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE126_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *ADDR_TRANSLATION_TABLE127 - Physical Address translation Table
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE127 :: VIRTUAL_END_ADDR [63:44] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_VIRTUAL_END_ADDR_MASK BCHP_UINT64_C(0xfffff000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_VIRTUAL_END_ADDR_SHIFT 44

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE127 :: reserved0 [43:32] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_reserved0_MASK BCHP_UINT64_C(0x00000fff, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_reserved0_SHIFT 32

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE127 :: VIRTUAL_START_ADDR [31:12] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_VIRTUAL_START_ADDR_MASK BCHP_UINT64_C(0x00000000, 0xfffff000)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_VIRTUAL_START_ADDR_SHIFT 12

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE127 :: reserved1 [11:01] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_reserved1_MASK BCHP_UINT64_C(0x00000000, 0x00000ffe)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_reserved1_SHIFT 1

/* RAAGA_DSP_L2C :: ADDR_TRANSLATION_TABLE127 :: TRANSLATION_VALID [00:00] */
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_TRANSLATION_VALID_MASK BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_TRANSLATION_VALID_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_TRANSLATION_VALID_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_ADDR_TRANSLATION_TABLE127_TRANSLATION_VALID_DISABLE 0

/***************************************************************************
 *PHYSICAL_40B_BASE_ADDR%i - Physical Base Address
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_ARRAY_BASE      0x010305c0
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_ARRAY_START     0
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_ARRAY_END       127
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PHYSICAL_40B_BASE_ADDR%i - Physical Base Address
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PHYSICAL_40B_BASE_ADDRi :: reserved0 [31:31] */
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_reserved0_MASK  0x80000000
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_reserved0_SHIFT 31

/* RAAGA_DSP_L2C :: PHYSICAL_40B_BASE_ADDRi :: BASE_ADDR [30:00] */
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_BASE_ADDR_MASK  0x7fffffff
#define BCHP_RAAGA_DSP_L2C_PHYSICAL_40B_BASE_ADDRi_BASE_ADDR_SHIFT 0


/***************************************************************************
 *PREFETCH_SCRATCH_CTRL%i - Prefetch Scratch Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_ARRAY_BASE       0x010307c0
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_ARRAY_START      0
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_ARRAY_END        1
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *PREFETCH_SCRATCH_CTRL%i - Prefetch Scratch Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PREFETCH_SCRATCH_CTRLi :: START_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_START_ADDR_MASK  0xfffffe00
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_START_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_START_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: PREFETCH_SCRATCH_CTRLi :: reserved0 [08:01] */
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_reserved0_MASK   0x000001fe
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_reserved0_SHIFT  1

/* RAAGA_DSP_L2C :: PREFETCH_SCRATCH_CTRLi :: PREFETCH_SCRATCH_EN [00:00] */
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_PREFETCH_SCRATCH_EN_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_PREFETCH_SCRATCH_EN_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_PREFETCH_SCRATCH_EN_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_PREFETCH_SCRATCH_EN_ENABLE 1
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CTRLi_PREFETCH_SCRATCH_EN_DISABLE 0


/***************************************************************************
 *PREFETCH_SCRATCH_CORE0_REF_BITS%i - Prefetch Scratch Reference Bits for Core-0
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_ARRAY_BASE 0x010307c8
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_ARRAY_START 0
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_ARRAY_END 31
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *PREFETCH_SCRATCH_CORE0_REF_BITS%i - Prefetch Scratch Reference Bits for Core-0
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PREFETCH_SCRATCH_CORE0_REF_BITSi :: REFERENCE_BITS [63:00] */
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_REFERENCE_BITS_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE0_REF_BITSi_REFERENCE_BITS_SHIFT 0


/***************************************************************************
 *PREFETCH_SCRATCH_CORE1_REF_BITS%i - Prefetch Scratch Reference Bits for Core-1
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_ARRAY_BASE 0x010308c8
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_ARRAY_START 0
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_ARRAY_END 31
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *PREFETCH_SCRATCH_CORE1_REF_BITS%i - Prefetch Scratch Reference Bits for Core-1
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PREFETCH_SCRATCH_CORE1_REF_BITSi :: REFERENCE_BITS [63:00] */
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_REFERENCE_BITS_MASK BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_PREFETCH_SCRATCH_CORE1_REF_BITSi_REFERENCE_BITS_SHIFT 0


/***************************************************************************
 *PP_R2TD_ADDR - TAG or DATARAM Address for peek/poke access
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_ADDR :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_ADDR_ADDR_MASK                  0xffffffff
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_ADDR_ADDR_SHIFT                 0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_ADDR_ADDR_DEFAULT               0x00000000

/***************************************************************************
 *PP_R2TD_CMD - Peek and Poke Command Register for TAG and DATARAM
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_CMD :: reserved0 [31:06] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_reserved0_MASK              0xffffffc0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_reserved0_SHIFT             6

/* RAAGA_DSP_L2C :: PP_R2TD_CMD :: RD_WR_CMD [05:04] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_MASK              0x00000030
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_SHIFT             4
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_DEFAULT           0x00000000
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_IDLE              0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_READ              1
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_RD_WR_CMD_WRITE             2

/* RAAGA_DSP_L2C :: PP_R2TD_CMD :: reserved1 [03:01] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_reserved1_MASK              0x0000000e
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_reserved1_SHIFT             1

/* RAAGA_DSP_L2C :: PP_R2TD_CMD :: MEMSEL [00:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_MEMSEL_MASK                 0x00000001
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_MEMSEL_SHIFT                0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_MEMSEL_DEFAULT              0x00000000
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_MEMSEL_TAG                  0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_CMD_MEMSEL_DATARAM              1

/***************************************************************************
 *PP_R2TD_AUTO - Set Peek/poke in Auto increment mode
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_AUTO :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_reserved0_MASK             0xfffffffe
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_reserved0_SHIFT            1

/* RAAGA_DSP_L2C :: PP_R2TD_AUTO :: AUTO [00:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_AUTO_MASK                  0x00000001
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_AUTO_SHIFT                 0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_AUTO_DEFAULT               0x00000000
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_AUTO_DISABLE               0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_AUTO_ENABLE                1

/***************************************************************************
 *PP_R2TD_AUTO_RD_TRIG - Peek trigger in auto increment mode
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_AUTO_RD_TRIG :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG_reserved0_MASK     0xfffffffe
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG_reserved0_SHIFT    1

/* RAAGA_DSP_L2C :: PP_R2TD_AUTO_RD_TRIG :: AUTO_MODE_READ_TRIG [00:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_RD_TRIG_AUTO_MODE_READ_TRIG_DEFAULT 0x00000000

/***************************************************************************
 *PP_R2TD_WDATA - Peek and Poke TAG/DATARAM RBUS Write Data
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_WDATA :: WR_DATA [63:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_WDATA_WR_DATA_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_WDATA_WR_DATA_SHIFT             0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_WDATA_WR_DATA_DEFAULT           0

/***************************************************************************
 *PP_TD2R_RDATA - Peek and Poke TAG/DATARAM RBUS Read Data
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_TD2R_RDATA :: RD_DATA [63:00] */
#define BCHP_RAAGA_DSP_L2C_PP_TD2R_RDATA_RD_DATA_MASK              BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_PP_TD2R_RDATA_RD_DATA_SHIFT             0
#define BCHP_RAAGA_DSP_L2C_PP_TD2R_RDATA_RD_DATA_DEFAULT           0

/***************************************************************************
 *PP_R2TD_AUTO_ADDR_STATUS - Current address for peek/poke operation in auto increment mode.
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_R2TD_AUTO_ADDR_STATUS :: ADDR [31:00] */
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_ADDR_STATUS_ADDR_MASK      0xffffffff
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_ADDR_STATUS_ADDR_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_PP_R2TD_AUTO_ADDR_STATUS_ADDR_DEFAULT   0x00000000

/***************************************************************************
 *PP_STATUS - Peek and Poke Interface Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: PP_STATUS :: reserved0 [31:02] */
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_reserved0_MASK                0xfffffffc
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_reserved0_SHIFT               2

/* RAAGA_DSP_L2C :: PP_STATUS :: DATARAM_PP_BUSY [01:01] */
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_DATARAM_PP_BUSY_MASK          0x00000002
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_DATARAM_PP_BUSY_SHIFT         1
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_DATARAM_PP_BUSY_DEFAULT       0x00000000

/* RAAGA_DSP_L2C :: PP_STATUS :: TAG_PP_BUSY [00:00] */
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_TAG_PP_BUSY_MASK              0x00000001
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_TAG_PP_BUSY_SHIFT             0
#define BCHP_RAAGA_DSP_L2C_PP_STATUS_TAG_PP_BUSY_DEFAULT           0x00000000

/***************************************************************************
 *ICA_RD_DCA_ERROR_STATUS - Allocation Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ICA_RD_DCA_ERROR_STATUS :: ICA_RD_DCA_ERROR_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_ICA_RD_DCA_ERROR_ADDR_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_ICA_RD_DCA_ERROR_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_ICA_RD_DCA_ERROR_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ICA_RD_DCA_ERROR_STATUS :: reserved0 [08:02] */
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_reserved0_MASK  0x000001fc
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_L2C :: ICA_RD_DCA_ERROR_STATUS :: CORE_ID [01:00] */
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_CORE_ID_MASK    0x00000003
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_CORE_ID_SHIFT   0
#define BCHP_RAAGA_DSP_L2C_ICA_RD_DCA_ERROR_STATUS_CORE_ID_DEFAULT 0x00000000

/***************************************************************************
 *DCA_WR_ICA_ERROR_STATUS - Allocation Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DCA_WR_ICA_ERROR_STATUS :: DCA_WR_ICA_ERROR_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_DCA_WR_ICA_ERROR_ADDR_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_DCA_WR_ICA_ERROR_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_DCA_WR_ICA_ERROR_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: DCA_WR_ICA_ERROR_STATUS :: reserved0 [08:02] */
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_reserved0_MASK  0x000001fc
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_L2C :: DCA_WR_ICA_ERROR_STATUS :: CORE_ID [01:00] */
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_CORE_ID_MASK    0x00000003
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_CORE_ID_SHIFT   0
#define BCHP_RAAGA_DSP_L2C_DCA_WR_ICA_ERROR_STATUS_CORE_ID_DEFAULT 0x00000000

/***************************************************************************
 *ALLOCATION_ERROR_STATUS - Allocation Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ALLOCATION_ERROR_STATUS :: ALLOCATION_ERROR_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_ALLOCATION_ERROR_ADDR_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_ALLOCATION_ERROR_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_ALLOCATION_ERROR_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ALLOCATION_ERROR_STATUS :: reserved0 [08:02] */
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_reserved0_MASK  0x000001fc
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_reserved0_SHIFT 2

/* RAAGA_DSP_L2C :: ALLOCATION_ERROR_STATUS :: CORE_ID [01:00] */
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_CORE_ID_MASK    0x00000003
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_CORE_ID_SHIFT   0
#define BCHP_RAAGA_DSP_L2C_ALLOCATION_ERROR_STATUS_CORE_ID_DEFAULT 0x00000000

/***************************************************************************
 *CMD_LOCK_ERROR_STATUS - Command Lock Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: CMD_LOCK_ERROR_STATUS :: CMD_ERROR_ADDR [31:09] */
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ERROR_ADDR_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ERROR_ADDR_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ERROR_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: CMD_LOCK_ERROR_STATUS :: CMD_ID [08:03] */
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ID_MASK       0x000001f8
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ID_SHIFT      3
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_CMD_ID_DEFAULT    0x00000000

/* RAAGA_DSP_L2C :: CMD_LOCK_ERROR_STATUS :: QUEUE_ID [02:00] */
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_QUEUE_ID_MASK     0x00000007
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_QUEUE_ID_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_CMD_LOCK_ERROR_STATUS_QUEUE_ID_DEFAULT  0x00000000

/***************************************************************************
 *SCB_ADDR_ERROR_STATUS - SCB Address Error Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: SCB_ADDR_ERROR_STATUS :: reserved0 [63:40] */
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS_reserved0_MASK    BCHP_UINT64_C(0xffffff00, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS_reserved0_SHIFT   40

/* RAAGA_DSP_L2C :: SCB_ADDR_ERROR_STATUS :: SCB_ADDR_ERROR [39:00] */
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS_SCB_ADDR_ERROR_MASK BCHP_UINT64_C(0x000000ff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS_SCB_ADDR_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_SCB_ADDR_ERROR_STATUS_SCB_ADDR_ERROR_DEFAULT 0

/***************************************************************************
 *ERROR_STATUS_CLEAR - Error Status Clear Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_reserved0_MASK       0xffffffe0
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_reserved0_SHIFT      5

/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: ICA_RD_DCA_ERR_CLEAR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ICA_RD_DCA_ERR_CLEAR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ICA_RD_DCA_ERR_CLEAR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ICA_RD_DCA_ERR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: DCA_WR_ICA_ERR_CLEAR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_DCA_WR_ICA_ERR_CLEAR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_DCA_WR_ICA_ERR_CLEAR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_DCA_WR_ICA_ERR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: ALLOCATION_ERR_CLEAR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ALLOCATION_ERR_CLEAR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ALLOCATION_ERR_CLEAR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_ALLOCATION_ERR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: SCB_ADDR_ERR_CLEAR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_SCB_ADDR_ERR_CLEAR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_SCB_ADDR_ERR_CLEAR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_SCB_ADDR_ERR_CLEAR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_STATUS_CLEAR :: CMD_ERR_CLEAR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_CMD_ERR_CLEAR_MASK   0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_CMD_ERR_CLEAR_SHIFT  0
#define BCHP_RAAGA_DSP_L2C_ERROR_STATUS_CLEAR_CMD_ERR_CLEAR_DEFAULT 0x00000000

/***************************************************************************
 *ERROR_INTERRUPT - Error Interrupt Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_reserved0_MASK          0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_reserved0_SHIFT         9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_RXI_ACCESS_ERROR_MASK   0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_RXI_ACCESS_ERROR_SHIFT  8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_RXI_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ALLOCATION_ERROR_MASK   0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ALLOCATION_ERROR_SHIFT  7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ALLOCATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CMD_LOCK_ERROR_MASK     0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CMD_LOCK_ERROR_SHIFT    6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CMD_LOCK_ERROR_DEFAULT  0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_DCA_WR_ICA_ERROR_MASK   0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_DCA_WR_ICA_ERROR_SHIFT  3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_DCA_WR_ICA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ICA_RD_DCA_ERROR_MASK   0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ICA_RD_DCA_ERROR_SHIFT  2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_ICA_RD_DCA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ACCESS_ERROR_MASK  0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SMEM_ACCESS_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *ERROR_INTERRUPT_SET - Error Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_reserved0_MASK      0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_reserved0_SHIFT     9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_RXI_ACCESS_ERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_RXI_ACCESS_ERROR_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_RXI_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ALLOCATION_ERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ALLOCATION_ERROR_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ALLOCATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_CMD_LOCK_ERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_CMD_LOCK_ERROR_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_CMD_LOCK_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_DCA_WR_ICA_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_DCA_WR_ICA_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_DCA_WR_ICA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ICA_RD_DCA_ERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ICA_RD_DCA_ERROR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_ICA_RD_DCA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_SET :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ACCESS_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_SET_SMEM_ACCESS_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *ERROR_INTERRUPT_CLEAR - Error Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_reserved0_MASK    0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_reserved0_SHIFT   9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_RXI_ACCESS_ERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_RXI_ACCESS_ERROR_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_RXI_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ALLOCATION_ERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ALLOCATION_ERROR_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ALLOCATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_CMD_LOCK_ERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_CMD_LOCK_ERROR_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_CMD_LOCK_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_DCA_WR_ICA_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_DCA_WR_ICA_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_DCA_WR_ICA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ICA_RD_DCA_ERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ICA_RD_DCA_ERROR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_ICA_RD_DCA_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_CLEAR :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ACCESS_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_CLEAR_SMEM_ACCESS_ERROR_DEFAULT 0x00000000

/***************************************************************************
 *ERROR_INTERRUPT_MASK - Error Interrupt Mask Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_reserved0_MASK     0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_reserved0_SHIFT    9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_RXI_ACCESS_ERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_RXI_ACCESS_ERROR_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_RXI_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ALLOCATION_ERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ALLOCATION_ERROR_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ALLOCATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CMD_LOCK_ERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CMD_LOCK_ERROR_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CMD_LOCK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_DCA_WR_ICA_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_DCA_WR_ICA_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_DCA_WR_ICA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ICA_RD_DCA_ERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ICA_RD_DCA_ERROR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_ICA_RD_DCA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ACCESS_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SMEM_ACCESS_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *ERROR_INTERRUPT_MASK_SET - Error Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_reserved0_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_reserved0_SHIFT 9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_RXI_ACCESS_ERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_RXI_ACCESS_ERROR_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_RXI_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ALLOCATION_ERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ALLOCATION_ERROR_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ALLOCATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_CMD_LOCK_ERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_CMD_LOCK_ERROR_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_CMD_LOCK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_DCA_WR_ICA_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_DCA_WR_ICA_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_DCA_WR_ICA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ICA_RD_DCA_ERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ICA_RD_DCA_ERROR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_ICA_RD_DCA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_SET :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ACCESS_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_SET_SMEM_ACCESS_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *ERROR_INTERRUPT_MASK_CLEAR - Error Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: reserved0 [31:09] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_reserved0_MASK 0xfffffe00
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_reserved0_SHIFT 9

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: RXI_ACCESS_ERROR [08:08] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_RXI_ACCESS_ERROR_MASK 0x00000100
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_RXI_ACCESS_ERROR_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_RXI_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: ALLOCATION_ERROR [07:07] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ALLOCATION_ERROR_MASK 0x00000080
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ALLOCATION_ERROR_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ALLOCATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: CMD_LOCK_ERROR [06:06] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_CMD_LOCK_ERROR_MASK 0x00000040
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_CMD_LOCK_ERROR_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_CMD_LOCK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: SCB_RANGE_CHECK_ERROR [05:05] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SCB_RANGE_CHECK_ERROR_MASK 0x00000020
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SCB_RANGE_CHECK_ERROR_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SCB_RANGE_CHECK_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: ADDR_TRANSLATION_ERROR [04:04] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ADDR_TRANSLATION_ERROR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ADDR_TRANSLATION_ERROR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ADDR_TRANSLATION_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: DCA_WR_ICA_ERROR [03:03] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_DCA_WR_ICA_ERROR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_DCA_WR_ICA_ERROR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_DCA_WR_ICA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: ICA_RD_DCA_ERROR [02:02] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ICA_RD_DCA_ERROR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ICA_RD_DCA_ERROR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_ICA_RD_DCA_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: SMEM_ICA_ACCESS_ERROR [01:01] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ICA_ACCESS_ERROR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ICA_ACCESS_ERROR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ICA_ACCESS_ERROR_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: ERROR_INTERRUPT_MASK_CLEAR :: SMEM_ACCESS_ERROR [00:00] */
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ACCESS_ERROR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ACCESS_ERROR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_ERROR_INTERRUPT_MASK_CLEAR_SMEM_ACCESS_ERROR_DEFAULT 0x00000001

/***************************************************************************
 *STATUS_INTERRUPT - Status Interrupt Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_reserved0_MASK         0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_reserved0_SHIFT        15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MIGRATE_DONE_MASK      0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MIGRATE_DONE_SHIFT     14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MIGRATE_DONE_DEFAULT   0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_FULL_MASK          0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_FULL_SHIFT         13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_FULL_DEFAULT       0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_WATERMARK_REACHED_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_QUEUE_FULL_MASK    0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_QUEUE_FULL_SHIFT   4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PCQ_QUEUE_FULL_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PEEK_POKE_DONE_MASK    0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PEEK_POKE_DONE_SHIFT   2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_PEEK_POKE_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_RELEASE_WAY_DONE_MASK  0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_RELEASE_WAY_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_QUEUE_ABORT_MASK       0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_QUEUE_ABORT_SHIFT      0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_QUEUE_ABORT_DEFAULT    0x00000000

/***************************************************************************
 *STATUS_INTERRUPT_SET - Status Interrupt Set Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_reserved0_MASK     0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_reserved0_SHIFT    15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_MIGRATE_DONE_MASK  0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_MIGRATE_DONE_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_MIGRATE_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_FULL_MASK      0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_FULL_SHIFT     13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_FULL_DEFAULT   0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_WATERMARK_REACHED_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_QUEUE_FULL_MASK 0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_QUEUE_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PCQ_QUEUE_FULL_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PEEK_POKE_DONE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PEEK_POKE_DONE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_PEEK_POKE_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_RELEASE_WAY_DONE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_RELEASE_WAY_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_SET :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_QUEUE_ABORT_MASK   0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_QUEUE_ABORT_SHIFT  0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_SET_QUEUE_ABORT_DEFAULT 0x00000000

/***************************************************************************
 *STATUS_INTERRUPT_CLEAR - Status Interrupt Clear Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_reserved0_MASK   0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_reserved0_SHIFT  15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_MIGRATE_DONE_MASK 0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_MIGRATE_DONE_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_MIGRATE_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_FULL_MASK    0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_FULL_SHIFT   13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_FULL_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_WATERMARK_REACHED_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_QUEUE_FULL_MASK 0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_QUEUE_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PCQ_QUEUE_FULL_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PEEK_POKE_DONE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PEEK_POKE_DONE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_PEEK_POKE_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_RELEASE_WAY_DONE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_RELEASE_WAY_DONE_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_CLEAR :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_QUEUE_ABORT_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_QUEUE_ABORT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_CLEAR_QUEUE_ABORT_DEFAULT 0x00000000

/***************************************************************************
 *STATUS_INTERRUPT_MASK - Status Interrupt Mask Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_reserved0_MASK    0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_reserved0_SHIFT   15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_MIGRATE_DONE_MASK 0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_MIGRATE_DONE_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_MIGRATE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_FULL_MASK     0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_FULL_SHIFT    13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_FULL_DEFAULT  0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_WATERMARK_REACHED_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_QUEUE_FULL_MASK 0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_QUEUE_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PCQ_QUEUE_FULL_DEFAULT 0x000000ff

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PEEK_POKE_DONE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PEEK_POKE_DONE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_PEEK_POKE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_RELEASE_WAY_DONE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_RELEASE_WAY_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_QUEUE_ABORT_MASK  0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_QUEUE_ABORT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_QUEUE_ABORT_DEFAULT 0x00000001

/***************************************************************************
 *STATUS_INTERRUPT_MASK_SET - Status Interrupt Mask Set Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_reserved0_MASK 0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_reserved0_SHIFT 15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_MIGRATE_DONE_MASK 0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_MIGRATE_DONE_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_MIGRATE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_FULL_MASK 0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_FULL_SHIFT 13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_FULL_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_WATERMARK_REACHED_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_QUEUE_FULL_MASK 0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_QUEUE_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PCQ_QUEUE_FULL_DEFAULT 0x000000ff

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PEEK_POKE_DONE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PEEK_POKE_DONE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_PEEK_POKE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_RELEASE_WAY_DONE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_RELEASE_WAY_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_SET :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_QUEUE_ABORT_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_QUEUE_ABORT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_SET_QUEUE_ABORT_DEFAULT 0x00000001

/***************************************************************************
 *STATUS_INTERRUPT_MASK_CLEAR - Status Interrupt Mask Clear Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_reserved0_MASK 0xffff8000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_reserved0_SHIFT 15

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: MIGRATE_DONE [14:14] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_MIGRATE_DONE_MASK 0x00004000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_MIGRATE_DONE_SHIFT 14
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_MIGRATE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: PCQ_FULL [13:13] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_FULL_MASK 0x00002000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_FULL_SHIFT 13
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_FULL_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: PCQ_WATERMARK_REACHED [12:12] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_WATERMARK_REACHED_MASK 0x00001000
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_WATERMARK_REACHED_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_WATERMARK_REACHED_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: PCQ_QUEUE_FULL [11:04] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_QUEUE_FULL_MASK 0x00000ff0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_QUEUE_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PCQ_QUEUE_FULL_DEFAULT 0x000000ff

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: AUTO_WRITE_BACK_DONE [03:03] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_AUTO_WRITE_BACK_DONE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_AUTO_WRITE_BACK_DONE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_AUTO_WRITE_BACK_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: PEEK_POKE_DONE [02:02] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PEEK_POKE_DONE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PEEK_POKE_DONE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_PEEK_POKE_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: RELEASE_WAY_DONE [01:01] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_RELEASE_WAY_DONE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_RELEASE_WAY_DONE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_RELEASE_WAY_DONE_DEFAULT 0x00000001

/* RAAGA_DSP_L2C :: STATUS_INTERRUPT_MASK_CLEAR :: QUEUE_ABORT [00:00] */
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_QUEUE_ABORT_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_QUEUE_ABORT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_STATUS_INTERRUPT_MASK_CLEAR_QUEUE_ABORT_DEFAULT 0x00000001

/***************************************************************************
 *DEBUG_CTRL0 - Debug Control-0
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: reserved0 [31:10] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_reserved0_MASK              0xfffffc00
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_reserved0_SHIFT             10

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: DEBUG_ENABLE [09:09] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_DEBUG_ENABLE_MASK           0x00000200
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_DEBUG_ENABLE_SHIFT          9
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_DEBUG_ENABLE_DEFAULT        0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_DEBUG_ENABLE_DISABLE        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_DEBUG_ENABLE_ENABLE         1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_OVERFLOW_ENABLE [08:08] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_OVERFLOW_ENABLE_MASK    0x00000100
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_OVERFLOW_ENABLE_SHIFT   8
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_OVERFLOW_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_OVERFLOW_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_OVERFLOW_ENABLE_ENABLE  1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_SCB1_CMD_ENABLE [07:07] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB1_CMD_ENABLE_MASK    0x00000080
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB1_CMD_ENABLE_SHIFT   7
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB1_CMD_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB1_CMD_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB1_CMD_ENABLE_ENABLE  1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_SCB0_CMD_ENABLE [06:06] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB0_CMD_ENABLE_MASK    0x00000040
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB0_CMD_ENABLE_SHIFT   6
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB0_CMD_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB0_CMD_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_SCB0_CMD_ENABLE_ENABLE  1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_FW_DATA_ENABLE [05:05] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_FW_DATA_ENABLE_MASK     0x00000020
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_FW_DATA_ENABLE_SHIFT    5
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_FW_DATA_ENABLE_DEFAULT  0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_FW_DATA_ENABLE_DISABLE  0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_FW_DATA_ENABLE_ENABLE   1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_COUNTER_ENABLE [04:04] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COUNTER_ENABLE_MASK     0x00000010
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COUNTER_ENABLE_SHIFT    4
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COUNTER_ENABLE_DEFAULT  0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COUNTER_ENABLE_DISABLE  0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COUNTER_ENABLE_ENABLE   1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_L2BUS_REQUEST_ENABLE [03:03] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_L2BUS_REQUEST_ENABLE_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_L2BUS_REQUEST_ENABLE_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_L2BUS_REQUEST_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_L2BUS_REQUEST_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_L2BUS_REQUEST_ENABLE_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_MID_ARBITER_ENABLE [02:02] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_MID_ARBITER_ENABLE_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_MID_ARBITER_ENABLE_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_MID_ARBITER_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_MID_ARBITER_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_MID_ARBITER_ENABLE_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_COMMAND_DONE_ENABLE [01:01] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_DONE_ENABLE_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_DONE_ENABLE_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_DONE_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_DONE_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_DONE_ENABLE_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL0 :: LOG_COMMAND_ENABLE [00:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_ENABLE_MASK     0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_ENABLE_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_ENABLE_DEFAULT  0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_ENABLE_DISABLE  0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL0_LOG_COMMAND_ENABLE_ENABLE   1

/***************************************************************************
 *DEBUG_CTRL1 - Debug Control-1
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CTRL1 :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_reserved0_MASK              0xfffffffe
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_reserved0_SHIFT             1

/* RAAGA_DSP_L2C :: DEBUG_CTRL1 :: LOG_COUNTERS_TRIGGER [00:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_LOG_COUNTERS_TRIGGER_MASK   0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_LOG_COUNTERS_TRIGGER_SHIFT  0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_LOG_COUNTERS_TRIGGER_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_LOG_COUNTERS_TRIGGER_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL1_LOG_COUNTERS_TRIGGER_ENABLE 1

/***************************************************************************
 *DEBUG_CTRL2 - Debug Control-2
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: reserved0 [31:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_reserved0_MASK              0xffff0000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_reserved0_SHIFT             16

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_SCB1_PRIORITY [15:14] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_MASK      0x0000c000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_SHIFT     14
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_DEFAULT   0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_HIGHEST   3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_HIGH      2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_MEDIUM    1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB1_PRIORITY_LOW       0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_SCB0_PRIORITY [13:12] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_MASK      0x00003000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_SHIFT     12
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_DEFAULT   0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_HIGHEST   3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_HIGH      2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_MEDIUM    1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_SCB0_PRIORITY_LOW       0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_FW_DATA_PRIORITY [11:10] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_MASK   0x00000c00
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_SHIFT  10
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_HIGH   2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_FW_DATA_PRIORITY_LOW    0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_COUNTERS_PRIORITY [09:08] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_MASK  0x00000300
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_DEFAULT 0x00000003
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_HIGH  2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COUNTERS_PRIORITY_LOW   0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_L2BUS_REQUEST_PRIORITY [07:06] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_MASK 0x000000c0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_SHIFT 6
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_L2BUS_REQUEST_PRIORITY_LOW 0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_MID_ARBITER_PRIORITY [05:04] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_MASK 0x00000030
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_DEFAULT 0x00000002
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_MID_ARBITER_PRIORITY_LOW 0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_COMMAND_DONE_PRIORITY [03:02] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_MASK 0x0000000c
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_HIGH 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_DONE_PRIORITY_LOW 0

/* RAAGA_DSP_L2C :: DEBUG_CTRL2 :: LOG_COMMAND_PRIORITY [01:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_MASK   0x00000003
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_SHIFT  0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_HIGHEST 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_HIGH   2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_MEDIUM 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL2_LOG_COMMAND_PRIORITY_LOW    0

/***************************************************************************
 *DEBUG_CTRL3 - Debug Control-3
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: reserved0 [31:05] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_reserved0_MASK              0xffffffe0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_reserved0_SHIFT             5

/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: DEBUG_WPB_MAX_DEPTH_CLEAR [04:04] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_WPB_MAX_DEPTH_CLEAR_MASK 0x00000010
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_WPB_MAX_DEPTH_CLEAR_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_WPB_MAX_DEPTH_CLEAR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_WPB_MAX_DEPTH_CLEAR_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_WPB_MAX_DEPTH_CLEAR_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: DEBUG_RRB3_MAX_DEPTH_CLEAR [03:03] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB3_MAX_DEPTH_CLEAR_MASK 0x00000008
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB3_MAX_DEPTH_CLEAR_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB3_MAX_DEPTH_CLEAR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB3_MAX_DEPTH_CLEAR_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB3_MAX_DEPTH_CLEAR_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: DEBUG_RRB2_MAX_DEPTH_CLEAR [02:02] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB2_MAX_DEPTH_CLEAR_MASK 0x00000004
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB2_MAX_DEPTH_CLEAR_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB2_MAX_DEPTH_CLEAR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB2_MAX_DEPTH_CLEAR_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB2_MAX_DEPTH_CLEAR_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: DEBUG_RRB1_MAX_DEPTH_CLEAR [01:01] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB1_MAX_DEPTH_CLEAR_MASK 0x00000002
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB1_MAX_DEPTH_CLEAR_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB1_MAX_DEPTH_CLEAR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB1_MAX_DEPTH_CLEAR_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB1_MAX_DEPTH_CLEAR_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CTRL3 :: DEBUG_RRB0_MAX_DEPTH_CLEAR [00:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB0_MAX_DEPTH_CLEAR_MASK 0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB0_MAX_DEPTH_CLEAR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB0_MAX_DEPTH_CLEAR_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB0_MAX_DEPTH_CLEAR_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CTRL3_DEBUG_RRB0_MAX_DEPTH_CLEAR_ENABLE 1

/***************************************************************************
 *DEBUG_FW_DATA - Debug FW Data
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_FW_DATA :: DEBUG_DATA [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_FW_DATA_DEBUG_DATA_MASK           BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_FW_DATA_DEBUG_DATA_SHIFT          0
#define BCHP_RAAGA_DSP_L2C_DEBUG_FW_DATA_DEBUG_DATA_DEFAULT        0

/***************************************************************************
 *DEBUG_CACHE_WRITE - Debug Cache Write Controls
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE :: CACHE_WRITE_ENABLE [31:31] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_ENABLE_MASK 0x80000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_ENABLE_SHIFT 31
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_ENABLE_DEFAULT 0x00000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_ENABLE_DISABLE 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_ENABLE_ENABLE 1

/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE :: CACHE_WRITE_MODE [30:30] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_MODE_MASK 0x40000000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_MODE_SHIFT 30
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_MODE_DEFAULT 0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_MODE_WRAP 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_MODE_STOP 0

/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE :: CACHE_WRITE_END_ADDR [29:15] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_END_ADDR_MASK 0x3fff8000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_END_ADDR_SHIFT 15
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_END_ADDR_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE :: CACHE_WRITE_START_ADDR [14:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_START_ADDR_MASK 0x00007fff
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_START_ADDR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_CACHE_WRITE_START_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_CACHE_WRITE_ADDR - Debug Cache Write Address Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE_ADDR :: reserved0 [31:15] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR_reserved0_MASK   0xffff8000
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR_reserved0_SHIFT  15

/* RAAGA_DSP_L2C :: DEBUG_CACHE_WRITE_ADDR :: CACHE_WRITE_ADDR [14:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR_CACHE_WRITE_ADDR_MASK 0x00007fff
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR_CACHE_WRITE_ADDR_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_CACHE_WRITE_ADDR_CACHE_WRITE_ADDR_DEFAULT 0x00000000

/***************************************************************************
 *DEBUG_STATUS - Debug Status
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_STATUS :: reserved0 [31:01] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS_reserved0_MASK             0xfffffffe
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS_reserved0_SHIFT            1

/* RAAGA_DSP_L2C :: DEBUG_STATUS :: FW_DATA_BUSY [00:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS_FW_DATA_BUSY_MASK          0x00000001
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS_FW_DATA_BUSY_SHIFT         0
#define BCHP_RAAGA_DSP_L2C_DEBUG_STATUS_FW_DATA_BUSY_DEFAULT       0x00000000

/***************************************************************************
 *DEBUG_TIMESTAMP - Debug Timestamp
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_TIMESTAMP :: TIMESTAMP [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_TIMESTAMP_TIMESTAMP_MASK          0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_TIMESTAMP_TIMESTAMP_SHIFT         0
#define BCHP_RAAGA_DSP_L2C_DEBUG_TIMESTAMP_TIMESTAMP_DEFAULT       0x00000000

/***************************************************************************
 *DEBUG_ICACHE_HIT_COUNT%i - Debug I-Cache Hit Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_ARRAY_BASE      0x01030a78
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_ARRAY_START     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_ARRAY_END       1
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_ICACHE_HIT_COUNT%i - Debug I-Cache Hit Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_ICACHE_HIT_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_COUNT_MASK      0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_COUNT_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_HIT_COUNTi_COUNT_DEFAULT   0x00000000


/***************************************************************************
 *DEBUG_DCACHE_HIT_COUNT%i - Debug D-Cache Hit Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_ARRAY_BASE      0x01030a80
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_ARRAY_START     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_ARRAY_END       1
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_DCACHE_HIT_COUNT%i - Debug D-Cache Hit Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DCACHE_HIT_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_COUNT_MASK      0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_COUNT_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_HIT_COUNTi_COUNT_DEFAULT   0x00000000


/***************************************************************************
 *DEBUG_ICACHE_MISS_COUNT%i - Debug I-Cache Miss Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_ARRAY_BASE     0x01030a88
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_ARRAY_START    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_ARRAY_END      1
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_ICACHE_MISS_COUNT%i - Debug I-Cache Miss Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_ICACHE_MISS_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_COUNT_MASK     0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_COUNT_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_MISS_COUNTi_COUNT_DEFAULT  0x00000000


/***************************************************************************
 *DEBUG_DCACHE_MISS_COUNT%i - Debug D-Cache Miss Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_ARRAY_BASE     0x01030a90
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_ARRAY_START    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_ARRAY_END      1
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_DCACHE_MISS_COUNT%i - Debug D-Cache Miss Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DCACHE_MISS_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_COUNT_MASK     0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_COUNT_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_MISS_COUNTi_COUNT_DEFAULT  0x00000000


/***************************************************************************
 *DEBUG_ICACHE_STALL_COUNT%i - Debug I-Cache Stall Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_ARRAY_BASE    0x01030a98
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_ARRAY_START   0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_ARRAY_END     1
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_ICACHE_STALL_COUNT%i - Debug I-Cache Stall Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_ICACHE_STALL_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_COUNT_MASK    0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_COUNT_SHIFT   0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICACHE_STALL_COUNTi_COUNT_DEFAULT 0x00000000


/***************************************************************************
 *DEBUG_DCACHE_STALL_COUNT%i - Debug D-Cache Stall Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_ARRAY_BASE    0x01030aa0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_ARRAY_START   0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_ARRAY_END     1
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_DCACHE_STALL_COUNT%i - Debug D-Cache Stall Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DCACHE_STALL_COUNTi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_COUNT_MASK    0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_COUNT_SHIFT   0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCACHE_STALL_COUNTi_COUNT_DEFAULT 0x00000000


/***************************************************************************
 *DEBUG_WITHOUT_SCB_COUNT%i - Debug Allocate/Flush Without SCB Count
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ARRAY_BASE     0x01030aa8
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ARRAY_START    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ARRAY_END      1
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_WITHOUT_SCB_COUNT%i - Debug Allocate/Flush Without SCB Count
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_WITHOUT_SCB_COUNTi :: FLUSH_WO_SCB_COUNT [31:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_FLUSH_WO_SCB_COUNT_MASK 0xffff0000
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_FLUSH_WO_SCB_COUNT_SHIFT 16
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_FLUSH_WO_SCB_COUNT_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: DEBUG_WITHOUT_SCB_COUNTi :: ALLOCATE_WO_SCB_COUNT [15:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ALLOCATE_WO_SCB_COUNT_MASK 0x0000ffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ALLOCATE_WO_SCB_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_WITHOUT_SCB_COUNTi_ALLOCATE_WO_SCB_COUNT_DEFAULT 0x00000000


/***************************************************************************
 *DEBUG_ICA_SCB_READ%i - Debug ICA SCB Read Access
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_ARRAY_BASE          0x01030ab0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_ARRAY_START         0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_ARRAY_END           1
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *DEBUG_ICA_SCB_READ%i - Debug ICA SCB Read Access
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_ICA_SCB_READi :: PREFETCH_COUNT [31:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_PREFETCH_COUNT_MASK 0xffff0000
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_PREFETCH_COUNT_SHIFT 16
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_PREFETCH_COUNT_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: DEBUG_ICA_SCB_READi :: MISS_COUNT [15:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_MISS_COUNT_MASK     0x0000ffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_MISS_COUNT_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_ICA_SCB_READi_MISS_COUNT_DEFAULT  0x00000000


/***************************************************************************
 *DEBUG_DCA_SCB_READ%i - Debug DCA SCB Read Access
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_ARRAY_BASE          0x01030ab8
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_ARRAY_START         0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_ARRAY_END           1
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_ARRAY_ELEMENT_SIZE  32

/***************************************************************************
 *DEBUG_DCA_SCB_READ%i - Debug DCA SCB Read Access
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DCA_SCB_READi :: PREFETCH_COUNT [31:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_PREFETCH_COUNT_MASK 0xffff0000
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_PREFETCH_COUNT_SHIFT 16
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_PREFETCH_COUNT_DEFAULT 0x00000000

/* RAAGA_DSP_L2C :: DEBUG_DCA_SCB_READi :: MISS_COUNT [15:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_MISS_COUNT_MASK     0x0000ffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_MISS_COUNT_SHIFT    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_READi_MISS_COUNT_DEFAULT  0x00000000


/***************************************************************************
 *DEBUG_DCA_SCB_WRITE%i - Debug DCA SCB Write Access
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_ARRAY_BASE         0x01030ac0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_ARRAY_END          1
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_ARRAY_ELEMENT_SIZE 32

/***************************************************************************
 *DEBUG_DCA_SCB_WRITE%i - Debug DCA SCB Write Access
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DCA_SCB_WRITEi :: COUNT [31:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_COUNT_MASK         0xffffffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_COUNT_SHIFT        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DCA_SCB_WRITEi_COUNT_DEFAULT      0x00000000


/***************************************************************************
 *DEBUG_DUPLICATE_SCB - Debug DCA SCB Write Access
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_DUPLICATE_SCB :: DUPLICATE [31:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_DUPLICATE_MASK      0xffff0000
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_DUPLICATE_SHIFT     16
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_DUPLICATE_DEFAULT   0x00000000

/* RAAGA_DSP_L2C :: DEBUG_DUPLICATE_SCB :: SWITCHED [15:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_SWITCHED_MASK       0x0000ffff
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_SWITCHED_SHIFT      0
#define BCHP_RAAGA_DSP_L2C_DEBUG_DUPLICATE_SCB_SWITCHED_DEFAULT    0x00000000

/***************************************************************************
 *DEBUG_L2C_HW_STATUS0 - Debug L2C HW Status0
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: reserved0 [63:34] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved0_MASK     BCHP_UINT64_C(0xfffffffc, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved0_SHIFT    34

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: CMD_CTRL_READY [33:28] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_CMD_CTRL_READY_MASK BCHP_UINT64_C(0x00000003, 0xf0000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_CMD_CTRL_READY_SHIFT 28
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_CMD_CTRL_READY_DEFAULT 63

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: QUEUE_READY [27:20] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_QUEUE_READY_MASK   BCHP_UINT64_C(0x00000000, 0x0ff00000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_QUEUE_READY_SHIFT  20
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_QUEUE_READY_DEFAULT 255

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: reserved1 [19:18] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved1_MASK     BCHP_UINT64_C(0x00000000, 0x000c0000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved1_SHIFT    18

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: ALLOCATION_GOOD [17:17] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_ALLOCATION_GOOD_MASK BCHP_UINT64_C(0x00000000, 0x00020000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_ALLOCATION_GOOD_SHIFT 17
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_ALLOCATION_GOOD_DEFAULT 1

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: WPB_FULL [16:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WPB_FULL_MASK      BCHP_UINT64_C(0x00000000, 0x00010000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WPB_FULL_SHIFT     16
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WPB_FULL_DEFAULT   0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: RRB_FULL [15:12] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_RRB_FULL_MASK      BCHP_UINT64_C(0x00000000, 0x0000f000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_RRB_FULL_SHIFT     12
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_RRB_FULL_DEFAULT   0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: reserved2 [11:10] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved2_MASK     BCHP_UINT64_C(0x00000000, 0x00000c00)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_reserved2_SHIFT    10

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: READ_BUF_FULL [09:09] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_READ_BUF_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000200)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_READ_BUF_FULL_SHIFT 9
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_READ_BUF_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: WBB_CORE1_CAPACITY_FULL [08:08] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE1_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000100)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE1_CAPACITY_FULL_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE1_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: WBB_CORE0_CAPACITY_FULL [07:07] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE0_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000080)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE0_CAPACITY_FULL_SHIFT 7
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_CORE0_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: WBB_FULL [06:06] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_FULL_MASK      BCHP_UINT64_C(0x00000000, 0x00000040)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_FULL_SHIFT     6
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_WBB_FULL_DEFAULT   0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: PREFETCH_CORE1_CAPACITY_FULL [05:05] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE1_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000020)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE1_CAPACITY_FULL_SHIFT 5
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE1_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: PREFETCH_CORE0_CAPACITY_FULL [04:04] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE0_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000010)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE0_CAPACITY_FULL_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_CORE0_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: PREFETCH_BUF_FULL [03:03] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_BUF_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000008)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_BUF_FULL_SHIFT 3
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_PREFETCH_BUF_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: MISSBUF_CORE1_CAPACITY_FULL [02:02] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE1_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000004)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE1_CAPACITY_FULL_SHIFT 2
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE1_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: MISSBUF_CORE0_CAPACITY_FULL [01:01] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE0_CAPACITY_FULL_MASK BCHP_UINT64_C(0x00000000, 0x00000002)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE0_CAPACITY_FULL_SHIFT 1
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_CORE0_CAPACITY_FULL_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS0 :: MISSBUF_FULL [00:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_FULL_MASK  BCHP_UINT64_C(0x00000000, 0x00000001)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_FULL_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS0_MISSBUF_FULL_DEFAULT 0

/***************************************************************************
 *DEBUG_L2C_HW_STATUS1 - Debug L2C HW Status1
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: reserved0 [63:53] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved0_MASK     BCHP_UINT64_C(0xffe00000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved0_SHIFT    53

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: WPB_REQ_COUNT [52:48] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WPB_REQ_COUNT_MASK BCHP_UINT64_C(0x001f0000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WPB_REQ_COUNT_SHIFT 48
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WPB_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: RRB3_REQ_COUNT [47:44] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB3_REQ_COUNT_MASK BCHP_UINT64_C(0x0000f000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB3_REQ_COUNT_SHIFT 44
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB3_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: RRB2_REQ_COUNT [43:40] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB2_REQ_COUNT_MASK BCHP_UINT64_C(0x00000f00, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB2_REQ_COUNT_SHIFT 40
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB2_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: RRB1_REQ_COUNT [39:36] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB1_REQ_COUNT_MASK BCHP_UINT64_C(0x000000f0, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB1_REQ_COUNT_SHIFT 36
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB1_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: RRB0_REQ_COUNT [35:32] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB0_REQ_COUNT_MASK BCHP_UINT64_C(0x0000000f, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB0_REQ_COUNT_SHIFT 32
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_RRB0_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: reserved1 [31:30] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved1_MASK     BCHP_UINT64_C(0x00000000, 0xc0000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved1_SHIFT    30

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: WBB_CORE1_REQ_COUNT [29:24] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE1_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x3f000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE1_REQ_COUNT_SHIFT 24
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE1_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: reserved2 [23:22] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved2_MASK     BCHP_UINT64_C(0x00000000, 0x00c00000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_reserved2_SHIFT    22

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: WBB_CORE0_REQ_COUNT [21:16] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE0_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x003f0000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE0_REQ_COUNT_SHIFT 16
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_WBB_CORE0_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: PREFETCH_CORE1_REQ_COUNT [15:12] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE1_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x0000f000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE1_REQ_COUNT_SHIFT 12
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE1_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: PREFETCH_CORE0_REQ_COUNT [11:08] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE0_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x00000f00)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE0_REQ_COUNT_SHIFT 8
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_PREFETCH_CORE0_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: MISSBUF_CORE1_REQ_COUNT [07:04] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE1_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x000000f0)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE1_REQ_COUNT_SHIFT 4
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE1_REQ_COUNT_DEFAULT 0

/* RAAGA_DSP_L2C :: DEBUG_L2C_HW_STATUS1 :: MISSBUF_CORE0_REQ_COUNT [03:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE0_REQ_COUNT_MASK BCHP_UINT64_C(0x00000000, 0x0000000f)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE0_REQ_COUNT_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_HW_STATUS1_MISSBUF_CORE0_REQ_COUNT_DEFAULT 0

/***************************************************************************
 *DEBUG_RRB3_BUF_CTRL%i - Debug L2C RRB3 Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_ARRAY_BASE         0x01030b10
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_ARRAY_END          7
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_RRB3_BUF_CTRL%i - Debug L2C RRB3 Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_RRB3_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_BUF_CTRL_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_BUF_CTRL_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB3_BUF_CTRLi_BUF_CTRL_DEFAULT   0


/***************************************************************************
 *DEBUG_RRB2_BUF_CTRL%i - Debug L2C RRB2 Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_ARRAY_BASE         0x01030b50
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_ARRAY_END          7
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_RRB2_BUF_CTRL%i - Debug L2C RRB2 Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_RRB2_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_BUF_CTRL_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_BUF_CTRL_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB2_BUF_CTRLi_BUF_CTRL_DEFAULT   0


/***************************************************************************
 *DEBUG_RRB1_BUF_CTRL%i - Debug L2C RRB1 Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_ARRAY_BASE         0x01030b90
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_ARRAY_END          7
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_RRB1_BUF_CTRL%i - Debug L2C RRB1 Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_RRB1_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_BUF_CTRL_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_BUF_CTRL_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB1_BUF_CTRLi_BUF_CTRL_DEFAULT   0


/***************************************************************************
 *DEBUG_RRB0_BUF_CTRL%i - Debug L2C RRB0 Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_ARRAY_BASE         0x01030bd0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_ARRAY_END          7
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_RRB0_BUF_CTRL%i - Debug L2C RRB0 Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_RRB0_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_BUF_CTRL_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_BUF_CTRL_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_RRB0_BUF_CTRLi_BUF_CTRL_DEFAULT   0


/***************************************************************************
 *DEBUG_WBB_BUF_CTRL%i - Debug L2C WBB Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_ARRAY_BASE          0x01030c10
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_ARRAY_START         0
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_ARRAY_END           15
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_ARRAY_ELEMENT_SIZE  64

/***************************************************************************
 *DEBUG_WBB_BUF_CTRL%i - Debug L2C WBB Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_WBB_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_BUF_CTRL_MASK       BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_BUF_CTRL_SHIFT      0
#define BCHP_RAAGA_DSP_L2C_DEBUG_WBB_BUF_CTRLi_BUF_CTRL_DEFAULT    0


/***************************************************************************
 *DEBUG_PREFETCH_BUF_CTRL%i - Debug L2C Prefetch Buffer Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_ARRAY_BASE     0x01030c90
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_ARRAY_START    0
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_ARRAY_END      7
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_PREFETCH_BUF_CTRL%i - Debug L2C Prefetch Buffer Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_PREFETCH_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_BUF_CTRL_MASK  BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_BUF_CTRL_SHIFT 0
#define BCHP_RAAGA_DSP_L2C_DEBUG_PREFETCH_BUF_CTRLi_BUF_CTRL_DEFAULT 0


/***************************************************************************
 *DEBUG_MISS_BUF_CTRL%i - Debug L2C Miss Buffer Stored Control
 ***************************************************************************/
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_ARRAY_BASE         0x01030cd0
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_ARRAY_START        0
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_ARRAY_END          7
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_ARRAY_ELEMENT_SIZE 64

/***************************************************************************
 *DEBUG_MISS_BUF_CTRL%i - Debug L2C Miss Buffer Stored Control
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_MISS_BUF_CTRLi :: BUF_CTRL [63:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_BUF_CTRL_MASK      BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_BUF_CTRL_SHIFT     0
#define BCHP_RAAGA_DSP_L2C_DEBUG_MISS_BUF_CTRLi_BUF_CTRL_DEFAULT   0


/***************************************************************************
 *DEBUG_L2C_CONFIG - Debug L2C Configuration
 ***************************************************************************/
/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: reserved0 [63:62] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_reserved0_MASK         BCHP_UINT64_C(0xc0000000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_reserved0_SHIFT        62

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: PCQ_CMD_DEPTH [61:54] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PCQ_CMD_DEPTH_MASK     BCHP_UINT64_C(0x3fc00000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PCQ_CMD_DEPTH_SHIFT    54
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PCQ_CMD_DEPTH_DEFAULT  64

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: WPB_DEPTH [53:48] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WPB_DEPTH_MASK         BCHP_UINT64_C(0x003f0000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WPB_DEPTH_SHIFT        48
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WPB_DEPTH_DEFAULT      16

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: RRB_DEPTH [47:44] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_RRB_DEPTH_MASK         BCHP_UINT64_C(0x0000f000, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_RRB_DEPTH_SHIFT        44
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_RRB_DEPTH_DEFAULT      8

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: reserved1 [43:42] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_reserved1_MASK         BCHP_UINT64_C(0x00000c00, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_reserved1_SHIFT        42

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: WBB_DEPTH [41:36] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WBB_DEPTH_MASK         BCHP_UINT64_C(0x000003f0, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WBB_DEPTH_SHIFT        36
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_WBB_DEPTH_DEFAULT      16

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: PREFETCH_DEPTH [35:32] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PREFETCH_DEPTH_MASK    BCHP_UINT64_C(0x0000000f, 0x00000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PREFETCH_DEPTH_SHIFT   32
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_PREFETCH_DEPTH_DEFAULT 8

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: MISSBUF_DEPTH [31:28] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_MISSBUF_DEPTH_MASK     BCHP_UINT64_C(0x00000000, 0xf0000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_MISSBUF_DEPTH_SHIFT    28
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_MISSBUF_DEPTH_DEFAULT  8

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: CACHE_WAYS [27:24] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_WAYS_MASK        BCHP_UINT64_C(0x00000000, 0x0f000000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_WAYS_SHIFT       24
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_WAYS_DEFAULT     10

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: CACHE_LINE [23:12] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_LINE_MASK        BCHP_UINT64_C(0x00000000, 0x00fff000)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_LINE_SHIFT       12
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_LINE_DEFAULT     512

/* RAAGA_DSP_L2C :: DEBUG_L2C_CONFIG :: CACHE_SIZE [11:00] */
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_SIZE_MASK        BCHP_UINT64_C(0x00000000, 0x00000fff)
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_SIZE_SHIFT       0
#define BCHP_RAAGA_DSP_L2C_DEBUG_L2C_CONFIG_CACHE_SIZE_DEFAULT     640

/***************************************************************************
 *SCRATCH_REG - Scratch Register
 ***************************************************************************/
/* RAAGA_DSP_L2C :: SCRATCH_REG :: FUTURE_USE [63:00] */
#define BCHP_RAAGA_DSP_L2C_SCRATCH_REG_FUTURE_USE_MASK             BCHP_UINT64_C(0xffffffff, 0xffffffff)
#define BCHP_RAAGA_DSP_L2C_SCRATCH_REG_FUTURE_USE_SHIFT            0
#define BCHP_RAAGA_DSP_L2C_SCRATCH_REG_FUTURE_USE_DEFAULT          0

#endif /* #ifndef BCHP_RAAGA_DSP_L2C_H__ */

/* End of File */
