// Seed: 118380556
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6
);
  input wire id_6;
  output wire id_5;
  output wire id_4;
  input wire id_3;
  input wire id_2;
  output wire id_1;
  generate
    assign id_4 = id_6;
  endgenerate
endmodule
module module_1 #(
    parameter id_10 = 32'd17,
    parameter id_14 = 32'd6,
    parameter id_4  = 32'd75
) (
    input supply0 id_0,
    output wand id_1,
    input uwire id_2,
    input tri id_3,
    input wand _id_4,
    input wand id_5,
    input tri id_6
    , id_13,
    input supply1 id_7,
    input tri id_8,
    output uwire id_9,
    input tri _id_10,
    output tri0 id_11
);
  logic _id_14 = 1 / (-1);
  wire  id_15;
  wire  [  id_14  -  id_14  :  id_10  &  id_4  ]  id_16  ,  id_17  ,  id_18  ,  id_19  ,  id_20  ,  id_21  ,  id_22  ,  id_23  ,  id_24  ,  id_25  ,  id_26  ,  id_27  ,  id_28  ,  id_29  ,  id_30  ,  id_31  ,  id_32  ,  id_33  ,  id_34  ,  id_35  ,  id_36  ,  id_37  ,  id_38  ,  id_39  ,  id_40  ,  id_41  ,  id_42  ,  id_43  ,  id_44  ,  id_45  ,  id_46  ,  id_47  ,  id_48  ,  id_49  ,  id_50  ,  id_51  ,  id_52  ,  id_53  ,  id_54  ,  id_55  ,  id_56  ,  id_57  ,  id_58  ,  id_59  ,  id_60  ,  id_61  ,  id_62  ,  id_63  ,  id_64  ,  id_65  ,  id_66  ,  id_67  ,  id_68  ,  id_69  ,  id_70  ,  id_71  ;
  module_0 modCall_1 (
      id_43,
      id_31,
      id_23,
      id_13,
      id_50,
      id_60
  );
endmodule
