
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.003559                       # Number of seconds simulated
sim_ticks                                  3559329771                       # Number of ticks simulated
final_tick                               575090367447                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 354334                       # Simulator instruction rate (inst/s)
host_op_rate                                   455974                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                                 293521                       # Simulator tick rate (ticks/s)
host_mem_usage                               16927356                       # Number of bytes of host memory used
host_seconds                                 12126.31                       # Real time elapsed on the host
sim_insts                                  4296761589                       # Number of instructions simulated
sim_ops                                    5529277150                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::switch_cpus0.inst         5376                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus0.data       267648                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.inst         5632                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus1.data       152704                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus2.data       102016                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.inst         5120                       # Number of bytes read from this memory
system.physmem.bytes_read::switch_cpus3.data       228352                       # Number of bytes read from this memory
system.physmem.bytes_read::total               771968                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus0.inst         5376                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus1.inst         5632                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus2.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::switch_cpus3.inst         5120                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total           21248                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks       298880                       # Number of bytes written to this memory
system.physmem.bytes_written::total            298880                       # Number of bytes written to this memory
system.physmem.num_reads::switch_cpus0.inst           42                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus0.data         2091                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.inst           44                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus1.data         1193                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus2.data          797                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.inst           40                       # Number of read requests responded to by this memory
system.physmem.num_reads::switch_cpus3.data         1784                       # Number of read requests responded to by this memory
system.physmem.num_reads::total                  6031                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks            2335                       # Number of write requests responded to by this memory
system.physmem.num_writes::functional               0                       # Number of write requests responded to by this memory
system.physmem.num_writes::interrupt                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus0.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus1.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus2.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.inst            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::switch_cpus3.data            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu0.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu1.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu2.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.dtb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.itb.walker            0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.inst                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::cpu3.data                0                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                 2335                       # Number of write requests responded to by this memory
system.physmem.bw_read::switch_cpus0.inst      1510397                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus0.data     75196179                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.inst      1582320                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus1.data     42902459                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.inst      1438473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus2.data     28661576                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.inst      1438473                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::switch_cpus3.data     64155899                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               216885776                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus0.inst      1510397                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus1.inst      1582320                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus2.inst      1438473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::switch_cpus3.inst      1438473                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total            5969663                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          83970865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               83970865                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          83970865                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.inst      1510397                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus0.data     75196179                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.inst      1582320                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus1.data     42902459                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.inst      1438473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus2.data     28661576                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.inst      1438473                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::switch_cpus3.data     64155899                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total              300856641                       # Total bandwidth to/from this memory (bytes/s)
system.switch_cpus0.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus0.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus0.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus0.dtb.write_misses                0                       # DTB write misses
system.switch_cpus0.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.dtb.hits                        0                       # DTB hits
system.switch_cpus0.dtb.misses                      0                       # DTB misses
system.switch_cpus0.dtb.accesses                    0                       # DTB accesses
system.switch_cpus0.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus0.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus0.itb.read_hits                   0                       # DTB read hits
system.switch_cpus0.itb.read_misses                 0                       # DTB read misses
system.switch_cpus0.itb.write_hits                  0                       # DTB write hits
system.switch_cpus0.itb.write_misses                0                       # DTB write misses
system.switch_cpus0.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus0.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus0.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus0.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus0.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus0.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus0.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus0.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus0.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus0.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus0.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus0.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus0.itb.hits                        0                       # DTB hits
system.switch_cpus0.itb.misses                      0                       # DTB misses
system.switch_cpus0.itb.accesses                    0                       # DTB accesses
system.cpu0.workload.num_syscalls                   8                       # Number of system calls
system.switch_cpus0.numCycles                 8535564                       # number of cpu cycles simulated
system.switch_cpus0.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus0.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus0.BPredUnit.lookups         2857579                       # Number of BP lookups
system.switch_cpus0.BPredUnit.condPredicted      2491026                       # Number of conditional branches predicted
system.switch_cpus0.BPredUnit.condIncorrect       189685                       # Number of conditional branches incorrect
system.switch_cpus0.BPredUnit.BTBLookups      1434895                       # Number of BTB lookups
system.switch_cpus0.BPredUnit.BTBHits         1383692                       # Number of BTB hits
system.switch_cpus0.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus0.BPredUnit.usedRAS          200568                       # Number of times the RAS was used to get a target.
system.switch_cpus0.BPredUnit.RASInCorrect         5638                       # Number of incorrect RAS predictions.
system.switch_cpus0.fetch.icacheStallCycles      3502504                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus0.fetch.Insts              15871516                       # Number of instructions fetch has processed
system.switch_cpus0.fetch.Branches            2857579                       # Number of branches that fetch encountered
system.switch_cpus0.fetch.predictedBranches      1584260                       # Number of branches that fetch has predicted taken
system.switch_cpus0.fetch.Cycles              3360716                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus0.fetch.SquashCycles         878316                       # Number of cycles fetch has spent squashing
system.switch_cpus0.fetch.BlockedCycles        402714                       # Number of cycles fetch has spent blocked
system.switch_cpus0.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus0.fetch.PendingTrapStallCycles            4                       # Number of stall cycles due to pending traps
system.switch_cpus0.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus0.fetch.CacheLines          1722002                       # Number of cache lines fetched
system.switch_cpus0.fetch.IcacheSquashes        90988                       # Number of outstanding Icache misses that were squashed
system.switch_cpus0.fetch.rateDist::samples      7953428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::mean     2.300204                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::stdev     3.286048                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::0         4592712     57.75%     57.75% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::1          601384      7.56%     65.31% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::2          293620      3.69%     69.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::3          221185      2.78%     71.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::4          181474      2.28%     74.06% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::5          161520      2.03%     76.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::6           54179      0.68%     76.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::7          195075      2.45%     79.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::8         1652279     20.77%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.rateDist::total      7953428                       # Number of instructions fetched each cycle (Total)
system.switch_cpus0.fetch.branchRate         0.334785                       # Number of branch fetches per cycle
system.switch_cpus0.fetch.rate               1.859457                       # Number of inst fetches per cycle
system.switch_cpus0.decode.IdleCycles         3626307                       # Number of cycles decode is idle
system.switch_cpus0.decode.BlockedCycles       379190                       # Number of cycles decode is blocked
system.switch_cpus0.decode.RunCycles          3247063                       # Number of cycles decode is running
system.switch_cpus0.decode.UnblockCycles        16231                       # Number of cycles decode is unblocking
system.switch_cpus0.decode.SquashCycles        684636                       # Number of cycles decode is squashing
system.switch_cpus0.decode.BranchResolved       312973                       # Number of times decode resolved a branch
system.switch_cpus0.decode.BranchMispred         2854                       # Number of times decode detected a branch misprediction
system.switch_cpus0.decode.DecodedInsts      17743221                       # Number of instructions handled by decode
system.switch_cpus0.decode.SquashedInsts         4521                       # Number of squashed instructions handled by decode
system.switch_cpus0.rename.SquashCycles        684636                       # Number of cycles rename is squashing
system.switch_cpus0.rename.IdleCycles         3777956                       # Number of cycles rename is idle
system.switch_cpus0.rename.BlockCycles         192115                       # Number of cycles rename is blocking
system.switch_cpus0.rename.serializeStallCycles        44174                       # count of cycles rename stalled for serializing inst
system.switch_cpus0.rename.RunCycles          3110236                       # Number of cycles rename is running
system.switch_cpus0.rename.UnblockCycles       144304                       # Number of cycles rename is unblocking
system.switch_cpus0.rename.RenamedInsts      17182116                       # Number of instructions processed by rename
system.switch_cpus0.rename.ROBFullEvents           26                       # Number of times rename has blocked due to ROB full
system.switch_cpus0.rename.IQFullEvents         70354                       # Number of times rename has blocked due to IQ full
system.switch_cpus0.rename.LSQFullEvents        61266                       # Number of times rename has blocked due to LSQ full
system.switch_cpus0.rename.RenamedOperands     22755872                       # Number of destination operands rename has renamed
system.switch_cpus0.rename.RenameLookups     78228539                       # Number of register rename lookups that rename has made
system.switch_cpus0.rename.int_rename_lookups     78228539                       # Number of integer rename lookups
system.switch_cpus0.rename.CommittedMaps     14903407                       # Number of HB maps that are committed
system.switch_cpus0.rename.UndoneMaps         7852422                       # Number of HB maps that are undone due to squashing
system.switch_cpus0.rename.serializingInsts         2142                       # count of serializing insts renamed
system.switch_cpus0.rename.tempSerializingInsts         1139                       # count of temporary serializing insts renamed
system.switch_cpus0.rename.skidInsts           368477                       # count of insts added to the skid buffer
system.switch_cpus0.memDep0.insertedLoads      2630177                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus0.memDep0.insertedStores       595505                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus0.memDep0.conflictingLoads         7666                       # Number of conflicting loads.
system.switch_cpus0.memDep0.conflictingStores       159016                       # Number of conflicting stores.
system.switch_cpus0.iq.iqInstsAdded          16154394                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus0.iq.iqNonSpecInstsAdded         2150                       # Number of non-speculative instructions added to the IQ
system.switch_cpus0.iq.iqInstsIssued         13778750                       # Number of instructions issued
system.switch_cpus0.iq.iqSquashedInstsIssued        18363                       # Number of squashed instructions issued
system.switch_cpus0.iq.iqSquashedInstsExamined      4671305                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus0.iq.iqSquashedOperandsExamined     12669242                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus0.iq.iqSquashedNonSpecRemoved          114                       # Number of squashed non-spec instructions that were removed
system.switch_cpus0.iq.issued_per_cycle::samples      7953428                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::mean     1.732429                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::stdev     1.859244                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::0      2889925     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::1      1689803     21.25%     57.58% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::2       836212     10.51%     68.10% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::3       994315     12.50%     80.60% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::4       751408      9.45%     90.04% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::5       477272      6.00%     96.05% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::6       207012      2.60%     98.65% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::7        60334      0.76%     99.41% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::8        47147      0.59%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus0.iq.issued_per_cycle::total      7953428                       # Number of insts issued each cycle
system.switch_cpus0.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntAlu          58610     72.89%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntMult             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IntDiv              0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatAdd            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCmp            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatCvt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatMult            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatDiv            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::FloatSqrt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAdd             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAddAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdAlu             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCmp             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdCvt             0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMisc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMult            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdMultAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShift            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdShiftAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdSqrt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAdd            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatAlu            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCmp            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatCvt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatDiv            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMisc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMult            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatMultAcc            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::SimdFloatSqrt            0      0.00%     72.89% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemRead         12572     15.63%     88.52% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::MemWrite         9229     11.48%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus0.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntAlu     10809746     78.45%     78.45% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntMult       109371      0.79%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IntDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::FloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAddAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMisc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShift            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdShiftAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAdd            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatAlu            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCmp            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatCvt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatDiv            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMisc          996      0.01%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMult            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::SimdFloatSqrt            0      0.00%     79.25% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemRead      2361773     17.14%     96.39% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::MemWrite       496864      3.61%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus0.iq.FU_type_0::total      13778750                       # Type of FU issued
system.switch_cpus0.iq.rate                  1.614275                       # Inst issue rate
system.switch_cpus0.iq.fu_busy_cnt              80411                       # FU busy when requested
system.switch_cpus0.iq.fu_busy_rate          0.005836                       # FU busy rate (busy events/executed inst)
system.switch_cpus0.iq.int_inst_queue_reads     35609698                       # Number of integer instruction queue reads
system.switch_cpus0.iq.int_inst_queue_writes     20827957                       # Number of integer instruction queue writes
system.switch_cpus0.iq.int_inst_queue_wakeup_accesses     13294109                       # Number of integer instruction queue wakeup accesses
system.switch_cpus0.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus0.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus0.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus0.iq.int_alu_accesses      13859161                       # Number of integer alu accesses
system.switch_cpus0.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus0.iew.lsq.thread0.forwLoads        22463                       # Number of loads that had data forwarded from stores
system.switch_cpus0.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.squashedLoads       742099                       # Number of loads squashed
system.switch_cpus0.iew.lsq.thread0.ignoredResponses          103                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus0.iew.lsq.thread0.memOrderViolation          111                       # Number of memory ordering violations
system.switch_cpus0.iew.lsq.thread0.squashedStores       155748                       # Number of stores squashed
system.switch_cpus0.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus0.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus0.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus0.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus0.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus0.iew.iewSquashCycles        684636                       # Number of cycles IEW is squashing
system.switch_cpus0.iew.iewBlockCycles         126437                       # Number of cycles IEW is blocking
system.switch_cpus0.iew.iewUnblockCycles         7696                       # Number of cycles IEW is unblocking
system.switch_cpus0.iew.iewDispatchedInsts     16156545                       # Number of instructions dispatched to IQ
system.switch_cpus0.iew.iewDispSquashedInsts        62957                       # Number of squashed instructions skipped by dispatch
system.switch_cpus0.iew.iewDispLoadInsts      2630177                       # Number of dispatched load instructions
system.switch_cpus0.iew.iewDispStoreInsts       595505                       # Number of dispatched store instructions
system.switch_cpus0.iew.iewDispNonSpecInsts         1135                       # Number of dispatched non-speculative instructions
system.switch_cpus0.iew.iewIQFullEvents          4114                       # Number of times the IQ has become full, causing a stall
system.switch_cpus0.iew.iewLSQFullEvents           52                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus0.iew.memOrderViolationEvents          111                       # Number of memory order violations
system.switch_cpus0.iew.predictedTakenIncorrect        95659                       # Number of branches that were predicted taken incorrectly
system.switch_cpus0.iew.predictedNotTakenIncorrect       111716                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus0.iew.branchMispredicts       207375                       # Number of branch mispredicts detected at execute
system.switch_cpus0.iew.iewExecutedInsts     13475452                       # Number of executed instructions
system.switch_cpus0.iew.iewExecLoadInsts      2258847                       # Number of load instructions executed
system.switch_cpus0.iew.iewExecSquashedInsts       303294                       # Number of squashed instructions skipped in execute
system.switch_cpus0.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus0.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus0.iew.exec_refs             2742344                       # number of memory reference insts executed
system.switch_cpus0.iew.exec_branches         2017410                       # Number of branches executed
system.switch_cpus0.iew.exec_stores            483497                       # Number of stores executed
system.switch_cpus0.iew.exec_rate            1.578742                       # Inst execution rate
system.switch_cpus0.iew.wb_sent              13319676                       # cumulative count of insts sent to commit
system.switch_cpus0.iew.wb_count             13294109                       # cumulative count of insts written-back
system.switch_cpus0.iew.wb_producers          7998690                       # num instructions producing a value
system.switch_cpus0.iew.wb_consumers         19707771                       # num instructions consuming a value
system.switch_cpus0.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus0.iew.wb_rate              1.557496                       # insts written-back per cycle
system.switch_cpus0.iew.wb_fanout            0.405865                       # average fanout of values written-back
system.switch_cpus0.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus0.commit.commitCommittedInsts     10000001                       # The number of committed instructions
system.switch_cpus0.commit.commitCommittedOps     11370184                       # The number of committed instructions
system.switch_cpus0.commit.commitSquashedInsts      4786474                       # The number of squashed insts skipped by commit
system.switch_cpus0.commit.commitNonSpecStalls         2036                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus0.commit.branchMispredicts       187913                       # The number of times a branch was mispredicted
system.switch_cpus0.commit.committed_per_cycle::samples      7268792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::mean     1.564247                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::stdev     2.285924                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::0      3432142     47.22%     47.22% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::1      1533550     21.10%     68.32% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::2       838773     11.54%     79.85% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::3       305337      4.20%     84.06% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::4       261308      3.59%     87.65% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::5       115633      1.59%     89.24% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::6       279784      3.85%     93.09% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::7        77144      1.06%     94.15% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::8       425121      5.85%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus0.commit.committed_per_cycle::total      7268792                       # Number of insts commited each cycle
system.switch_cpus0.commit.committedInsts     10000001                       # Number of instructions committed
system.switch_cpus0.commit.committedOps      11370184                       # Number of ops (including micro ops) committed
system.switch_cpus0.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus0.commit.refs               2327830                       # Number of memory references committed
system.switch_cpus0.commit.loads              1888073                       # Number of loads committed
system.switch_cpus0.commit.membars               1012                       # Number of memory barriers committed
system.switch_cpus0.commit.branches           1779014                       # Number of branches committed
system.switch_cpus0.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus0.commit.int_insts          9928958                       # Number of committed integer instructions.
system.switch_cpus0.commit.function_calls       154568                       # Number of function calls committed.
system.switch_cpus0.commit.bw_lim_events       425121                       # number cycles where commit BW limit reached
system.switch_cpus0.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus0.rob.rob_reads            23000225                       # The number of ROB reads
system.switch_cpus0.rob.rob_writes           32998850                       # The number of ROB writes
system.switch_cpus0.timesIdled                   3975                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus0.idleCycles                 582136                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus0.committedInsts           10000001                       # Number of Instructions Simulated
system.switch_cpus0.committedOps             11370184                       # Number of Ops (including micro ops) Simulated
system.switch_cpus0.committedInsts_total     10000001                       # Number of Instructions Simulated
system.switch_cpus0.cpi                      0.853556                       # CPI: Cycles Per Instruction
system.switch_cpus0.cpi_total                0.853556                       # CPI: Total CPI of All Threads
system.switch_cpus0.ipc                      1.171569                       # IPC: Instructions Per Cycle
system.switch_cpus0.ipc_total                1.171569                       # IPC: Total IPC of All Threads
system.switch_cpus0.int_regfile_reads        62395927                       # number of integer regfile reads
system.switch_cpus0.int_regfile_writes       17446882                       # number of integer regfile writes
system.switch_cpus0.misc_regfile_reads       18302565                       # number of misc regfile reads
system.switch_cpus0.misc_regfile_writes          2032                       # number of misc regfile writes
system.switch_cpus1.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus1.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus1.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus1.dtb.write_misses                0                       # DTB write misses
system.switch_cpus1.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.dtb.hits                        0                       # DTB hits
system.switch_cpus1.dtb.misses                      0                       # DTB misses
system.switch_cpus1.dtb.accesses                    0                       # DTB accesses
system.switch_cpus1.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus1.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus1.itb.read_hits                   0                       # DTB read hits
system.switch_cpus1.itb.read_misses                 0                       # DTB read misses
system.switch_cpus1.itb.write_hits                  0                       # DTB write hits
system.switch_cpus1.itb.write_misses                0                       # DTB write misses
system.switch_cpus1.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus1.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus1.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus1.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus1.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus1.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus1.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus1.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus1.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus1.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus1.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus1.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus1.itb.hits                        0                       # DTB hits
system.switch_cpus1.itb.misses                      0                       # DTB misses
system.switch_cpus1.itb.accesses                    0                       # DTB accesses
system.cpu1.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus1.numCycles                 8535564                       # number of cpu cycles simulated
system.switch_cpus1.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus1.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus1.BPredUnit.lookups         3103632                       # Number of BP lookups
system.switch_cpus1.BPredUnit.condPredicted      2528369                       # Number of conditional branches predicted
system.switch_cpus1.BPredUnit.condIncorrect       206388                       # Number of conditional branches incorrect
system.switch_cpus1.BPredUnit.BTBLookups      1274530                       # Number of BTB lookups
system.switch_cpus1.BPredUnit.BTBHits         1204510                       # Number of BTB hits
system.switch_cpus1.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus1.BPredUnit.usedRAS          330291                       # Number of times the RAS was used to get a target.
system.switch_cpus1.BPredUnit.RASInCorrect         9106                       # Number of incorrect RAS predictions.
system.switch_cpus1.fetch.icacheStallCycles      3191082                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus1.fetch.Insts              16942670                       # Number of instructions fetch has processed
system.switch_cpus1.fetch.Branches            3103632                       # Number of branches that fetch encountered
system.switch_cpus1.fetch.predictedBranches      1534801                       # Number of branches that fetch has predicted taken
system.switch_cpus1.fetch.Cycles              3547859                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus1.fetch.SquashCycles        1110151                       # Number of cycles fetch has spent squashing
system.switch_cpus1.fetch.BlockedCycles        569807                       # Number of cycles fetch has spent blocked
system.switch_cpus1.fetch.MiscStallCycles            2                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus1.fetch.PendingTrapStallCycles           43                       # Number of stall cycles due to pending traps
system.switch_cpus1.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus1.fetch.CacheLines          1565718                       # Number of cache lines fetched
system.switch_cpus1.fetch.IcacheSquashes        89204                       # Number of outstanding Icache misses that were squashed
system.switch_cpus1.fetch.rateDist::samples      8209581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::mean     2.555933                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::stdev     3.365628                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::0         4661722     56.78%     56.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::1          247399      3.01%     59.80% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::2          256262      3.12%     62.92% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::3          409152      4.98%     67.90% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::4          191303      2.33%     70.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::5          272360      3.32%     73.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::6          183322      2.23%     75.78% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::7          135669      1.65%     77.44% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::8         1852392     22.56%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.rateDist::total      8209581                       # Number of instructions fetched each cycle (Total)
system.switch_cpus1.fetch.branchRate         0.363612                       # Number of branch fetches per cycle
system.switch_cpus1.fetch.rate               1.984950                       # Number of inst fetches per cycle
system.switch_cpus1.decode.IdleCycles         3362111                       # Number of cycles decode is idle
system.switch_cpus1.decode.BlockedCycles       525699                       # Number of cycles decode is blocked
system.switch_cpus1.decode.RunCycles          3393616                       # Number of cycles decode is running
system.switch_cpus1.decode.UnblockCycles        28452                       # Number of cycles decode is unblocking
system.switch_cpus1.decode.SquashCycles        899699                       # Number of cycles decode is squashing
system.switch_cpus1.decode.BranchResolved       526555                       # Number of times decode resolved a branch
system.switch_cpus1.decode.BranchMispred         1101                       # Number of times decode detected a branch misprediction
system.switch_cpus1.decode.DecodedInsts      20231897                       # Number of instructions handled by decode
system.switch_cpus1.decode.SquashedInsts         4086                       # Number of squashed instructions handled by decode
system.switch_cpus1.rename.SquashCycles        899699                       # Number of cycles rename is squashing
system.switch_cpus1.rename.IdleCycles         3532325                       # Number of cycles rename is idle
system.switch_cpus1.rename.BlockCycles         102802                       # Number of cycles rename is blocking
system.switch_cpus1.rename.serializeStallCycles       204793                       # count of cycles rename stalled for serializing inst
system.switch_cpus1.rename.RunCycles          3249764                       # Number of cycles rename is running
system.switch_cpus1.rename.UnblockCycles       220194                       # Number of cycles rename is unblocking
system.switch_cpus1.rename.RenamedInsts      19498758                       # Number of instructions processed by rename
system.switch_cpus1.rename.ROBFullEvents           49                       # Number of times rename has blocked due to ROB full
system.switch_cpus1.rename.IQFullEvents        127209                       # Number of times rename has blocked due to IQ full
system.switch_cpus1.rename.LSQFullEvents        65088                       # Number of times rename has blocked due to LSQ full
system.switch_cpus1.rename.RenamedOperands     27314874                       # Number of destination operands rename has renamed
system.switch_cpus1.rename.RenameLookups     90882011                       # Number of register rename lookups that rename has made
system.switch_cpus1.rename.int_rename_lookups     90882011                       # Number of integer rename lookups
system.switch_cpus1.rename.CommittedMaps     16630279                       # Number of HB maps that are committed
system.switch_cpus1.rename.UndoneMaps        10684566                       # Number of HB maps that are undone due to squashing
system.switch_cpus1.rename.serializingInsts         3345                       # count of serializing insts renamed
system.switch_cpus1.rename.tempSerializingInsts         1706                       # count of temporary serializing insts renamed
system.switch_cpus1.rename.skidInsts           582510                       # count of insts added to the skid buffer
system.switch_cpus1.memDep0.insertedLoads      1812894                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus1.memDep0.insertedStores       935291                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus1.memDep0.conflictingLoads        10233                       # Number of conflicting loads.
system.switch_cpus1.memDep0.conflictingStores       400491                       # Number of conflicting stores.
system.switch_cpus1.iq.iqInstsAdded          18268994                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus1.iq.iqNonSpecInstsAdded         3362                       # Number of non-speculative instructions added to the IQ
system.switch_cpus1.iq.iqInstsIssued         14493441                       # Number of instructions issued
system.switch_cpus1.iq.iqSquashedInstsIssued        25576                       # Number of squashed instructions issued
system.switch_cpus1.iq.iqSquashedInstsExamined      6310638                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus1.iq.iqSquashedOperandsExamined     19487966                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus1.iq.iqSquashedNonSpecRemoved           27                       # Number of squashed non-spec instructions that were removed
system.switch_cpus1.iq.issued_per_cycle::samples      8209581                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::mean     1.765430                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::stdev     1.922366                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::0      2901893     35.35%     35.35% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::1      1738139     21.17%     56.52% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::2      1190854     14.51%     71.03% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::3       780843      9.51%     80.54% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::4       693419      8.45%     88.98% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::5       396475      4.83%     93.81% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::6       355149      4.33%     98.14% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::7        78352      0.95%     99.09% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::8        74457      0.91%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus1.iq.issued_per_cycle::total      8209581                       # Number of insts issued each cycle
system.switch_cpus1.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntAlu         108881     78.01%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntMult             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IntDiv              0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatAdd            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCmp            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatCvt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatDiv            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::FloatSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAdd             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAddAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdAlu             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCmp             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdCvt             0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMisc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdMultAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShift            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdShiftAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAdd            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatAlu            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCmp            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatCvt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatDiv            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMisc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMult            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatMultAcc            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::SimdFloatSqrt            0      0.00%     78.01% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemRead         15607     11.18%     89.19% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::MemWrite        15081     10.81%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus1.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntAlu     12104401     83.52%     83.52% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntMult       192824      1.33%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IntDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::FloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAddAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMisc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShift            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.85% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMisc         1635      0.01%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMult            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.86% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemRead      1436995      9.91%     94.77% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::MemWrite       757586      5.23%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus1.iq.FU_type_0::total      14493441                       # Type of FU issued
system.switch_cpus1.iq.rate                  1.698006                       # Inst issue rate
system.switch_cpus1.iq.fu_busy_cnt             139569                       # FU busy when requested
system.switch_cpus1.iq.fu_busy_rate          0.009630                       # FU busy rate (busy events/executed inst)
system.switch_cpus1.iq.int_inst_queue_reads     37361607                       # Number of integer instruction queue reads
system.switch_cpus1.iq.int_inst_queue_writes     24583119                       # Number of integer instruction queue writes
system.switch_cpus1.iq.int_inst_queue_wakeup_accesses     14081420                       # Number of integer instruction queue wakeup accesses
system.switch_cpus1.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus1.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus1.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus1.iq.int_alu_accesses      14633010                       # Number of integer alu accesses
system.switch_cpus1.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus1.iew.lsq.thread0.forwLoads        21013                       # Number of loads that had data forwarded from stores
system.switch_cpus1.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.squashedLoads       724886                       # Number of loads squashed
system.switch_cpus1.iew.lsq.thread0.ignoredResponses           52                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus1.iew.lsq.thread0.memOrderViolation          129                       # Number of memory ordering violations
system.switch_cpus1.iew.lsq.thread0.squashedStores       246702                       # Number of stores squashed
system.switch_cpus1.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus1.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus1.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus1.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus1.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus1.iew.iewSquashCycles        899699                       # Number of cycles IEW is squashing
system.switch_cpus1.iew.iewBlockCycles          60629                       # Number of cycles IEW is blocking
system.switch_cpus1.iew.iewUnblockCycles        12465                       # Number of cycles IEW is unblocking
system.switch_cpus1.iew.iewDispatchedInsts     18272361                       # Number of instructions dispatched to IQ
system.switch_cpus1.iew.iewDispSquashedInsts        44945                       # Number of squashed instructions skipped by dispatch
system.switch_cpus1.iew.iewDispLoadInsts      1812894                       # Number of dispatched load instructions
system.switch_cpus1.iew.iewDispStoreInsts       935291                       # Number of dispatched store instructions
system.switch_cpus1.iew.iewDispNonSpecInsts         1701                       # Number of dispatched non-speculative instructions
system.switch_cpus1.iew.iewIQFullEvents         10347                       # Number of times the IQ has become full, causing a stall
system.switch_cpus1.iew.iewLSQFullEvents           15                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus1.iew.memOrderViolationEvents          129                       # Number of memory order violations
system.switch_cpus1.iew.predictedTakenIncorrect       123920                       # Number of branches that were predicted taken incorrectly
system.switch_cpus1.iew.predictedNotTakenIncorrect       116524                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus1.iew.branchMispredicts       240444                       # Number of branch mispredicts detected at execute
system.switch_cpus1.iew.iewExecutedInsts     14233304                       # Number of executed instructions
system.switch_cpus1.iew.iewExecLoadInsts      1340240                       # Number of load instructions executed
system.switch_cpus1.iew.iewExecSquashedInsts       260136                       # Number of squashed instructions skipped in execute
system.switch_cpus1.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus1.iew.exec_nop                    5                       # number of nop insts executed
system.switch_cpus1.iew.exec_refs             2074518                       # number of memory reference insts executed
system.switch_cpus1.iew.exec_branches         2024073                       # Number of branches executed
system.switch_cpus1.iew.exec_stores            734278                       # Number of stores executed
system.switch_cpus1.iew.exec_rate            1.667529                       # Inst execution rate
system.switch_cpus1.iew.wb_sent              14092229                       # cumulative count of insts sent to commit
system.switch_cpus1.iew.wb_count             14081420                       # cumulative count of insts written-back
system.switch_cpus1.iew.wb_producers          9240689                       # num instructions producing a value
system.switch_cpus1.iew.wb_consumers         26271986                       # num instructions consuming a value
system.switch_cpus1.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus1.iew.wb_rate              1.649735                       # insts written-back per cycle
system.switch_cpus1.iew.wb_fanout            0.351732                       # average fanout of values written-back
system.switch_cpus1.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus1.commit.commitCommittedInsts      9690179                       # The number of committed instructions
system.switch_cpus1.commit.commitCommittedOps     11930107                       # The number of committed instructions
system.switch_cpus1.commit.commitSquashedInsts      6342279                       # The number of squashed insts skipped by commit
system.switch_cpus1.commit.commitNonSpecStalls         3335                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus1.commit.branchMispredicts       208186                       # The number of times a branch was mispredicted
system.switch_cpus1.commit.committed_per_cycle::samples      7309882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::mean     1.632052                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::stdev     2.165358                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::0      2857599     39.09%     39.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::1      2041113     27.92%     67.01% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::2       809761     11.08%     78.09% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::3       407739      5.58%     83.67% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::4       377387      5.16%     88.83% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::5       173492      2.37%     91.21% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::6       188623      2.58%     93.79% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::7        95835      1.31%     95.10% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::8       358333      4.90%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus1.commit.committed_per_cycle::total      7309882                       # Number of insts commited each cycle
system.switch_cpus1.commit.committedInsts      9690179                       # Number of instructions committed
system.switch_cpus1.commit.committedOps      11930107                       # Number of ops (including micro ops) committed
system.switch_cpus1.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus1.commit.refs               1776597                       # Number of memory references committed
system.switch_cpus1.commit.loads              1088008                       # Number of loads committed
system.switch_cpus1.commit.membars               1661                       # Number of memory barriers committed
system.switch_cpus1.commit.branches           1722443                       # Number of branches committed
system.switch_cpus1.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus1.commit.int_insts         10747245                       # Number of committed integer instructions.
system.switch_cpus1.commit.function_calls       245859                       # Number of function calls committed.
system.switch_cpus1.commit.bw_lim_events       358333                       # number cycles where commit BW limit reached
system.switch_cpus1.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus1.rob.rob_reads            25223766                       # The number of ROB reads
system.switch_cpus1.rob.rob_writes           37445499                       # The number of ROB writes
system.switch_cpus1.timesIdled                   3764                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus1.idleCycles                 325983                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus1.committedInsts            9690179                       # Number of Instructions Simulated
system.switch_cpus1.committedOps             11930107                       # Number of Ops (including micro ops) Simulated
system.switch_cpus1.committedInsts_total      9690179                       # Number of Instructions Simulated
system.switch_cpus1.cpi                      0.880847                       # CPI: Cycles Per Instruction
system.switch_cpus1.cpi_total                0.880847                       # CPI: Total CPI of All Threads
system.switch_cpus1.ipc                      1.135271                       # IPC: Instructions Per Cycle
system.switch_cpus1.ipc_total                1.135271                       # IPC: Total IPC of All Threads
system.switch_cpus1.int_regfile_reads        63895967                       # number of integer regfile reads
system.switch_cpus1.int_regfile_writes       19536617                       # number of integer regfile writes
system.switch_cpus1.misc_regfile_reads       18626062                       # number of misc regfile reads
system.switch_cpus1.misc_regfile_writes          3322                       # number of misc regfile writes
system.switch_cpus2.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus2.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus2.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus2.dtb.write_misses                0                       # DTB write misses
system.switch_cpus2.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.dtb.hits                        0                       # DTB hits
system.switch_cpus2.dtb.misses                      0                       # DTB misses
system.switch_cpus2.dtb.accesses                    0                       # DTB accesses
system.switch_cpus2.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus2.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus2.itb.read_hits                   0                       # DTB read hits
system.switch_cpus2.itb.read_misses                 0                       # DTB read misses
system.switch_cpus2.itb.write_hits                  0                       # DTB write hits
system.switch_cpus2.itb.write_misses                0                       # DTB write misses
system.switch_cpus2.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus2.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus2.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus2.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus2.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus2.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus2.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus2.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus2.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus2.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus2.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus2.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus2.itb.hits                        0                       # DTB hits
system.switch_cpus2.itb.misses                      0                       # DTB misses
system.switch_cpus2.itb.accesses                    0                       # DTB accesses
system.cpu2.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus2.numCycles                 8535564                       # number of cpu cycles simulated
system.switch_cpus2.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus2.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus2.BPredUnit.lookups         3091985                       # Number of BP lookups
system.switch_cpus2.BPredUnit.condPredicted      2519900                       # Number of conditional branches predicted
system.switch_cpus2.BPredUnit.condIncorrect       209814                       # Number of conditional branches incorrect
system.switch_cpus2.BPredUnit.BTBLookups      1273715                       # Number of BTB lookups
system.switch_cpus2.BPredUnit.BTBHits         1207701                       # Number of BTB hits
system.switch_cpus2.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus2.BPredUnit.usedRAS          327048                       # Number of times the RAS was used to get a target.
system.switch_cpus2.BPredUnit.RASInCorrect         9380                       # Number of incorrect RAS predictions.
system.switch_cpus2.fetch.icacheStallCycles      3243449                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus2.fetch.Insts              16872199                       # Number of instructions fetch has processed
system.switch_cpus2.fetch.Branches            3091985                       # Number of branches that fetch encountered
system.switch_cpus2.fetch.predictedBranches      1534749                       # Number of branches that fetch has predicted taken
system.switch_cpus2.fetch.Cycles              3742023                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus2.fetch.SquashCycles        1075596                       # Number of cycles fetch has spent squashing
system.switch_cpus2.fetch.BlockedCycles        652966                       # Number of cycles fetch has spent blocked
system.switch_cpus2.fetch.MiscStallCycles            1                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.switch_cpus2.fetch.IcacheWaitRetryStallCycles           11                       # Number of stall cycles due to full MSHR
system.switch_cpus2.fetch.CacheLines          1589326                       # Number of cache lines fetched
system.switch_cpus2.fetch.IcacheSquashes        85235                       # Number of outstanding Icache misses that were squashed
system.switch_cpus2.fetch.rateDist::samples      8502321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::mean     2.454266                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::stdev     3.307484                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::0         4760298     55.99%     55.99% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::1          387573      4.56%     60.55% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::2          388162      4.57%     65.11% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::3          480835      5.66%     70.77% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::4          148067      1.74%     72.51% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::5          189776      2.23%     74.74% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::6          158807      1.87%     76.61% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::7          143856      1.69%     78.30% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::8         1844947     21.70%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.rateDist::total      8502321                       # Number of instructions fetched each cycle (Total)
system.switch_cpus2.fetch.branchRate         0.362247                       # Number of branch fetches per cycle
system.switch_cpus2.fetch.rate               1.976694                       # Number of inst fetches per cycle
system.switch_cpus2.decode.IdleCycles         3402101                       # Number of cycles decode is idle
system.switch_cpus2.decode.BlockedCycles       625947                       # Number of cycles decode is blocked
system.switch_cpus2.decode.RunCycles          3576974                       # Number of cycles decode is running
system.switch_cpus2.decode.UnblockCycles        33739                       # Number of cycles decode is unblocking
system.switch_cpus2.decode.SquashCycles        863559                       # Number of cycles decode is squashing
system.switch_cpus2.decode.BranchResolved       522527                       # Number of times decode resolved a branch
system.switch_cpus2.decode.BranchMispred          323                       # Number of times decode detected a branch misprediction
system.switch_cpus2.decode.DecodedInsts      20114568                       # Number of instructions handled by decode
system.switch_cpus2.decode.SquashedInsts         1942                       # Number of squashed instructions handled by decode
system.switch_cpus2.rename.SquashCycles        863559                       # Number of cycles rename is squashing
system.switch_cpus2.rename.IdleCycles         3555891                       # Number of cycles rename is idle
system.switch_cpus2.rename.BlockCycles          46403                       # Number of cycles rename is blocking
system.switch_cpus2.rename.serializeStallCycles       401782                       # count of cycles rename stalled for serializing inst
system.switch_cpus2.rename.RunCycles          3454716                       # Number of cycles rename is running
system.switch_cpus2.rename.UnblockCycles       179961                       # Number of cycles rename is unblocking
system.switch_cpus2.rename.RenamedInsts      19420429                       # Number of instructions processed by rename
system.switch_cpus2.rename.ROBFullEvents           11                       # Number of times rename has blocked due to ROB full
system.switch_cpus2.rename.IQFullEvents        111164                       # Number of times rename has blocked due to IQ full
system.switch_cpus2.rename.LSQFullEvents        48839                       # Number of times rename has blocked due to LSQ full
system.switch_cpus2.rename.RenamedOperands     27276478                       # Number of destination operands rename has renamed
system.switch_cpus2.rename.RenameLookups     90478828                       # Number of register rename lookups that rename has made
system.switch_cpus2.rename.int_rename_lookups     90478828                       # Number of integer rename lookups
system.switch_cpus2.rename.CommittedMaps     16950512                       # Number of HB maps that are committed
system.switch_cpus2.rename.UndoneMaps        10325904                       # Number of HB maps that are undone due to squashing
system.switch_cpus2.rename.serializingInsts         3623                       # count of serializing insts renamed
system.switch_cpus2.rename.tempSerializingInsts         1938                       # count of temporary serializing insts renamed
system.switch_cpus2.rename.skidInsts           495165                       # count of insts added to the skid buffer
system.switch_cpus2.memDep0.insertedLoads      1796020                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus2.memDep0.insertedStores       929336                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus2.memDep0.conflictingLoads         8285                       # Number of conflicting loads.
system.switch_cpus2.memDep0.conflictingStores       312604                       # Number of conflicting stores.
system.switch_cpus2.iq.iqInstsAdded          18257340                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus2.iq.iqNonSpecInstsAdded         3638                       # Number of non-speculative instructions added to the IQ
system.switch_cpus2.iq.iqInstsIssued         14709148                       # Number of instructions issued
system.switch_cpus2.iq.iqSquashedInstsIssued        30283                       # Number of squashed instructions issued
system.switch_cpus2.iq.iqSquashedInstsExamined      6072569                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus2.iq.iqSquashedOperandsExamined     18345491                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus2.iq.iqSquashedNonSpecRemoved          203                       # Number of squashed non-spec instructions that were removed
system.switch_cpus2.iq.issued_per_cycle::samples      8502321                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::mean     1.730016                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::stdev     1.904794                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::0      3138723     36.92%     36.92% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::1      1722728     20.26%     57.18% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::2      1166671     13.72%     70.90% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::3       805765      9.48%     80.38% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::4       792915      9.33%     89.70% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::5       384519      4.52%     94.23% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::6       363848      4.28%     98.50% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::7        58776      0.69%     99.20% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::8        68376      0.80%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus2.iq.issued_per_cycle::total      8502321                       # Number of insts issued each cycle
system.switch_cpus2.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntAlu          92895     75.79%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntMult             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IntDiv              0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::FloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAdd             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAddAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdAlu             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCmp             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdCvt             0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShift            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdShiftAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAdd            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatAlu            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCmp            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatCvt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatDiv            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMisc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMult            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatMultAcc            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::SimdFloatSqrt            0      0.00%     75.79% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemRead         15117     12.33%     88.13% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::MemWrite        14554     11.87%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus2.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntAlu     12294300     83.58%     83.58% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntMult       184227      1.25%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IntDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::FloatSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAddAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMisc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMult            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdMultAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShift            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdSqrt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.84% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMisc         1682      0.01%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMult            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.85% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemRead      1457028      9.91%     94.75% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::MemWrite       771911      5.25%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus2.iq.FU_type_0::total      14709148                       # Type of FU issued
system.switch_cpus2.iq.rate                  1.723278                       # Inst issue rate
system.switch_cpus2.iq.fu_busy_cnt             122566                       # FU busy when requested
system.switch_cpus2.iq.fu_busy_rate          0.008333                       # FU busy rate (busy events/executed inst)
system.switch_cpus2.iq.int_inst_queue_reads     38073465                       # Number of integer instruction queue reads
system.switch_cpus2.iq.int_inst_queue_writes     24333660                       # Number of integer instruction queue writes
system.switch_cpus2.iq.int_inst_queue_wakeup_accesses     14300722                       # Number of integer instruction queue wakeup accesses
system.switch_cpus2.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus2.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus2.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus2.iq.int_alu_accesses      14831714                       # Number of integer alu accesses
system.switch_cpus2.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus2.iew.lsq.thread0.forwLoads        17779                       # Number of loads that had data forwarded from stores
system.switch_cpus2.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.squashedLoads       689875                       # Number of loads squashed
system.switch_cpus2.iew.lsq.thread0.ignoredResponses           18                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus2.iew.lsq.thread0.memOrderViolation          117                       # Number of memory ordering violations
system.switch_cpus2.iew.lsq.thread0.squashedStores       227009                       # Number of stores squashed
system.switch_cpus2.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus2.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus2.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus2.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus2.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus2.iew.iewSquashCycles        863559                       # Number of cycles IEW is squashing
system.switch_cpus2.iew.iewBlockCycles          24498                       # Number of cycles IEW is blocking
system.switch_cpus2.iew.iewUnblockCycles         4105                       # Number of cycles IEW is unblocking
system.switch_cpus2.iew.iewDispatchedInsts     18260978                       # Number of instructions dispatched to IQ
system.switch_cpus2.iew.iewDispSquashedInsts        41043                       # Number of squashed instructions skipped by dispatch
system.switch_cpus2.iew.iewDispLoadInsts      1796020                       # Number of dispatched load instructions
system.switch_cpus2.iew.iewDispStoreInsts       929336                       # Number of dispatched store instructions
system.switch_cpus2.iew.iewDispNonSpecInsts         1925                       # Number of dispatched non-speculative instructions
system.switch_cpus2.iew.iewIQFullEvents          3197                       # Number of times the IQ has become full, causing a stall
system.switch_cpus2.iew.iewLSQFullEvents           17                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus2.iew.memOrderViolationEvents          117                       # Number of memory order violations
system.switch_cpus2.iew.predictedTakenIncorrect       127503                       # Number of branches that were predicted taken incorrectly
system.switch_cpus2.iew.predictedNotTakenIncorrect       117913                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus2.iew.branchMispredicts       245416                       # Number of branch mispredicts detected at execute
system.switch_cpus2.iew.iewExecutedInsts     14457259                       # Number of executed instructions
system.switch_cpus2.iew.iewExecLoadInsts      1360054                       # Number of load instructions executed
system.switch_cpus2.iew.iewExecSquashedInsts       251888                       # Number of squashed instructions skipped in execute
system.switch_cpus2.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus2.iew.exec_nop                    0                       # number of nop insts executed
system.switch_cpus2.iew.exec_refs             2106898                       # number of memory reference insts executed
system.switch_cpus2.iew.exec_branches         2064631                       # Number of branches executed
system.switch_cpus2.iew.exec_stores            746844                       # Number of stores executed
system.switch_cpus2.iew.exec_rate            1.693767                       # Inst execution rate
system.switch_cpus2.iew.wb_sent              14317040                       # cumulative count of insts sent to commit
system.switch_cpus2.iew.wb_count             14300722                       # cumulative count of insts written-back
system.switch_cpus2.iew.wb_producers          9284785                       # num instructions producing a value
system.switch_cpus2.iew.wb_consumers         26196770                       # num instructions consuming a value
system.switch_cpus2.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus2.iew.wb_rate              1.675428                       # insts written-back per cycle
system.switch_cpus2.iew.wb_fanout            0.354425                       # average fanout of values written-back
system.switch_cpus2.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus2.commit.commitCommittedInsts      9859281                       # The number of committed instructions
system.switch_cpus2.commit.commitCommittedOps     12153397                       # The number of committed instructions
system.switch_cpus2.commit.commitSquashedInsts      6107597                       # The number of squashed insts skipped by commit
system.switch_cpus2.commit.commitNonSpecStalls         3435                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus2.commit.branchMispredicts       211321                       # The number of times a branch was mispredicted
system.switch_cpus2.commit.committed_per_cycle::samples      7638762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::mean     1.591017                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::stdev     2.149337                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::0      3119005     40.83%     40.83% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::1      2036126     26.66%     67.49% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::2       828331     10.84%     78.33% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::3       449489      5.88%     84.21% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::4       394859      5.17%     89.38% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::5       162153      2.12%     91.51% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::6       180928      2.37%     93.88% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::7       106595      1.40%     95.27% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::8       361276      4.73%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus2.commit.committed_per_cycle::total      7638762                       # Number of insts commited each cycle
system.switch_cpus2.commit.committedInsts      9859281                       # Number of instructions committed
system.switch_cpus2.commit.committedOps      12153397                       # Number of ops (including micro ops) committed
system.switch_cpus2.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus2.commit.refs               1808468                       # Number of memory references committed
system.switch_cpus2.commit.loads              1106141                       # Number of loads committed
system.switch_cpus2.commit.membars               1708                       # Number of memory barriers committed
system.switch_cpus2.commit.branches           1763463                       # Number of branches committed
system.switch_cpus2.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus2.commit.int_insts         10940710                       # Number of committed integer instructions.
system.switch_cpus2.commit.function_calls       251218                       # Number of function calls committed.
system.switch_cpus2.commit.bw_lim_events       361276                       # number cycles where commit BW limit reached
system.switch_cpus2.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus2.rob.rob_reads            25538311                       # The number of ROB reads
system.switch_cpus2.rob.rob_writes           37386398                       # The number of ROB writes
system.switch_cpus2.timesIdled                   1810                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus2.idleCycles                  33243                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus2.committedInsts            9859281                       # Number of Instructions Simulated
system.switch_cpus2.committedOps             12153397                       # Number of Ops (including micro ops) Simulated
system.switch_cpus2.committedInsts_total      9859281                       # Number of Instructions Simulated
system.switch_cpus2.cpi                      0.865739                       # CPI: Cycles Per Instruction
system.switch_cpus2.cpi_total                0.865739                       # CPI: Total CPI of All Threads
system.switch_cpus2.ipc                      1.155083                       # IPC: Instructions Per Cycle
system.switch_cpus2.ipc_total                1.155083                       # IPC: Total IPC of All Threads
system.switch_cpus2.int_regfile_reads        64897345                       # number of integer regfile reads
system.switch_cpus2.int_regfile_writes       19880513                       # number of integer regfile writes
system.switch_cpus2.misc_regfile_reads       18580998                       # number of misc regfile reads
system.switch_cpus2.misc_regfile_writes          3428                       # number of misc regfile writes
system.switch_cpus3.dtb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.dtb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.dtb.read_hits                   0                       # DTB read hits
system.switch_cpus3.dtb.read_misses                 0                       # DTB read misses
system.switch_cpus3.dtb.write_hits                  0                       # DTB write hits
system.switch_cpus3.dtb.write_misses                0                       # DTB write misses
system.switch_cpus3.dtb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.dtb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.dtb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.dtb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.dtb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.dtb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.dtb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.dtb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.dtb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.dtb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.dtb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.dtb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.dtb.hits                        0                       # DTB hits
system.switch_cpus3.dtb.misses                      0                       # DTB misses
system.switch_cpus3.dtb.accesses                    0                       # DTB accesses
system.switch_cpus3.itb.inst_hits                   0                       # ITB inst hits
system.switch_cpus3.itb.inst_misses                 0                       # ITB inst misses
system.switch_cpus3.itb.read_hits                   0                       # DTB read hits
system.switch_cpus3.itb.read_misses                 0                       # DTB read misses
system.switch_cpus3.itb.write_hits                  0                       # DTB write hits
system.switch_cpus3.itb.write_misses                0                       # DTB write misses
system.switch_cpus3.itb.flush_tlb                   0                       # Number of times complete TLB was flushed
system.switch_cpus3.itb.flush_tlb_mva               0                       # Number of times TLB was flushed by MVA
system.switch_cpus3.itb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.switch_cpus3.itb.flush_tlb_asid              0                       # Number of times TLB was flushed by ASID
system.switch_cpus3.itb.flush_entries               0                       # Number of entries that have been flushed from TLB
system.switch_cpus3.itb.align_faults                0                       # Number of TLB faults due to alignment restrictions
system.switch_cpus3.itb.prefetch_faults             0                       # Number of TLB faults due to prefetch
system.switch_cpus3.itb.domain_faults               0                       # Number of TLB faults due to domain restrictions
system.switch_cpus3.itb.perms_faults                0                       # Number of TLB faults due to permissions restrictions
system.switch_cpus3.itb.read_accesses               0                       # DTB read accesses
system.switch_cpus3.itb.write_accesses              0                       # DTB write accesses
system.switch_cpus3.itb.inst_accesses               0                       # ITB inst accesses
system.switch_cpus3.itb.hits                        0                       # DTB hits
system.switch_cpus3.itb.misses                      0                       # DTB misses
system.switch_cpus3.itb.accesses                    0                       # DTB accesses
system.cpu3.workload.num_syscalls                  13                       # Number of system calls
system.switch_cpus3.numCycles                 8535564                       # number of cpu cycles simulated
system.switch_cpus3.numWorkItemsStarted             0                       # number of work items this cpu started
system.switch_cpus3.numWorkItemsCompleted            0                       # number of work items this cpu completed
system.switch_cpus3.BPredUnit.lookups         2934047                       # Number of BP lookups
system.switch_cpus3.BPredUnit.condPredicted      2388970                       # Number of conditional branches predicted
system.switch_cpus3.BPredUnit.condIncorrect       197428                       # Number of conditional branches incorrect
system.switch_cpus3.BPredUnit.BTBLookups      1219253                       # Number of BTB lookups
system.switch_cpus3.BPredUnit.BTBHits         1137398                       # Number of BTB hits
system.switch_cpus3.BPredUnit.BTBCorrect            0                       # Number of correct BTB predictions (this stat may not work properly.
system.switch_cpus3.BPredUnit.usedRAS          309451                       # Number of times the RAS was used to get a target.
system.switch_cpus3.BPredUnit.RASInCorrect         8739                       # Number of incorrect RAS predictions.
system.switch_cpus3.fetch.icacheStallCycles      2931125                       # Number of cycles fetch is stalled on an Icache miss
system.switch_cpus3.fetch.Insts              16207071                       # Number of instructions fetch has processed
system.switch_cpus3.fetch.Branches            2934047                       # Number of branches that fetch encountered
system.switch_cpus3.fetch.predictedBranches      1446849                       # Number of branches that fetch has predicted taken
system.switch_cpus3.fetch.Cycles              3569178                       # Number of cycles fetch has run and was not squashing or blocked
system.switch_cpus3.fetch.SquashCycles        1059099                       # Number of cycles fetch has spent squashing
system.switch_cpus3.fetch.BlockedCycles        770691                       # Number of cycles fetch has spent blocked
system.switch_cpus3.fetch.PendingTrapStallCycles           10                       # Number of stall cycles due to pending traps
system.switch_cpus3.fetch.CacheLines          1434638                       # Number of cache lines fetched
system.switch_cpus3.fetch.IcacheSquashes        83201                       # Number of outstanding Icache misses that were squashed
system.switch_cpus3.fetch.rateDist::samples      8129034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::mean     2.466827                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::stdev     3.292690                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::underflows            0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::0         4559856     56.09%     56.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::1          314922      3.87%     59.97% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::2          253938      3.12%     63.09% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::3          612487      7.53%     70.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::4          162594      2.00%     72.63% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::5          221468      2.72%     75.35% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::6          153078      1.88%     77.23% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::7           89052      1.10%     78.33% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::8         1761639     21.67%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::overflows            0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::min_value            0                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::max_value            8                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.rateDist::total      8129034                       # Number of instructions fetched each cycle (Total)
system.switch_cpus3.fetch.branchRate         0.343744                       # Number of branch fetches per cycle
system.switch_cpus3.fetch.rate               1.898770                       # Number of inst fetches per cycle
system.switch_cpus3.decode.IdleCycles         3059671                       # Number of cycles decode is idle
system.switch_cpus3.decode.BlockedCycles       757938                       # Number of cycles decode is blocked
system.switch_cpus3.decode.RunCycles          3431719                       # Number of cycles decode is running
system.switch_cpus3.decode.UnblockCycles        21932                       # Number of cycles decode is unblocking
system.switch_cpus3.decode.SquashCycles        857768                       # Number of cycles decode is squashing
system.switch_cpus3.decode.BranchResolved       499946                       # Number of times decode resolved a branch
system.switch_cpus3.decode.BranchMispred          281                       # Number of times decode detected a branch misprediction
system.switch_cpus3.decode.DecodedInsts      19414403                       # Number of instructions handled by decode
system.switch_cpus3.decode.SquashedInsts         1455                       # Number of squashed instructions handled by decode
system.switch_cpus3.rename.SquashCycles        857768                       # Number of cycles rename is squashing
system.switch_cpus3.rename.IdleCycles         3283727                       # Number of cycles rename is idle
system.switch_cpus3.rename.BlockCycles         115347                       # Number of cycles rename is blocking
system.switch_cpus3.rename.serializeStallCycles       319137                       # count of cycles rename stalled for serializing inst
system.switch_cpus3.rename.RunCycles          3224993                       # Number of cycles rename is running
system.switch_cpus3.rename.UnblockCycles       328057                       # Number of cycles rename is unblocking
system.switch_cpus3.rename.RenamedInsts      18725634                       # Number of instructions processed by rename
system.switch_cpus3.rename.ROBFullEvents          302                       # Number of times rename has blocked due to ROB full
system.switch_cpus3.rename.IQFullEvents        132415                       # Number of times rename has blocked due to IQ full
system.switch_cpus3.rename.LSQFullEvents       106071                       # Number of times rename has blocked due to LSQ full
system.switch_cpus3.rename.FullRegisterEvents           41                       # Number of times there has been no free registers
system.switch_cpus3.rename.RenamedOperands     26191058                       # Number of destination operands rename has renamed
system.switch_cpus3.rename.RenameLookups     87420311                       # Number of register rename lookups that rename has made
system.switch_cpus3.rename.int_rename_lookups     87420311                       # Number of integer rename lookups
system.switch_cpus3.rename.CommittedMaps     16068578                       # Number of HB maps that are committed
system.switch_cpus3.rename.UndoneMaps        10122476                       # Number of HB maps that are undone due to squashing
system.switch_cpus3.rename.serializingInsts         3984                       # count of serializing insts renamed
system.switch_cpus3.rename.tempSerializingInsts         2414                       # count of temporary serializing insts renamed
system.switch_cpus3.rename.skidInsts           918289                       # count of insts added to the skid buffer
system.switch_cpus3.memDep0.insertedLoads      1759608                       # Number of loads inserted to the mem dependence unit.
system.switch_cpus3.memDep0.insertedStores       912397                       # Number of stores inserted to the mem dependence unit.
system.switch_cpus3.memDep0.conflictingLoads        18474                       # Number of conflicting loads.
system.switch_cpus3.memDep0.conflictingStores       274869                       # Number of conflicting stores.
system.switch_cpus3.iq.iqInstsAdded          17680885                       # Number of instructions added to the IQ (excludes non-spec)
system.switch_cpus3.iq.iqNonSpecInstsAdded         3991                       # Number of non-speculative instructions added to the IQ
system.switch_cpus3.iq.iqInstsIssued         14032779                       # Number of instructions issued
system.switch_cpus3.iq.iqSquashedInstsIssued        29109                       # Number of squashed instructions issued
system.switch_cpus3.iq.iqSquashedInstsExamined      6085382                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.switch_cpus3.iq.iqSquashedOperandsExamined     18718099                       # Number of squashed operands that are examined and possibly removed from graph
system.switch_cpus3.iq.iqSquashedNonSpecRemoved          786                       # Number of squashed non-spec instructions that were removed
system.switch_cpus3.iq.issued_per_cycle::samples      8129034                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::mean     1.726254                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::stdev     1.894561                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::0      2953855     36.34%     36.34% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::1      1713853     21.08%     57.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::2      1090840     13.42%     70.84% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::3       824556     10.14%     80.98% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::4       720751      8.87%     89.85% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::5       371950      4.58%     94.42% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::6       320835      3.95%     98.37% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::7        63338      0.78%     99.15% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::8        69056      0.85%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::max_value            8                       # Number of insts issued each cycle
system.switch_cpus3.iq.issued_per_cycle::total      8129034                       # Number of insts issued each cycle
system.switch_cpus3.iq.fu_full::No_OpClass            0      0.00%      0.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntAlu          83369     69.66%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntMult             2      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IntDiv              0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::FloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAdd             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAddAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdAlu             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCmp             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdCvt             0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShift            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdShiftAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAdd            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatAlu            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCmp            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatCvt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatDiv            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMisc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMult            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatMultAcc            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::SimdFloatSqrt            0      0.00%     69.66% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemRead         18066     15.09%     84.75% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::MemWrite        18247     15.25%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::IprAccess            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.fu_full::InstPrefetch            0      0.00%    100.00% # attempts to use FU when none available
system.switch_cpus3.iq.FU_type_0::No_OpClass            0      0.00%      0.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntAlu     11662539     83.11%     83.11% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntMult       195776      1.40%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IntDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::FloatSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAddAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMisc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMult            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdMultAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShift            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdShiftAcc            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdSqrt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAdd            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatAlu            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCmp            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatCvt            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatDiv            0      0.00%     84.50% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMisc         1566      0.01%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMult            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::SimdFloatSqrt            0      0.00%     84.52% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemRead      1402329      9.99%     94.51% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::MemWrite       770569      5.49%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::IprAccess            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::InstPrefetch            0      0.00%    100.00% # Type of FU issued
system.switch_cpus3.iq.FU_type_0::total      14032779                       # Type of FU issued
system.switch_cpus3.iq.rate                  1.644037                       # Inst issue rate
system.switch_cpus3.iq.fu_busy_cnt             119684                       # FU busy when requested
system.switch_cpus3.iq.fu_busy_rate          0.008529                       # FU busy rate (busy events/executed inst)
system.switch_cpus3.iq.int_inst_queue_reads     36343385                       # Number of integer instruction queue reads
system.switch_cpus3.iq.int_inst_queue_writes     23770448                       # Number of integer instruction queue writes
system.switch_cpus3.iq.int_inst_queue_wakeup_accesses     13670050                       # Number of integer instruction queue wakeup accesses
system.switch_cpus3.iq.fp_inst_queue_reads            0                       # Number of floating instruction queue reads
system.switch_cpus3.iq.fp_inst_queue_writes            0                       # Number of floating instruction queue writes
system.switch_cpus3.iq.fp_inst_queue_wakeup_accesses            0                       # Number of floating instruction queue wakeup accesses
system.switch_cpus3.iq.int_alu_accesses      14152463                       # Number of integer alu accesses
system.switch_cpus3.iq.fp_alu_accesses              0                       # Number of floating point alu accesses
system.switch_cpus3.iew.lsq.thread0.forwLoads        53978                       # Number of loads that had data forwarded from stores
system.switch_cpus3.iew.lsq.thread0.invAddrLoads            0                       # Number of loads ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.squashedLoads       695396                       # Number of loads squashed
system.switch_cpus3.iew.lsq.thread0.ignoredResponses          370                       # Number of memory responses ignored because the instruction is squashed
system.switch_cpus3.iew.lsq.thread0.memOrderViolation          196                       # Number of memory ordering violations
system.switch_cpus3.iew.lsq.thread0.squashedStores       230172                       # Number of stores squashed
system.switch_cpus3.iew.lsq.thread0.invAddrSwpfs            0                       # Number of software prefetches ignored due to an invalid address
system.switch_cpus3.iew.lsq.thread0.blockedLoads            0                       # Number of blocked loads due to partial load-store forwarding
system.switch_cpus3.iew.lsq.thread0.rescheduledLoads            0                       # Number of loads that were rescheduled
system.switch_cpus3.iew.lsq.thread0.cacheBlocked            0                       # Number of times an access to memory failed due to the cache being blocked
system.switch_cpus3.iew.iewIdleCycles               0                       # Number of cycles IEW is idle
system.switch_cpus3.iew.iewSquashCycles        857768                       # Number of cycles IEW is squashing
system.switch_cpus3.iew.iewBlockCycles          67518                       # Number of cycles IEW is blocking
system.switch_cpus3.iew.iewUnblockCycles         7903                       # Number of cycles IEW is unblocking
system.switch_cpus3.iew.iewDispatchedInsts     17684877                       # Number of instructions dispatched to IQ
system.switch_cpus3.iew.iewDispSquashedInsts        39904                       # Number of squashed instructions skipped by dispatch
system.switch_cpus3.iew.iewDispLoadInsts      1759608                       # Number of dispatched load instructions
system.switch_cpus3.iew.iewDispStoreInsts       912397                       # Number of dispatched store instructions
system.switch_cpus3.iew.iewDispNonSpecInsts         2393                       # Number of dispatched non-speculative instructions
system.switch_cpus3.iew.iewIQFullEvents          6372                       # Number of times the IQ has become full, causing a stall
system.switch_cpus3.iew.iewLSQFullEvents           14                       # Number of times the LSQ has become full, causing a stall
system.switch_cpus3.iew.memOrderViolationEvents          196                       # Number of memory order violations
system.switch_cpus3.iew.predictedTakenIncorrect       119413                       # Number of branches that were predicted taken incorrectly
system.switch_cpus3.iew.predictedNotTakenIncorrect       112387                       # Number of branches that were predicted not taken incorrectly
system.switch_cpus3.iew.branchMispredicts       231800                       # Number of branch mispredicts detected at execute
system.switch_cpus3.iew.iewExecutedInsts     13808254                       # Number of executed instructions
system.switch_cpus3.iew.iewExecLoadInsts      1312757                       # Number of load instructions executed
system.switch_cpus3.iew.iewExecSquashedInsts       224525                       # Number of squashed instructions skipped in execute
system.switch_cpus3.iew.exec_swp                    0                       # number of swp insts executed
system.switch_cpus3.iew.exec_nop                    1                       # number of nop insts executed
system.switch_cpus3.iew.exec_refs             2063080                       # number of memory reference insts executed
system.switch_cpus3.iew.exec_branches         1945782                       # Number of branches executed
system.switch_cpus3.iew.exec_stores            750323                       # Number of stores executed
system.switch_cpus3.iew.exec_rate            1.617732                       # Inst execution rate
system.switch_cpus3.iew.wb_sent              13679659                       # cumulative count of insts sent to commit
system.switch_cpus3.iew.wb_count             13670050                       # cumulative count of insts written-back
system.switch_cpus3.iew.wb_producers          8887925                       # num instructions producing a value
system.switch_cpus3.iew.wb_consumers         25253136                       # num instructions consuming a value
system.switch_cpus3.iew.wb_penalized                0                       # number of instrctions required to write to 'other' IQ
system.switch_cpus3.iew.wb_rate              1.601540                       # insts written-back per cycle
system.switch_cpus3.iew.wb_fanout            0.351953                       # average fanout of values written-back
system.switch_cpus3.iew.wb_penalized_rate            0                       # fraction of instructions written-back that wrote to 'other' IQ
system.switch_cpus3.commit.commitCommittedInsts      9415606                       # The number of committed instructions
system.switch_cpus3.commit.commitCommittedOps     11572517                       # The number of committed instructions
system.switch_cpus3.commit.commitSquashedInsts      6112456                       # The number of squashed insts skipped by commit
system.switch_cpus3.commit.commitNonSpecStalls         3205                       # The number of times commit has been forced to stall to communicate backwards
system.switch_cpus3.commit.branchMispredicts       200657                       # The number of times a branch was mispredicted
system.switch_cpus3.commit.committed_per_cycle::samples      7271265                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::mean     1.591541                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::stdev     2.135371                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::0      2926905     40.25%     40.25% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::1      1968029     27.07%     67.32% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::2       795204     10.94%     78.26% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::3       456794      6.28%     84.54% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::4       363008      4.99%     89.53% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::5       151402      2.08%     91.61% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::6       178193      2.45%     94.06% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::7        88342      1.21%     95.28% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::8       343388      4.72%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::max_value            8                       # Number of insts commited each cycle
system.switch_cpus3.commit.committed_per_cycle::total      7271265                       # Number of insts commited each cycle
system.switch_cpus3.commit.committedInsts      9415606                       # Number of instructions committed
system.switch_cpus3.commit.committedOps      11572517                       # Number of ops (including micro ops) committed
system.switch_cpus3.commit.swp_count                0                       # Number of s/w prefetches committed
system.switch_cpus3.commit.refs               1746437                       # Number of memory references committed
system.switch_cpus3.commit.loads              1064212                       # Number of loads committed
system.switch_cpus3.commit.membars               1592                       # Number of memory barriers committed
system.switch_cpus3.commit.branches           1659991                       # Number of branches committed
system.switch_cpus3.commit.fp_insts                 0                       # Number of committed floating point instructions.
system.switch_cpus3.commit.int_insts         10430363                       # Number of committed integer instructions.
system.switch_cpus3.commit.function_calls       235909                       # Number of function calls committed.
system.switch_cpus3.commit.bw_lim_events       343388                       # number cycles where commit BW limit reached
system.switch_cpus3.commit.bw_limited               0                       # number of insts not committed due to BW limits
system.switch_cpus3.rob.rob_reads            24612681                       # The number of ROB reads
system.switch_cpus3.rob.rob_writes           36228351                       # The number of ROB writes
system.switch_cpus3.timesIdled                   3485                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.switch_cpus3.idleCycles                 406530                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.switch_cpus3.committedInsts            9415606                       # Number of Instructions Simulated
system.switch_cpus3.committedOps             11572517                       # Number of Ops (including micro ops) Simulated
system.switch_cpus3.committedInsts_total      9415606                       # Number of Instructions Simulated
system.switch_cpus3.cpi                      0.906534                       # CPI: Cycles Per Instruction
system.switch_cpus3.cpi_total                0.906534                       # CPI: Total CPI of All Threads
system.switch_cpus3.ipc                      1.103103                       # IPC: Instructions Per Cycle
system.switch_cpus3.ipc_total                1.103103                       # IPC: Total IPC of All Threads
system.switch_cpus3.int_regfile_reads        62118995                       # number of integer regfile reads
system.switch_cpus3.int_regfile_writes       18880823                       # number of integer regfile writes
system.switch_cpus3.misc_regfile_reads       17902144                       # number of misc regfile reads
system.switch_cpus3.misc_regfile_writes          3200                       # number of misc regfile writes
system.l20.replacements                          2133                       # number of replacements
system.l20.tagsinuse                      2047.409638                       # Cycle average of tags in use
system.l20.total_refs                          107423                       # Total number of references to valid blocks.
system.l20.sampled_refs                          4181                       # Sample count of references to valid blocks.
system.l20.avg_refs                         25.693136                       # Average number of references to valid blocks.
system.l20.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l20.occ_blocks::writebacks           30.276168                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.inst    29.857036                       # Average occupied blocks per requestor
system.l20.occ_blocks::switch_cpus0.data   952.263596                       # Average occupied blocks per requestor
system.l20.occ_blocks::cpu0.data          1035.012838                       # Average occupied blocks per requestor
system.l20.occ_percent::writebacks           0.014783                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.inst     0.014579                       # Average percentage of cache occupancy
system.l20.occ_percent::switch_cpus0.data     0.464972                       # Average percentage of cache occupancy
system.l20.occ_percent::cpu0.data            0.505377                       # Average percentage of cache occupancy
system.l20.occ_percent::total                0.999712                       # Average percentage of cache occupancy
system.l20.ReadReq_hits::switch_cpus0.inst            3                       # number of ReadReq hits
system.l20.ReadReq_hits::switch_cpus0.data         3312                       # number of ReadReq hits
system.l20.ReadReq_hits::total                   3315                       # number of ReadReq hits
system.l20.Writeback_hits::writebacks             753                       # number of Writeback hits
system.l20.Writeback_hits::total                  753                       # number of Writeback hits
system.l20.ReadExReq_hits::switch_cpus0.data           24                       # number of ReadExReq hits
system.l20.ReadExReq_hits::total                   24                       # number of ReadExReq hits
system.l20.demand_hits::switch_cpus0.inst            3                       # number of demand (read+write) hits
system.l20.demand_hits::switch_cpus0.data         3336                       # number of demand (read+write) hits
system.l20.demand_hits::total                    3339                       # number of demand (read+write) hits
system.l20.overall_hits::switch_cpus0.inst            3                       # number of overall hits
system.l20.overall_hits::switch_cpus0.data         3336                       # number of overall hits
system.l20.overall_hits::total                   3339                       # number of overall hits
system.l20.ReadReq_misses::switch_cpus0.inst           42                       # number of ReadReq misses
system.l20.ReadReq_misses::switch_cpus0.data         2091                       # number of ReadReq misses
system.l20.ReadReq_misses::total                 2133                       # number of ReadReq misses
system.l20.demand_misses::switch_cpus0.inst           42                       # number of demand (read+write) misses
system.l20.demand_misses::switch_cpus0.data         2091                       # number of demand (read+write) misses
system.l20.demand_misses::total                  2133                       # number of demand (read+write) misses
system.l20.overall_misses::switch_cpus0.inst           42                       # number of overall misses
system.l20.overall_misses::switch_cpus0.data         2091                       # number of overall misses
system.l20.overall_misses::total                 2133                       # number of overall misses
system.l20.ReadReq_miss_latency::switch_cpus0.inst     16726139                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::switch_cpus0.data    336848279                       # number of ReadReq miss cycles
system.l20.ReadReq_miss_latency::total      353574418                       # number of ReadReq miss cycles
system.l20.demand_miss_latency::switch_cpus0.inst     16726139                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::switch_cpus0.data    336848279                       # number of demand (read+write) miss cycles
system.l20.demand_miss_latency::total       353574418                       # number of demand (read+write) miss cycles
system.l20.overall_miss_latency::switch_cpus0.inst     16726139                       # number of overall miss cycles
system.l20.overall_miss_latency::switch_cpus0.data    336848279                       # number of overall miss cycles
system.l20.overall_miss_latency::total      353574418                       # number of overall miss cycles
system.l20.ReadReq_accesses::switch_cpus0.inst           45                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::switch_cpus0.data         5403                       # number of ReadReq accesses(hits+misses)
system.l20.ReadReq_accesses::total               5448                       # number of ReadReq accesses(hits+misses)
system.l20.Writeback_accesses::writebacks          753                       # number of Writeback accesses(hits+misses)
system.l20.Writeback_accesses::total              753                       # number of Writeback accesses(hits+misses)
system.l20.ReadExReq_accesses::switch_cpus0.data           24                       # number of ReadExReq accesses(hits+misses)
system.l20.ReadExReq_accesses::total               24                       # number of ReadExReq accesses(hits+misses)
system.l20.demand_accesses::switch_cpus0.inst           45                       # number of demand (read+write) accesses
system.l20.demand_accesses::switch_cpus0.data         5427                       # number of demand (read+write) accesses
system.l20.demand_accesses::total                5472                       # number of demand (read+write) accesses
system.l20.overall_accesses::switch_cpus0.inst           45                       # number of overall (read+write) accesses
system.l20.overall_accesses::switch_cpus0.data         5427                       # number of overall (read+write) accesses
system.l20.overall_accesses::total               5472                       # number of overall (read+write) accesses
system.l20.ReadReq_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::switch_cpus0.data     0.387007                       # miss rate for ReadReq accesses
system.l20.ReadReq_miss_rate::total          0.391520                       # miss rate for ReadReq accesses
system.l20.demand_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for demand accesses
system.l20.demand_miss_rate::switch_cpus0.data     0.385296                       # miss rate for demand accesses
system.l20.demand_miss_rate::total           0.389803                       # miss rate for demand accesses
system.l20.overall_miss_rate::switch_cpus0.inst     0.933333                       # miss rate for overall accesses
system.l20.overall_miss_rate::switch_cpus0.data     0.385296                       # miss rate for overall accesses
system.l20.overall_miss_rate::total          0.389803                       # miss rate for overall accesses
system.l20.ReadReq_avg_miss_latency::switch_cpus0.inst 398241.404762                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::switch_cpus0.data 161094.346724                       # average ReadReq miss latency
system.l20.ReadReq_avg_miss_latency::total 165763.909048                       # average ReadReq miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.inst 398241.404762                       # average overall miss latency
system.l20.demand_avg_miss_latency::switch_cpus0.data 161094.346724                       # average overall miss latency
system.l20.demand_avg_miss_latency::total 165763.909048                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.inst 398241.404762                       # average overall miss latency
system.l20.overall_avg_miss_latency::switch_cpus0.data 161094.346724                       # average overall miss latency
system.l20.overall_avg_miss_latency::total 165763.909048                       # average overall miss latency
system.l20.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l20.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l20.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l20.blocked::no_targets                      0                       # number of cycles access was blocked
system.l20.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l20.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l20.fast_writes                              0                       # number of fast writes performed
system.l20.cache_copies                             0                       # number of cache copies performed
system.l20.writebacks::writebacks                 313                       # number of writebacks
system.l20.writebacks::total                      313                       # number of writebacks
system.l20.ReadReq_mshr_misses::switch_cpus0.inst           42                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::switch_cpus0.data         2091                       # number of ReadReq MSHR misses
system.l20.ReadReq_mshr_misses::total            2133                       # number of ReadReq MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.inst           42                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::switch_cpus0.data         2091                       # number of demand (read+write) MSHR misses
system.l20.demand_mshr_misses::total             2133                       # number of demand (read+write) MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.inst           42                       # number of overall MSHR misses
system.l20.overall_mshr_misses::switch_cpus0.data         2091                       # number of overall MSHR misses
system.l20.overall_mshr_misses::total            2133                       # number of overall MSHR misses
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.inst     16247853                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::switch_cpus0.data    312966203                       # number of ReadReq MSHR miss cycles
system.l20.ReadReq_mshr_miss_latency::total    329214056                       # number of ReadReq MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.inst     16247853                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::switch_cpus0.data    312966203                       # number of demand (read+write) MSHR miss cycles
system.l20.demand_mshr_miss_latency::total    329214056                       # number of demand (read+write) MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.inst     16247853                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::switch_cpus0.data    312966203                       # number of overall MSHR miss cycles
system.l20.overall_mshr_miss_latency::total    329214056                       # number of overall MSHR miss cycles
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::switch_cpus0.data     0.387007                       # mshr miss rate for ReadReq accesses
system.l20.ReadReq_mshr_miss_rate::total     0.391520                       # mshr miss rate for ReadReq accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::switch_cpus0.data     0.385296                       # mshr miss rate for demand accesses
system.l20.demand_mshr_miss_rate::total      0.389803                       # mshr miss rate for demand accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.inst     0.933333                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::switch_cpus0.data     0.385296                       # mshr miss rate for overall accesses
system.l20.overall_mshr_miss_rate::total     0.389803                       # mshr miss rate for overall accesses
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 386853.642857                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 149672.980870                       # average ReadReq mshr miss latency
system.l20.ReadReq_avg_mshr_miss_latency::total 154343.204876                       # average ReadReq mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.inst 386853.642857                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::switch_cpus0.data 149672.980870                       # average overall mshr miss latency
system.l20.demand_avg_mshr_miss_latency::total 154343.204876                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.inst 386853.642857                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::switch_cpus0.data 149672.980870                       # average overall mshr miss latency
system.l20.overall_avg_mshr_miss_latency::total 154343.204876                       # average overall mshr miss latency
system.l20.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l21.replacements                          1237                       # number of replacements
system.l21.tagsinuse                      2046.396349                       # Cycle average of tags in use
system.l21.total_refs                          206089                       # Total number of references to valid blocks.
system.l21.sampled_refs                          3285                       # Sample count of references to valid blocks.
system.l21.avg_refs                         62.736377                       # Average number of references to valid blocks.
system.l21.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l21.occ_blocks::writebacks           27.139493                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.inst    38.861291                       # Average occupied blocks per requestor
system.l21.occ_blocks::switch_cpus1.data   579.939845                       # Average occupied blocks per requestor
system.l21.occ_blocks::cpu1.data          1400.455720                       # Average occupied blocks per requestor
system.l21.occ_percent::writebacks           0.013252                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.inst     0.018975                       # Average percentage of cache occupancy
system.l21.occ_percent::switch_cpus1.data     0.283174                       # Average percentage of cache occupancy
system.l21.occ_percent::cpu1.data            0.683816                       # Average percentage of cache occupancy
system.l21.occ_percent::total                0.999217                       # Average percentage of cache occupancy
system.l21.ReadReq_hits::switch_cpus1.inst            2                       # number of ReadReq hits
system.l21.ReadReq_hits::switch_cpus1.data         3117                       # number of ReadReq hits
system.l21.ReadReq_hits::total                   3119                       # number of ReadReq hits
system.l21.Writeback_hits::writebacks             977                       # number of Writeback hits
system.l21.Writeback_hits::total                  977                       # number of Writeback hits
system.l21.ReadExReq_hits::switch_cpus1.data           52                       # number of ReadExReq hits
system.l21.ReadExReq_hits::total                   52                       # number of ReadExReq hits
system.l21.demand_hits::switch_cpus1.inst            2                       # number of demand (read+write) hits
system.l21.demand_hits::switch_cpus1.data         3169                       # number of demand (read+write) hits
system.l21.demand_hits::total                    3171                       # number of demand (read+write) hits
system.l21.overall_hits::switch_cpus1.inst            2                       # number of overall hits
system.l21.overall_hits::switch_cpus1.data         3169                       # number of overall hits
system.l21.overall_hits::total                   3171                       # number of overall hits
system.l21.ReadReq_misses::switch_cpus1.inst           44                       # number of ReadReq misses
system.l21.ReadReq_misses::switch_cpus1.data         1193                       # number of ReadReq misses
system.l21.ReadReq_misses::total                 1237                       # number of ReadReq misses
system.l21.demand_misses::switch_cpus1.inst           44                       # number of demand (read+write) misses
system.l21.demand_misses::switch_cpus1.data         1193                       # number of demand (read+write) misses
system.l21.demand_misses::total                  1237                       # number of demand (read+write) misses
system.l21.overall_misses::switch_cpus1.inst           44                       # number of overall misses
system.l21.overall_misses::switch_cpus1.data         1193                       # number of overall misses
system.l21.overall_misses::total                 1237                       # number of overall misses
system.l21.ReadReq_miss_latency::switch_cpus1.inst     24150295                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::switch_cpus1.data    205279541                       # number of ReadReq miss cycles
system.l21.ReadReq_miss_latency::total      229429836                       # number of ReadReq miss cycles
system.l21.demand_miss_latency::switch_cpus1.inst     24150295                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::switch_cpus1.data    205279541                       # number of demand (read+write) miss cycles
system.l21.demand_miss_latency::total       229429836                       # number of demand (read+write) miss cycles
system.l21.overall_miss_latency::switch_cpus1.inst     24150295                       # number of overall miss cycles
system.l21.overall_miss_latency::switch_cpus1.data    205279541                       # number of overall miss cycles
system.l21.overall_miss_latency::total      229429836                       # number of overall miss cycles
system.l21.ReadReq_accesses::switch_cpus1.inst           46                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::switch_cpus1.data         4310                       # number of ReadReq accesses(hits+misses)
system.l21.ReadReq_accesses::total               4356                       # number of ReadReq accesses(hits+misses)
system.l21.Writeback_accesses::writebacks          977                       # number of Writeback accesses(hits+misses)
system.l21.Writeback_accesses::total              977                       # number of Writeback accesses(hits+misses)
system.l21.ReadExReq_accesses::switch_cpus1.data           52                       # number of ReadExReq accesses(hits+misses)
system.l21.ReadExReq_accesses::total               52                       # number of ReadExReq accesses(hits+misses)
system.l21.demand_accesses::switch_cpus1.inst           46                       # number of demand (read+write) accesses
system.l21.demand_accesses::switch_cpus1.data         4362                       # number of demand (read+write) accesses
system.l21.demand_accesses::total                4408                       # number of demand (read+write) accesses
system.l21.overall_accesses::switch_cpus1.inst           46                       # number of overall (read+write) accesses
system.l21.overall_accesses::switch_cpus1.data         4362                       # number of overall (read+write) accesses
system.l21.overall_accesses::total               4408                       # number of overall (read+write) accesses
system.l21.ReadReq_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::switch_cpus1.data     0.276798                       # miss rate for ReadReq accesses
system.l21.ReadReq_miss_rate::total          0.283976                       # miss rate for ReadReq accesses
system.l21.demand_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for demand accesses
system.l21.demand_miss_rate::switch_cpus1.data     0.273498                       # miss rate for demand accesses
system.l21.demand_miss_rate::total           0.280626                       # miss rate for demand accesses
system.l21.overall_miss_rate::switch_cpus1.inst     0.956522                       # miss rate for overall accesses
system.l21.overall_miss_rate::switch_cpus1.data     0.273498                       # miss rate for overall accesses
system.l21.overall_miss_rate::total          0.280626                       # miss rate for overall accesses
system.l21.ReadReq_avg_miss_latency::switch_cpus1.inst 548870.340909                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::switch_cpus1.data 172070.025985                       # average ReadReq miss latency
system.l21.ReadReq_avg_miss_latency::total 185472.785772                       # average ReadReq miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.inst 548870.340909                       # average overall miss latency
system.l21.demand_avg_miss_latency::switch_cpus1.data 172070.025985                       # average overall miss latency
system.l21.demand_avg_miss_latency::total 185472.785772                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.inst 548870.340909                       # average overall miss latency
system.l21.overall_avg_miss_latency::switch_cpus1.data 172070.025985                       # average overall miss latency
system.l21.overall_avg_miss_latency::total 185472.785772                       # average overall miss latency
system.l21.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l21.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l21.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l21.blocked::no_targets                      0                       # number of cycles access was blocked
system.l21.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l21.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l21.fast_writes                              0                       # number of fast writes performed
system.l21.cache_copies                             0                       # number of cache copies performed
system.l21.writebacks::writebacks                 538                       # number of writebacks
system.l21.writebacks::total                      538                       # number of writebacks
system.l21.ReadReq_mshr_misses::switch_cpus1.inst           44                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::switch_cpus1.data         1193                       # number of ReadReq MSHR misses
system.l21.ReadReq_mshr_misses::total            1237                       # number of ReadReq MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.inst           44                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::switch_cpus1.data         1193                       # number of demand (read+write) MSHR misses
system.l21.demand_mshr_misses::total             1237                       # number of demand (read+write) MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.inst           44                       # number of overall MSHR misses
system.l21.overall_mshr_misses::switch_cpus1.data         1193                       # number of overall MSHR misses
system.l21.overall_mshr_misses::total            1237                       # number of overall MSHR misses
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.inst     23642241                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::switch_cpus1.data    191507153                       # number of ReadReq MSHR miss cycles
system.l21.ReadReq_mshr_miss_latency::total    215149394                       # number of ReadReq MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.inst     23642241                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::switch_cpus1.data    191507153                       # number of demand (read+write) MSHR miss cycles
system.l21.demand_mshr_miss_latency::total    215149394                       # number of demand (read+write) MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.inst     23642241                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::switch_cpus1.data    191507153                       # number of overall MSHR miss cycles
system.l21.overall_mshr_miss_latency::total    215149394                       # number of overall MSHR miss cycles
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::switch_cpus1.data     0.276798                       # mshr miss rate for ReadReq accesses
system.l21.ReadReq_mshr_miss_rate::total     0.283976                       # mshr miss rate for ReadReq accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::switch_cpus1.data     0.273498                       # mshr miss rate for demand accesses
system.l21.demand_mshr_miss_rate::total      0.280626                       # mshr miss rate for demand accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.inst     0.956522                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::switch_cpus1.data     0.273498                       # mshr miss rate for overall accesses
system.l21.overall_mshr_miss_rate::total     0.280626                       # mshr miss rate for overall accesses
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 537323.659091                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 160525.694049                       # average ReadReq mshr miss latency
system.l21.ReadReq_avg_mshr_miss_latency::total 173928.370251                       # average ReadReq mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.inst 537323.659091                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::switch_cpus1.data 160525.694049                       # average overall mshr miss latency
system.l21.demand_avg_mshr_miss_latency::total 173928.370251                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.inst 537323.659091                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::switch_cpus1.data 160525.694049                       # average overall mshr miss latency
system.l21.overall_avg_mshr_miss_latency::total 173928.370251                       # average overall mshr miss latency
system.l21.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l22.replacements                           837                       # number of replacements
system.l22.tagsinuse                      2046.567778                       # Cycle average of tags in use
system.l22.total_refs                          226547                       # Total number of references to valid blocks.
system.l22.sampled_refs                          2885                       # Sample count of references to valid blocks.
system.l22.avg_refs                         78.525823                       # Average number of references to valid blocks.
system.l22.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l22.occ_blocks::writebacks           38.378762                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.inst    36.848157                       # Average occupied blocks per requestor
system.l22.occ_blocks::switch_cpus2.data   380.420376                       # Average occupied blocks per requestor
system.l22.occ_blocks::cpu2.data          1590.920484                       # Average occupied blocks per requestor
system.l22.occ_percent::writebacks           0.018740                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.inst     0.017992                       # Average percentage of cache occupancy
system.l22.occ_percent::switch_cpus2.data     0.185752                       # Average percentage of cache occupancy
system.l22.occ_percent::cpu2.data            0.776817                       # Average percentage of cache occupancy
system.l22.occ_percent::total                0.999301                       # Average percentage of cache occupancy
system.l22.ReadReq_hits::switch_cpus2.inst            1                       # number of ReadReq hits
system.l22.ReadReq_hits::switch_cpus2.data         2936                       # number of ReadReq hits
system.l22.ReadReq_hits::total                   2937                       # number of ReadReq hits
system.l22.Writeback_hits::writebacks             907                       # number of Writeback hits
system.l22.Writeback_hits::total                  907                       # number of Writeback hits
system.l22.ReadExReq_hits::switch_cpus2.data           39                       # number of ReadExReq hits
system.l22.ReadExReq_hits::total                   39                       # number of ReadExReq hits
system.l22.demand_hits::switch_cpus2.inst            1                       # number of demand (read+write) hits
system.l22.demand_hits::switch_cpus2.data         2975                       # number of demand (read+write) hits
system.l22.demand_hits::total                    2976                       # number of demand (read+write) hits
system.l22.overall_hits::switch_cpus2.inst            1                       # number of overall hits
system.l22.overall_hits::switch_cpus2.data         2975                       # number of overall hits
system.l22.overall_hits::total                   2976                       # number of overall hits
system.l22.ReadReq_misses::switch_cpus2.inst           40                       # number of ReadReq misses
system.l22.ReadReq_misses::switch_cpus2.data          797                       # number of ReadReq misses
system.l22.ReadReq_misses::total                  837                       # number of ReadReq misses
system.l22.demand_misses::switch_cpus2.inst           40                       # number of demand (read+write) misses
system.l22.demand_misses::switch_cpus2.data          797                       # number of demand (read+write) misses
system.l22.demand_misses::total                   837                       # number of demand (read+write) misses
system.l22.overall_misses::switch_cpus2.inst           40                       # number of overall misses
system.l22.overall_misses::switch_cpus2.data          797                       # number of overall misses
system.l22.overall_misses::total                  837                       # number of overall misses
system.l22.ReadReq_miss_latency::switch_cpus2.inst     20184431                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::switch_cpus2.data    139395453                       # number of ReadReq miss cycles
system.l22.ReadReq_miss_latency::total      159579884                       # number of ReadReq miss cycles
system.l22.demand_miss_latency::switch_cpus2.inst     20184431                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::switch_cpus2.data    139395453                       # number of demand (read+write) miss cycles
system.l22.demand_miss_latency::total       159579884                       # number of demand (read+write) miss cycles
system.l22.overall_miss_latency::switch_cpus2.inst     20184431                       # number of overall miss cycles
system.l22.overall_miss_latency::switch_cpus2.data    139395453                       # number of overall miss cycles
system.l22.overall_miss_latency::total      159579884                       # number of overall miss cycles
system.l22.ReadReq_accesses::switch_cpus2.inst           41                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::switch_cpus2.data         3733                       # number of ReadReq accesses(hits+misses)
system.l22.ReadReq_accesses::total               3774                       # number of ReadReq accesses(hits+misses)
system.l22.Writeback_accesses::writebacks          907                       # number of Writeback accesses(hits+misses)
system.l22.Writeback_accesses::total              907                       # number of Writeback accesses(hits+misses)
system.l22.ReadExReq_accesses::switch_cpus2.data           39                       # number of ReadExReq accesses(hits+misses)
system.l22.ReadExReq_accesses::total               39                       # number of ReadExReq accesses(hits+misses)
system.l22.demand_accesses::switch_cpus2.inst           41                       # number of demand (read+write) accesses
system.l22.demand_accesses::switch_cpus2.data         3772                       # number of demand (read+write) accesses
system.l22.demand_accesses::total                3813                       # number of demand (read+write) accesses
system.l22.overall_accesses::switch_cpus2.inst           41                       # number of overall (read+write) accesses
system.l22.overall_accesses::switch_cpus2.data         3772                       # number of overall (read+write) accesses
system.l22.overall_accesses::total               3813                       # number of overall (read+write) accesses
system.l22.ReadReq_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::switch_cpus2.data     0.213501                       # miss rate for ReadReq accesses
system.l22.ReadReq_miss_rate::total          0.221781                       # miss rate for ReadReq accesses
system.l22.demand_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for demand accesses
system.l22.demand_miss_rate::switch_cpus2.data     0.211294                       # miss rate for demand accesses
system.l22.demand_miss_rate::total           0.219512                       # miss rate for demand accesses
system.l22.overall_miss_rate::switch_cpus2.inst     0.975610                       # miss rate for overall accesses
system.l22.overall_miss_rate::switch_cpus2.data     0.211294                       # miss rate for overall accesses
system.l22.overall_miss_rate::total          0.219512                       # miss rate for overall accesses
system.l22.ReadReq_avg_miss_latency::switch_cpus2.inst 504610.775000                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::switch_cpus2.data 174900.191970                       # average ReadReq miss latency
system.l22.ReadReq_avg_miss_latency::total 190656.970131                       # average ReadReq miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.inst 504610.775000                       # average overall miss latency
system.l22.demand_avg_miss_latency::switch_cpus2.data 174900.191970                       # average overall miss latency
system.l22.demand_avg_miss_latency::total 190656.970131                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.inst 504610.775000                       # average overall miss latency
system.l22.overall_avg_miss_latency::switch_cpus2.data 174900.191970                       # average overall miss latency
system.l22.overall_avg_miss_latency::total 190656.970131                       # average overall miss latency
system.l22.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l22.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l22.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l22.blocked::no_targets                      0                       # number of cycles access was blocked
system.l22.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l22.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l22.fast_writes                              0                       # number of fast writes performed
system.l22.cache_copies                             0                       # number of cache copies performed
system.l22.writebacks::writebacks                 464                       # number of writebacks
system.l22.writebacks::total                      464                       # number of writebacks
system.l22.ReadReq_mshr_misses::switch_cpus2.inst           40                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::switch_cpus2.data          797                       # number of ReadReq MSHR misses
system.l22.ReadReq_mshr_misses::total             837                       # number of ReadReq MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.inst           40                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::switch_cpus2.data          797                       # number of demand (read+write) MSHR misses
system.l22.demand_mshr_misses::total              837                       # number of demand (read+write) MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.inst           40                       # number of overall MSHR misses
system.l22.overall_mshr_misses::switch_cpus2.data          797                       # number of overall MSHR misses
system.l22.overall_mshr_misses::total             837                       # number of overall MSHR misses
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.inst     19727991                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::switch_cpus2.data    130295711                       # number of ReadReq MSHR miss cycles
system.l22.ReadReq_mshr_miss_latency::total    150023702                       # number of ReadReq MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.inst     19727991                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::switch_cpus2.data    130295711                       # number of demand (read+write) MSHR miss cycles
system.l22.demand_mshr_miss_latency::total    150023702                       # number of demand (read+write) MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.inst     19727991                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::switch_cpus2.data    130295711                       # number of overall MSHR miss cycles
system.l22.overall_mshr_miss_latency::total    150023702                       # number of overall MSHR miss cycles
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::switch_cpus2.data     0.213501                       # mshr miss rate for ReadReq accesses
system.l22.ReadReq_mshr_miss_rate::total     0.221781                       # mshr miss rate for ReadReq accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::switch_cpus2.data     0.211294                       # mshr miss rate for demand accesses
system.l22.demand_mshr_miss_rate::total      0.219512                       # mshr miss rate for demand accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.inst     0.975610                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::switch_cpus2.data     0.211294                       # mshr miss rate for overall accesses
system.l22.overall_mshr_miss_rate::total     0.219512                       # mshr miss rate for overall accesses
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 493199.775000                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 163482.698871                       # average ReadReq mshr miss latency
system.l22.ReadReq_avg_mshr_miss_latency::total 179239.787336                       # average ReadReq mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.inst 493199.775000                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::switch_cpus2.data 163482.698871                       # average overall mshr miss latency
system.l22.demand_avg_mshr_miss_latency::total 179239.787336                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.inst 493199.775000                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::switch_cpus2.data 163482.698871                       # average overall mshr miss latency
system.l22.overall_avg_mshr_miss_latency::total 179239.787336                       # average overall mshr miss latency
system.l22.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.l23.replacements                          1826                       # number of replacements
system.l23.tagsinuse                      2046.691902                       # Cycle average of tags in use
system.l23.total_refs                          200380                       # Total number of references to valid blocks.
system.l23.sampled_refs                          3870                       # Sample count of references to valid blocks.
system.l23.avg_refs                         51.777778                       # Average number of references to valid blocks.
system.l23.warmup_cycle                             0                       # Cycle when the warmup percentage was hit.
system.l23.occ_blocks::writebacks           33.509209                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.inst    28.271130                       # Average occupied blocks per requestor
system.l23.occ_blocks::switch_cpus3.data   815.603735                       # Average occupied blocks per requestor
system.l23.occ_blocks::cpu3.data          1169.307829                       # Average occupied blocks per requestor
system.l23.occ_percent::writebacks           0.016362                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.inst     0.013804                       # Average percentage of cache occupancy
system.l23.occ_percent::switch_cpus3.data     0.398244                       # Average percentage of cache occupancy
system.l23.occ_percent::cpu3.data            0.570951                       # Average percentage of cache occupancy
system.l23.occ_percent::total                0.999361                       # Average percentage of cache occupancy
system.l23.ReadReq_hits::switch_cpus3.inst            1                       # number of ReadReq hits
system.l23.ReadReq_hits::switch_cpus3.data         3488                       # number of ReadReq hits
system.l23.ReadReq_hits::total                   3489                       # number of ReadReq hits
system.l23.Writeback_hits::writebacks            1971                       # number of Writeback hits
system.l23.Writeback_hits::total                 1971                       # number of Writeback hits
system.l23.ReadExReq_hits::switch_cpus3.data           51                       # number of ReadExReq hits
system.l23.ReadExReq_hits::total                   51                       # number of ReadExReq hits
system.l23.demand_hits::switch_cpus3.inst            1                       # number of demand (read+write) hits
system.l23.demand_hits::switch_cpus3.data         3539                       # number of demand (read+write) hits
system.l23.demand_hits::total                    3540                       # number of demand (read+write) hits
system.l23.overall_hits::switch_cpus3.inst            1                       # number of overall hits
system.l23.overall_hits::switch_cpus3.data         3539                       # number of overall hits
system.l23.overall_hits::total                   3540                       # number of overall hits
system.l23.ReadReq_misses::switch_cpus3.inst           40                       # number of ReadReq misses
system.l23.ReadReq_misses::switch_cpus3.data         1784                       # number of ReadReq misses
system.l23.ReadReq_misses::total                 1824                       # number of ReadReq misses
system.l23.demand_misses::switch_cpus3.inst           40                       # number of demand (read+write) misses
system.l23.demand_misses::switch_cpus3.data         1784                       # number of demand (read+write) misses
system.l23.demand_misses::total                  1824                       # number of demand (read+write) misses
system.l23.overall_misses::switch_cpus3.inst           40                       # number of overall misses
system.l23.overall_misses::switch_cpus3.data         1784                       # number of overall misses
system.l23.overall_misses::total                 1824                       # number of overall misses
system.l23.ReadReq_miss_latency::switch_cpus3.inst     13408731                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::switch_cpus3.data    274199529                       # number of ReadReq miss cycles
system.l23.ReadReq_miss_latency::total      287608260                       # number of ReadReq miss cycles
system.l23.demand_miss_latency::switch_cpus3.inst     13408731                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::switch_cpus3.data    274199529                       # number of demand (read+write) miss cycles
system.l23.demand_miss_latency::total       287608260                       # number of demand (read+write) miss cycles
system.l23.overall_miss_latency::switch_cpus3.inst     13408731                       # number of overall miss cycles
system.l23.overall_miss_latency::switch_cpus3.data    274199529                       # number of overall miss cycles
system.l23.overall_miss_latency::total      287608260                       # number of overall miss cycles
system.l23.ReadReq_accesses::switch_cpus3.inst           41                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::switch_cpus3.data         5272                       # number of ReadReq accesses(hits+misses)
system.l23.ReadReq_accesses::total               5313                       # number of ReadReq accesses(hits+misses)
system.l23.Writeback_accesses::writebacks         1971                       # number of Writeback accesses(hits+misses)
system.l23.Writeback_accesses::total             1971                       # number of Writeback accesses(hits+misses)
system.l23.ReadExReq_accesses::switch_cpus3.data           51                       # number of ReadExReq accesses(hits+misses)
system.l23.ReadExReq_accesses::total               51                       # number of ReadExReq accesses(hits+misses)
system.l23.demand_accesses::switch_cpus3.inst           41                       # number of demand (read+write) accesses
system.l23.demand_accesses::switch_cpus3.data         5323                       # number of demand (read+write) accesses
system.l23.demand_accesses::total                5364                       # number of demand (read+write) accesses
system.l23.overall_accesses::switch_cpus3.inst           41                       # number of overall (read+write) accesses
system.l23.overall_accesses::switch_cpus3.data         5323                       # number of overall (read+write) accesses
system.l23.overall_accesses::total               5364                       # number of overall (read+write) accesses
system.l23.ReadReq_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::switch_cpus3.data     0.338392                       # miss rate for ReadReq accesses
system.l23.ReadReq_miss_rate::total          0.343309                       # miss rate for ReadReq accesses
system.l23.demand_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for demand accesses
system.l23.demand_miss_rate::switch_cpus3.data     0.335149                       # miss rate for demand accesses
system.l23.demand_miss_rate::total           0.340045                       # miss rate for demand accesses
system.l23.overall_miss_rate::switch_cpus3.inst     0.975610                       # miss rate for overall accesses
system.l23.overall_miss_rate::switch_cpus3.data     0.335149                       # miss rate for overall accesses
system.l23.overall_miss_rate::total          0.340045                       # miss rate for overall accesses
system.l23.ReadReq_avg_miss_latency::switch_cpus3.inst 335218.275000                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::switch_cpus3.data 153699.287556                       # average ReadReq miss latency
system.l23.ReadReq_avg_miss_latency::total 157679.967105                       # average ReadReq miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.inst 335218.275000                       # average overall miss latency
system.l23.demand_avg_miss_latency::switch_cpus3.data 153699.287556                       # average overall miss latency
system.l23.demand_avg_miss_latency::total 157679.967105                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.inst 335218.275000                       # average overall miss latency
system.l23.overall_avg_miss_latency::switch_cpus3.data 153699.287556                       # average overall miss latency
system.l23.overall_avg_miss_latency::total 157679.967105                       # average overall miss latency
system.l23.blocked_cycles::no_mshrs                 0                       # number of cycles access was blocked
system.l23.blocked_cycles::no_targets               0                       # number of cycles access was blocked
system.l23.blocked::no_mshrs                        0                       # number of cycles access was blocked
system.l23.blocked::no_targets                      0                       # number of cycles access was blocked
system.l23.avg_blocked_cycles::no_mshrs           nan                       # average number of cycles each access was blocked
system.l23.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l23.fast_writes                              0                       # number of fast writes performed
system.l23.cache_copies                             0                       # number of cache copies performed
system.l23.writebacks::writebacks                1020                       # number of writebacks
system.l23.writebacks::total                     1020                       # number of writebacks
system.l23.ReadReq_mshr_misses::switch_cpus3.inst           40                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::switch_cpus3.data         1784                       # number of ReadReq MSHR misses
system.l23.ReadReq_mshr_misses::total            1824                       # number of ReadReq MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.inst           40                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::switch_cpus3.data         1784                       # number of demand (read+write) MSHR misses
system.l23.demand_mshr_misses::total             1824                       # number of demand (read+write) MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.inst           40                       # number of overall MSHR misses
system.l23.overall_mshr_misses::switch_cpus3.data         1784                       # number of overall MSHR misses
system.l23.overall_mshr_misses::total            1824                       # number of overall MSHR misses
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.inst     12953222                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::switch_cpus3.data    253822245                       # number of ReadReq MSHR miss cycles
system.l23.ReadReq_mshr_miss_latency::total    266775467                       # number of ReadReq MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.inst     12953222                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::switch_cpus3.data    253822245                       # number of demand (read+write) MSHR miss cycles
system.l23.demand_mshr_miss_latency::total    266775467                       # number of demand (read+write) MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.inst     12953222                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::switch_cpus3.data    253822245                       # number of overall MSHR miss cycles
system.l23.overall_mshr_miss_latency::total    266775467                       # number of overall MSHR miss cycles
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::switch_cpus3.data     0.338392                       # mshr miss rate for ReadReq accesses
system.l23.ReadReq_mshr_miss_rate::total     0.343309                       # mshr miss rate for ReadReq accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::switch_cpus3.data     0.335149                       # mshr miss rate for demand accesses
system.l23.demand_mshr_miss_rate::total      0.340045                       # mshr miss rate for demand accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.inst     0.975610                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::switch_cpus3.data     0.335149                       # mshr miss rate for overall accesses
system.l23.overall_mshr_miss_rate::total     0.340045                       # mshr miss rate for overall accesses
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 323830.550000                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 142277.043161                       # average ReadReq mshr miss latency
system.l23.ReadReq_avg_mshr_miss_latency::total 146258.479715                       # average ReadReq mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.inst 323830.550000                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::switch_cpus3.data 142277.043161                       # average overall mshr miss latency
system.l23.demand_avg_mshr_miss_latency::total 146258.479715                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.inst 323830.550000                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::switch_cpus3.data 142277.043161                       # average overall mshr miss latency
system.l23.overall_avg_mshr_miss_latency::total 146258.479715                       # average overall mshr miss latency
system.l23.no_allocate_misses                       0                       # Number of misses that were no-allocate
system.cpu0.dtb.inst_hits                           0                       # ITB inst hits
system.cpu0.dtb.inst_misses                         0                       # ITB inst misses
system.cpu0.dtb.read_hits                           0                       # DTB read hits
system.cpu0.dtb.read_misses                         0                       # DTB read misses
system.cpu0.dtb.write_hits                          0                       # DTB write hits
system.cpu0.dtb.write_misses                        0                       # DTB write misses
system.cpu0.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.dtb.read_accesses                       0                       # DTB read accesses
system.cpu0.dtb.write_accesses                      0                       # DTB write accesses
system.cpu0.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.dtb.hits                                0                       # DTB hits
system.cpu0.dtb.misses                              0                       # DTB misses
system.cpu0.dtb.accesses                            0                       # DTB accesses
system.cpu0.itb.inst_hits                           0                       # ITB inst hits
system.cpu0.itb.inst_misses                         0                       # ITB inst misses
system.cpu0.itb.read_hits                           0                       # DTB read hits
system.cpu0.itb.read_misses                         0                       # DTB read misses
system.cpu0.itb.write_hits                          0                       # DTB write hits
system.cpu0.itb.write_misses                        0                       # DTB write misses
system.cpu0.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu0.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu0.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu0.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu0.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu0.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu0.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu0.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu0.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu0.itb.read_accesses                       0                       # DTB read accesses
system.cpu0.itb.write_accesses                      0                       # DTB write accesses
system.cpu0.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu0.itb.hits                                0                       # DTB hits
system.cpu0.itb.misses                              0                       # DTB misses
system.cpu0.itb.accesses                            0                       # DTB accesses
system.cpu0.numCycles                               0                       # number of cpu cycles simulated
system.cpu0.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu0.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu0.committedInsts                          0                       # Number of instructions committed
system.cpu0.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu0.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu0.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu0.num_func_calls                          0                       # number of times a function call or return occured
system.cpu0.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu0.num_int_insts                           0                       # number of integer instructions
system.cpu0.num_fp_insts                            0                       # number of float instructions
system.cpu0.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu0.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu0.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu0.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu0.num_mem_refs                            0                       # number of memory refs
system.cpu0.num_load_insts                          0                       # Number of load instructions
system.cpu0.num_store_insts                         0                       # Number of store instructions
system.cpu0.num_idle_cycles                         0                       # Number of idle cycles
system.cpu0.num_busy_cycles                         0                       # Number of busy cycles
system.cpu0.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu0.idle_fraction                           0                       # Percentage of idle cycles
system.cpu0.icache.replacements                     3                       # number of replacements
system.cpu0.icache.tagsinuse               557.335623                       # Cycle average of tags in use
system.cpu0.icache.total_refs              1001754467                       # Total number of references to valid blocks.
system.cpu0.icache.sampled_refs                   563                       # Sample count of references to valid blocks.
system.cpu0.icache.avg_refs              1779315.216696                       # Average number of references to valid blocks.
system.cpu0.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.icache.occ_blocks::switch_cpus0.inst    42.091908                       # Average occupied blocks per requestor
system.cpu0.icache.occ_blocks::cpu0.inst   515.243716                       # Average occupied blocks per requestor
system.cpu0.icache.occ_percent::switch_cpus0.inst     0.067455                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::cpu0.inst     0.825711                       # Average percentage of cache occupancy
system.cpu0.icache.occ_percent::total        0.893166                       # Average percentage of cache occupancy
system.cpu0.icache.ReadReq_hits::switch_cpus0.inst      1721946                       # number of ReadReq hits
system.cpu0.icache.ReadReq_hits::total        1721946                       # number of ReadReq hits
system.cpu0.icache.demand_hits::switch_cpus0.inst      1721946                       # number of demand (read+write) hits
system.cpu0.icache.demand_hits::total         1721946                       # number of demand (read+write) hits
system.cpu0.icache.overall_hits::switch_cpus0.inst      1721946                       # number of overall hits
system.cpu0.icache.overall_hits::total        1721946                       # number of overall hits
system.cpu0.icache.ReadReq_misses::switch_cpus0.inst           56                       # number of ReadReq misses
system.cpu0.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu0.icache.demand_misses::switch_cpus0.inst           56                       # number of demand (read+write) misses
system.cpu0.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu0.icache.overall_misses::switch_cpus0.inst           56                       # number of overall misses
system.cpu0.icache.overall_misses::total           56                       # number of overall misses
system.cpu0.icache.ReadReq_miss_latency::switch_cpus0.inst     20111278                       # number of ReadReq miss cycles
system.cpu0.icache.ReadReq_miss_latency::total     20111278                       # number of ReadReq miss cycles
system.cpu0.icache.demand_miss_latency::switch_cpus0.inst     20111278                       # number of demand (read+write) miss cycles
system.cpu0.icache.demand_miss_latency::total     20111278                       # number of demand (read+write) miss cycles
system.cpu0.icache.overall_miss_latency::switch_cpus0.inst     20111278                       # number of overall miss cycles
system.cpu0.icache.overall_miss_latency::total     20111278                       # number of overall miss cycles
system.cpu0.icache.ReadReq_accesses::switch_cpus0.inst      1722002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.ReadReq_accesses::total      1722002                       # number of ReadReq accesses(hits+misses)
system.cpu0.icache.demand_accesses::switch_cpus0.inst      1722002                       # number of demand (read+write) accesses
system.cpu0.icache.demand_accesses::total      1722002                       # number of demand (read+write) accesses
system.cpu0.icache.overall_accesses::switch_cpus0.inst      1722002                       # number of overall (read+write) accesses
system.cpu0.icache.overall_accesses::total      1722002                       # number of overall (read+write) accesses
system.cpu0.icache.ReadReq_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_miss_rate::total     0.000033                       # miss rate for ReadReq accesses
system.cpu0.icache.demand_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for demand accesses
system.cpu0.icache.demand_miss_rate::total     0.000033                       # miss rate for demand accesses
system.cpu0.icache.overall_miss_rate::switch_cpus0.inst     0.000033                       # miss rate for overall accesses
system.cpu0.icache.overall_miss_rate::total     0.000033                       # miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_miss_latency::switch_cpus0.inst 359129.964286                       # average ReadReq miss latency
system.cpu0.icache.ReadReq_avg_miss_latency::total 359129.964286                       # average ReadReq miss latency
system.cpu0.icache.demand_avg_miss_latency::switch_cpus0.inst 359129.964286                       # average overall miss latency
system.cpu0.icache.demand_avg_miss_latency::total 359129.964286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::switch_cpus0.inst 359129.964286                       # average overall miss latency
system.cpu0.icache.overall_avg_miss_latency::total 359129.964286                       # average overall miss latency
system.cpu0.icache.blocked_cycles::no_mshrs        23622                       # number of cycles access was blocked
system.cpu0.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu0.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.icache.avg_blocked_cycles::no_mshrs        23622                       # average number of cycles each access was blocked
system.cpu0.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.icache.fast_writes                      0                       # number of fast writes performed
system.cpu0.icache.cache_copies                     0                       # number of cache copies performed
system.cpu0.icache.ReadReq_mshr_hits::switch_cpus0.inst           11                       # number of ReadReq MSHR hits
system.cpu0.icache.ReadReq_mshr_hits::total           11                       # number of ReadReq MSHR hits
system.cpu0.icache.demand_mshr_hits::switch_cpus0.inst           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.demand_mshr_hits::total           11                       # number of demand (read+write) MSHR hits
system.cpu0.icache.overall_mshr_hits::switch_cpus0.inst           11                       # number of overall MSHR hits
system.cpu0.icache.overall_mshr_hits::total           11                       # number of overall MSHR hits
system.cpu0.icache.ReadReq_mshr_misses::switch_cpus0.inst           45                       # number of ReadReq MSHR misses
system.cpu0.icache.ReadReq_mshr_misses::total           45                       # number of ReadReq MSHR misses
system.cpu0.icache.demand_mshr_misses::switch_cpus0.inst           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.demand_mshr_misses::total           45                       # number of demand (read+write) MSHR misses
system.cpu0.icache.overall_mshr_misses::switch_cpus0.inst           45                       # number of overall MSHR misses
system.cpu0.icache.overall_mshr_misses::total           45                       # number of overall MSHR misses
system.cpu0.icache.ReadReq_mshr_miss_latency::switch_cpus0.inst     16883278                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_latency::total     16883278                       # number of ReadReq MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::switch_cpus0.inst     16883278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.demand_mshr_miss_latency::total     16883278                       # number of demand (read+write) MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::switch_cpus0.inst     16883278                       # number of overall MSHR miss cycles
system.cpu0.icache.overall_mshr_miss_latency::total     16883278                       # number of overall MSHR miss cycles
system.cpu0.icache.ReadReq_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu0.icache.demand_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu0.icache.overall_mshr_miss_rate::switch_cpus0.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::switch_cpus0.inst 375183.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.ReadReq_avg_mshr_miss_latency::total 375183.955556                       # average ReadReq mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::switch_cpus0.inst 375183.955556                       # average overall mshr miss latency
system.cpu0.icache.demand_avg_mshr_miss_latency::total 375183.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::switch_cpus0.inst 375183.955556                       # average overall mshr miss latency
system.cpu0.icache.overall_avg_mshr_miss_latency::total 375183.955556                       # average overall mshr miss latency
system.cpu0.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu0.dcache.replacements                  5427                       # number of replacements
system.cpu0.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu0.dcache.total_refs               223251003                       # Total number of references to valid blocks.
system.cpu0.dcache.sampled_refs                  5683                       # Sample count of references to valid blocks.
system.cpu0.dcache.avg_refs              39284.005455                       # Average number of references to valid blocks.
system.cpu0.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu0.dcache.occ_blocks::switch_cpus0.data   200.709111                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_blocks::cpu0.data    55.290889                       # Average occupied blocks per requestor
system.cpu0.dcache.occ_percent::switch_cpus0.data     0.784020                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::cpu0.data     0.215980                       # Average percentage of cache occupancy
system.cpu0.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu0.dcache.ReadReq_hits::switch_cpus0.data      2056569                       # number of ReadReq hits
system.cpu0.dcache.ReadReq_hits::total        2056569                       # number of ReadReq hits
system.cpu0.dcache.WriteReq_hits::switch_cpus0.data       437584                       # number of WriteReq hits
system.cpu0.dcache.WriteReq_hits::total        437584                       # number of WriteReq hits
system.cpu0.dcache.LoadLockedReq_hits::switch_cpus0.data         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.LoadLockedReq_hits::total         1103                       # number of LoadLockedReq hits
system.cpu0.dcache.StoreCondReq_hits::switch_cpus0.data         1016                       # number of StoreCondReq hits
system.cpu0.dcache.StoreCondReq_hits::total         1016                       # number of StoreCondReq hits
system.cpu0.dcache.demand_hits::switch_cpus0.data      2494153                       # number of demand (read+write) hits
system.cpu0.dcache.demand_hits::total         2494153                       # number of demand (read+write) hits
system.cpu0.dcache.overall_hits::switch_cpus0.data      2494153                       # number of overall hits
system.cpu0.dcache.overall_hits::total        2494153                       # number of overall hits
system.cpu0.dcache.ReadReq_misses::switch_cpus0.data        18136                       # number of ReadReq misses
system.cpu0.dcache.ReadReq_misses::total        18136                       # number of ReadReq misses
system.cpu0.dcache.WriteReq_misses::switch_cpus0.data           72                       # number of WriteReq misses
system.cpu0.dcache.WriteReq_misses::total           72                       # number of WriteReq misses
system.cpu0.dcache.demand_misses::switch_cpus0.data        18208                       # number of demand (read+write) misses
system.cpu0.dcache.demand_misses::total         18208                       # number of demand (read+write) misses
system.cpu0.dcache.overall_misses::switch_cpus0.data        18208                       # number of overall misses
system.cpu0.dcache.overall_misses::total        18208                       # number of overall misses
system.cpu0.dcache.ReadReq_miss_latency::switch_cpus0.data   1973216840                       # number of ReadReq miss cycles
system.cpu0.dcache.ReadReq_miss_latency::total   1973216840                       # number of ReadReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::switch_cpus0.data      2470676                       # number of WriteReq miss cycles
system.cpu0.dcache.WriteReq_miss_latency::total      2470676                       # number of WriteReq miss cycles
system.cpu0.dcache.demand_miss_latency::switch_cpus0.data   1975687516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.demand_miss_latency::total   1975687516                       # number of demand (read+write) miss cycles
system.cpu0.dcache.overall_miss_latency::switch_cpus0.data   1975687516                       # number of overall miss cycles
system.cpu0.dcache.overall_miss_latency::total   1975687516                       # number of overall miss cycles
system.cpu0.dcache.ReadReq_accesses::switch_cpus0.data      2074705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.ReadReq_accesses::total      2074705                       # number of ReadReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::switch_cpus0.data       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.WriteReq_accesses::total       437656                       # number of WriteReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::switch_cpus0.data         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.LoadLockedReq_accesses::total         1103                       # number of LoadLockedReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::switch_cpus0.data         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.StoreCondReq_accesses::total         1016                       # number of StoreCondReq accesses(hits+misses)
system.cpu0.dcache.demand_accesses::switch_cpus0.data      2512361                       # number of demand (read+write) accesses
system.cpu0.dcache.demand_accesses::total      2512361                       # number of demand (read+write) accesses
system.cpu0.dcache.overall_accesses::switch_cpus0.data      2512361                       # number of overall (read+write) accesses
system.cpu0.dcache.overall_accesses::total      2512361                       # number of overall (read+write) accesses
system.cpu0.dcache.ReadReq_miss_rate::switch_cpus0.data     0.008741                       # miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_miss_rate::total     0.008741                       # miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_miss_rate::switch_cpus0.data     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_miss_rate::total     0.000165                       # miss rate for WriteReq accesses
system.cpu0.dcache.demand_miss_rate::switch_cpus0.data     0.007247                       # miss rate for demand accesses
system.cpu0.dcache.demand_miss_rate::total     0.007247                       # miss rate for demand accesses
system.cpu0.dcache.overall_miss_rate::switch_cpus0.data     0.007247                       # miss rate for overall accesses
system.cpu0.dcache.overall_miss_rate::total     0.007247                       # miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_miss_latency::switch_cpus0.data 108801.104985                       # average ReadReq miss latency
system.cpu0.dcache.ReadReq_avg_miss_latency::total 108801.104985                       # average ReadReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::switch_cpus0.data 34314.944444                       # average WriteReq miss latency
system.cpu0.dcache.WriteReq_avg_miss_latency::total 34314.944444                       # average WriteReq miss latency
system.cpu0.dcache.demand_avg_miss_latency::switch_cpus0.data 108506.563928                       # average overall miss latency
system.cpu0.dcache.demand_avg_miss_latency::total 108506.563928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::switch_cpus0.data 108506.563928                       # average overall miss latency
system.cpu0.dcache.overall_avg_miss_latency::total 108506.563928                       # average overall miss latency
system.cpu0.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu0.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu0.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu0.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu0.dcache.writebacks::writebacks          753                       # number of writebacks
system.cpu0.dcache.writebacks::total              753                       # number of writebacks
system.cpu0.dcache.ReadReq_mshr_hits::switch_cpus0.data        12733                       # number of ReadReq MSHR hits
system.cpu0.dcache.ReadReq_mshr_hits::total        12733                       # number of ReadReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::switch_cpus0.data           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.WriteReq_mshr_hits::total           48                       # number of WriteReq MSHR hits
system.cpu0.dcache.demand_mshr_hits::switch_cpus0.data        12781                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.demand_mshr_hits::total        12781                       # number of demand (read+write) MSHR hits
system.cpu0.dcache.overall_mshr_hits::switch_cpus0.data        12781                       # number of overall MSHR hits
system.cpu0.dcache.overall_mshr_hits::total        12781                       # number of overall MSHR hits
system.cpu0.dcache.ReadReq_mshr_misses::switch_cpus0.data         5403                       # number of ReadReq MSHR misses
system.cpu0.dcache.ReadReq_mshr_misses::total         5403                       # number of ReadReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::switch_cpus0.data           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.WriteReq_mshr_misses::total           24                       # number of WriteReq MSHR misses
system.cpu0.dcache.demand_mshr_misses::switch_cpus0.data         5427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.demand_mshr_misses::total         5427                       # number of demand (read+write) MSHR misses
system.cpu0.dcache.overall_mshr_misses::switch_cpus0.data         5427                       # number of overall MSHR misses
system.cpu0.dcache.overall_mshr_misses::total         5427                       # number of overall MSHR misses
system.cpu0.dcache.ReadReq_mshr_miss_latency::switch_cpus0.data    365159191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_latency::total    365159191                       # number of ReadReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::switch_cpus0.data       565421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.WriteReq_mshr_miss_latency::total       565421                       # number of WriteReq MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::switch_cpus0.data    365724612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.demand_mshr_miss_latency::total    365724612                       # number of demand (read+write) MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::switch_cpus0.data    365724612                       # number of overall MSHR miss cycles
system.cpu0.dcache.overall_mshr_miss_latency::total    365724612                       # number of overall MSHR miss cycles
system.cpu0.dcache.ReadReq_mshr_miss_rate::switch_cpus0.data     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.ReadReq_mshr_miss_rate::total     0.002604                       # mshr miss rate for ReadReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::switch_cpus0.data     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.WriteReq_mshr_miss_rate::total     0.000055                       # mshr miss rate for WriteReq accesses
system.cpu0.dcache.demand_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.demand_mshr_miss_rate::total     0.002160                       # mshr miss rate for demand accesses
system.cpu0.dcache.overall_mshr_miss_rate::switch_cpus0.data     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.overall_mshr_miss_rate::total     0.002160                       # mshr miss rate for overall accesses
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus0.data 67584.525449                       # average ReadReq mshr miss latency
system.cpu0.dcache.ReadReq_avg_mshr_miss_latency::total 67584.525449                       # average ReadReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus0.data 23559.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.WriteReq_avg_mshr_miss_latency::total 23559.208333                       # average WriteReq mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::switch_cpus0.data 67389.830846                       # average overall mshr miss latency
system.cpu0.dcache.demand_avg_mshr_miss_latency::total 67389.830846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::switch_cpus0.data 67389.830846                       # average overall mshr miss latency
system.cpu0.dcache.overall_avg_mshr_miss_latency::total 67389.830846                       # average overall mshr miss latency
system.cpu0.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dtb.inst_hits                           0                       # ITB inst hits
system.cpu1.dtb.inst_misses                         0                       # ITB inst misses
system.cpu1.dtb.read_hits                           0                       # DTB read hits
system.cpu1.dtb.read_misses                         0                       # DTB read misses
system.cpu1.dtb.write_hits                          0                       # DTB write hits
system.cpu1.dtb.write_misses                        0                       # DTB write misses
system.cpu1.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.dtb.read_accesses                       0                       # DTB read accesses
system.cpu1.dtb.write_accesses                      0                       # DTB write accesses
system.cpu1.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.dtb.hits                                0                       # DTB hits
system.cpu1.dtb.misses                              0                       # DTB misses
system.cpu1.dtb.accesses                            0                       # DTB accesses
system.cpu1.itb.inst_hits                           0                       # ITB inst hits
system.cpu1.itb.inst_misses                         0                       # ITB inst misses
system.cpu1.itb.read_hits                           0                       # DTB read hits
system.cpu1.itb.read_misses                         0                       # DTB read misses
system.cpu1.itb.write_hits                          0                       # DTB write hits
system.cpu1.itb.write_misses                        0                       # DTB write misses
system.cpu1.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu1.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu1.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu1.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu1.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu1.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu1.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu1.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu1.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu1.itb.read_accesses                       0                       # DTB read accesses
system.cpu1.itb.write_accesses                      0                       # DTB write accesses
system.cpu1.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu1.itb.hits                                0                       # DTB hits
system.cpu1.itb.misses                              0                       # DTB misses
system.cpu1.itb.accesses                            0                       # DTB accesses
system.cpu1.numCycles                               0                       # number of cpu cycles simulated
system.cpu1.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu1.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu1.committedInsts                          0                       # Number of instructions committed
system.cpu1.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu1.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu1.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu1.num_func_calls                          0                       # number of times a function call or return occured
system.cpu1.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu1.num_int_insts                           0                       # number of integer instructions
system.cpu1.num_fp_insts                            0                       # number of float instructions
system.cpu1.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu1.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu1.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu1.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu1.num_mem_refs                            0                       # number of memory refs
system.cpu1.num_load_insts                          0                       # Number of load instructions
system.cpu1.num_store_insts                         0                       # Number of store instructions
system.cpu1.num_idle_cycles                         0                       # Number of idle cycles
system.cpu1.num_busy_cycles                         0                       # Number of busy cycles
system.cpu1.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu1.idle_fraction                           0                       # Percentage of idle cycles
system.cpu1.icache.replacements                     0                       # number of replacements
system.cpu1.icache.tagsinuse               505.286442                       # Cycle average of tags in use
system.cpu1.icache.total_refs              1086341677                       # Total number of references to valid blocks.
system.cpu1.icache.sampled_refs                   508                       # Sample count of references to valid blocks.
system.cpu1.icache.avg_refs              2138467.868110                       # Average number of references to valid blocks.
system.cpu1.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.icache.occ_blocks::switch_cpus1.inst    43.286442                       # Average occupied blocks per requestor
system.cpu1.icache.occ_blocks::cpu1.inst          462                       # Average occupied blocks per requestor
system.cpu1.icache.occ_percent::switch_cpus1.inst     0.069369                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::cpu1.inst     0.740385                       # Average percentage of cache occupancy
system.cpu1.icache.occ_percent::total        0.809754                       # Average percentage of cache occupancy
system.cpu1.icache.ReadReq_hits::switch_cpus1.inst      1565651                       # number of ReadReq hits
system.cpu1.icache.ReadReq_hits::total        1565651                       # number of ReadReq hits
system.cpu1.icache.demand_hits::switch_cpus1.inst      1565651                       # number of demand (read+write) hits
system.cpu1.icache.demand_hits::total         1565651                       # number of demand (read+write) hits
system.cpu1.icache.overall_hits::switch_cpus1.inst      1565651                       # number of overall hits
system.cpu1.icache.overall_hits::total        1565651                       # number of overall hits
system.cpu1.icache.ReadReq_misses::switch_cpus1.inst           67                       # number of ReadReq misses
system.cpu1.icache.ReadReq_misses::total           67                       # number of ReadReq misses
system.cpu1.icache.demand_misses::switch_cpus1.inst           67                       # number of demand (read+write) misses
system.cpu1.icache.demand_misses::total            67                       # number of demand (read+write) misses
system.cpu1.icache.overall_misses::switch_cpus1.inst           67                       # number of overall misses
system.cpu1.icache.overall_misses::total           67                       # number of overall misses
system.cpu1.icache.ReadReq_miss_latency::switch_cpus1.inst     37546905                       # number of ReadReq miss cycles
system.cpu1.icache.ReadReq_miss_latency::total     37546905                       # number of ReadReq miss cycles
system.cpu1.icache.demand_miss_latency::switch_cpus1.inst     37546905                       # number of demand (read+write) miss cycles
system.cpu1.icache.demand_miss_latency::total     37546905                       # number of demand (read+write) miss cycles
system.cpu1.icache.overall_miss_latency::switch_cpus1.inst     37546905                       # number of overall miss cycles
system.cpu1.icache.overall_miss_latency::total     37546905                       # number of overall miss cycles
system.cpu1.icache.ReadReq_accesses::switch_cpus1.inst      1565718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.ReadReq_accesses::total      1565718                       # number of ReadReq accesses(hits+misses)
system.cpu1.icache.demand_accesses::switch_cpus1.inst      1565718                       # number of demand (read+write) accesses
system.cpu1.icache.demand_accesses::total      1565718                       # number of demand (read+write) accesses
system.cpu1.icache.overall_accesses::switch_cpus1.inst      1565718                       # number of overall (read+write) accesses
system.cpu1.icache.overall_accesses::total      1565718                       # number of overall (read+write) accesses
system.cpu1.icache.ReadReq_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_miss_rate::total     0.000043                       # miss rate for ReadReq accesses
system.cpu1.icache.demand_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for demand accesses
system.cpu1.icache.demand_miss_rate::total     0.000043                       # miss rate for demand accesses
system.cpu1.icache.overall_miss_rate::switch_cpus1.inst     0.000043                       # miss rate for overall accesses
system.cpu1.icache.overall_miss_rate::total     0.000043                       # miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_miss_latency::switch_cpus1.inst 560401.567164                       # average ReadReq miss latency
system.cpu1.icache.ReadReq_avg_miss_latency::total 560401.567164                       # average ReadReq miss latency
system.cpu1.icache.demand_avg_miss_latency::switch_cpus1.inst 560401.567164                       # average overall miss latency
system.cpu1.icache.demand_avg_miss_latency::total 560401.567164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::switch_cpus1.inst 560401.567164                       # average overall miss latency
system.cpu1.icache.overall_avg_miss_latency::total 560401.567164                       # average overall miss latency
system.cpu1.icache.blocked_cycles::no_mshrs       179590                       # number of cycles access was blocked
system.cpu1.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu1.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.icache.avg_blocked_cycles::no_mshrs       179590                       # average number of cycles each access was blocked
system.cpu1.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.icache.fast_writes                      0                       # number of fast writes performed
system.cpu1.icache.cache_copies                     0                       # number of cache copies performed
system.cpu1.icache.ReadReq_mshr_hits::switch_cpus1.inst           21                       # number of ReadReq MSHR hits
system.cpu1.icache.ReadReq_mshr_hits::total           21                       # number of ReadReq MSHR hits
system.cpu1.icache.demand_mshr_hits::switch_cpus1.inst           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.demand_mshr_hits::total           21                       # number of demand (read+write) MSHR hits
system.cpu1.icache.overall_mshr_hits::switch_cpus1.inst           21                       # number of overall MSHR hits
system.cpu1.icache.overall_mshr_hits::total           21                       # number of overall MSHR hits
system.cpu1.icache.ReadReq_mshr_misses::switch_cpus1.inst           46                       # number of ReadReq MSHR misses
system.cpu1.icache.ReadReq_mshr_misses::total           46                       # number of ReadReq MSHR misses
system.cpu1.icache.demand_mshr_misses::switch_cpus1.inst           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.demand_mshr_misses::total           46                       # number of demand (read+write) MSHR misses
system.cpu1.icache.overall_mshr_misses::switch_cpus1.inst           46                       # number of overall MSHR misses
system.cpu1.icache.overall_mshr_misses::total           46                       # number of overall MSHR misses
system.cpu1.icache.ReadReq_mshr_miss_latency::switch_cpus1.inst     24309086                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_latency::total     24309086                       # number of ReadReq MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::switch_cpus1.inst     24309086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.demand_mshr_miss_latency::total     24309086                       # number of demand (read+write) MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::switch_cpus1.inst     24309086                       # number of overall MSHR miss cycles
system.cpu1.icache.overall_mshr_miss_latency::total     24309086                       # number of overall MSHR miss cycles
system.cpu1.icache.ReadReq_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu1.icache.demand_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu1.icache.overall_mshr_miss_rate::switch_cpus1.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::switch_cpus1.inst 528458.391304                       # average ReadReq mshr miss latency
system.cpu1.icache.ReadReq_avg_mshr_miss_latency::total 528458.391304                       # average ReadReq mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::switch_cpus1.inst 528458.391304                       # average overall mshr miss latency
system.cpu1.icache.demand_avg_mshr_miss_latency::total 528458.391304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::switch_cpus1.inst 528458.391304                       # average overall mshr miss latency
system.cpu1.icache.overall_avg_mshr_miss_latency::total 528458.391304                       # average overall mshr miss latency
system.cpu1.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu1.dcache.replacements                  4362                       # number of replacements
system.cpu1.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu1.dcache.total_refs               166191466                       # Total number of references to valid blocks.
system.cpu1.dcache.sampled_refs                  4618                       # Sample count of references to valid blocks.
system.cpu1.dcache.avg_refs              35987.757904                       # Average number of references to valid blocks.
system.cpu1.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu1.dcache.occ_blocks::switch_cpus1.data   223.544331                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_blocks::cpu1.data    32.455669                       # Average occupied blocks per requestor
system.cpu1.dcache.occ_percent::switch_cpus1.data     0.873220                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::cpu1.data     0.126780                       # Average percentage of cache occupancy
system.cpu1.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu1.dcache.ReadReq_hits::switch_cpus1.data      1048487                       # number of ReadReq hits
system.cpu1.dcache.ReadReq_hits::total        1048487                       # number of ReadReq hits
system.cpu1.dcache.WriteReq_hits::switch_cpus1.data       685076                       # number of WriteReq hits
system.cpu1.dcache.WriteReq_hits::total        685076                       # number of WriteReq hits
system.cpu1.dcache.LoadLockedReq_hits::switch_cpus1.data         1664                       # number of LoadLockedReq hits
system.cpu1.dcache.LoadLockedReq_hits::total         1664                       # number of LoadLockedReq hits
system.cpu1.dcache.StoreCondReq_hits::switch_cpus1.data         1661                       # number of StoreCondReq hits
system.cpu1.dcache.StoreCondReq_hits::total         1661                       # number of StoreCondReq hits
system.cpu1.dcache.demand_hits::switch_cpus1.data      1733563                       # number of demand (read+write) hits
system.cpu1.dcache.demand_hits::total         1733563                       # number of demand (read+write) hits
system.cpu1.dcache.overall_hits::switch_cpus1.data      1733563                       # number of overall hits
system.cpu1.dcache.overall_hits::total        1733563                       # number of overall hits
system.cpu1.dcache.ReadReq_misses::switch_cpus1.data        10794                       # number of ReadReq misses
system.cpu1.dcache.ReadReq_misses::total        10794                       # number of ReadReq misses
system.cpu1.dcache.WriteReq_misses::switch_cpus1.data          165                       # number of WriteReq misses
system.cpu1.dcache.WriteReq_misses::total          165                       # number of WriteReq misses
system.cpu1.dcache.demand_misses::switch_cpus1.data        10959                       # number of demand (read+write) misses
system.cpu1.dcache.demand_misses::total         10959                       # number of demand (read+write) misses
system.cpu1.dcache.overall_misses::switch_cpus1.data        10959                       # number of overall misses
system.cpu1.dcache.overall_misses::total        10959                       # number of overall misses
system.cpu1.dcache.ReadReq_miss_latency::switch_cpus1.data    844172022                       # number of ReadReq miss cycles
system.cpu1.dcache.ReadReq_miss_latency::total    844172022                       # number of ReadReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::switch_cpus1.data      5394116                       # number of WriteReq miss cycles
system.cpu1.dcache.WriteReq_miss_latency::total      5394116                       # number of WriteReq miss cycles
system.cpu1.dcache.demand_miss_latency::switch_cpus1.data    849566138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.demand_miss_latency::total    849566138                       # number of demand (read+write) miss cycles
system.cpu1.dcache.overall_miss_latency::switch_cpus1.data    849566138                       # number of overall miss cycles
system.cpu1.dcache.overall_miss_latency::total    849566138                       # number of overall miss cycles
system.cpu1.dcache.ReadReq_accesses::switch_cpus1.data      1059281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.ReadReq_accesses::total      1059281                       # number of ReadReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::switch_cpus1.data       685241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.WriteReq_accesses::total       685241                       # number of WriteReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::switch_cpus1.data         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.LoadLockedReq_accesses::total         1664                       # number of LoadLockedReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::switch_cpus1.data         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.StoreCondReq_accesses::total         1661                       # number of StoreCondReq accesses(hits+misses)
system.cpu1.dcache.demand_accesses::switch_cpus1.data      1744522                       # number of demand (read+write) accesses
system.cpu1.dcache.demand_accesses::total      1744522                       # number of demand (read+write) accesses
system.cpu1.dcache.overall_accesses::switch_cpus1.data      1744522                       # number of overall (read+write) accesses
system.cpu1.dcache.overall_accesses::total      1744522                       # number of overall (read+write) accesses
system.cpu1.dcache.ReadReq_miss_rate::switch_cpus1.data     0.010190                       # miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_miss_rate::total     0.010190                       # miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_miss_rate::switch_cpus1.data     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_miss_rate::total     0.000241                       # miss rate for WriteReq accesses
system.cpu1.dcache.demand_miss_rate::switch_cpus1.data     0.006282                       # miss rate for demand accesses
system.cpu1.dcache.demand_miss_rate::total     0.006282                       # miss rate for demand accesses
system.cpu1.dcache.overall_miss_rate::switch_cpus1.data     0.006282                       # miss rate for overall accesses
system.cpu1.dcache.overall_miss_rate::total     0.006282                       # miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_miss_latency::switch_cpus1.data 78207.524736                       # average ReadReq miss latency
system.cpu1.dcache.ReadReq_avg_miss_latency::total 78207.524736                       # average ReadReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::switch_cpus1.data 32691.612121                       # average WriteReq miss latency
system.cpu1.dcache.WriteReq_avg_miss_latency::total 32691.612121                       # average WriteReq miss latency
system.cpu1.dcache.demand_avg_miss_latency::switch_cpus1.data 77522.231773                       # average overall miss latency
system.cpu1.dcache.demand_avg_miss_latency::total 77522.231773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::switch_cpus1.data 77522.231773                       # average overall miss latency
system.cpu1.dcache.overall_avg_miss_latency::total 77522.231773                       # average overall miss latency
system.cpu1.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu1.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu1.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu1.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu1.dcache.writebacks::writebacks          977                       # number of writebacks
system.cpu1.dcache.writebacks::total              977                       # number of writebacks
system.cpu1.dcache.ReadReq_mshr_hits::switch_cpus1.data         6484                       # number of ReadReq MSHR hits
system.cpu1.dcache.ReadReq_mshr_hits::total         6484                       # number of ReadReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::switch_cpus1.data          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu1.dcache.demand_mshr_hits::switch_cpus1.data         6597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.demand_mshr_hits::total         6597                       # number of demand (read+write) MSHR hits
system.cpu1.dcache.overall_mshr_hits::switch_cpus1.data         6597                       # number of overall MSHR hits
system.cpu1.dcache.overall_mshr_hits::total         6597                       # number of overall MSHR hits
system.cpu1.dcache.ReadReq_mshr_misses::switch_cpus1.data         4310                       # number of ReadReq MSHR misses
system.cpu1.dcache.ReadReq_mshr_misses::total         4310                       # number of ReadReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::switch_cpus1.data           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.WriteReq_mshr_misses::total           52                       # number of WriteReq MSHR misses
system.cpu1.dcache.demand_mshr_misses::switch_cpus1.data         4362                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.demand_mshr_misses::total         4362                       # number of demand (read+write) MSHR misses
system.cpu1.dcache.overall_mshr_misses::switch_cpus1.data         4362                       # number of overall MSHR misses
system.cpu1.dcache.overall_mshr_misses::total         4362                       # number of overall MSHR misses
system.cpu1.dcache.ReadReq_mshr_miss_latency::switch_cpus1.data    231502456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_latency::total    231502456                       # number of ReadReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::switch_cpus1.data      1177691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.WriteReq_mshr_miss_latency::total      1177691                       # number of WriteReq MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::switch_cpus1.data    232680147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.demand_mshr_miss_latency::total    232680147                       # number of demand (read+write) MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::switch_cpus1.data    232680147                       # number of overall MSHR miss cycles
system.cpu1.dcache.overall_mshr_miss_latency::total    232680147                       # number of overall MSHR miss cycles
system.cpu1.dcache.ReadReq_mshr_miss_rate::switch_cpus1.data     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.ReadReq_mshr_miss_rate::total     0.004069                       # mshr miss rate for ReadReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::switch_cpus1.data     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.WriteReq_mshr_miss_rate::total     0.000076                       # mshr miss rate for WriteReq accesses
system.cpu1.dcache.demand_mshr_miss_rate::switch_cpus1.data     0.002500                       # mshr miss rate for demand accesses
system.cpu1.dcache.demand_mshr_miss_rate::total     0.002500                       # mshr miss rate for demand accesses
system.cpu1.dcache.overall_mshr_miss_rate::switch_cpus1.data     0.002500                       # mshr miss rate for overall accesses
system.cpu1.dcache.overall_mshr_miss_rate::total     0.002500                       # mshr miss rate for overall accesses
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus1.data 53712.866821                       # average ReadReq mshr miss latency
system.cpu1.dcache.ReadReq_avg_mshr_miss_latency::total 53712.866821                       # average ReadReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus1.data 22647.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.WriteReq_avg_mshr_miss_latency::total 22647.903846                       # average WriteReq mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::switch_cpus1.data 53342.537139                       # average overall mshr miss latency
system.cpu1.dcache.demand_avg_mshr_miss_latency::total 53342.537139                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::switch_cpus1.data 53342.537139                       # average overall mshr miss latency
system.cpu1.dcache.overall_avg_mshr_miss_latency::total 53342.537139                       # average overall mshr miss latency
system.cpu1.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dtb.inst_hits                           0                       # ITB inst hits
system.cpu2.dtb.inst_misses                         0                       # ITB inst misses
system.cpu2.dtb.read_hits                           0                       # DTB read hits
system.cpu2.dtb.read_misses                         0                       # DTB read misses
system.cpu2.dtb.write_hits                          0                       # DTB write hits
system.cpu2.dtb.write_misses                        0                       # DTB write misses
system.cpu2.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.dtb.read_accesses                       0                       # DTB read accesses
system.cpu2.dtb.write_accesses                      0                       # DTB write accesses
system.cpu2.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.dtb.hits                                0                       # DTB hits
system.cpu2.dtb.misses                              0                       # DTB misses
system.cpu2.dtb.accesses                            0                       # DTB accesses
system.cpu2.itb.inst_hits                           0                       # ITB inst hits
system.cpu2.itb.inst_misses                         0                       # ITB inst misses
system.cpu2.itb.read_hits                           0                       # DTB read hits
system.cpu2.itb.read_misses                         0                       # DTB read misses
system.cpu2.itb.write_hits                          0                       # DTB write hits
system.cpu2.itb.write_misses                        0                       # DTB write misses
system.cpu2.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu2.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu2.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu2.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu2.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu2.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu2.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu2.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu2.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu2.itb.read_accesses                       0                       # DTB read accesses
system.cpu2.itb.write_accesses                      0                       # DTB write accesses
system.cpu2.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu2.itb.hits                                0                       # DTB hits
system.cpu2.itb.misses                              0                       # DTB misses
system.cpu2.itb.accesses                            0                       # DTB accesses
system.cpu2.numCycles                               0                       # number of cpu cycles simulated
system.cpu2.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu2.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu2.committedInsts                          0                       # Number of instructions committed
system.cpu2.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu2.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu2.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu2.num_func_calls                          0                       # number of times a function call or return occured
system.cpu2.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu2.num_int_insts                           0                       # number of integer instructions
system.cpu2.num_fp_insts                            0                       # number of float instructions
system.cpu2.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu2.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu2.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu2.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu2.num_mem_refs                            0                       # number of memory refs
system.cpu2.num_load_insts                          0                       # Number of load instructions
system.cpu2.num_store_insts                         0                       # Number of store instructions
system.cpu2.num_idle_cycles                         0                       # Number of idle cycles
system.cpu2.num_busy_cycles                         0                       # Number of busy cycles
system.cpu2.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu2.idle_fraction                           0                       # Percentage of idle cycles
system.cpu2.icache.replacements                     0                       # number of replacements
system.cpu2.icache.tagsinuse               506.783663                       # Cycle average of tags in use
system.cpu2.icache.total_refs              1089550579                       # Total number of references to valid blocks.
system.cpu2.icache.sampled_refs                   509                       # Sample count of references to valid blocks.
system.cpu2.icache.avg_refs              2140570.882122                       # Average number of references to valid blocks.
system.cpu2.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.icache.occ_blocks::switch_cpus2.inst    38.783663                       # Average occupied blocks per requestor
system.cpu2.icache.occ_blocks::cpu2.inst          468                       # Average occupied blocks per requestor
system.cpu2.icache.occ_percent::switch_cpus2.inst     0.062153                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::cpu2.inst     0.750000                       # Average percentage of cache occupancy
system.cpu2.icache.occ_percent::total        0.812153                       # Average percentage of cache occupancy
system.cpu2.icache.ReadReq_hits::switch_cpus2.inst      1589270                       # number of ReadReq hits
system.cpu2.icache.ReadReq_hits::total        1589270                       # number of ReadReq hits
system.cpu2.icache.demand_hits::switch_cpus2.inst      1589270                       # number of demand (read+write) hits
system.cpu2.icache.demand_hits::total         1589270                       # number of demand (read+write) hits
system.cpu2.icache.overall_hits::switch_cpus2.inst      1589270                       # number of overall hits
system.cpu2.icache.overall_hits::total        1589270                       # number of overall hits
system.cpu2.icache.ReadReq_misses::switch_cpus2.inst           56                       # number of ReadReq misses
system.cpu2.icache.ReadReq_misses::total           56                       # number of ReadReq misses
system.cpu2.icache.demand_misses::switch_cpus2.inst           56                       # number of demand (read+write) misses
system.cpu2.icache.demand_misses::total            56                       # number of demand (read+write) misses
system.cpu2.icache.overall_misses::switch_cpus2.inst           56                       # number of overall misses
system.cpu2.icache.overall_misses::total           56                       # number of overall misses
system.cpu2.icache.ReadReq_miss_latency::switch_cpus2.inst     27460642                       # number of ReadReq miss cycles
system.cpu2.icache.ReadReq_miss_latency::total     27460642                       # number of ReadReq miss cycles
system.cpu2.icache.demand_miss_latency::switch_cpus2.inst     27460642                       # number of demand (read+write) miss cycles
system.cpu2.icache.demand_miss_latency::total     27460642                       # number of demand (read+write) miss cycles
system.cpu2.icache.overall_miss_latency::switch_cpus2.inst     27460642                       # number of overall miss cycles
system.cpu2.icache.overall_miss_latency::total     27460642                       # number of overall miss cycles
system.cpu2.icache.ReadReq_accesses::switch_cpus2.inst      1589326                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.ReadReq_accesses::total      1589326                       # number of ReadReq accesses(hits+misses)
system.cpu2.icache.demand_accesses::switch_cpus2.inst      1589326                       # number of demand (read+write) accesses
system.cpu2.icache.demand_accesses::total      1589326                       # number of demand (read+write) accesses
system.cpu2.icache.overall_accesses::switch_cpus2.inst      1589326                       # number of overall (read+write) accesses
system.cpu2.icache.overall_accesses::total      1589326                       # number of overall (read+write) accesses
system.cpu2.icache.ReadReq_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_miss_rate::total     0.000035                       # miss rate for ReadReq accesses
system.cpu2.icache.demand_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for demand accesses
system.cpu2.icache.demand_miss_rate::total     0.000035                       # miss rate for demand accesses
system.cpu2.icache.overall_miss_rate::switch_cpus2.inst     0.000035                       # miss rate for overall accesses
system.cpu2.icache.overall_miss_rate::total     0.000035                       # miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_miss_latency::switch_cpus2.inst 490368.607143                       # average ReadReq miss latency
system.cpu2.icache.ReadReq_avg_miss_latency::total 490368.607143                       # average ReadReq miss latency
system.cpu2.icache.demand_avg_miss_latency::switch_cpus2.inst 490368.607143                       # average overall miss latency
system.cpu2.icache.demand_avg_miss_latency::total 490368.607143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::switch_cpus2.inst 490368.607143                       # average overall miss latency
system.cpu2.icache.overall_avg_miss_latency::total 490368.607143                       # average overall miss latency
system.cpu2.icache.blocked_cycles::no_mshrs        28425                       # number of cycles access was blocked
system.cpu2.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_mshrs                1                       # number of cycles access was blocked
system.cpu2.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.icache.avg_blocked_cycles::no_mshrs        28425                       # average number of cycles each access was blocked
system.cpu2.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.icache.fast_writes                      0                       # number of fast writes performed
system.cpu2.icache.cache_copies                     0                       # number of cache copies performed
system.cpu2.icache.ReadReq_mshr_hits::switch_cpus2.inst           15                       # number of ReadReq MSHR hits
system.cpu2.icache.ReadReq_mshr_hits::total           15                       # number of ReadReq MSHR hits
system.cpu2.icache.demand_mshr_hits::switch_cpus2.inst           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.demand_mshr_hits::total           15                       # number of demand (read+write) MSHR hits
system.cpu2.icache.overall_mshr_hits::switch_cpus2.inst           15                       # number of overall MSHR hits
system.cpu2.icache.overall_mshr_hits::total           15                       # number of overall MSHR hits
system.cpu2.icache.ReadReq_mshr_misses::switch_cpus2.inst           41                       # number of ReadReq MSHR misses
system.cpu2.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu2.icache.demand_mshr_misses::switch_cpus2.inst           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu2.icache.overall_mshr_misses::switch_cpus2.inst           41                       # number of overall MSHR misses
system.cpu2.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu2.icache.ReadReq_mshr_miss_latency::switch_cpus2.inst     20272989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_latency::total     20272989                       # number of ReadReq MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::switch_cpus2.inst     20272989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.demand_mshr_miss_latency::total     20272989                       # number of demand (read+write) MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::switch_cpus2.inst     20272989                       # number of overall MSHR miss cycles
system.cpu2.icache.overall_mshr_miss_latency::total     20272989                       # number of overall MSHR miss cycles
system.cpu2.icache.ReadReq_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.ReadReq_mshr_miss_rate::total     0.000026                       # mshr miss rate for ReadReq accesses
system.cpu2.icache.demand_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.demand_mshr_miss_rate::total     0.000026                       # mshr miss rate for demand accesses
system.cpu2.icache.overall_mshr_miss_rate::switch_cpus2.inst     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.overall_mshr_miss_rate::total     0.000026                       # mshr miss rate for overall accesses
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::switch_cpus2.inst 494463.146341                       # average ReadReq mshr miss latency
system.cpu2.icache.ReadReq_avg_mshr_miss_latency::total 494463.146341                       # average ReadReq mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::switch_cpus2.inst 494463.146341                       # average overall mshr miss latency
system.cpu2.icache.demand_avg_mshr_miss_latency::total 494463.146341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::switch_cpus2.inst 494463.146341                       # average overall mshr miss latency
system.cpu2.icache.overall_avg_mshr_miss_latency::total 494463.146341                       # average overall mshr miss latency
system.cpu2.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu2.dcache.replacements                  3772                       # number of replacements
system.cpu2.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu2.dcache.total_refs               161287196                       # Total number of references to valid blocks.
system.cpu2.dcache.sampled_refs                  4028                       # Sample count of references to valid blocks.
system.cpu2.dcache.avg_refs              40041.508441                       # Average number of references to valid blocks.
system.cpu2.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu2.dcache.occ_blocks::switch_cpus2.data   221.292515                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_blocks::cpu2.data    34.707485                       # Average occupied blocks per requestor
system.cpu2.dcache.occ_percent::switch_cpus2.data     0.864424                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::cpu2.data     0.135576                       # Average percentage of cache occupancy
system.cpu2.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu2.dcache.ReadReq_hits::switch_cpus2.data      1066680                       # number of ReadReq hits
system.cpu2.dcache.ReadReq_hits::total        1066680                       # number of ReadReq hits
system.cpu2.dcache.WriteReq_hits::switch_cpus2.data       698636                       # number of WriteReq hits
system.cpu2.dcache.WriteReq_hits::total        698636                       # number of WriteReq hits
system.cpu2.dcache.LoadLockedReq_hits::switch_cpus2.data         1869                       # number of LoadLockedReq hits
system.cpu2.dcache.LoadLockedReq_hits::total         1869                       # number of LoadLockedReq hits
system.cpu2.dcache.StoreCondReq_hits::switch_cpus2.data         1714                       # number of StoreCondReq hits
system.cpu2.dcache.StoreCondReq_hits::total         1714                       # number of StoreCondReq hits
system.cpu2.dcache.demand_hits::switch_cpus2.data      1765316                       # number of demand (read+write) hits
system.cpu2.dcache.demand_hits::total         1765316                       # number of demand (read+write) hits
system.cpu2.dcache.overall_hits::switch_cpus2.data      1765316                       # number of overall hits
system.cpu2.dcache.overall_hits::total        1765316                       # number of overall hits
system.cpu2.dcache.ReadReq_misses::switch_cpus2.data         7312                       # number of ReadReq misses
system.cpu2.dcache.ReadReq_misses::total         7312                       # number of ReadReq misses
system.cpu2.dcache.WriteReq_misses::switch_cpus2.data          152                       # number of WriteReq misses
system.cpu2.dcache.WriteReq_misses::total          152                       # number of WriteReq misses
system.cpu2.dcache.demand_misses::switch_cpus2.data         7464                       # number of demand (read+write) misses
system.cpu2.dcache.demand_misses::total          7464                       # number of demand (read+write) misses
system.cpu2.dcache.overall_misses::switch_cpus2.data         7464                       # number of overall misses
system.cpu2.dcache.overall_misses::total         7464                       # number of overall misses
system.cpu2.dcache.ReadReq_miss_latency::switch_cpus2.data    400633401                       # number of ReadReq miss cycles
system.cpu2.dcache.ReadReq_miss_latency::total    400633401                       # number of ReadReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::switch_cpus2.data      5106120                       # number of WriteReq miss cycles
system.cpu2.dcache.WriteReq_miss_latency::total      5106120                       # number of WriteReq miss cycles
system.cpu2.dcache.demand_miss_latency::switch_cpus2.data    405739521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.demand_miss_latency::total    405739521                       # number of demand (read+write) miss cycles
system.cpu2.dcache.overall_miss_latency::switch_cpus2.data    405739521                       # number of overall miss cycles
system.cpu2.dcache.overall_miss_latency::total    405739521                       # number of overall miss cycles
system.cpu2.dcache.ReadReq_accesses::switch_cpus2.data      1073992                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.ReadReq_accesses::total      1073992                       # number of ReadReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::switch_cpus2.data       698788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.WriteReq_accesses::total       698788                       # number of WriteReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::switch_cpus2.data         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.LoadLockedReq_accesses::total         1869                       # number of LoadLockedReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::switch_cpus2.data         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.StoreCondReq_accesses::total         1714                       # number of StoreCondReq accesses(hits+misses)
system.cpu2.dcache.demand_accesses::switch_cpus2.data      1772780                       # number of demand (read+write) accesses
system.cpu2.dcache.demand_accesses::total      1772780                       # number of demand (read+write) accesses
system.cpu2.dcache.overall_accesses::switch_cpus2.data      1772780                       # number of overall (read+write) accesses
system.cpu2.dcache.overall_accesses::total      1772780                       # number of overall (read+write) accesses
system.cpu2.dcache.ReadReq_miss_rate::switch_cpus2.data     0.006808                       # miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_miss_rate::total     0.006808                       # miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_miss_rate::switch_cpus2.data     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_miss_rate::total     0.000218                       # miss rate for WriteReq accesses
system.cpu2.dcache.demand_miss_rate::switch_cpus2.data     0.004210                       # miss rate for demand accesses
system.cpu2.dcache.demand_miss_rate::total     0.004210                       # miss rate for demand accesses
system.cpu2.dcache.overall_miss_rate::switch_cpus2.data     0.004210                       # miss rate for overall accesses
system.cpu2.dcache.overall_miss_rate::total     0.004210                       # miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_miss_latency::switch_cpus2.data 54791.220049                       # average ReadReq miss latency
system.cpu2.dcache.ReadReq_avg_miss_latency::total 54791.220049                       # average ReadReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::switch_cpus2.data 33592.894737                       # average WriteReq miss latency
system.cpu2.dcache.WriteReq_avg_miss_latency::total 33592.894737                       # average WriteReq miss latency
system.cpu2.dcache.demand_avg_miss_latency::switch_cpus2.data 54359.528537                       # average overall miss latency
system.cpu2.dcache.demand_avg_miss_latency::total 54359.528537                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::switch_cpus2.data 54359.528537                       # average overall miss latency
system.cpu2.dcache.overall_avg_miss_latency::total 54359.528537                       # average overall miss latency
system.cpu2.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu2.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu2.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu2.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu2.dcache.writebacks::writebacks          907                       # number of writebacks
system.cpu2.dcache.writebacks::total              907                       # number of writebacks
system.cpu2.dcache.ReadReq_mshr_hits::switch_cpus2.data         3579                       # number of ReadReq MSHR hits
system.cpu2.dcache.ReadReq_mshr_hits::total         3579                       # number of ReadReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::switch_cpus2.data          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.WriteReq_mshr_hits::total          113                       # number of WriteReq MSHR hits
system.cpu2.dcache.demand_mshr_hits::switch_cpus2.data         3692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.demand_mshr_hits::total         3692                       # number of demand (read+write) MSHR hits
system.cpu2.dcache.overall_mshr_hits::switch_cpus2.data         3692                       # number of overall MSHR hits
system.cpu2.dcache.overall_mshr_hits::total         3692                       # number of overall MSHR hits
system.cpu2.dcache.ReadReq_mshr_misses::switch_cpus2.data         3733                       # number of ReadReq MSHR misses
system.cpu2.dcache.ReadReq_mshr_misses::total         3733                       # number of ReadReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::switch_cpus2.data           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.WriteReq_mshr_misses::total           39                       # number of WriteReq MSHR misses
system.cpu2.dcache.demand_mshr_misses::switch_cpus2.data         3772                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.demand_mshr_misses::total         3772                       # number of demand (read+write) MSHR misses
system.cpu2.dcache.overall_mshr_misses::switch_cpus2.data         3772                       # number of overall MSHR misses
system.cpu2.dcache.overall_mshr_misses::total         3772                       # number of overall MSHR misses
system.cpu2.dcache.ReadReq_mshr_miss_latency::switch_cpus2.data    166877281                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_latency::total    166877281                       # number of ReadReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::switch_cpus2.data       930002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.WriteReq_mshr_miss_latency::total       930002                       # number of WriteReq MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::switch_cpus2.data    167807283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.demand_mshr_miss_latency::total    167807283                       # number of demand (read+write) MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::switch_cpus2.data    167807283                       # number of overall MSHR miss cycles
system.cpu2.dcache.overall_mshr_miss_latency::total    167807283                       # number of overall MSHR miss cycles
system.cpu2.dcache.ReadReq_mshr_miss_rate::switch_cpus2.data     0.003476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.ReadReq_mshr_miss_rate::total     0.003476                       # mshr miss rate for ReadReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::switch_cpus2.data     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.WriteReq_mshr_miss_rate::total     0.000056                       # mshr miss rate for WriteReq accesses
system.cpu2.dcache.demand_mshr_miss_rate::switch_cpus2.data     0.002128                       # mshr miss rate for demand accesses
system.cpu2.dcache.demand_mshr_miss_rate::total     0.002128                       # mshr miss rate for demand accesses
system.cpu2.dcache.overall_mshr_miss_rate::switch_cpus2.data     0.002128                       # mshr miss rate for overall accesses
system.cpu2.dcache.overall_mshr_miss_rate::total     0.002128                       # mshr miss rate for overall accesses
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus2.data 44703.263059                       # average ReadReq mshr miss latency
system.cpu2.dcache.ReadReq_avg_mshr_miss_latency::total 44703.263059                       # average ReadReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus2.data 23846.205128                       # average WriteReq mshr miss latency
system.cpu2.dcache.WriteReq_avg_mshr_miss_latency::total 23846.205128                       # average WriteReq mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::switch_cpus2.data 44487.614793                       # average overall mshr miss latency
system.cpu2.dcache.demand_avg_mshr_miss_latency::total 44487.614793                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::switch_cpus2.data 44487.614793                       # average overall mshr miss latency
system.cpu2.dcache.overall_avg_mshr_miss_latency::total 44487.614793                       # average overall mshr miss latency
system.cpu2.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dtb.inst_hits                           0                       # ITB inst hits
system.cpu3.dtb.inst_misses                         0                       # ITB inst misses
system.cpu3.dtb.read_hits                           0                       # DTB read hits
system.cpu3.dtb.read_misses                         0                       # DTB read misses
system.cpu3.dtb.write_hits                          0                       # DTB write hits
system.cpu3.dtb.write_misses                        0                       # DTB write misses
system.cpu3.dtb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.dtb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.dtb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.dtb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.dtb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.dtb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.dtb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.dtb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.dtb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.dtb.read_accesses                       0                       # DTB read accesses
system.cpu3.dtb.write_accesses                      0                       # DTB write accesses
system.cpu3.dtb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.dtb.hits                                0                       # DTB hits
system.cpu3.dtb.misses                              0                       # DTB misses
system.cpu3.dtb.accesses                            0                       # DTB accesses
system.cpu3.itb.inst_hits                           0                       # ITB inst hits
system.cpu3.itb.inst_misses                         0                       # ITB inst misses
system.cpu3.itb.read_hits                           0                       # DTB read hits
system.cpu3.itb.read_misses                         0                       # DTB read misses
system.cpu3.itb.write_hits                          0                       # DTB write hits
system.cpu3.itb.write_misses                        0                       # DTB write misses
system.cpu3.itb.flush_tlb                           0                       # Number of times complete TLB was flushed
system.cpu3.itb.flush_tlb_mva                       0                       # Number of times TLB was flushed by MVA
system.cpu3.itb.flush_tlb_mva_asid                  0                       # Number of times TLB was flushed by MVA & ASID
system.cpu3.itb.flush_tlb_asid                      0                       # Number of times TLB was flushed by ASID
system.cpu3.itb.flush_entries                       0                       # Number of entries that have been flushed from TLB
system.cpu3.itb.align_faults                        0                       # Number of TLB faults due to alignment restrictions
system.cpu3.itb.prefetch_faults                     0                       # Number of TLB faults due to prefetch
system.cpu3.itb.domain_faults                       0                       # Number of TLB faults due to domain restrictions
system.cpu3.itb.perms_faults                        0                       # Number of TLB faults due to permissions restrictions
system.cpu3.itb.read_accesses                       0                       # DTB read accesses
system.cpu3.itb.write_accesses                      0                       # DTB write accesses
system.cpu3.itb.inst_accesses                       0                       # ITB inst accesses
system.cpu3.itb.hits                                0                       # DTB hits
system.cpu3.itb.misses                              0                       # DTB misses
system.cpu3.itb.accesses                            0                       # DTB accesses
system.cpu3.numCycles                               0                       # number of cpu cycles simulated
system.cpu3.numWorkItemsStarted                     0                       # number of work items this cpu started
system.cpu3.numWorkItemsCompleted                   0                       # number of work items this cpu completed
system.cpu3.committedInsts                          0                       # Number of instructions committed
system.cpu3.committedOps                            0                       # Number of ops (including micro ops) committed
system.cpu3.num_int_alu_accesses                    0                       # Number of integer alu accesses
system.cpu3.num_fp_alu_accesses                     0                       # Number of float alu accesses
system.cpu3.num_func_calls                          0                       # number of times a function call or return occured
system.cpu3.num_conditional_control_insts            0                       # number of instructions that are conditional controls
system.cpu3.num_int_insts                           0                       # number of integer instructions
system.cpu3.num_fp_insts                            0                       # number of float instructions
system.cpu3.num_int_register_reads                  0                       # number of times the integer registers were read
system.cpu3.num_int_register_writes                 0                       # number of times the integer registers were written
system.cpu3.num_fp_register_reads                   0                       # number of times the floating registers were read
system.cpu3.num_fp_register_writes                  0                       # number of times the floating registers were written
system.cpu3.num_mem_refs                            0                       # number of memory refs
system.cpu3.num_load_insts                          0                       # Number of load instructions
system.cpu3.num_store_insts                         0                       # Number of store instructions
system.cpu3.num_idle_cycles                         0                       # Number of idle cycles
system.cpu3.num_busy_cycles                         0                       # Number of busy cycles
system.cpu3.not_idle_fraction                       1                       # Percentage of non-idle cycles
system.cpu3.idle_fraction                           0                       # Percentage of idle cycles
system.cpu3.icache.replacements                     0                       # number of replacements
system.cpu3.icache.tagsinuse               512.524232                       # Cycle average of tags in use
system.cpu3.icache.total_refs              1086520503                       # Total number of references to valid blocks.
system.cpu3.icache.sampled_refs                   515                       # Sample count of references to valid blocks.
system.cpu3.icache.avg_refs              2109748.549515                       # Average number of references to valid blocks.
system.cpu3.icache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.icache.occ_blocks::switch_cpus3.inst    38.524232                       # Average occupied blocks per requestor
system.cpu3.icache.occ_blocks::cpu3.inst          474                       # Average occupied blocks per requestor
system.cpu3.icache.occ_percent::switch_cpus3.inst     0.061738                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::cpu3.inst     0.759615                       # Average percentage of cache occupancy
system.cpu3.icache.occ_percent::total        0.821353                       # Average percentage of cache occupancy
system.cpu3.icache.ReadReq_hits::switch_cpus3.inst      1434587                       # number of ReadReq hits
system.cpu3.icache.ReadReq_hits::total        1434587                       # number of ReadReq hits
system.cpu3.icache.demand_hits::switch_cpus3.inst      1434587                       # number of demand (read+write) hits
system.cpu3.icache.demand_hits::total         1434587                       # number of demand (read+write) hits
system.cpu3.icache.overall_hits::switch_cpus3.inst      1434587                       # number of overall hits
system.cpu3.icache.overall_hits::total        1434587                       # number of overall hits
system.cpu3.icache.ReadReq_misses::switch_cpus3.inst           51                       # number of ReadReq misses
system.cpu3.icache.ReadReq_misses::total           51                       # number of ReadReq misses
system.cpu3.icache.demand_misses::switch_cpus3.inst           51                       # number of demand (read+write) misses
system.cpu3.icache.demand_misses::total            51                       # number of demand (read+write) misses
system.cpu3.icache.overall_misses::switch_cpus3.inst           51                       # number of overall misses
system.cpu3.icache.overall_misses::total           51                       # number of overall misses
system.cpu3.icache.ReadReq_miss_latency::switch_cpus3.inst     19749272                       # number of ReadReq miss cycles
system.cpu3.icache.ReadReq_miss_latency::total     19749272                       # number of ReadReq miss cycles
system.cpu3.icache.demand_miss_latency::switch_cpus3.inst     19749272                       # number of demand (read+write) miss cycles
system.cpu3.icache.demand_miss_latency::total     19749272                       # number of demand (read+write) miss cycles
system.cpu3.icache.overall_miss_latency::switch_cpus3.inst     19749272                       # number of overall miss cycles
system.cpu3.icache.overall_miss_latency::total     19749272                       # number of overall miss cycles
system.cpu3.icache.ReadReq_accesses::switch_cpus3.inst      1434638                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.ReadReq_accesses::total      1434638                       # number of ReadReq accesses(hits+misses)
system.cpu3.icache.demand_accesses::switch_cpus3.inst      1434638                       # number of demand (read+write) accesses
system.cpu3.icache.demand_accesses::total      1434638                       # number of demand (read+write) accesses
system.cpu3.icache.overall_accesses::switch_cpus3.inst      1434638                       # number of overall (read+write) accesses
system.cpu3.icache.overall_accesses::total      1434638                       # number of overall (read+write) accesses
system.cpu3.icache.ReadReq_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_miss_rate::total     0.000036                       # miss rate for ReadReq accesses
system.cpu3.icache.demand_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for demand accesses
system.cpu3.icache.demand_miss_rate::total     0.000036                       # miss rate for demand accesses
system.cpu3.icache.overall_miss_rate::switch_cpus3.inst     0.000036                       # miss rate for overall accesses
system.cpu3.icache.overall_miss_rate::total     0.000036                       # miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_miss_latency::switch_cpus3.inst 387240.627451                       # average ReadReq miss latency
system.cpu3.icache.ReadReq_avg_miss_latency::total 387240.627451                       # average ReadReq miss latency
system.cpu3.icache.demand_avg_miss_latency::switch_cpus3.inst 387240.627451                       # average overall miss latency
system.cpu3.icache.demand_avg_miss_latency::total 387240.627451                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::switch_cpus3.inst 387240.627451                       # average overall miss latency
system.cpu3.icache.overall_avg_miss_latency::total 387240.627451                       # average overall miss latency
system.cpu3.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.icache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.icache.fast_writes                      0                       # number of fast writes performed
system.cpu3.icache.cache_copies                     0                       # number of cache copies performed
system.cpu3.icache.ReadReq_mshr_hits::switch_cpus3.inst           10                       # number of ReadReq MSHR hits
system.cpu3.icache.ReadReq_mshr_hits::total           10                       # number of ReadReq MSHR hits
system.cpu3.icache.demand_mshr_hits::switch_cpus3.inst           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.demand_mshr_hits::total           10                       # number of demand (read+write) MSHR hits
system.cpu3.icache.overall_mshr_hits::switch_cpus3.inst           10                       # number of overall MSHR hits
system.cpu3.icache.overall_mshr_hits::total           10                       # number of overall MSHR hits
system.cpu3.icache.ReadReq_mshr_misses::switch_cpus3.inst           41                       # number of ReadReq MSHR misses
system.cpu3.icache.ReadReq_mshr_misses::total           41                       # number of ReadReq MSHR misses
system.cpu3.icache.demand_mshr_misses::switch_cpus3.inst           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.demand_mshr_misses::total           41                       # number of demand (read+write) MSHR misses
system.cpu3.icache.overall_mshr_misses::switch_cpus3.inst           41                       # number of overall MSHR misses
system.cpu3.icache.overall_mshr_misses::total           41                       # number of overall MSHR misses
system.cpu3.icache.ReadReq_mshr_miss_latency::switch_cpus3.inst     13538004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_latency::total     13538004                       # number of ReadReq MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::switch_cpus3.inst     13538004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.demand_mshr_miss_latency::total     13538004                       # number of demand (read+write) MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::switch_cpus3.inst     13538004                       # number of overall MSHR miss cycles
system.cpu3.icache.overall_mshr_miss_latency::total     13538004                       # number of overall MSHR miss cycles
system.cpu3.icache.ReadReq_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.ReadReq_mshr_miss_rate::total     0.000029                       # mshr miss rate for ReadReq accesses
system.cpu3.icache.demand_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.demand_mshr_miss_rate::total     0.000029                       # mshr miss rate for demand accesses
system.cpu3.icache.overall_mshr_miss_rate::switch_cpus3.inst     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.overall_mshr_miss_rate::total     0.000029                       # mshr miss rate for overall accesses
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::switch_cpus3.inst 330195.219512                       # average ReadReq mshr miss latency
system.cpu3.icache.ReadReq_avg_mshr_miss_latency::total 330195.219512                       # average ReadReq mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::switch_cpus3.inst 330195.219512                       # average overall mshr miss latency
system.cpu3.icache.demand_avg_mshr_miss_latency::total 330195.219512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::switch_cpus3.inst 330195.219512                       # average overall mshr miss latency
system.cpu3.icache.overall_avg_mshr_miss_latency::total 330195.219512                       # average overall mshr miss latency
system.cpu3.icache.no_allocate_misses               0                       # Number of misses that were no-allocate
system.cpu3.dcache.replacements                  5323                       # number of replacements
system.cpu3.dcache.tagsinuse                      256                       # Cycle average of tags in use
system.cpu3.dcache.total_refs               170705544                       # Total number of references to valid blocks.
system.cpu3.dcache.sampled_refs                  5579                       # Sample count of references to valid blocks.
system.cpu3.dcache.avg_refs              30597.874888                       # Average number of references to valid blocks.
system.cpu3.dcache.warmup_cycle                     0                       # Cycle when the warmup percentage was hit.
system.cpu3.dcache.occ_blocks::switch_cpus3.data   225.468539                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_blocks::cpu3.data    30.531461                       # Average occupied blocks per requestor
system.cpu3.dcache.occ_percent::switch_cpus3.data     0.880736                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::cpu3.data     0.119264                       # Average percentage of cache occupancy
system.cpu3.dcache.occ_percent::total               1                       # Average percentage of cache occupancy
system.cpu3.dcache.ReadReq_hits::switch_cpus3.data       996204                       # number of ReadReq hits
system.cpu3.dcache.ReadReq_hits::total         996204                       # number of ReadReq hits
system.cpu3.dcache.WriteReq_hits::switch_cpus3.data       678433                       # number of WriteReq hits
system.cpu3.dcache.WriteReq_hits::total        678433                       # number of WriteReq hits
system.cpu3.dcache.LoadLockedReq_hits::switch_cpus3.data         1817                       # number of LoadLockedReq hits
system.cpu3.dcache.LoadLockedReq_hits::total         1817                       # number of LoadLockedReq hits
system.cpu3.dcache.StoreCondReq_hits::switch_cpus3.data         1600                       # number of StoreCondReq hits
system.cpu3.dcache.StoreCondReq_hits::total         1600                       # number of StoreCondReq hits
system.cpu3.dcache.demand_hits::switch_cpus3.data      1674637                       # number of demand (read+write) hits
system.cpu3.dcache.demand_hits::total         1674637                       # number of demand (read+write) hits
system.cpu3.dcache.overall_hits::switch_cpus3.data      1674637                       # number of overall hits
system.cpu3.dcache.overall_hits::total        1674637                       # number of overall hits
system.cpu3.dcache.ReadReq_misses::switch_cpus3.data        13401                       # number of ReadReq misses
system.cpu3.dcache.ReadReq_misses::total        13401                       # number of ReadReq misses
system.cpu3.dcache.WriteReq_misses::switch_cpus3.data          428                       # number of WriteReq misses
system.cpu3.dcache.WriteReq_misses::total          428                       # number of WriteReq misses
system.cpu3.dcache.demand_misses::switch_cpus3.data        13829                       # number of demand (read+write) misses
system.cpu3.dcache.demand_misses::total         13829                       # number of demand (read+write) misses
system.cpu3.dcache.overall_misses::switch_cpus3.data        13829                       # number of overall misses
system.cpu3.dcache.overall_misses::total        13829                       # number of overall misses
system.cpu3.dcache.ReadReq_miss_latency::switch_cpus3.data   1135764481                       # number of ReadReq miss cycles
system.cpu3.dcache.ReadReq_miss_latency::total   1135764481                       # number of ReadReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::switch_cpus3.data     41272250                       # number of WriteReq miss cycles
system.cpu3.dcache.WriteReq_miss_latency::total     41272250                       # number of WriteReq miss cycles
system.cpu3.dcache.demand_miss_latency::switch_cpus3.data   1177036731                       # number of demand (read+write) miss cycles
system.cpu3.dcache.demand_miss_latency::total   1177036731                       # number of demand (read+write) miss cycles
system.cpu3.dcache.overall_miss_latency::switch_cpus3.data   1177036731                       # number of overall miss cycles
system.cpu3.dcache.overall_miss_latency::total   1177036731                       # number of overall miss cycles
system.cpu3.dcache.ReadReq_accesses::switch_cpus3.data      1009605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.ReadReq_accesses::total      1009605                       # number of ReadReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::switch_cpus3.data       678861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.WriteReq_accesses::total       678861                       # number of WriteReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::switch_cpus3.data         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.LoadLockedReq_accesses::total         1817                       # number of LoadLockedReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::switch_cpus3.data         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.StoreCondReq_accesses::total         1600                       # number of StoreCondReq accesses(hits+misses)
system.cpu3.dcache.demand_accesses::switch_cpus3.data      1688466                       # number of demand (read+write) accesses
system.cpu3.dcache.demand_accesses::total      1688466                       # number of demand (read+write) accesses
system.cpu3.dcache.overall_accesses::switch_cpus3.data      1688466                       # number of overall (read+write) accesses
system.cpu3.dcache.overall_accesses::total      1688466                       # number of overall (read+write) accesses
system.cpu3.dcache.ReadReq_miss_rate::switch_cpus3.data     0.013274                       # miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_miss_rate::total     0.013274                       # miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_miss_rate::switch_cpus3.data     0.000630                       # miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_miss_rate::total     0.000630                       # miss rate for WriteReq accesses
system.cpu3.dcache.demand_miss_rate::switch_cpus3.data     0.008190                       # miss rate for demand accesses
system.cpu3.dcache.demand_miss_rate::total     0.008190                       # miss rate for demand accesses
system.cpu3.dcache.overall_miss_rate::switch_cpus3.data     0.008190                       # miss rate for overall accesses
system.cpu3.dcache.overall_miss_rate::total     0.008190                       # miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_miss_latency::switch_cpus3.data 84752.218566                       # average ReadReq miss latency
system.cpu3.dcache.ReadReq_avg_miss_latency::total 84752.218566                       # average ReadReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::switch_cpus3.data 96430.490654                       # average WriteReq miss latency
system.cpu3.dcache.WriteReq_avg_miss_latency::total 96430.490654                       # average WriteReq miss latency
system.cpu3.dcache.demand_avg_miss_latency::switch_cpus3.data 85113.654711                       # average overall miss latency
system.cpu3.dcache.demand_avg_miss_latency::total 85113.654711                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::switch_cpus3.data 85113.654711                       # average overall miss latency
system.cpu3.dcache.overall_avg_miss_latency::total 85113.654711                       # average overall miss latency
system.cpu3.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_mshrs                0                       # number of cycles access was blocked
system.cpu3.dcache.blocked::no_targets              0                       # number of cycles access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu3.dcache.fast_writes                      0                       # number of fast writes performed
system.cpu3.dcache.cache_copies                     0                       # number of cache copies performed
system.cpu3.dcache.writebacks::writebacks         1971                       # number of writebacks
system.cpu3.dcache.writebacks::total             1971                       # number of writebacks
system.cpu3.dcache.ReadReq_mshr_hits::switch_cpus3.data         8129                       # number of ReadReq MSHR hits
system.cpu3.dcache.ReadReq_mshr_hits::total         8129                       # number of ReadReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::switch_cpus3.data          377                       # number of WriteReq MSHR hits
system.cpu3.dcache.WriteReq_mshr_hits::total          377                       # number of WriteReq MSHR hits
system.cpu3.dcache.demand_mshr_hits::switch_cpus3.data         8506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.demand_mshr_hits::total         8506                       # number of demand (read+write) MSHR hits
system.cpu3.dcache.overall_mshr_hits::switch_cpus3.data         8506                       # number of overall MSHR hits
system.cpu3.dcache.overall_mshr_hits::total         8506                       # number of overall MSHR hits
system.cpu3.dcache.ReadReq_mshr_misses::switch_cpus3.data         5272                       # number of ReadReq MSHR misses
system.cpu3.dcache.ReadReq_mshr_misses::total         5272                       # number of ReadReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::switch_cpus3.data           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.WriteReq_mshr_misses::total           51                       # number of WriteReq MSHR misses
system.cpu3.dcache.demand_mshr_misses::switch_cpus3.data         5323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.demand_mshr_misses::total         5323                       # number of demand (read+write) MSHR misses
system.cpu3.dcache.overall_mshr_misses::switch_cpus3.data         5323                       # number of overall MSHR misses
system.cpu3.dcache.overall_mshr_misses::total         5323                       # number of overall MSHR misses
system.cpu3.dcache.ReadReq_mshr_miss_latency::switch_cpus3.data    306135309                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_latency::total    306135309                       # number of ReadReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::switch_cpus3.data      1036818                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.WriteReq_mshr_miss_latency::total      1036818                       # number of WriteReq MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::switch_cpus3.data    307172127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.demand_mshr_miss_latency::total    307172127                       # number of demand (read+write) MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::switch_cpus3.data    307172127                       # number of overall MSHR miss cycles
system.cpu3.dcache.overall_mshr_miss_latency::total    307172127                       # number of overall MSHR miss cycles
system.cpu3.dcache.ReadReq_mshr_miss_rate::switch_cpus3.data     0.005222                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.ReadReq_mshr_miss_rate::total     0.005222                       # mshr miss rate for ReadReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::switch_cpus3.data     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.WriteReq_mshr_miss_rate::total     0.000075                       # mshr miss rate for WriteReq accesses
system.cpu3.dcache.demand_mshr_miss_rate::switch_cpus3.data     0.003153                       # mshr miss rate for demand accesses
system.cpu3.dcache.demand_mshr_miss_rate::total     0.003153                       # mshr miss rate for demand accesses
system.cpu3.dcache.overall_mshr_miss_rate::switch_cpus3.data     0.003153                       # mshr miss rate for overall accesses
system.cpu3.dcache.overall_mshr_miss_rate::total     0.003153                       # mshr miss rate for overall accesses
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::switch_cpus3.data 58068.154211                       # average ReadReq mshr miss latency
system.cpu3.dcache.ReadReq_avg_mshr_miss_latency::total 58068.154211                       # average ReadReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::switch_cpus3.data 20329.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.WriteReq_avg_mshr_miss_latency::total 20329.764706                       # average WriteReq mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::switch_cpus3.data 57706.580312                       # average overall mshr miss latency
system.cpu3.dcache.demand_avg_mshr_miss_latency::total 57706.580312                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::switch_cpus3.data 57706.580312                       # average overall mshr miss latency
system.cpu3.dcache.overall_avg_mshr_miss_latency::total 57706.580312                       # average overall mshr miss latency
system.cpu3.dcache.no_allocate_misses               0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
