

================================================================
== Vitis HLS Report for 'node15'
================================================================
* Date:           Wed Sep 25 13:00:38 2024

* Version:        2023.2 (Build 4023990 on Oct 11 2023)
* Project:        hls_Autoencoder
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtexuplusHBM
* Target device:  xcu280-fsvh2892-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.635 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-------+-------+---------+
    |  Latency (cycles) |   Latency (absolute)  |    Interval   | Pipeline|
    |   min   |   max   |    min    |    max    |  min  |  max  |   Type  |
    +---------+---------+-----------+-----------+-------+-------+---------+
    |    16387|    16387|  54.569 us|  54.569 us|  16387|  16387|       no|
    +---------+---------+-----------+-----------+-------+-------+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |                 |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |    Loop Name    |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+
        |- loop70_loop71  |    16385|    16385|        18|         16|          1|  1024|       yes|
        +-----------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+------+---------+---------+-----+
|         Name        | BRAM_18K|  DSP |    FF   |   LUT   | URAM|
+---------------------+---------+------+---------+---------+-----+
|DSP                  |        -|     -|        -|        -|    -|
|Expression           |        -|     -|        0|      176|    -|
|FIFO                 |        -|     -|        -|        -|    -|
|Instance             |        -|     -|        -|        -|    -|
|Memory               |        -|     -|        -|        -|    -|
|Multiplexer          |        -|     -|        -|      621|    -|
|Register             |        -|     -|     1137|        -|    -|
+---------------------+---------+------+---------+---------+-----+
|Total                |        0|     0|     1137|      797|    0|
+---------------------+---------+------+---------+---------+-----+
|Available SLR        |     1344|  3008|   869120|   434560|  320|
+---------------------+---------+------+---------+---------+-----+
|Utilization SLR (%)  |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+
|Available            |     4032|  9024|  2607360|  1303680|  960|
+---------------------+---------+------+---------+---------+-----+
|Utilization (%)      |        0|     0|       ~0|       ~0|    0|
+---------------------+---------+------+---------+---------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +-----------------------------------+----------+----+---+----+------------+------------+
    |           Variable Name           | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |add_ln475_1_fu_667_p2              |         +|   0|  0|  18|          11|           1|
    |add_ln475_fu_679_p2                |         +|   0|  0|  13|           6|           1|
    |add_ln476_fu_761_p2                |         +|   0|  0|  13|           6|           1|
    |ap_block_pp0_stage0_11001          |       and|   0|  0|   2|           1|           1|
    |ap_block_pp0_stage1_01001          |       and|   0|  0|   2|           1|           1|
    |ap_condition_793                   |       and|   0|  0|   2|           1|           1|
    |icmp_ln475_fu_661_p2               |      icmp|   0|  0|  19|          11|          12|
    |icmp_ln476_fu_685_p2               |      icmp|   0|  0|  14|           6|           7|
    |ap_block_state18_pp0_stage1_iter1  |        or|   0|  0|   2|           1|           1|
    |empty_430_fu_903_p2                |        or|   0|  0|   7|           7|           1|
    |empty_431_fu_1001_p2               |        or|   0|  0|   7|           7|           2|
    |empty_432_fu_1098_p2               |        or|   0|  0|   7|           7|           2|
    |or_ln481_1_fu_782_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln481_2_fu_801_p2               |        or|   0|  0|   8|           8|           2|
    |or_ln481_3_fu_820_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln481_4_fu_839_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln481_5_fu_858_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln481_6_fu_877_p2               |        or|   0|  0|   8|           8|           3|
    |or_ln481_fu_740_p2                 |        or|   0|  0|   8|           8|           1|
    |select_ln475_1_fu_699_p3           |    select|   0|  0|   6|           1|           6|
    |select_ln475_fu_691_p3             |    select|   0|  0|   6|           1|           1|
    |ap_enable_pp0                      |       xor|   0|  0|   2|           1|           2|
    +-----------------------------------+----------+----+---+----+------------+------------+
    |Total                              |          |   0|  0| 176|         124|          57|
    +-----------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------------------+----+-----------+-----+-----------+
    |                 Name                 | LUT| Input Size| Bits| Total Bits|
    +--------------------------------------+----+-----------+-----+-----------+
    |ap_NS_fsm                             |  81|         17|    1|         17|
    |ap_done_int                           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter0_reg           |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1               |   9|          2|    1|          2|
    |ap_sig_allocacmp_indvar_flatten_load  |   9|          2|   11|         22|
    |ap_sig_allocacmp_v206_load            |   9|          2|    6|         12|
    |ap_sig_allocacmp_v207_load            |   9|          2|    6|         12|
    |indvar_flatten_fu_150                 |   9|          2|   11|         22|
    |v206_fu_146                           |   9|          2|    6|         12|
    |v207_fu_142                           |   9|          2|    6|         12|
    |v254_address0                         |  81|         17|   15|        255|
    |v254_address1                         |  81|         17|   15|        255|
    |v278_0_0_blk_n                        |   9|          2|    1|          2|
    |v278_0_1_blk_n                        |   9|          2|    1|          2|
    |v278_0_2_blk_n                        |   9|          2|    1|          2|
    |v278_0_3_blk_n                        |   9|          2|    1|          2|
    |v278_1_0_blk_n                        |   9|          2|    1|          2|
    |v278_1_1_blk_n                        |   9|          2|    1|          2|
    |v278_1_2_blk_n                        |   9|          2|    1|          2|
    |v278_1_3_blk_n                        |   9|          2|    1|          2|
    |v278_2_0_blk_n                        |   9|          2|    1|          2|
    |v278_2_1_blk_n                        |   9|          2|    1|          2|
    |v278_2_2_blk_n                        |   9|          2|    1|          2|
    |v278_2_3_blk_n                        |   9|          2|    1|          2|
    |v278_3_0_blk_n                        |   9|          2|    1|          2|
    |v278_3_1_blk_n                        |   9|          2|    1|          2|
    |v278_3_2_blk_n                        |   9|          2|    1|          2|
    |v278_3_3_blk_n                        |   9|          2|    1|          2|
    |v278_4_0_blk_n                        |   9|          2|    1|          2|
    |v278_4_1_blk_n                        |   9|          2|    1|          2|
    |v278_4_2_blk_n                        |   9|          2|    1|          2|
    |v278_4_3_blk_n                        |   9|          2|    1|          2|
    |v278_5_0_blk_n                        |   9|          2|    1|          2|
    |v278_5_1_blk_n                        |   9|          2|    1|          2|
    |v278_5_2_blk_n                        |   9|          2|    1|          2|
    |v278_5_3_blk_n                        |   9|          2|    1|          2|
    |v278_6_0_blk_n                        |   9|          2|    1|          2|
    |v278_6_1_blk_n                        |   9|          2|    1|          2|
    |v278_6_2_blk_n                        |   9|          2|    1|          2|
    |v278_6_3_blk_n                        |   9|          2|    1|          2|
    |v278_7_0_blk_n                        |   9|          2|    1|          2|
    |v278_7_1_blk_n                        |   9|          2|    1|          2|
    |v278_7_2_blk_n                        |   9|          2|    1|          2|
    |v278_7_3_blk_n                        |   9|          2|    1|          2|
    +--------------------------------------+----+-----------+-----+-----------+
    |Total                                 | 621|        135|  113|        691|
    +--------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------+----+----+-----+-----------+
    |             Name            | FF | LUT| Bits| Const Bits|
    +-----------------------------+----+----+-----+-----------+
    |ap_CS_fsm                    |  16|   0|   16|          0|
    |ap_done_reg                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter0_reg  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1      |   1|   0|    1|          0|
    |empty_430_reg_1373           |   5|   0|    7|          2|
    |empty_431_reg_1463           |   5|   0|    7|          2|
    |empty_432_reg_1553           |   5|   0|    7|          2|
    |empty_433_reg_1231           |   5|   0|    5|          0|
    |empty_reg_1220               |   5|   0|    5|          0|
    |icmp_ln475_reg_1216          |   1|   0|    1|          0|
    |indvar_flatten_fu_150        |  11|   0|   11|          0|
    |or_ln481_1_reg_1275          |   5|   0|    8|          3|
    |or_ln481_2_reg_1287          |   5|   0|    8|          3|
    |or_ln481_3_reg_1309          |   5|   0|    8|          3|
    |or_ln481_4_reg_1321          |   5|   0|    8|          3|
    |or_ln481_5_reg_1343          |   5|   0|    8|          3|
    |or_ln481_6_reg_1355          |   5|   0|    8|          3|
    |or_ln481_reg_1253            |   5|   0|    8|          3|
    |tmp_287_reg_1238             |   5|   0|    8|          3|
    |tmp_s_reg_1367               |   5|   0|    7|          2|
    |v206_fu_146                  |   6|   0|    6|          0|
    |v207_fu_142                  |   6|   0|    6|          0|
    |v210_10_reg_1433             |  32|   0|   32|          0|
    |v210_11_reg_1438             |  32|   0|   32|          0|
    |v210_12_reg_1453             |  32|   0|   32|          0|
    |v210_13_reg_1458             |  32|   0|   32|          0|
    |v210_14_reg_1483             |  32|   0|   32|          0|
    |v210_15_reg_1488             |  32|   0|   32|          0|
    |v210_16_reg_1503             |  32|   0|   32|          0|
    |v210_17_reg_1508             |  32|   0|   32|          0|
    |v210_18_reg_1523             |  32|   0|   32|          0|
    |v210_19_reg_1528             |  32|   0|   32|          0|
    |v210_1_reg_1270              |  32|   0|   32|          0|
    |v210_20_reg_1543             |  32|   0|   32|          0|
    |v210_21_reg_1548             |  32|   0|   32|          0|
    |v210_22_reg_1573             |  32|   0|   32|          0|
    |v210_23_reg_1578             |  32|   0|   32|          0|
    |v210_24_reg_1593             |  32|   0|   32|          0|
    |v210_25_reg_1598             |  32|   0|   32|          0|
    |v210_26_reg_1613             |  32|   0|   32|          0|
    |v210_27_reg_1618             |  32|   0|   32|          0|
    |v210_28_reg_1633             |  32|   0|   32|          0|
    |v210_29_reg_1638             |  32|   0|   32|          0|
    |v210_2_reg_1299              |  32|   0|   32|          0|
    |v210_30_reg_1643             |  32|   0|   32|          0|
    |v210_31_reg_1648             |  32|   0|   32|          0|
    |v210_3_reg_1304              |  32|   0|   32|          0|
    |v210_4_reg_1333              |  32|   0|   32|          0|
    |v210_5_reg_1338              |  32|   0|   32|          0|
    |v210_6_reg_1393              |  32|   0|   32|          0|
    |v210_7_reg_1398              |  32|   0|   32|          0|
    |v210_8_reg_1413              |  32|   0|   32|          0|
    |v210_9_reg_1418              |  32|   0|   32|          0|
    |v210_reg_1265                |  32|   0|   32|          0|
    +-----------------------------+----+----+-----+-----------+
    |Total                        |1137|   0| 1169|         32|
    +-----------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-------------------------+-----+-----+------------+--------------+--------------+
|        RTL Ports        | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-------------------------+-----+-----+------------+--------------+--------------+
|ap_clk                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_rst                   |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_start                 |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_done                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_continue              |   in|    1|  ap_ctrl_hs|        node15|  return value|
|ap_idle                  |  out|    1|  ap_ctrl_hs|        node15|  return value|
|ap_ready                 |  out|    1|  ap_ctrl_hs|        node15|  return value|
|v278_0_0_din             |  out|   32|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_num_data_valid  |   in|   11|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_fifo_cap        |   in|   11|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_full_n          |   in|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_0_0_write           |  out|    1|     ap_fifo|      v278_0_0|       pointer|
|v278_1_0_din             |  out|   32|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_num_data_valid  |   in|   11|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_fifo_cap        |   in|   11|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_full_n          |   in|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_1_0_write           |  out|    1|     ap_fifo|      v278_1_0|       pointer|
|v278_2_0_din             |  out|   32|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_num_data_valid  |   in|   11|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_fifo_cap        |   in|   11|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_full_n          |   in|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_2_0_write           |  out|    1|     ap_fifo|      v278_2_0|       pointer|
|v278_3_0_din             |  out|   32|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_num_data_valid  |   in|   11|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_fifo_cap        |   in|   11|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_full_n          |   in|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_3_0_write           |  out|    1|     ap_fifo|      v278_3_0|       pointer|
|v278_4_0_din             |  out|   32|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_num_data_valid  |   in|   11|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_fifo_cap        |   in|   11|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_full_n          |   in|    1|     ap_fifo|      v278_4_0|       pointer|
|v278_4_0_write           |  out|    1|     ap_fifo|      v278_4_0|       pointer|
|v278_5_0_din             |  out|   32|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_num_data_valid  |   in|   11|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_fifo_cap        |   in|   11|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_full_n          |   in|    1|     ap_fifo|      v278_5_0|       pointer|
|v278_5_0_write           |  out|    1|     ap_fifo|      v278_5_0|       pointer|
|v278_6_0_din             |  out|   32|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_num_data_valid  |   in|   11|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_fifo_cap        |   in|   11|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_full_n          |   in|    1|     ap_fifo|      v278_6_0|       pointer|
|v278_6_0_write           |  out|    1|     ap_fifo|      v278_6_0|       pointer|
|v278_7_0_din             |  out|   32|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_num_data_valid  |   in|   11|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_fifo_cap        |   in|   11|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_full_n          |   in|    1|     ap_fifo|      v278_7_0|       pointer|
|v278_7_0_write           |  out|    1|     ap_fifo|      v278_7_0|       pointer|
|v278_0_1_din             |  out|   32|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_num_data_valid  |   in|   11|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_fifo_cap        |   in|   11|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_full_n          |   in|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_0_1_write           |  out|    1|     ap_fifo|      v278_0_1|       pointer|
|v278_1_1_din             |  out|   32|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_num_data_valid  |   in|   11|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_fifo_cap        |   in|   11|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_full_n          |   in|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_1_1_write           |  out|    1|     ap_fifo|      v278_1_1|       pointer|
|v278_2_1_din             |  out|   32|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_num_data_valid  |   in|   11|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_fifo_cap        |   in|   11|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_full_n          |   in|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_2_1_write           |  out|    1|     ap_fifo|      v278_2_1|       pointer|
|v278_3_1_din             |  out|   32|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_num_data_valid  |   in|   11|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_fifo_cap        |   in|   11|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_full_n          |   in|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_3_1_write           |  out|    1|     ap_fifo|      v278_3_1|       pointer|
|v278_4_1_din             |  out|   32|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_num_data_valid  |   in|   11|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_fifo_cap        |   in|   11|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_full_n          |   in|    1|     ap_fifo|      v278_4_1|       pointer|
|v278_4_1_write           |  out|    1|     ap_fifo|      v278_4_1|       pointer|
|v278_5_1_din             |  out|   32|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_num_data_valid  |   in|   11|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_fifo_cap        |   in|   11|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_full_n          |   in|    1|     ap_fifo|      v278_5_1|       pointer|
|v278_5_1_write           |  out|    1|     ap_fifo|      v278_5_1|       pointer|
|v278_6_1_din             |  out|   32|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_num_data_valid  |   in|   11|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_fifo_cap        |   in|   11|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_full_n          |   in|    1|     ap_fifo|      v278_6_1|       pointer|
|v278_6_1_write           |  out|    1|     ap_fifo|      v278_6_1|       pointer|
|v278_7_1_din             |  out|   32|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_num_data_valid  |   in|   11|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_fifo_cap        |   in|   11|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_full_n          |   in|    1|     ap_fifo|      v278_7_1|       pointer|
|v278_7_1_write           |  out|    1|     ap_fifo|      v278_7_1|       pointer|
|v278_0_2_din             |  out|   32|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_num_data_valid  |   in|   11|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_fifo_cap        |   in|   11|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_full_n          |   in|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_0_2_write           |  out|    1|     ap_fifo|      v278_0_2|       pointer|
|v278_1_2_din             |  out|   32|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_num_data_valid  |   in|   11|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_fifo_cap        |   in|   11|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_full_n          |   in|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_1_2_write           |  out|    1|     ap_fifo|      v278_1_2|       pointer|
|v278_2_2_din             |  out|   32|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_num_data_valid  |   in|   11|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_fifo_cap        |   in|   11|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_full_n          |   in|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_2_2_write           |  out|    1|     ap_fifo|      v278_2_2|       pointer|
|v278_3_2_din             |  out|   32|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_num_data_valid  |   in|   11|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_fifo_cap        |   in|   11|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_full_n          |   in|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_3_2_write           |  out|    1|     ap_fifo|      v278_3_2|       pointer|
|v278_4_2_din             |  out|   32|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_num_data_valid  |   in|   11|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_fifo_cap        |   in|   11|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_full_n          |   in|    1|     ap_fifo|      v278_4_2|       pointer|
|v278_4_2_write           |  out|    1|     ap_fifo|      v278_4_2|       pointer|
|v278_5_2_din             |  out|   32|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_num_data_valid  |   in|   11|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_fifo_cap        |   in|   11|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_full_n          |   in|    1|     ap_fifo|      v278_5_2|       pointer|
|v278_5_2_write           |  out|    1|     ap_fifo|      v278_5_2|       pointer|
|v278_6_2_din             |  out|   32|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_num_data_valid  |   in|   11|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_fifo_cap        |   in|   11|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_full_n          |   in|    1|     ap_fifo|      v278_6_2|       pointer|
|v278_6_2_write           |  out|    1|     ap_fifo|      v278_6_2|       pointer|
|v278_7_2_din             |  out|   32|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_num_data_valid  |   in|   11|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_fifo_cap        |   in|   11|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_full_n          |   in|    1|     ap_fifo|      v278_7_2|       pointer|
|v278_7_2_write           |  out|    1|     ap_fifo|      v278_7_2|       pointer|
|v278_0_3_din             |  out|   32|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_num_data_valid  |   in|   11|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_fifo_cap        |   in|   11|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_full_n          |   in|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_0_3_write           |  out|    1|     ap_fifo|      v278_0_3|       pointer|
|v278_1_3_din             |  out|   32|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_num_data_valid  |   in|   11|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_fifo_cap        |   in|   11|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_full_n          |   in|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_1_3_write           |  out|    1|     ap_fifo|      v278_1_3|       pointer|
|v278_2_3_din             |  out|   32|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_num_data_valid  |   in|   11|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_fifo_cap        |   in|   11|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_full_n          |   in|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_2_3_write           |  out|    1|     ap_fifo|      v278_2_3|       pointer|
|v278_3_3_din             |  out|   32|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_num_data_valid  |   in|   11|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_fifo_cap        |   in|   11|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_full_n          |   in|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_3_3_write           |  out|    1|     ap_fifo|      v278_3_3|       pointer|
|v278_4_3_din             |  out|   32|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_num_data_valid  |   in|   11|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_fifo_cap        |   in|   11|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_full_n          |   in|    1|     ap_fifo|      v278_4_3|       pointer|
|v278_4_3_write           |  out|    1|     ap_fifo|      v278_4_3|       pointer|
|v278_5_3_din             |  out|   32|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_num_data_valid  |   in|   11|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_fifo_cap        |   in|   11|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_full_n          |   in|    1|     ap_fifo|      v278_5_3|       pointer|
|v278_5_3_write           |  out|    1|     ap_fifo|      v278_5_3|       pointer|
|v278_6_3_din             |  out|   32|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_num_data_valid  |   in|   11|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_fifo_cap        |   in|   11|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_full_n          |   in|    1|     ap_fifo|      v278_6_3|       pointer|
|v278_6_3_write           |  out|    1|     ap_fifo|      v278_6_3|       pointer|
|v278_7_3_din             |  out|   32|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_num_data_valid  |   in|   11|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_fifo_cap        |   in|   11|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_full_n          |   in|    1|     ap_fifo|      v278_7_3|       pointer|
|v278_7_3_write           |  out|    1|     ap_fifo|      v278_7_3|       pointer|
|v254_address0            |  out|   15|   ap_memory|          v254|         array|
|v254_ce0                 |  out|    1|   ap_memory|          v254|         array|
|v254_q0                  |   in|   32|   ap_memory|          v254|         array|
|v254_address1            |  out|   15|   ap_memory|          v254|         array|
|v254_ce1                 |  out|    1|   ap_memory|          v254|         array|
|v254_q1                  |   in|   32|   ap_memory|          v254|         array|
+-------------------------+-----+-----+------------+--------------+--------------+

