/* Generated by Yosys 0.37+29 (git sha1 3c3788ee2, clang 10.0.0-4ubuntu1 -fPIC -Os) */

module top(clkin_data, in_data, out_data);
  wire _00_;
  wire _01_;
  wire _02_;
  wire _03_;
  wire _04_;
  wire _05_;
  reg [26:0] _06_;
  wire [12:0] _07_;
  wire [3:0] _08_;
  wire [5:0] _09_;
  wire celloutsig_0_0z;
  wire celloutsig_0_10z;
  wire celloutsig_0_11z;
  wire [5:0] celloutsig_0_12z;
  wire celloutsig_0_13z;
  wire celloutsig_0_14z;
  wire celloutsig_0_15z;
  wire celloutsig_0_16z;
  wire celloutsig_0_17z;
  wire celloutsig_0_18z;
  wire celloutsig_0_19z;
  wire celloutsig_0_1z;
  wire celloutsig_0_20z;
  wire [2:0] celloutsig_0_21z;
  wire [6:0] celloutsig_0_22z;
  wire celloutsig_0_24z;
  wire celloutsig_0_25z;
  wire celloutsig_0_26z;
  wire [20:0] celloutsig_0_27z;
  wire [4:0] celloutsig_0_28z;
  wire celloutsig_0_29z;
  wire celloutsig_0_2z;
  wire celloutsig_0_31z;
  wire celloutsig_0_32z;
  wire celloutsig_0_33z;
  wire celloutsig_0_36z;
  wire celloutsig_0_38z;
  wire celloutsig_0_3z;
  wire [29:0] celloutsig_0_42z;
  wire celloutsig_0_43z;
  wire celloutsig_0_44z;
  wire celloutsig_0_45z;
  wire celloutsig_0_47z;
  wire celloutsig_0_48z;
  wire celloutsig_0_50z;
  wire celloutsig_0_51z;
  wire celloutsig_0_52z;
  wire celloutsig_0_53z;
  wire celloutsig_0_56z;
  wire celloutsig_0_57z;
  wire celloutsig_0_58z;
  wire celloutsig_0_59z;
  wire celloutsig_0_5z;
  wire celloutsig_0_60z;
  wire celloutsig_0_61z;
  wire celloutsig_0_63z;
  wire celloutsig_0_66z;
  wire celloutsig_0_68z;
  wire celloutsig_0_6z;
  wire celloutsig_0_7z;
  wire celloutsig_0_8z;
  wire celloutsig_0_9z;
  wire [20:0] celloutsig_1_0z;
  wire celloutsig_1_16z;
  wire celloutsig_1_18z;
  wire celloutsig_1_19z;
  wire celloutsig_1_1z;
  wire celloutsig_1_2z;
  wire celloutsig_1_4z;
  wire celloutsig_1_5z;
  wire [2:0] celloutsig_1_6z;
  wire [17:0] celloutsig_1_9z;
  input [127:0] clkin_data;
  wire [127:0] clkin_data;
  input [191:0] in_data;
  wire [191:0] in_data;
  output [191:0] out_data;
  wire [191:0] out_data;
  assign celloutsig_0_3z = celloutsig_0_0z ? celloutsig_0_1z : celloutsig_0_0z;
  assign celloutsig_0_36z = celloutsig_0_16z ? celloutsig_0_24z : celloutsig_0_2z;
  assign celloutsig_0_45z = celloutsig_0_17z ? celloutsig_0_9z : celloutsig_0_44z;
  assign celloutsig_0_56z = celloutsig_0_36z ? _00_ : celloutsig_0_45z;
  assign celloutsig_1_5z = in_data[169] ? celloutsig_1_2z : in_data[178];
  assign celloutsig_0_13z = celloutsig_0_9z ? celloutsig_0_11z : celloutsig_0_2z;
  assign celloutsig_0_20z = celloutsig_0_12z[1] ? celloutsig_0_3z : celloutsig_0_17z;
  assign celloutsig_0_24z = celloutsig_0_21z[0] ? celloutsig_0_9z : _01_;
  assign celloutsig_0_0z = ~(in_data[72] & in_data[69]);
  assign celloutsig_0_31z = ~(celloutsig_0_5z & celloutsig_0_22z[2]);
  assign celloutsig_0_43z = ~(celloutsig_0_13z & celloutsig_0_9z);
  assign celloutsig_0_47z = ~(celloutsig_0_20z & celloutsig_0_6z);
  assign celloutsig_0_50z = ~(celloutsig_0_3z & celloutsig_0_27z[13]);
  assign celloutsig_0_51z = ~(celloutsig_0_10z & celloutsig_0_29z);
  assign celloutsig_0_52z = ~(celloutsig_0_36z & celloutsig_0_51z);
  assign celloutsig_0_5z = ~(celloutsig_0_2z & celloutsig_0_0z);
  assign celloutsig_0_59z = ~(celloutsig_0_42z[13] & celloutsig_0_42z[1]);
  assign celloutsig_0_63z = ~(celloutsig_0_52z & celloutsig_0_17z);
  assign celloutsig_0_66z = ~(_01_ & celloutsig_0_45z);
  assign celloutsig_1_16z = ~(celloutsig_1_1z & celloutsig_1_0z[14]);
  assign celloutsig_1_18z = ~(celloutsig_1_1z & celloutsig_1_16z);
  assign celloutsig_1_19z = ~(celloutsig_1_1z & celloutsig_1_9z[8]);
  assign celloutsig_0_8z = ~(celloutsig_0_0z & celloutsig_0_5z);
  assign celloutsig_0_9z = ~(_02_ & celloutsig_0_0z);
  assign celloutsig_0_57z = !(celloutsig_0_17z ? celloutsig_0_48z : celloutsig_0_14z);
  assign celloutsig_0_7z = !(in_data[0] ? _02_ : _02_);
  assign celloutsig_0_14z = !(in_data[37] ? celloutsig_0_9z : celloutsig_0_5z);
  assign celloutsig_0_44z = ~(celloutsig_0_11z | celloutsig_0_6z);
  assign celloutsig_0_6z = ~(in_data[11] | celloutsig_0_0z);
  assign celloutsig_0_1z = ~(in_data[58] | celloutsig_0_0z);
  assign celloutsig_0_11z = ~(celloutsig_0_10z | celloutsig_0_10z);
  assign celloutsig_0_15z = ~(celloutsig_0_14z | celloutsig_0_10z);
  assign celloutsig_0_18z = ~(celloutsig_0_10z | celloutsig_0_0z);
  assign celloutsig_0_19z = ~(celloutsig_0_0z | celloutsig_0_17z);
  assign celloutsig_0_2z = ~(in_data[16] | in_data[25]);
  assign celloutsig_0_29z = ~(_05_ | celloutsig_0_0z);
  reg [3:0] _46_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _46_ <= 4'h0;
    else _46_ <= { in_data[61], celloutsig_0_1z, celloutsig_0_3z, celloutsig_0_3z };
  assign { _01_, _05_, _08_[1], _02_ } = _46_;
  reg [12:0] _47_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[64])
    if (clkin_data[64]) _47_ <= 13'h0000;
    else _47_ <= _06_[18:6];
  assign { _07_[12:4], _00_, _07_[2:0] } = _47_;
  reg [5:0] _48_;
  always_ff @(posedge clkin_data[0], negedge clkin_data[96])
    if (!clkin_data[96]) _48_ <= 6'h00;
    else _48_ <= { in_data[132:130], celloutsig_1_1z, celloutsig_1_1z, celloutsig_1_2z };
  assign { _03_, _09_[4:2], _04_, _09_[0] } = _48_;
  always_ff @(posedge celloutsig_1_18z, posedge clkin_data[32])
    if (clkin_data[32]) _06_ <= 27'h0000000;
    else _06_ <= { celloutsig_0_21z[2], celloutsig_0_21z[2], celloutsig_0_21z[0], celloutsig_0_1z, celloutsig_0_12z, celloutsig_0_19z, celloutsig_0_10z, celloutsig_0_18z, celloutsig_0_24z, celloutsig_0_15z, celloutsig_0_25z, celloutsig_0_8z, celloutsig_0_21z[2], celloutsig_0_21z[2], celloutsig_0_21z[0], celloutsig_0_13z, celloutsig_0_5z, celloutsig_0_0z, celloutsig_0_7z, celloutsig_0_11z, celloutsig_0_6z, celloutsig_0_8z };
  assign celloutsig_0_58z = celloutsig_0_12z[5:1] >= { celloutsig_0_38z, celloutsig_0_56z, celloutsig_0_17z, celloutsig_0_53z, celloutsig_0_5z };
  assign celloutsig_0_26z = { _01_, _05_, celloutsig_0_5z } >= { celloutsig_0_22z[2], celloutsig_0_3z, celloutsig_0_14z };
  assign celloutsig_1_6z = in_data[106:104] * { in_data[176], celloutsig_1_5z, celloutsig_1_4z };
  assign celloutsig_0_22z = { celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_3z, celloutsig_0_2z, celloutsig_0_5z, celloutsig_0_20z, celloutsig_0_7z } * { in_data[8:6], celloutsig_0_1z, celloutsig_0_0z, celloutsig_0_0z, celloutsig_0_20z };
  assign celloutsig_0_28z = celloutsig_0_12z[5:1] * { celloutsig_0_22z[3:0], celloutsig_0_13z };
  assign celloutsig_1_0z = ~ in_data[176:156];
  assign celloutsig_1_9z = ~ { in_data[160:152], _03_, _09_[4:2], _04_, _09_[0], celloutsig_1_6z };
  assign celloutsig_0_12z = ~ { celloutsig_0_11z, _01_, _05_, _08_[1], _02_, celloutsig_0_9z };
  assign celloutsig_0_33z = | { celloutsig_0_22z, celloutsig_0_11z, celloutsig_0_0z };
  assign celloutsig_0_60z = | { celloutsig_0_57z, celloutsig_0_50z, celloutsig_0_43z, celloutsig_0_27z[14:13] };
  assign celloutsig_0_16z = | { celloutsig_0_12z, celloutsig_0_3z, celloutsig_0_1z, in_data[31:18] };
  assign celloutsig_0_17z = | in_data[31:3];
  assign celloutsig_0_32z = ~^ { celloutsig_0_9z, celloutsig_0_31z, celloutsig_0_15z, celloutsig_0_20z, celloutsig_0_26z, celloutsig_0_15z, celloutsig_0_7z };
  assign celloutsig_0_38z = ~^ { celloutsig_0_29z, celloutsig_0_36z, celloutsig_0_12z };
  assign celloutsig_1_2z = ~^ celloutsig_1_0z[9:3];
  assign celloutsig_1_4z = ~^ celloutsig_1_0z[9:7];
  assign celloutsig_0_48z = ~((celloutsig_0_7z & celloutsig_0_25z) | (celloutsig_0_47z & celloutsig_0_33z));
  assign celloutsig_0_53z = ~((celloutsig_0_19z & celloutsig_0_6z) | (celloutsig_0_18z & celloutsig_0_6z));
  assign celloutsig_0_61z = ~((_01_ & celloutsig_0_42z[11]) | (celloutsig_0_33z & celloutsig_0_3z));
  assign celloutsig_0_68z = ~((celloutsig_0_59z & celloutsig_0_63z) | (celloutsig_0_32z & celloutsig_0_50z));
  assign celloutsig_1_1z = ~((in_data[140] & celloutsig_1_0z[13]) | (in_data[149] & in_data[115]));
  assign celloutsig_0_10z = ~((celloutsig_0_3z & celloutsig_0_0z) | (celloutsig_0_5z & celloutsig_0_0z));
  assign celloutsig_0_25z = ~((in_data[24] & celloutsig_0_24z) | (celloutsig_0_18z & celloutsig_0_18z));
  assign { celloutsig_0_21z[0], celloutsig_0_21z[2] } = ~ { celloutsig_0_16z, celloutsig_0_15z };
  assign { celloutsig_0_27z[11:5], celloutsig_0_27z[15], celloutsig_0_27z[1], celloutsig_0_27z[14], celloutsig_0_27z[0], celloutsig_0_27z[4], celloutsig_0_27z[16], celloutsig_0_27z[13], celloutsig_0_27z[20:17] } = ~ { celloutsig_0_22z, celloutsig_0_19z, celloutsig_0_18z, celloutsig_0_14z, celloutsig_0_13z, celloutsig_0_8z, celloutsig_0_6z, celloutsig_0_3z, in_data[85:82] };
  assign { celloutsig_0_42z[29:16], celloutsig_0_42z[10], celloutsig_0_42z[15:11], celloutsig_0_42z[9], celloutsig_0_42z[3:0] } = ~ { _06_[15:2], celloutsig_0_29z, celloutsig_0_28z, celloutsig_0_7z, _01_, _05_, _08_[1], _02_ };
  assign { out_data[45], out_data[32], out_data[54], out_data[43], out_data[35], out_data[53], out_data[33], out_data[46], out_data[34], out_data[51:47], out_data[55], out_data[52], out_data[44], out_data[42:37], out_data[56] } = ~ { celloutsig_0_66z, celloutsig_0_61z, celloutsig_0_60z, celloutsig_0_58z, celloutsig_0_50z, celloutsig_0_48z, celloutsig_0_45z, celloutsig_0_32z, celloutsig_0_31z, celloutsig_0_28z, celloutsig_0_20z, celloutsig_0_18z, celloutsig_0_15z, celloutsig_0_12z, celloutsig_0_2z };
  assign _07_[3] = _00_;
  assign { _08_[3:2], _08_[0] } = { _01_, _05_, _02_ };
  assign { _09_[5], _09_[1] } = { _03_, _04_ };
  assign celloutsig_0_21z[1] = celloutsig_0_21z[2];
  assign { celloutsig_0_27z[12], celloutsig_0_27z[3:2] } = { celloutsig_0_27z[14], celloutsig_0_27z[4], celloutsig_0_27z[13] };
  assign celloutsig_0_42z[8:4] = celloutsig_0_42z[15:11];
  assign { out_data[128], out_data[96], out_data[36], out_data[0] } = { celloutsig_1_18z, celloutsig_1_19z, out_data[52], celloutsig_0_68z };
endmodule
