
State Machine - |top|sdram_core:sdram_core_m0|state
Name state.S_TRFC state.S_AR state.S_TDAL state.S_WD state.S_WRITE state.S_RWAIT state.S_RD state.S_CL state.S_READ state.S_TRCD state.S_ACTIVE state.S_IDLE state.S_INIT_DONE state.S_INIT_TMRD state.S_INIT_MRS state.S_INIT_TRF2 state.S_INIT_AR2 state.S_INIT_TRF1 state.S_INIT_AR1 state.S_INIT_TRP state.S_INIT_PRE state.S_INIT_NOP 
state.S_INIT_NOP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_INIT_PRE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_INIT_TRP 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_INIT_AR1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_INIT_TRF1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_INIT_AR2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_INIT_TRF2 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_INIT_MRS 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_INIT_TMRD 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_INIT_DONE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_ACTIVE 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_TRCD 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_CL 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RD 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_RWAIT 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WD 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_TDAL 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_AR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_TRFC 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_read:frame_fifo_read_m0|state
Name state.S_END state.S_READ_BURST_END state.S_READ_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_READ_BURST 0 0 1 0 0 1 
state.S_READ_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|frame_read_write:frame_read_write_m0|frame_fifo_write:frame_fifo_write_m0|state
Name state.S_END state.S_WRITE_BURST_END state.S_WRITE_BURST state.S_CHECK_FIFO state.S_ACK state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 
state.S_ACK 0 0 0 0 1 1 
state.S_CHECK_FIFO 0 0 0 1 0 1 
state.S_WRITE_BURST 0 0 1 0 0 1 
state.S_WRITE_BURST_END 0 1 0 0 0 1 
state.S_END 1 0 0 0 0 1 

State Machine - |top|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|spi_master:spi_master_m0|state
Name state.ACK_WAIT state.LAST_HALF_CYCLE state.ACK state.DCLK_IDLE state.DCLK_EDGE state.IDLE 
state.IDLE 0 0 0 0 0 0 
state.DCLK_EDGE 0 0 0 0 1 1 
state.DCLK_IDLE 0 0 0 1 0 1 
state.ACK 0 0 1 0 0 1 
state.LAST_HALF_CYCLE 0 1 0 0 0 1 
state.ACK_WAIT 1 0 0 0 0 1 

State Machine - |top|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|sd_card_cmd:sd_card_cmd_m0|state
Name state.S_END state.S_ERR state.S_WRITE_ACK state.S_WRITE_CRC state.S_WRITE_DATA_1 state.S_WRITE_DATA_0 state.S_WRITE_TOKEN state.S_READ_ACK state.S_READ state.S_READ_WAIT state.S_CMD_DATA state.S_CMD state.S_CMD_PRE state.S_INIT state.S_WAIT state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_WAIT 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_INIT 0 0 0 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD_PRE 0 0 0 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD 0 0 0 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD_DATA 0 0 0 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ_WAIT 0 0 0 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_READ_ACK 0 0 0 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_TOKEN 0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_DATA_1 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_CRC 0 0 0 1 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_WRITE_ACK 0 0 1 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_ERR 0 1 0 0 0 0 0 0 0 0 0 0 0 0 0 1 
state.S_END 1 0 0 0 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sd_card_bmp:sd_card_bmp_m0|sd_card_top:sd_card_top_m0|sd_card_sec_read_write:sd_card_sec_read_write_m0|state
Name state.S_CMD16 state.S_WAIT_READ_WRITE state.S_READ_END state.S_WRITE_END state.S_WRITE state.S_CMD24 state.S_READ state.S_CMD17 state.S_CMD41 state.S_CMD55 state.S_CMD8 state.S_CMD0 state.S_IDLE 
state.S_IDLE 0 0 0 0 0 0 0 0 0 0 0 0 0 
state.S_CMD0 0 0 0 0 0 0 0 0 0 0 0 1 1 
state.S_CMD8 0 0 0 0 0 0 0 0 0 0 1 0 1 
state.S_CMD55 0 0 0 0 0 0 0 0 0 1 0 0 1 
state.S_CMD41 0 0 0 0 0 0 0 0 1 0 0 0 1 
state.S_CMD17 0 0 0 0 0 0 0 1 0 0 0 0 1 
state.S_READ 0 0 0 0 0 0 1 0 0 0 0 0 1 
state.S_CMD24 0 0 0 0 0 1 0 0 0 0 0 0 1 
state.S_WRITE 0 0 0 0 1 0 0 0 0 0 0 0 1 
state.S_WRITE_END 0 0 0 1 0 0 0 0 0 0 0 0 1 
state.S_READ_END 0 0 1 0 0 0 0 0 0 0 0 0 1 
state.S_WAIT_READ_WRITE 0 1 0 0 0 0 0 0 0 0 0 0 1 
state.S_CMD16 1 0 0 0 0 0 0 0 0 0 0 0 1 

State Machine - |top|sd_card_bmp:sd_card_bmp_m0|bmp_read:bmp_read_m0|state
Name state.S_READ state.S_READ_WAIT state.S_FIND state.S_IDLE state.S_END 
state.S_IDLE 0 0 0 0 0 
state.S_FIND 0 0 1 1 0 
state.S_READ_WAIT 0 1 0 1 0 
state.S_READ 1 0 0 1 0 
state.S_END 0 0 0 1 1 
