# //  ModelSim DE 2024.2 May 20 2024 Linux 4.18.0-553.32.1.el8_10.x86_64
# //
# // Unpublished work. Copyright 2024 Siemens
# //
# // This material contains trade secrets or otherwise confidential information
# // owned by Siemens Industry Software Inc. or its affiliates (collectively,
# // "SISW"), or its licensors. Access to and use of this information is strictly
# // limited as set forth in the Customer's applicable agreements with SISW.
# //
# // This material may not be copied, distributed, or otherwise disclosed outside
# // of the Customer's facilities without the express written permission of SISW,
# // and may not be used in any way not expressly authorized by SISW.
# //
# do runsim.do
# ** Warning: (vlib-34) Library already exists at "work".
# Errors: 0, Warnings: 1
# Model Technology ModelSim DE vmap 2024.2 Lib Mapping Utility 2024.05 May 20 2024
# vmap work work 
# Modifying modelsim.ini
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:42:06 on Dec 19,2024
# vlog -reportprogress 300 "+acc" -incr ../../RTL/top.v 
# -- Skipping module Bridge_Top
# 
# Top level modules:
# 	Bridge_Top
# End time: 15:42:06 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:42:06 on Dec 19,2024
# vlog -reportprogress 300 "+acc" -incr ../../RTL/AHB_Interface.v 
# -- Compiling module AHB_slave_interface
# 
# Top level modules:
# 	AHB_slave_interface
# End time: 15:42:06 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:42:06 on Dec 19,2024
# vlog -reportprogress 300 "+acc" -incr ../../RTL/APB_FSM.v 
# -- Compiling module APB_FSM
# 
# Top level modules:
# 	APB_FSM
# End time: 15:42:07 on Dec 19,2024, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
# Model Technology ModelSim DE vlog 2024.2 Compiler 2024.05 May 20 2024
# Start time: 15:42:07 on Dec 19,2024
# vlog -reportprogress 300 "+acc" -incr top_tb.v 
# -- Skipping module top_tb
# 
# Top level modules:
# 	top_tb
# End time: 15:42:07 on Dec 19,2024, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# ** Warning: (vsim-8690) Ignoring plusarg '+acc' with -novopt in effect.
# vsim "+acc" -t ps -lib work top_tb 
# Start time: 15:42:07 on Dec 19,2024
# Loading work.top_tb
# Loading work.Bridge_Top
# Loading work.AHB_slave_interface
# Loading work.APB_FSM
# ** Note: $stop    : top_tb.v(80)
#    Time: 160 ns  Iteration: 0  Instance: /top_tb
# Break in Module top_tb at top_tb.v line 80
