Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.2 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 21:01:57 +0700 2025
Execute       send_msg_by_id INFO @200-1505@%s%s default  vivado 
INFO: [HLS 200-1505] Using default flow_target 'vivado'
Command     open_solution done; 0.261 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command       create_platform done; 3.369 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command       ap_source done; 0.186 sec.
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 3.583 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.654 seconds; current allocated memory: 522.895 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.322 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.399 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.91 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.278 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.262 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.784 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.302 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.265 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.719 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.281 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.306 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.888 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.494 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.544 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.861 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-3776] use of undeclared identifier 'weights' (kernel_MHSA.cpp:9:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:9:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'key_cache' (kernel_MHSA.cpp:10:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:10:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'value_cache' (kernel_MHSA.cpp:11:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_MHSA.cpp:11:34)
ERROR: [HLS 207-1228] expected unqualified-id (kernel_MHSA.cpp:16:23)
ERROR: [HLS 207-1219] expected ';' at end of declaration (kernel_MHSA.cpp:16:22)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 88.604 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 90.254 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:30; Allocated memory: 24.730 MB.
Command   ap_source done; error code: 1; 94.371 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.18 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 21:04:59 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.375 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.463 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.685 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.117 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.202 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.671 seconds; current allocated memory: 583.559 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.292 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.344 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.916 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.318 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.355 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.761 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.332 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.252 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.828 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.279 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.272 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.812 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.263 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.262 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.722 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.261 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.268 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.761 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-7] expected ')' (llama_layer.cpp:54:9)
INFO: [HLS 207-66] to match this '(' (llama_layer.cpp:51:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'head_dim' (llama_layer.cpp:56:75)
ERROR: [HLS 207-3776] use of undeclared identifier 'head_dim' (llama_layer.cpp:61:29)
ERROR: [HLS 207-3776] use of undeclared identifier 'head_dim' (llama_layer.cpp:63:37)
ERROR: [HLS 207-3339] no matching function for call to 'load_kv_tile' (llama_layer.cpp:181:2)
INFO: [HLS 207-4373] candidate function not viable: requires 7 arguments, but 8 were provided (llama_layer.cpp:51:13)
ERROR: [HLS 207-3339] no matching function for call to 'load_kv_tile' (llama_layer.cpp:182:13)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 106.196 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 107.864 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:47; Allocated memory: 28.227 MB.
Command   ap_source done; error code: 1; 110.842 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.169 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 21:34:46 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.308 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.405 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.606 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.122 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.193 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.717 seconds; current allocated memory: 582.574 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.314 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.258 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.863 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.298 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.279 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.759 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.274 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.801 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.271 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.294 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.935 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.338 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.257 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.817 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.297 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.308 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.839 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1189] expected function body after function declarator (./kernel_MHSA.hpp:15:1)
ERROR: [HLS 207-1228] expected unqualified-id (llama_layer.cpp:16:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'get_layer_weight_offset' (llama_layer.cpp:23:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel_mhsa' (llama_layer.cpp:109:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel_ffn' (llama_layer.cpp:121:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 106.116 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 107.828 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:47; Allocated memory: 28.691 MB.
Command   ap_source done; error code: 1; 110.713 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.199 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 21:52:52 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 4.888 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.201 sec.
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 5.115 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 5.366 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.119 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.204 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 2.369 seconds; current allocated memory: 583.730 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.7 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.342 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.304 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.892 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.296 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.283 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.753 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.284 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.285 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.805 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.287 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.289 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.877 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.279 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.304 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.827 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.292 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.293 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.812 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1189] expected function body after function declarator (./kernel_MHSA.hpp:15:1)
ERROR: [HLS 207-1228] expected unqualified-id (llama_layer.cpp:17:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'get_layer_weight_offset' (llama_layer.cpp:24:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel_mhsa' (llama_layer.cpp:110:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'FFN' (llama_layer.cpp:122:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 106.233 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 108.598 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:48; Allocated memory: 29.477 MB.
Command   ap_source done; error code: 1; 114.35 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.174 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 21:58:10 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.261 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.338 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.533 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.12 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.601 seconds; current allocated memory: 583.238 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.282 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.289 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.782 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.278 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.279 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.769 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.302 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.28 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.769 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.304 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.278 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.843 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.305 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.289 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.727 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.309 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.281 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.811 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-1189] expected function body after function declarator (./kernel_MHSA.hpp:15:1)
ERROR: [HLS 207-1228] expected unqualified-id (llama_layer.cpp:21:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'get_layer_weight_offset' (llama_layer.cpp:28:20)
ERROR: [HLS 207-3776] use of undeclared identifier 'kernel_mhsa' (llama_layer.cpp:114:9)
ERROR: [HLS 207-3776] use of undeclared identifier 'FFN' (llama_layer.cpp:126:9)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 104.875 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 106.472 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:01:46; Allocated memory: 28.953 MB.
Command   ap_source done; error code: 1; 109.258 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.176 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 22:05:11 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.295 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.374 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.573 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.124 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.196 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.675 seconds; current allocated memory: 583.008 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-2538] declaration of 'FFN' has a different language linkage (kernel_FFN.cpp:70:6)
INFO: [HLS 207-70] previous declaration is here (./kernel_FFN.hpp:6:6)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.817 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 4.49 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 0.852 MB.
Command   ap_source done; error code: 1; 7.363 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.179 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 22:08:59 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.256 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.335 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.535 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.121 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.193 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.656 seconds; current allocated memory: 583.789 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-2538] declaration of 'FFN' has a different language linkage (kernel_FFN.cpp:70:6)
INFO: [HLS 207-70] previous declaration is here (./kernel_FFN.hpp:6:6)
ERROR: [HLS 207-3776] use of undeclared identifier 'i_vec' (kernel_FFN.cpp:72:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_FFN.cpp:72:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'o_vec' (kernel_FFN.cpp:73:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_FFN.cpp:73:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'W1_vec' (kernel_FFN.cpp:74:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_FFN.cpp:74:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'W2_vec' (kernel_FFN.cpp:75:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_FFN.cpp:75:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'W3_vec' (kernel_FFN.cpp:76:34)
WARNING: [HLS 207-5557] invalid variable expr  (kernel_FFN.cpp:76:34)
ERROR: [HLS 207-3776] use of undeclared identifier 'i_vec' (kernel_FFN.cpp:97:16)
ERROR: [HLS 207-3776] use of undeclared identifier 'W1_vec' (kernel_FFN.cpp:98:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'i_vec' (kernel_FFN.cpp:101:19)
ERROR: [HLS 207-3776] use of undeclared identifier 'W2_vec' (kernel_FFN.cpp:102:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'W3_vec' (kernel_FFN.cpp:108:25)
ERROR: [HLS 207-3776] use of undeclared identifier 'o_vec' (kernel_FFN.cpp:110:19)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.994 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 4.646 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 1.020 MB.
Command   ap_source done; error code: 1; 7.464 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.181 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 22:09:29 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.203 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.281 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.484 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.119 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.192 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.609 seconds; current allocated memory: 583.844 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
ERROR: [HLS 207-2538] declaration of 'FFN' has a different language linkage (kernel_FFN.cpp:70:6)
INFO: [HLS 207-70] previous declaration is here (./kernel_FFN.hpp:6:6)
INFO-FLOW: Error in clang_39_open_source : 
INFO-FLOW: Caught error in elaborate:  
    while executing
"ap_compile_CCPP $srcf $skip_transform CFLAGS $skip_cdt $objdir $is_xip"
    (procedure "AP::ap_compile_one_tu_39" line 61)
    invoked from within
"AP::ap_compile_one_tu_39 $srcfile $skip_transform $dbgInfo $skip_cdt "$cflags""
    ("foreach" body line 10)
    invoked from within
"foreach fentry $dut_files {
        #puts "file: $fentry"
        set fatt [lindex $fentry 1]
        array set opt $fatt
        set srcfile $opt(nam..."
    (procedure "AP::compile_dut_files_39" line 18)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 2.766 sec.
INFO-FLOW: Caught error in csynth_design:  
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 4.371 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:00:04; Allocated memory: 0.809 MB.
Command   ap_source done; error code: 1; 7.111 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.202 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 22:11:38 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.534 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.633 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.858 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.163 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.254 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.836 seconds; current allocated memory: 583.223 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.509 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.457 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.982 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.397 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.882 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.37 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.371 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.856 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.35 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.391 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.922 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:104:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.422 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.391 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.902 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.39 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.377 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.4 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.828 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:41:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:41:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.398 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.75 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.7 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.004 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 123.564 seconds; current allocated memory: 615.062 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.g.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.156 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.736 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=llama_layer -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=llama_layer -reflow-float-conversion -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.813 sec.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=llama_layer 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=llama_layer -mllvm -hls-db-dir -mllvm C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,593 Compile/Link (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,593 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 1,124 Unroll/Inline (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 1,124 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 924 Unroll/Inline (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 924 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 808 Unroll/Inline (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 808 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 808 Unroll/Inline (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 808 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO-FLOW: background_tcl error: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang exited with code 1
INFO: [HLS 214-131] Inlining function 'get_layer_weight_offset(int)' into 'get_weight_ptr(float*, int, int)' (llama_layer.cpp:43:20)
INFO: [HLS 214-131] Inlining function 'get_weight_ptr(float*, int, int)' into 'llama_layer' (llama_layer.cpp:110:26)
INFO: [HLS 214-131] Inlining function 'get_final_weights(float*, int)' into 'llama_layer' (llama_layer.cpp:157:29)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (llama_layer.cpp:163:5)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_65_5' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:65:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:15:19)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_MatMul.cpp:57:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_65_5' (kernel_MatMul.cpp:65:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_75_6' (kernel_MatMul.cpp:75:26) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (kernel_MatMul.cpp:28:19) in function 'load_mat_burst' completely with a factor of 16 (kernel_MatMul.cpp:22:0)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'kernel_rmsnorm' (kernel_RMS_Norm.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'kernel_rmsnorm' into 'llama_layer' (llama_layer.cpp:80:0)
ERROR: [HLS 214-194] in function 'llama_layer': Undefined function kernel_mhsa (llama_layer.cpp:129:9)
ERROR: [HLS 214-135] Syn check fail!
Execute         send_msg_by_id ERROR @200-1715@ 
ERROR: [HLS 200-1715] Encountered problem during source synthesis
INFO-FLOW: Error in clang_39: 
INFO-FLOW: Caught error in elaborate: Pre-synthesis failed.
    while executing
"AP::ap_link_39 [::AP::get_bc_list  $dbgInfo] $skip_transform $LLVMFlags $dbgInfo"
    (procedure "AP::compile_dut_files_39" line 60)
    invoked from within
"AP::compile_dut_files_39 $dut_files $dbgInfo $skip_cdt $skip_transform"
    (procedure "AP::compile" line 112)
    invoked from within
"AP::compile 1 $skip_cdt $skip_transform"
    (procedure "ap_internal_elaborate" line 81)
    invoked from within
"ap_internal_elaborate "
Command       elaborate done; error code: 2; 131.793 sec.
INFO-FLOW: Caught error in csynth_design: Pre-synthesis failed.
    while executing
"ap_internal_csynth_design "
Command     csynth_design done; error code: 2; 133.622 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:02:13; Allocated memory: 33.938 MB.
Command   ap_source done; error code: 1; 136.797 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.178 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 22:17:59 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.479 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.575 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.777 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.146 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.248 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csynth_design 
INFO: [HLS 200-1510] Running: csynth_design 
Execute       ::AP::init_summary_file csynth 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_FFN.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_RMS_Norm.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Softmax.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MatMul.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_Rope.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector kernel_MHSA.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.xilinx-performance-pragma-detector.err.log
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-performance-pragma-detector llama_layer.cpp -- -fhls -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.xilinx-performance-pragma-detector.err.log
INFO-FLOW: Running SLX 'csynth' proc: ::SLX::run_csynth
Execute       elaborate -effort=medium -skip_syncheck=0 -keep_printf=0 -skip_cdt=0 -skip_transform=0 -ng=0 -g=0 -from_csynth_design=1 
INFO: [HLS 200-111] Finished File checks and directory preparation: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.788 seconds; current allocated memory: 584.008 MB.
Execute         set_directive_top llama_layer -name=llama_layer 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
INFO: [HLS 200-10] Analyzing design file 'kernel_FFN.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_FFN.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_FFN.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.494 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.471 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.5 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang-tidy.loop-label.err.log
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/yaml.tcl 
Command         clang_tidy done; 4.908 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_RMS_Norm.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_RMS_Norm.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_RMS_Norm.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.309 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.299 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.78 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Softmax.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Softmax.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Softmax.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.306 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.301 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.737 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MatMul.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MatMul.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MatMul.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.306 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.293 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.85 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MatMul.cpp:103:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 1 kernel_MatMul.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 1 issue(s) in file kernel_MatMul.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_Rope.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_Rope.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_Rope.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.316 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.3 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.745 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'kernel_MHSA.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling kernel_MHSA.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang kernel_MHSA.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.397 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.327 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.3 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 4.819 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.xilinx-dataflow-lawyer.err.log
WARNING: [HLS 214-114] Since the only kind of statements allowed in a canonical dataflow region are variable declarations and function calls, the compiler may not be able to correctly handle the region (kernel_MHSA.cpp:40:9)
WARNING: [HLS 214-169] There are a total of 8 such instances of non-canonical statements in the dataflow region (kernel_MHSA.cpp:40:9)
Execute         send_msg_by_id WARNING @200-471@%s%s 2 kernel_MHSA.cpp 
WARNING: [HLS 200-471] Dataflow form checks found 2 issue(s) in file kernel_MHSA.cpp
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.pp.0.cpp.clang.err.log
INFO: [HLS 200-10] Analyzing design file 'llama_layer.cpp' ... 
INFO-FLOW: Compiling one TU...
INFO-FLOW: Handling llama_layer.cpp as C++
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: Running: GCC PP 39
INFO-FLOW: Source preprocessing
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang llama_layer.cpp -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info --sysroot C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt -fhls -fno-exceptions -insert-hls-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -E -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-mingw32 -fno-threadsafe-statics -fno-use-cxa-atexit -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -I /usr/include/x86_64-linux-gnu -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.cpp.clang.err.log
WARNING: [HLS 207-1016] unknown warning group '-Wmisleading-indentation', ignored (C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/etc/hls_sqrt_apfixed.h:16:34)
INFO-FLOW: Done: GCC PP 39 time: 0.3 seconds per iteration
INFO-FLOW: Source syntax check for synthesis
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fsyntax-only -fhls -target fpga64-xilinx-linux-gnu C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/clang.err.log
Execute         clang_tidy xilinx-systemc-detector -desc systemc-detector C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-systemc-detector -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/.systemc_flag -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.441 sec.
INFO-FLOW: Running: clang-tidy CDT preprocess 39
Execute         clang_tidy xilinx-directive2pragma -desc directive2pragma C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  -directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json 
INFO-FLOW: exec C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -header-filter=.* --checks=-*,xilinx-directive2pragma -import-directive=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/all.directive.json -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0
Command         clang_tidy done; 2.88 sec.
INFO-FLOW: Done: clang-tidy CDT preprocess 39 time: 2.9 seconds per iteration
INFO-FLOW: Calling xilinx-label-all-loops ... 
INFO-FLOW: Calling xilinx-aggregate-on-hls-vector ... 
Execute         clang_tidy -errorcheck -desc loop-label xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp  -target fpga  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang-tidy -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.diag.yml -header-filter=.* --checks=-*,xilinx-label-all-loops,xilinx-aggregate-on-hls-vector,,xilinx-warn-mayneed-no-ctor-attribute -fix-errors C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang-tidy.loop-label.err.log
Command         clang_tidy done; 5.021 sec.
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/xilinx-dataflow-lawyer -export-fixes=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -- - -target fpga -fhls -ferror-limit=0 -fstrict-dataflow > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.xilinx-dataflow-lawyer.err.log
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: compiling source code to llvm bc
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fno-limit-debug-info -fhls -flto -fno-exceptions -Wno-error=c++11-narrowing -hls-emit-hint-scope C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp -fno-math-errno -c -emit-llvm -mllvm -disable-llvm-optzns -Werror=implicit-function-declaration -Werror=implicit-hls-streams -Werror=return-type -Wpragmas -Wunused-parameter -Wdump-hls-pragmas -Wno-error=dump-hls-pragmas -hls-clock-period=4 -fno-threadsafe-statics -fno-use-cxa-atexit -target fpga64-xilinx-linux-gnu -D__VITIS_HLS__ -DAESL_SYN -D__SYNTHESIS__ -D__HLS_SYN__ -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot -I C:/Xilinx2025/2025.1/Vitis/common/technology/autopilot/ap_sysc -include etc/autopilot_ssdm_op.h -D__DSP58_PRIMARY__ -g -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.pp.0.cpp.clang.err.log
INFO: [HLS 200-111] Finished Source Code Analysis and Preprocessing: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 121.587 seconds; current allocated memory: 615.605 MB.
INFO-FLOW: Linking Debug ...
INFO-FLOW: Linking dut bc code.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -args  "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.g.bc" "C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.g.bc"  
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_FFN.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_RMS_Norm.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Softmax.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MatMul.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_Rope.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_MHSA.g.bc C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.g.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.llvm-link.err.log
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc -reflow-lower-math-intrinsics -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
INFO-FLOW: Linking math bc lib
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.1.lower.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsm_39.bc C:/Xilinx2025/2025.1/Vitis/win64/lib/libhlsmc++_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc.llvm-link.err.log
Command         run_link_or_opt done; 1.659 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=llama_layer -reflow-float-conversion 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.2.m1.bc -reflow-globaldce -hls-top-function-name=llama_layer -reflow-float-conversion -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.798 sec.
Execute         run_link_or_opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/llvm-link C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.3.fpc.bc -only-needed C:/Xilinx2025/2025.1/Vitis/win64/lib/libfloatconversion_39.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc.llvm-link.err.log
Command         run_link_or_opt done; 0.149 sec.
Execute         run_link_or_opt -opt -out C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -args C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=llama_layer 
INFO-FLOW: run_clang exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/opt -pass-remarks-missed=reflow|pasta|unroll|inline -pass-remarks=reflow|pasta|unroll|inline -pass-remarks-output=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.diag.yml C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.4.m2.bc -reflow-globaldce -hls-top-function-name=llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc > C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.out.log 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc.opt.err.log
INFO-FLOW: Running: gen_design_size_report post-opt
INFO-FLOW: Done: gen_design_size_report post-opt time: 0 seconds per iteration
Command         run_link_or_opt done; 0.161 sec.
Execute         send_msg_by_id INFO @200-777@%s Vivado 
INFO: [HLS 200-777] Using interface defaults for 'Vivado' flow target.
Execute         is_m_axi_addr64 
INFO-FLOW: Doing LTO.
INFO-FLOW: run_clang (background poll_ms 5000) exec: C:/Xilinx2025/2025.1/Vitis/win64/tools/clang-3.9-csynth/bin/clang -foptimization-record-file=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.diag.yml -mllvm -pass-remarks-missed=reflow|pasta|unroll|inline -mllvm -pass-remarks=reflow|pasta|unroll|inline -fhls -mllvm -hls-top-function-name=llama_layer -mllvm -hls-db-dir -mllvm C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -emit-llvm -c -target fpga64-xilinx-none -mllvm -xcl-xmlinfo=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel.internal.xml -mllvm -top-io-mapping-info=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/top-io-fe.xml -mllvm -hls-bitcode-version=3.1 -mllvm -reflow-enable-slave-interface-default-setting=true -mllvm -gen-kernel-xml=false -mllvm -default-maxi-offset=slave -mllvm -reflow-unroll-size-threshold=10000 -mllvm -reflow-unroll-cost-threshold=1000000 -mllvm -maxi-latency=0 -mllvm -hls-maxi-data-size-in-bits=8 -mllvm -hls-maxi-max-data-size-in-bits=1024 -mllvm -hls-max-widen-size-in-bits=0 -mllvm -xcl-kernel-max-mem-ports=0 -mllvm -maxi-read-trans=16 -mllvm -maxi-write-trans=16 -mllvm -maxi-read-burst-len=16 -mllvm -maxi-write-burst-len=16 -mllvm -reflow-enable-saxi-64bits=0 -mllvm -reflow-basic-block-instr-threshold=200000 -mllvm -reflow-auto-pipeline-threshold=64 -mllvm -reflow-enable-maxi-auto-id-channel=0 -mllvm -reflow-bdd-simplify-threshold=1048576 -mllvm -reflow-fanout-threshold=16 -mllvm -reflow-force-aggressive-unroll=0 -mllvm -reflow-aggressive-unroll-adjust-factor=1.000000 -mllvm -reflow-complete-threshold=4 -mllvm -reflow-array-promotion-threshold=64 -mllvm -reflow-enable-critical-path-for-performance=1 -mllvm -assume-maxi-align=1 -mllvm -reflow-enable-dataflow-strict-mode-checking=1 -ftime-report -mllvm -time-passes -mllvm -reflow-auto-array-partition-mode=default -mllvm -reflow-enable-auto-small-array-partition=true -mllvm -reflow-enable-auto-array-promotion=true -mllvm -reflow-enable-auto-array-partition-for-flatten=true -mllvm -reflow-enable-auto-parallel-performance-driven=true -mllvm -reflow-enable-partition-for-automation=true -mllvm -reflow-aggregate-bitwidth-threshold=4096 -mllvm -reflow-reserved-saxilite-registers=0 -mllvm -enable-reflow-auto-loop-pipeline -mllvm -reflow-max-unroll-threshold=409600 -mllvm -auto-unroll-tripcount-threshold=0 -mllvm -reflow-assume-no-address-wrap=true -mllvm -reflow-enable-occurrence-inference=true -mllvm -reflow-emit-hint-scope=true -mllvm -reflow-enable-codegen-with-if=true -mllvm -reflow-enable-dataflow-canon=true -mllvm -reflow-enable-dataflow-canon2=true -mllvm -reflow-dump-extra-complexity-metric=true -mllvm -hls -mllvm -disable-inlined-alloca-merging=true -mllvm -default-clock-period=4 -mllvm -use_read_first_ram_in_loop=1 -mllvm -default-clock-uncertainty=1.08 -x ir C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.5.gdce.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.lto.bc {-hls-platform-db-name=C:/Xilinx2025/2025.1/Vitis\common/technology\xilinx/common/platform.db} -hls-platform-name=versal_medium -device-resource-info=BRAM_7482.000000_DSP_10848.000000_FF_5148416.000000_LUT_2574208.000000_SLICE_321776.000000_SLR_3.000000_URAM_1925.000000 -device-name-info=xcv80-lsva4737-2MHP-e-S 2> C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.ld.0.bc.clang.reflow.err.log bg_poll_cmd: ::AP::poll_clang_39_closed_source
Execute         send_msg_by_id INFO @200-1995@%s%s%s 61,791 Compile/Link (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 61,791 instructions in the design after the 'Compile/Link' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,875 Unroll/Inline (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,875 instructions in the design after the 'Unroll/Inline (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 6,438 Unroll/Inline (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 6,438 instructions in the design after the 'Unroll/Inline (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 5,561 Unroll/Inline (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 5,561 instructions in the design after the 'Unroll/Inline (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 4,505 Unroll/Inline (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 4,505 instructions in the design after the 'Unroll/Inline (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 12,169 Array/Struct (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 12,169 instructions in the design after the 'Array/Struct (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,533 Array/Struct (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,533 instructions in the design after the 'Array/Struct (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,533 Array/Struct (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,533 instructions in the design after the 'Array/Struct (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,534 Array/Struct (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,534 instructions in the design after the 'Array/Struct (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,814 Array/Struct (step 5) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,814 instructions in the design after the 'Array/Struct (step 5)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,751 Performance (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,751 instructions in the design after the 'Performance (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,408 Performance (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,408 instructions in the design after the 'Performance (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,344 Performance (step 3) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,344 instructions in the design after the 'Performance (step 3)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,344 Performance (step 4) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,344 instructions in the design after the 'Performance (step 4)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Execute         send_msg_by_id INFO @200-1995@%s%s%s 8,809 HW Transforms (step 1) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 8,809 instructions in the design after the 'HW Transforms (step 1)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
Command         send_msg_by_id done; 0.82 sec.
Execute         send_msg_by_id INFO @200-1995@%s%s%s 9,575 HW Transforms (step 2) (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2) 
INFO: [HLS 200-1995] There were 9,575 instructions in the design after the 'HW Transforms (step 2)' phase of compilation. See the Design Size Report for more details (C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth_design_size.rpt:2)
INFO: [HLS 214-131] Inlining function 'get_layer_weight_offset(int)' into 'get_weight_ptr(float*, int, int)' (llama_layer.cpp:43:20)
INFO: [HLS 214-131] Inlining function 'get_weight_ptr(float*, int, int)' into 'llama_layer' (llama_layer.cpp:110:26)
INFO: [HLS 214-131] Inlining function 'get_final_weights(float*, int)' into 'llama_layer' (llama_layer.cpp:157:29)
WARNING: [HLS 214-340] The resource pragma (bind_storage) on top-level function argument, in 'call' is unsupported, please use INTERFACE pragma instead (llama_layer.cpp:163:5)
INFO: [HLS 214-291] Loop 'DOT_COMPUTE' is marked as complete unroll implied by the pipeline pragma (kernel_MHSA.cpp:98:30)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41)
INFO: [HLS 214-291] Loop 'anonymous' is marked as complete unroll implied by the pipeline pragma
INFO: [HLS 214-291] Loop 'VITIS_LOOP_64_5' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:64:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_28_3' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:28:19)
INFO: [HLS 214-291] Loop 'VITIS_LOOP_15_2' is marked as complete unroll implied by the pipeline pragma (kernel_MatMul.cpp:15:19)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:122:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_STREAM' (kernel_MHSA.cpp:122:22) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:110:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'SOFTMAX_HEADS' (kernel_MHSA.cpp:110:20) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop lower bound from 1 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:75:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-398] Updating loop upper bound from 16 to 12 for loop 'HEAD_COMPUTE' (kernel_MHSA.cpp:75:23) in function 'kernel_mhsa'. (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'ACCUM_ZERO' (kernel_MHSA.cpp:136:25) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'VALUE_MAC' (kernel_MHSA.cpp:144:28) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'ACCUM_WRITEBACK' (kernel_MHSA.cpp:153:30) in function 'kernel_mhsa' partially with a factor of 4 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-186] Unrolling loop 'DOT_COMPUTE' (kernel_MHSA.cpp:98:30) in function 'kernel_mhsa' completely with a factor of 64 (kernel_MHSA.cpp:6:0)
INFO: [HLS 214-188] Unrolling loop 'find_max' (kernel_Softmax.cpp:16:13) in function 'kernel_softmax' partially with a factor of 2 (kernel_Softmax.cpp:2:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:289:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:282:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:269:5) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:268:41) in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 2 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'anonymous' () in function 'scaled_fixed2ieee<29, 1>' completely with a factor of 1 (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_57_3' (kernel_MatMul.cpp:57:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_64_5' (kernel_MatMul.cpp:64:19) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_74_6' (kernel_MatMul.cpp:74:26) in function 'compute_vec_mat' completely with a factor of 16 (kernel_MatMul.cpp:41:0)
INFO: [HLS 214-186] Unrolling loop 'VITIS_LOOP_28_3' (kernel_MatMul.cpp:28:19) in function 'load_mat_burst' completely with a factor of 16 (kernel_MatMul.cpp:22:0)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:162:5)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:44:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:43:9)
WARNING: [HLS 214-366] Duplicating function 'matmul' as different function signatures were detected between this call site and other call site(s). This may impact the resources used in the design. (kernel_MHSA.cpp:42:9)
INFO: [HLS 214-178] Inlining function 'std::sqrt(float)' into 'kernel_rmsnorm' (kernel_RMS_Norm.cpp:9:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isinf<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'int generic_isnan<float>(float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:16:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::data() const (.84.93.121.131)' into 'fp_struct<float>::to_float() const (.81.90.118.128)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:322:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_float() const (.81.90.118.128)' into 'fp_struct<float>::to_ieee() const' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:346:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 4, 4, 39, 41>(ap_ufixed<39, -(4), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<41, -(((4) + (4)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 7, 6, 41, 44>(ap_ufixed<41, -(7), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<44, -(((7) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'void pow_reduce::log_range_reduce<ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>, 12, 6, 44, 39>(ap_ufixed<44, -(12), (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<39, -(((12) + (6)) - (1)), (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isinf<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'int generic_isnan<float>(float)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'ap_ufixed<39, -17, (ap_q_mode)5, (ap_o_mode)3, 0> pow_reduce::pow_traits<float>::log_range_reduction<39>(ap_ufixed<39, -4, (ap_q_mode)5, (ap_o_mode)3, 0>, ap_fixed<65, 9, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'pow_reduce::pow_traits<float>::exp_Z1P_m_1(ap_ufixed<18, -9, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'float pow_reduce::pow_generic<float>(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:292:0)
INFO: [HLS 214-178] Inlining function 'hls::pow(float, float)' into 'hls::powf(float, float)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\powfloat.cpp:10:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::expv() const' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'ap_uint<(((2) * ((23) + (1))) + (29)) + (3)> table_lookup_4oPi_hotbm<23, 29>(int, float)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'unsigned int clz<29, 58, 0>(ap_ufixed<58, 0, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:437:0)
INFO: [HLS 214-178] Inlining function 'clz(int)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::set_mantissa(ap_ufixed<24, 1, (ap_q_mode)5, (ap_o_mode)3, 0>)' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:257:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::fp_struct(float)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void range_redux_payne_hanek_hotbm<29, float, 29, 29>(float, ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<fp_struct<float>::EXP_BITS>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'void hotbm_::value_list<float>::sincos_approximation<29, 29>(ap_uint<3>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 0, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_int<8>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&, ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>&)' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'fp_struct<float>::to_ieee() const' into 'void hotbm_::generic_sincos<float>(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:130:0)
INFO: [HLS 214-178] Inlining function 'hls::hotbm::sincos(float, float*, float*)' into 'hls::sincosf(float, float*, float*)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:47:0)
INFO: [HLS 214-178] Inlining function 'hls::powf(float, float)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'hls::sincosf(float, float*, float*)' into 'RoPE(float*, float const*, int, int)' (kernel_Rope.cpp:8:0)
INFO: [HLS 214-178] Inlining function 'kernel_rmsnorm' into 'llama_layer' (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'key_cache'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'value_cache'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'output_logits'. (llama_layer.cpp:80:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'i_mat'. (kernel_MatMul.cpp:84:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W1_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W2_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'W3_vec'. (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wq'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wk'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wv'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-464] Skipping array undecay on variable length array 'wo'. (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-253] Ignored unsupported array_partition pragma on variable 'output_logits'. This can happen when applying a pragma on a function argument with mismatched array size w.r.t. its call site, or when providing a dim too deep on an array of insufficient dimension. (llama_layer.cpp:163:5)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE13current_token': Cyclic partitioning with factor 16 on dimension 1. (llama_layer.cpp:89:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE11norm_output': Cyclic partitioning with factor 16 on dimension 1. (llama_layer.cpp:91:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE9ffn_input': Cyclic partitioning with factor 8 on dimension 1. (llama_layer.cpp:92:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZ11llama_layerE12layer_output': Cyclic partitioning with factor 8 on dimension 1. (llama_layer.cpp:90:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_cos_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:137:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E13neg_sin_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:136:0)
INFO: [HLS 214-248] Applying array_partition to '_ZZN6hotbm_14generic_sincosIfEEvT_PS1_S2_E10swap_table': Complete partitioning on dimension 1. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:135:0)
INFO: [HLS 214-248] Applying array_partition to 'vec_local': Cyclic partitioning with factor 16 on dimension 1. (kernel_MatMul.cpp:44:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175:8)
WARNING: [HLS 214-358] Array transformation on index using bit extension logic may lead to poor performance. Please use int or long for array index computation to benefit from optimizations. (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195:8)
INFO: [HLS 214-248] Applying array_partition to 'out_q': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:23:11)
INFO: [HLS 214-248] Applying array_partition to 'out_q_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:24:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:25:11)
INFO: [HLS 214-248] Applying array_partition to 'out_k_rope': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:26:11)
INFO: [HLS 214-248] Applying array_partition to 'out_v': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:27:11)
INFO: [HLS 214-248] Applying array_partition to 'xb': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:28:11)
INFO: [HLS 214-248] Applying array_partition to 'xb2': Cyclic partitioning with factor 16 on dimension 1. (kernel_MHSA.cpp:29:11)
INFO: [HLS 214-248] Applying array_partition to 'att': Complete partitioning on dimension 1. (kernel_MHSA.cpp:63:11)
INFO: [HLS 214-248] Applying array_partition to 'q_head_local': Complete partitioning on dimension 1. (kernel_MHSA.cpp:77:8)
INFO: [HLS 214-248] Applying array_partition to 'k_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:78:19)
INFO: [HLS 214-248] Applying array_partition to 'local_accum': Complete partitioning on dimension 1. (kernel_MHSA.cpp:124:8)
INFO: [HLS 214-248] Applying array_partition to 'v_cache_local': Cyclic partitioning with factor 8 on dimension 1. (kernel_MHSA.cpp:125:19)
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_27_2> at kernel_RMS_Norm.cpp:27:22 
INFO: [HLS 214-376] automatically set the pipeline for Loop< VITIS_LOOP_19_1> at kernel_RMS_Norm.cpp:19:22 
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int) (.257)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-364] Automatically inlining function 'void hotbm_::generic_sincos<float>(float, float*, float*)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16:7)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:162:5)
INFO: [HLS 214-364] Automatically inlining function 'void scaled_fixed2ieee<29, 1>(ap_ufixed<29, 1, (ap_q_mode)5, (ap_o_mode)3, 0>, float&, int)' to improve effectiveness of pipeline pragma in function 'RoPE(float*, float const*, int, int)' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:163:5)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:54:18) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'CACHE_STORE'(kernel_MHSA.cpp:54:18) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_83_2'(kernel_MHSA.cpp:83:34) has been inferred on bundle 'gmem3'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:83:34)
INFO: [HLS 214-115] Multiple burst reads of length 64 and bit width 32 in loop 'VITIS_LOOP_130_3'(kernel_MHSA.cpp:130:35) has been inferred on bundle 'gmem4'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MHSA.cpp:130:35)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_112_1'(kernel_MatMul.cpp:112:23) has been inferred on bundle 'gmem1'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_100_1'(llama_layer.cpp:100:20) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:100:20)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_27_2'(kernel_RMS_Norm.cpp:27:22) has been inferred on bundle 'gmem2'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (kernel_RMS_Norm.cpp:27:22)
INFO: [HLS 214-115] Multiple burst reads of length 768 and bit width 32 in loop 'VITIS_LOOP_132_3'(llama_layer.cpp:132:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:132:27)
INFO: [HLS 214-115] Multiple burst writes of length 768 and bit width 32 in loop 'VITIS_LOOP_150_5'(llama_layer.cpp:150:27) has been inferred on bundle 'gmem0'. These burst requests might be further partitioned into multiple requests during RTL generation, based on max_read_burst_length or max_write_burst_length settings. (llama_layer.cpp:150:27)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_CACHE_STORE_proc' (kernel_MHSA.cpp:54:18) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:54:18)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_ATT_INIT_proc' (kernel_MHSA.cpp:67:19) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:67:19)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc' (kernel_MHSA.cpp:75:23) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:75:23)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc' (kernel_MHSA.cpp:110:20) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:110:20)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_XB_INIT_proc' (kernel_MHSA.cpp:116:14) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:116:14)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' (kernel_MHSA.cpp:122:22) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:122:22)
INFO: [HLS 214-455] Changing loop 'kernel_mhsa.1_Loop_OUTPUT_WRITE_proc' (kernel_MHSA.cpp:165:19) to a process function for dataflow in function 'kernel_mhsa.1' (kernel_MHSA.cpp:165:19)
INFO: [HLS 214-455] Changing loop 'matmul.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.254.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.255.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.256.1' (kernel_MatMul.cpp:112:23)
INFO: [HLS 214-455] Changing loop 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc' (kernel_MatMul.cpp:112:23) to a process function for dataflow in function 'matmul.245.1' (kernel_MatMul.cpp:112:23)
WARNING: [HLS 214-475] Merging processes 'Multiply_VecMat', 'push_tensor1d' and 'push_tensor1d' in function 'FFN.1' due to writes on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'Multiply_VecMat' and 'push_tensor1d' in function 'FFN.1' due to reads on 'x_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'push_tensor2d_bycol', 'push_tensor2d_bycol', 'push_tensor1d', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol' and 'Multiply_VecMat' in function 'FFN.1' due to writes on 'W_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'Swish', 'Multiply_VecMat', 'Multiply_Vec', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat', 'push_tensor1d', 'push_tensor2d_bycol', 'Multiply_VecMat' and 'push_tensor2d_bycol' in function 'FFN.1' due to reads on 'W_strm' (kernel_FFN.cpp:71:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_XB_INIT_proc' and 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' in function 'kernel_mhsa.1' due to writes on 'xb_0' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc' and 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc' in function 'kernel_mhsa.1' due to writes on 'att_0' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'RoPE', 'matmul.245.255.1', 'kernel_mhsa.1_Loop_CACHE_STORE_proc', 'matmul.245.256.1', 'matmul.245.1', 'kernel_mhsa.1_Loop_XB_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_STREAM_proc', 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc', 'RoPE' and 'matmul.245.254.1' in function 'kernel_mhsa.1' due to reads on 'gmem2' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-475] Merging processes 'kernel_mhsa.1_Loop_OUTPUT_WRITE_proc', 'matmul.245.254.1', 'matmul.245.255.1', 'matmul.245.256.1', 'RoPE', 'RoPE', 'kernel_mhsa.1_Loop_CACHE_STORE_proc', 'kernel_mhsa.1_Loop_ATT_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_COMPUTE_proc', 'kernel_mhsa.1_Loop_SOFTMAX_HEADS_proc', 'kernel_mhsa.1_Loop_XB_INIT_proc', 'kernel_mhsa.1_Loop_HEAD_STREAM_proc' and 'matmul.245.1' in function 'kernel_mhsa.1' due to feedback on 'llama_layer::current_token' (kernel_MHSA.cpp:6:0)
WARNING: [HLS 214-187] Cannot unroll loop 'VITIS_LOOP_15_2' (kernel_MatMul.cpp:15:19) in function 'load_vec' as it has a variable trip count (kernel_MatMul.cpp:15:19)
INFO-FLOW: DBG:PUTS: copy_raw_kernel_xml ap_link_39: kernel.xml not generated: C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel.internal.xml
INFO: [HLS 200-111] Finished Compiling Optimization and Transform: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 13.297 seconds; current allocated memory: 626.820 MB.
INFO: [HLS 200-111] Finished Checking Pragmas: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.011 seconds; current allocated memory: 626.820 MB.
Execute         opt_and_import_c a -opt_level=2 -skip_syncheck=0 -ng=0 -keep_printf=0 
Execute           cleanup_all_models 
INFO: [HLS 200-10] Starting code transformations ...
INFO-FLOW: Running Standard Transforms...
Execute           transform -hls -share-std-xform -demangle-name -inline-byval-memcpy -always-inline -promote-dbg-pointer -interface-preproc -mem2reg -scalarrepl -mem2reg -keep-read-access -instcombine -dce -promote-dbg-pointer -bitop-raise -loop-simplify -indvarspre -indvars -loop-simplify -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -simplifycfg -mem2reg -globalopt -global-constprop -deadargelim -instcombine -simplifycfg -scalarrepl -instcombine -reassociate -licm -simplifycfg -loop-simplify -indvars -instcombine -simplifycfg -mem2reg -loop-simplify -indvars -instcombine -gvn -gvn -instcombine -adce -break-crit-edges -simplifycfg -loop-delete -global-array-opt -dce -dse -adce -find-syn-modules -top llama_layer -deadargelim -mem2reg -instcombine -dce -presyn-prepare -interface-preproc -syn-check -check-rec-only -find-region -simplifycfg -func-extr -function-inline -globaldce -mem2reg -instcombine -dce -gvn -globaldce -adce -adse -constprop -instcombine -bit-constprop -instcombine -dce -simplifycfg -bitop-raise -simplifycfg -dce -loop-delete -reassociate -globalopt -global-privatize -mem2reg -dce -global-constprop -pointer-simplify -constprop -dce -promote-dbg-pointer -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.0.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.1.bc -f -phase std-opt 
Command           transform done; 0.625 sec.
INFO: [HLS 200-111] Finished Standard Transforms: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 0.652 seconds; current allocated memory: 643.707 MB.
INFO: [HLS 200-10] Checking synthesizability ...
INFO-FLOW: Checking Synthesizability 1/2..
Execute           transform -hls -syn-check -check-rec-only -scalarrepl -norm-name -dce -mem2reg -instcombine -directive-preproc -mem2reg -dse -dce -dce -pag -array-normalize -instcombine -dce -array-seg-normalize -instcombine -dce -data-pack -instcombine -dce -inst-simplify -array-flatten -instcombine -dce -array-burst -dce -deadargelim -promote-global-argument -simplifycfg -mem2reg -globaldce -dce -deadargelim -dce -instcombine -function-inline -globaldce -dce -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -dse -adse -instcombine -ptrLegalization -simplifycfg -dce -instcombine -pointer-simplify -ptrArgReplace -dce -instcombine -resolve-double-ptr -scalarrepl -norm-name -dce -mem2reg -instcombine -ptrLegalization -simplifycfg -deadargelim -instcombine -dce -inst-simplify -directive-preproc -mem2reg -dse -dce -globaldce C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.2.prechk.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
Command           transform done; 0.772 sec.
INFO-FLOW: Checking Synthesizability 2/2..
Execute           transform -syn-check C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.2.prechk.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.2.bc -f -phase syn-check 
INFO: [HLS 200-111] Finished Checking Synthesizability: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.836 seconds; current allocated memory: 656.668 MB.
INFO-FLOW: Compiler optimizing ...
INFO-FLOW: Share syncheck's 1.bc for syn flow: copy C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.g.1.bc to C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.1.bc
INFO-FLOW: Presyn 1...
Execute           transform -hls -tmp C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -interface-port-rename -directive-preproc -mem2reg -dse -dce -scalarrepl -norm-name -deadargelim -dce -hls-dead-arg-elim -deadargelim -mem2reg -instcombine -dce -simplifycfg -dce -resource-proc -clib-intrinsic-prepare -dce -func-buffer -dce -pag -array-normalize -func-legal -instcombine -gvn -constprop -dce -simplifycfg -mem2reg -globaldce -resolve-double-ptr -dce -deadargelim -dce -instcombine -ptrArgReplace -mem2reg -dce -array-seg-normalize -deadargelim -instcombine -dce -directive-preproc -mem2reg -dse -dce -pointer-simplify -dce -port-alignment -dce -interface-preproc -data-pack -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -loop-simplify -indvars -instcombine -gvn -loop-simplify -mem2reg -dce -find-region -instcombine -inst-simplify -interface-preproc -cfgopt -instcombine -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -clean-region -attach-range -gvn -inst-simplify -constprop -simplifycfg -dce -pointer-simplify -dce -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -instcombine -dce -array-transform-check -array-reshape -instcombine -simplifycfg -dce -ptrArgReplace -deadargelim -mem2reg -instcombine -simplifycfg -dce -indvars -loop-simplify -loop-bound -constprop -instcombine -simplifycfg -indvars -simplifycfg -dce -globaldce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -duplicate-dataflow-processes -globaldce -instcombine -array-partition -prepare-dynamic-array-partition -instcombine -simplifycfg -dce -ptrArgReplace -global-constprop -deadargelim -mem2reg -func-legal -dce -global-constprop -deadargelim -mem2reg -simplifycfg -dce -merge-param -deadargelim -globalopt -constprop -dce -ptrArgReplace -mem2reg -simplifycfg -dce -mem-intrinsic-preproc -dce -global-internalize -global-privatize -mem2reg -globaldce -lcssa -loop-simplify -phi-select-elim -promote-global-argument -ptrArgReplace -mem2reg -dce -globalopt -mergereturn -simplify-global-access -mem2reg -dce -pointer-simplify -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -dce -norm-name -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -accesses-merge -function-inline -complex-op-raise -inst-simplify -globaldce -func-legal -dce -loop-bound -arraycheck -bitwidthmin2 -bitwidthmin2 -on-by-dataflow -loop-delete -instcombine -simplifycfg -globaldce -dce -gvn -deadargelim -dce -loop-simplify -clean-region -simplifycfg -propagate-stable-arguments -instcombine -simplifycfg -dce -globaldce -duplicate-dataflow-processes -stream-intrinsic-preproc -dce -check-ap-stream -loop-simplify -eliminate-keepreads -extract-dataflow-in-loop -loop-simplify -dce -gvn -deadargelim -dse -duplicate-dataflow-processes -check-dataflow-syntax -legalize-stream-variable -globaldce -extract-subproc -global-constprop -deadargelim -globaldce -legalize-global -dce -dead-channel-elimination -canonicalize-gep -globaldce -dce -gvn -hls-dead-arg-elim -deadargelim -canonicalize-dataflow -directive-preproc -dce -globaldce -scalar-preprocessing -scalar-propagation2 -scalar-stream -deadargelim -globaldce -mem2reg -check-dataflow-channels -function-stream -dce -globaldce -prop-fifo-spec -internal-stream-gen -canonicalize-gep -globaldce -dce -gvn -deadargelim -mergereturn -indvars -loop-simplify -instcombine -array-stream -array-seg-normalize -array-partition -clean-array-spec -func-legal -instcombine -simplifycfg -dce -bundle-memfifo-ops -deadargelim -directive-preproc -mem2reg -dse -dce -group-axi-access -licm -simplifycfg -dce -loop-delete -hls-display -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.1.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.1.tmp.bc -f 
INFO: [XFORM 203-602] Inlining function 'fp_struct<float>::to_ieee' into 'pow_reduce::pow_generic<float>' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:383) automatically.
INFO: [HLS 200-1947] Automatically inferred stable function argument 'position' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wq' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wk' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wv' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'wo' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'key_cache' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'value_cache' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'layer' of dataflow function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_10' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_11' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_12' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_13' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_14' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument '_ZZ11llama_layerE13current_token_15' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.19' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.20' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.21' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.22' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.23' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.24' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.25' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.26' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'current_token.27' of dataflow function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_0' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_1' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_2' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_3' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_4' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_5' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_6' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_7' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_8' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_9' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_10' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_11' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_12' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_13' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_14' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_vec_15' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.245.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W1_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W2_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'W3_vec' of dataflow function 'FFN.1' (kernel_FFN.cpp:85:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'o_vec' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'gmem2' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [HLS 200-1947] Automatically inferred stable function argument 'i_mat' of dataflow function 'matmul.1' (kernel_MatMul.cpp:95:1).
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.254.1.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.7'
	 'load_mat_burst.8'
	 'compute_vec_mat.9'
	 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.255.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.10'
	 'load_mat_burst.11'
	 'compute_vec_mat.12'
	 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.256.1' (kernel_MatMul.cpp:95:9), detected/extracted 4 process function(s): 
	 'load_vec.13'
	 'load_mat_burst.14'
	 'compute_vec_mat.15'
	 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.245.1' (kernel_MatMul.cpp:95:1), detected/extracted 4 process function(s): 
	 'load_vec.16'
	 'load_mat_burst.17'
	 'compute_vec_mat.18'
	 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'kernel_mhsa.1' (kernel_MHSA.cpp:42:1), detected/extracted 2 process function(s): 
	 'kernel_mhsa.1_Block_entry_proc'
	 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-712] Applying dataflow to function 'FFN.1' (kernel_FFN.cpp:85:1), detected/extracted 2 process function(s): 
	 'FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'
	 'pull_tensor1d'.
INFO: [XFORM 203-712] Applying dataflow to function 'matmul.1' (kernel_MatMul.cpp:95:1), detected/extracted 4 process function(s): 
	 'load_vec'
	 'load_mat_burst'
	 'compute_vec_mat'
	 'matmul.1_Loop_VITIS_LOOP_112_1_proc'.
Command           transform done; 4.659 sec.
INFO-FLOW: Presyn 2...
Execute           transform -hls -keep-callgraph -scalarrepl -mem2reg -port-alignment -attach-range -dce -pipe-mux-gen -indvars -loop-bound -inst-simplify -instcombine -dce -merge-array-access -mem2reg -dce -clean-region -mergereturn -if-conv -instcombine -dce -constprop -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -gvn -gvn -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -dse -adse -adce -scalarrepl -mem2reg -global-constprop -deadargelim -deadargelim -instcombine -dce -simplifycfg -ptrArgReplace -mem2reg -function-inline -globaldce -mem2reg -instcombine -dce -expr-balance -instcombine -dce -bitwidthmin2 -bitwidthmin2 -interface-preproc -directive-preproc -inst-rectify -instcombine -dce -basicaa -aggr-aa -aggrmodref-aa -aggr-aa -functionattrs -constprop -instcombine -bit-constprop -simplify-global-access -globalopt -globaldce -inst-simplify -instcombine -elimdeaddata -dce -loop-delete -simplifycfg -loop-simplify -barrier -norm-name C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.1.tmp.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.2.bc -f -phase presyn 
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:291:27) to (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:661:3) in function 'pow_reduce::pow_generic<float>'... converting 13 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE.1'... converting 11 basic blocks.
INFO: [XFORM 203-401] Performing if-conversion on hyperblock from (kernel_Rope.cpp:16:40) to (kernel_Rope.cpp:22:16) in function 'RoPE'... converting 11 basic blocks.
Command           transform done; 2.341 sec.
INFO: [HLS 200-111] Finished Loop, function and other optimizations: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 7.004 seconds; current allocated memory: 687.219 MB.
Execute           transform -hls -auto-function-inline -globaldce -ptrArgReplace -mem2reg -dce -reset-lda -loop-simplify -indvars -aggr-aa -licm -loop-dep -loop-bound -licm -loop-simplify -loop-sink-hoist -flattenloopnest -array-flatten -gvn -instcombine -dce -array-map -dce -func-legal -gvn -adce -instcombine -cfgopt -simplifycfg-lite -loop-simplify -array-burst -promote-global-argument -dce -array-seg-normalize -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -gvn -gvn -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -dse -adse -adce -licm -inst-simplify -dce -globaldce -instcombine -array-stream -eliminate-keepreads -instcombine -dce -deadargelim -doublePtrSimplify -doublePtrElim -dce -doublePtrSimplify -promote-dbg-pointer -dce -scalarrepl -mem2reg -norm-name -mem2reg -instcombine -dse -adse -adce -ptrLegalization -dce -array-flatten -dce -instcombine -check-doubleptr -loop-rot -constprop -inst-simplify -cfgopt -simplifycfg-lite -loop-simplify -indvars -pointer-simplify -dce -loop-bound -loop-simplify -loop-preproc -constprop -global-constprop -gvn -mem2reg -instcombine -dce -loop-bound -loop-merge -dce -deadargelim -dce -canonicalize-dataflow -dce -deadargelim -globaldce -mem2reg -bram-byte-enable -inst-simplify -inst-rectify -instcombine -adce -deadargelim -load-elim -read-loop-dep -loop-simplify -loop-rewind-sink-hoist -loop-outline -hls-dead-arg-elim -directive-preproc -bitwidthmin2 -bitwidthmin2 -read-loop-dep -interface-preproc -directive-preproc -interface-gen -bram-byte-enable-spec-prop -mul2addshift -deadargelim -inst-simplify -dce -mem2reg -instcombine -gvn -dce -adse -loop-bound -instcombine -cfgopt -simplifycfg-lite -loop-simplify -clean-region -io-protocol -find-region -mem2reg -bitop-raise -complex-op-raise -inst-simplify -inst-rectify -instcombine -gvn -adce -deadargelim -float-op-raise -loop-simplify -phi-opt -bitop-raise -cfgopt -simplifycfg-lite -strip-dead-prototypes -interface-lower -bitop-lower -intrinsic-lower -auto-function-inline -basicaa -aggrmodref-aa -globalsmodref-aa -aggr-aa -inst-simplify -simplifycfg-lite -loop-simplify -mergereturn -inst-simplify -inst-rectify -globaldce -dce -load-elim -bitop-lower -float-op-raise -fma-raise -loop-rewind -pointer-simplify -dce -cfgopt -dce -loop-bound -loop-dep -read-loop-dep -dce -dyn-mem-reuse -dce -recurrence-min -dce -share-scalar-alloca -deadargelim -dce -check-stream -norm-name -legalize -inst-clarity -bitwidth -dce -validate-dataflow -dump-loop-dep-to-ir -check-all-ssdm -drop-inferred-ii -dump-complexity-metric C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.2.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.5' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol.3' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_24_1'(kernel_FFN.cpp:24:22) and 'VITIS_LOOP_25_2'(kernel_FFN.cpp:25:26) in function 'push_tensor2d_bycol' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.8' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.17' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.14' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst.11' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_25_1'(kernel_MatMul.cpp:25:22) and 'VITIS_LOOP_26_2'(kernel_MatMul.cpp:26:26) in function 'load_mat_burst' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_K_CACHE'(kernel_MHSA.cpp:82:16) and 'VITIS_LOOP_83_2'(kernel_MHSA.cpp:83:34) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'LOAD_V_CACHE'(kernel_MHSA.cpp:129:16) and 'VITIS_LOOP_130_3'(kernel_MHSA.cpp:130:35) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'TOKEN_STREAM'(kernel_MHSA.cpp:141:27) and 'VALUE_MAC'(kernel_MHSA.cpp:144:28) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.9' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.18' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.15' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat.12' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_53_2'(kernel_MatMul.cpp:53:22) and 'VITIS_LOOP_62_4'(kernel_MatMul.cpp:62:26) in function 'compute_vec_mat' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.6' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat.4' into perfectly nested loops.
INFO: [HLS 200-2061] Successfully converted nested loops 'VITIS_LOOP_41_2'(kernel_FFN.cpp:41:22) and 'VITIS_LOOP_43_3'(kernel_FFN.cpp:43:26) in function 'Multiply_VecMat' into perfectly nested loops.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.5'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol.3'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_24_1' (kernel_FFN.cpp:24:22) in function 'push_tensor2d_bycol'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.8'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.17'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.14'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst.11'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_25_1' (kernel_MatMul.cpp:25:22) in function 'load_mat_burst'.
WARNING: [HLS 200-960] Cannot flatten loop 'ATT_INIT' (kernel_MHSA.cpp:67:19) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc' the outer loop is not a perfect loop because there is nontrivial logic before entering the inner loop.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_K_CACHE' (kernel_MHSA.cpp:82:16) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'LOAD_V_CACHE' (kernel_MHSA.cpp:129:16) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'TOKEN_STREAM' (kernel_MHSA.cpp:141:27) in function 'kernel_mhsa.1_Block_entry_current_token_fb_proc'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.9'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.18'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.15'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat.12'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_53_2' (kernel_MatMul.cpp:53:22) in function 'compute_vec_mat'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.6'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat.4'.
INFO: [XFORM 203-541] Flattening a loop nest 'VITIS_LOOP_41_2' (kernel_FFN.cpp:41:22) in function 'Multiply_VecMat'.
WARNING: [HLS 200-1990] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'load'(kernel_Softmax.cpp:9:9) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'find_max'(kernel_Softmax.cpp:16:13) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'compute'(kernel_Softmax.cpp:26:12) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [HLS 200-1990] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop bound can be asserted to execute at least once.
WARNING: [HLS 200-1991] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop can be encapsulated as a standalone function.
WARNING: [HLS 200-1992] Performance of loop 'normalize'(kernel_Softmax.cpp:34:14) in function 'kernel_softmax' can be improved with loop rewind inference if the loop is called from a region that can be executed in overlapped fashion such as a dataflow region or the top function.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem4'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'vec_local' (kernel_Softmax.cpp:6).
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'i_vec'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem3'.
WARNING: [ANALYSIS 214-52] Found false inter dependency for variable 'gmem4'.
INFO: [HLS 200-1856] Using 'standard' precision for all 'fmac' operations
WARNING: [HLS 200-954] Cannot Rewind function kernel_softmax because there are multiple loops inside the region (kernel_Softmax.cpp:6:1)
Execute             auto_get_db
Command           transform done; 4.711 sec.
INFO-FLOW: Building ssdm...
Execute           transform -hls -cdfg-build C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.3.bc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/a.o.3.bc -f -phase build-ssdm 
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-2039] Inferred 'occurrence' pragma with cycle 12 in function kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
WARNING: [HLS 200-1449] Process kernel_mhsa.1_Block_entry_current_token_fb_proc has both a predecessor and reads an input from its caller (see the GUI dataflow viewer). This may lead to lower throughput. Consider copying this input via a predecessor process.
Command           transform done; 0.683 sec.
INFO: [HLS 200-111] Finished Architecture Synthesis: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 5.397 seconds; current allocated memory: 1.437 GB.
INFO-FLOW: Finish building internal data model.
Command         opt_and_import_c done; 13.889 sec.
Command       elaborate done; 148.791 sec.
Execute       ap_eval exec zip -j C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/dut.hcp $dbDir/a.o.3.bc $dbDir/${topname}.rtl_wrap.cfg.tcl $dbDir/apatb_${topname}.cpp $dbDir/apatb_${topname}_util.cpp $dbDir/apatb_${topname}_ir.ll $dbDir/mapper_${topname}.cpp $dbDir/top-io-fe.xml $dbDir/kernel.internal.xml $workdir/../hls.app 
Command       ap_eval done; 0.163 sec.
Execute       autosyn -from_csynth_design=1 
INFO: [HLS 200-10] Starting hardware synthesis ...
INFO-FLOW: Synthesizing C/C++ design ...
INFO: [HLS 200-10] Synthesizing 'llama_layer' ...
Execute         ap_set_top_model llama_layer 
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_proc' to 'kernel_mhsa_1_Block_entry_proc'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.7' to 'load_vec_7'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.8' to 'load_mat_burst_8'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.9' to 'compute_vec_mat_9'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.254.1.1' to 'matmul_245_254_1_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.10' to 'load_vec_10'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.11' to 'load_mat_burst_11'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.12' to 'compute_vec_mat_12'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.255.1' to 'matmul_245_255_1'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.13' to 'load_vec_13'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.14' to 'load_mat_burst_14'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.15' to 'compute_vec_mat_15'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.256.1' to 'matmul_245_256_1'.
WARNING: [SYN 201-103] Legalizing function name 'pow_generic<float>' to 'pow_generic_float_s'.
WARNING: [SYN 201-103] Legalizing function name 'RoPE.1' to 'RoPE_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK'.
WARNING: [SYN 201-103] Legalizing function name 'load_vec.16' to 'load_vec_16'.
WARNING: [SYN 201-103] Legalizing function name 'load_mat_burst.17' to 'load_mat_burst_17'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1' to 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' to 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [SYN 201-103] Legalizing function name 'compute_vec_mat.18' to 'compute_vec_mat_18'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.245.1' to 'matmul_245_1'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1_Block_entry_current_token_fb_proc' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc'.
WARNING: [SYN 201-103] Legalizing function name 'kernel_mhsa.1' to 'kernel_mhsa_1'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor1d.2' to 'push_tensor1d_2'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.3' to 'push_tensor2d_bycol_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.4' to 'Multiply_VecMat_4'.
WARNING: [SYN 201-103] Legalizing function name 'push_tensor2d_bycol.5' to 'push_tensor2d_bycol_5'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1' to 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' to 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [SYN 201-103] Legalizing function name 'Multiply_VecMat.6' to 'Multiply_VecMat_6'.
WARNING: [SYN 201-103] Legalizing function name 'FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' to 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'.
WARNING: [SYN 201-103] Legalizing function name 'FFN.1' to 'FFN_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' to 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1_Loop_VITIS_LOOP_112_1_proc' to 'matmul_1_Loop_VITIS_LOOP_112_1_proc'.
WARNING: [SYN 201-103] Legalizing function name 'matmul.1' to 'matmul_1'.
Command         ap_set_top_model done; 1.928 sec.
Execute         get_model_list llama_layer -filter all-wo-channel -topdown 
Execute         preproc_iomode -model llama_layer 
Execute         preproc_iomode -model matmul.1 
Execute         preproc_iomode -model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         preproc_iomode -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         preproc_iomode -model compute_vec_mat 
Execute         preproc_iomode -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         preproc_iomode -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst 
Execute         preproc_iomode -model load_vec 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         preproc_iomode -model FFN.1 
Execute         preproc_iomode -model pull_tensor1d 
Execute         preproc_iomode -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         preproc_iomode -model Multiply_VecMat.6 
Execute         preproc_iomode -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol.5 
Execute         preproc_iomode -model Multiply_Vec 
Execute         preproc_iomode -model Swish 
Execute         preproc_iomode -model Multiply_VecMat.4 
Execute         preproc_iomode -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol.3 
Execute         preproc_iomode -model push_tensor1d.2 
Execute         preproc_iomode -model Multiply_VecMat 
Execute         preproc_iomode -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         preproc_iomode -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         preproc_iomode -model push_tensor2d_bycol 
Execute         preproc_iomode -model push_tensor1d 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         preproc_iomode -model kernel_mhsa.1 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         preproc_iomode -model matmul.245.1 
Execute         preproc_iomode -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         preproc_iomode -model compute_vec_mat.18 
Execute         preproc_iomode -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         preproc_iomode -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.17 
Execute         preproc_iomode -model load_vec.16 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         preproc_iomode -model kernel_softmax 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         preproc_iomode -model RoPE.1 
Execute         preproc_iomode -model RoPE 
Execute         preproc_iomode -model pow_generic<float> 
Execute         preproc_iomode -model matmul.245.256.1 
Execute         preproc_iomode -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         preproc_iomode -model compute_vec_mat.15 
Execute         preproc_iomode -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         preproc_iomode -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.14 
Execute         preproc_iomode -model load_vec.13 
Execute         preproc_iomode -model matmul.245.255.1 
Execute         preproc_iomode -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         preproc_iomode -model compute_vec_mat.12 
Execute         preproc_iomode -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         preproc_iomode -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.11 
Execute         preproc_iomode -model load_vec.10 
Execute         preproc_iomode -model matmul.245.254.1.1 
Execute         preproc_iomode -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         preproc_iomode -model compute_vec_mat.9 
Execute         preproc_iomode -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         preproc_iomode -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         preproc_iomode -model load_mat_burst.8 
Execute         preproc_iomode -model load_vec.7 
Execute         preproc_iomode -model kernel_mhsa.1_Block_entry_proc 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         preproc_iomode -model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         get_model_list llama_layer -filter all-wo-channel 
INFO-FLOW: Model list for configure: llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa.1_Block_entry_proc load_vec.7 load_mat_burst.8 compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.9 matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc matmul.245.254.1.1 load_vec.10 load_mat_burst.11 compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.12 matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc matmul.245.255.1 load_vec.13 load_mat_burst.14 compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.15 matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc matmul.245.256.1 pow_generic<float> RoPE RoPE.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec.16 load_mat_burst.17 compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.18 matmul.245.1_Loop_VITIS_LOOP_112_1_proc matmul.245.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa.1_Block_entry_current_token_fb_proc kernel_mhsa.1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.2 push_tensor2d_bycol.3 Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.4 Swish Multiply_Vec push_tensor2d_bycol.5 Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.6 FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN.1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul.1_Loop_VITIS_LOOP_112_1_proc matmul.1 llama_layer
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_100_1 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_19_1 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_19_1 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_124_2 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_124_2 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_proc ...
Execute         set_default_model kernel_mhsa.1_Block_entry_proc 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_proc 
INFO-FLOW: Configuring Module : load_vec.7 ...
Execute         set_default_model load_vec.7 
Execute         apply_spec_resource_limit load_vec.7 
INFO-FLOW: Configuring Module : load_mat_burst.8 ...
Execute         set_default_model load_mat_burst.8 
Execute         apply_spec_resource_limit load_mat_burst.8 
INFO-FLOW: Configuring Module : compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         apply_spec_resource_limit compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : compute_vec_mat.9 ...
Execute         set_default_model compute_vec_mat.9 
Execute         apply_spec_resource_limit compute_vec_mat.9 
INFO-FLOW: Configuring Module : matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         apply_spec_resource_limit matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Configuring Module : matmul.245.254.1.1 ...
Execute         set_default_model matmul.245.254.1.1 
Execute         apply_spec_resource_limit matmul.245.254.1.1 
INFO-FLOW: Configuring Module : load_vec.10 ...
Execute         set_default_model load_vec.10 
Execute         apply_spec_resource_limit load_vec.10 
INFO-FLOW: Configuring Module : load_mat_burst.11 ...
Execute         set_default_model load_mat_burst.11 
Execute         apply_spec_resource_limit load_mat_burst.11 
INFO-FLOW: Configuring Module : compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         apply_spec_resource_limit compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : compute_vec_mat.12 ...
Execute         set_default_model compute_vec_mat.12 
Execute         apply_spec_resource_limit compute_vec_mat.12 
INFO-FLOW: Configuring Module : matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         apply_spec_resource_limit matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Configuring Module : matmul.245.255.1 ...
Execute         set_default_model matmul.245.255.1 
Execute         apply_spec_resource_limit matmul.245.255.1 
INFO-FLOW: Configuring Module : load_vec.13 ...
Execute         set_default_model load_vec.13 
Execute         apply_spec_resource_limit load_vec.13 
INFO-FLOW: Configuring Module : load_mat_burst.14 ...
Execute         set_default_model load_mat_burst.14 
Execute         apply_spec_resource_limit load_mat_burst.14 
INFO-FLOW: Configuring Module : compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         apply_spec_resource_limit compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : compute_vec_mat.15 ...
Execute         set_default_model compute_vec_mat.15 
Execute         apply_spec_resource_limit compute_vec_mat.15 
INFO-FLOW: Configuring Module : matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         apply_spec_resource_limit matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Configuring Module : matmul.245.256.1 ...
Execute         set_default_model matmul.245.256.1 
Execute         apply_spec_resource_limit matmul.245.256.1 
INFO-FLOW: Configuring Module : pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         apply_spec_resource_limit pow_generic<float> 
INFO-FLOW: Configuring Module : RoPE ...
Execute         set_default_model RoPE 
Execute         apply_spec_resource_limit RoPE 
INFO-FLOW: Configuring Module : RoPE.1 ...
Execute         set_default_model RoPE.1 
Execute         apply_spec_resource_limit RoPE.1 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
INFO-FLOW: Configuring Module : kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         apply_spec_resource_limit kernel_softmax 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Configuring Module : load_vec.16 ...
Execute         set_default_model load_vec.16 
Execute         apply_spec_resource_limit load_vec.16 
INFO-FLOW: Configuring Module : load_mat_burst.17 ...
Execute         set_default_model load_mat_burst.17 
Execute         apply_spec_resource_limit load_mat_burst.17 
INFO-FLOW: Configuring Module : compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         apply_spec_resource_limit compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : compute_vec_mat.18 ...
Execute         set_default_model compute_vec_mat.18 
Execute         apply_spec_resource_limit compute_vec_mat.18 
INFO-FLOW: Configuring Module : matmul.245.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         apply_spec_resource_limit matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Configuring Module : matmul.245.1 ...
Execute         set_default_model matmul.245.1 
Execute         apply_spec_resource_limit matmul.245.1 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
INFO-FLOW: Configuring Module : kernel_mhsa.1_Block_entry_current_token_fb_proc ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         apply_spec_resource_limit kernel_mhsa.1_Block_entry_current_token_fb_proc 
INFO-FLOW: Configuring Module : kernel_mhsa.1 ...
Execute         set_default_model kernel_mhsa.1 
Execute         apply_spec_resource_limit kernel_mhsa.1 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_132_3 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_132_3 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_19_11 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_19_11 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_27_22 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_27_22 
INFO-FLOW: Configuring Module : push_tensor1d ...
Execute         set_default_model push_tensor1d 
Execute         apply_spec_resource_limit push_tensor1d 
INFO-FLOW: Configuring Module : push_tensor2d_bycol ...
Execute         set_default_model push_tensor2d_bycol 
Execute         apply_spec_resource_limit push_tensor2d_bycol 
INFO-FLOW: Configuring Module : Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat ...
Execute         set_default_model Multiply_VecMat 
Execute         apply_spec_resource_limit Multiply_VecMat 
INFO-FLOW: Configuring Module : push_tensor1d.2 ...
Execute         set_default_model push_tensor1d.2 
Execute         apply_spec_resource_limit push_tensor1d.2 
INFO-FLOW: Configuring Module : push_tensor2d_bycol.3 ...
Execute         set_default_model push_tensor2d_bycol.3 
Execute         apply_spec_resource_limit push_tensor2d_bycol.3 
INFO-FLOW: Configuring Module : Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat.4 ...
Execute         set_default_model Multiply_VecMat.4 
Execute         apply_spec_resource_limit Multiply_VecMat.4 
INFO-FLOW: Configuring Module : Swish ...
Execute         set_default_model Swish 
Execute         apply_spec_resource_limit Swish 
INFO-FLOW: Configuring Module : Multiply_Vec ...
Execute         set_default_model Multiply_Vec 
Execute         apply_spec_resource_limit Multiply_Vec 
INFO-FLOW: Configuring Module : push_tensor2d_bycol.5 ...
Execute         set_default_model push_tensor2d_bycol.5 
Execute         apply_spec_resource_limit push_tensor2d_bycol.5 
INFO-FLOW: Configuring Module : Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         apply_spec_resource_limit Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Configuring Module : Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         apply_spec_resource_limit Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Configuring Module : Multiply_VecMat.6 ...
Execute         set_default_model Multiply_VecMat.6 
Execute         apply_spec_resource_limit Multiply_VecMat.6 
INFO-FLOW: Configuring Module : FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc ...
Execute         set_default_model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         apply_spec_resource_limit FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO-FLOW: Configuring Module : pull_tensor1d ...
Execute         set_default_model pull_tensor1d 
Execute         apply_spec_resource_limit pull_tensor1d 
INFO-FLOW: Configuring Module : FFN.1 ...
Execute         set_default_model FFN.1 
Execute         apply_spec_resource_limit FFN.1 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_144_4 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_144_4 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_150_5 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_150_5 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_19_13 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_19_13 
INFO-FLOW: Configuring Module : llama_layer_Pipeline_VITIS_LOOP_27_24 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         apply_spec_resource_limit llama_layer_Pipeline_VITIS_LOOP_27_24 
INFO-FLOW: Configuring Module : load_vec ...
Execute         set_default_model load_vec 
Execute         apply_spec_resource_limit load_vec 
INFO-FLOW: Configuring Module : load_mat_burst ...
Execute         set_default_model load_mat_burst 
Execute         apply_spec_resource_limit load_mat_burst 
INFO-FLOW: Configuring Module : compute_vec_mat_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         apply_spec_resource_limit compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Configuring Module : compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         apply_spec_resource_limit compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Configuring Module : compute_vec_mat ...
Execute         set_default_model compute_vec_mat 
Execute         apply_spec_resource_limit compute_vec_mat 
INFO-FLOW: Configuring Module : matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         apply_spec_resource_limit matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
INFO-FLOW: Configuring Module : matmul.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         apply_spec_resource_limit matmul.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Configuring Module : matmul.1 ...
Execute         set_default_model matmul.1 
Execute         apply_spec_resource_limit matmul.1 
INFO-FLOW: Configuring Module : llama_layer ...
Execute         set_default_model llama_layer 
Execute         apply_spec_resource_limit llama_layer 
INFO-FLOW: Model list for preprocess: llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa.1_Block_entry_proc load_vec.7 load_mat_burst.8 compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.9 matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc matmul.245.254.1.1 load_vec.10 load_mat_burst.11 compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.12 matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc matmul.245.255.1 load_vec.13 load_mat_burst.14 compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.15 matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc matmul.245.256.1 pow_generic<float> RoPE RoPE.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec.16 load_mat_burst.17 compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.18 matmul.245.1_Loop_VITIS_LOOP_112_1_proc matmul.245.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa.1_Block_entry_current_token_fb_proc kernel_mhsa.1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.2 push_tensor2d_bycol.3 Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.4 Swish Multiply_Vec push_tensor2d_bycol.5 Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.6 FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN.1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul.1_Loop_VITIS_LOOP_112_1_proc matmul.1 llama_layer
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_100_1 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_100_1 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_19_1 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_1 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_27_2 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_2 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_124_2 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_124_2 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_proc ...
Execute         set_default_model kernel_mhsa.1_Block_entry_proc 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_proc 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_proc 
INFO-FLOW: Preprocessing Module: load_vec.7 ...
Execute         set_default_model load_vec.7 
Execute         cdfg_preprocess -model load_vec.7 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
Execute         rtl_gen_preprocess load_vec.7 
INFO-FLOW: Preprocessing Module: load_mat_burst.8 ...
Execute         set_default_model load_mat_burst.8 
Execute         cdfg_preprocess -model load_mat_burst.8 
Execute         rtl_gen_preprocess load_mat_burst.8 
INFO-FLOW: Preprocessing Module: compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         cdfg_preprocess -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.9 ...
Execute         set_default_model compute_vec_mat.9 
Execute         cdfg_preprocess -model compute_vec_mat.9 
Execute         rtl_gen_preprocess compute_vec_mat.9 
INFO-FLOW: Preprocessing Module: matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         cdfg_preprocess -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Preprocessing Module: matmul.245.254.1.1 ...
Execute         set_default_model matmul.245.254.1.1 
Execute         cdfg_preprocess -model matmul.245.254.1.1 
Execute         rtl_gen_preprocess matmul.245.254.1.1 
INFO-FLOW: Preprocessing Module: load_vec.10 ...
Execute         set_default_model load_vec.10 
Execute         cdfg_preprocess -model load_vec.10 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
Command         cdfg_preprocess done; 1.866 sec.
Execute         rtl_gen_preprocess load_vec.10 
INFO-FLOW: Preprocessing Module: load_mat_burst.11 ...
Execute         set_default_model load_mat_burst.11 
Execute         cdfg_preprocess -model load_mat_burst.11 
Execute         rtl_gen_preprocess load_mat_burst.11 
INFO-FLOW: Preprocessing Module: compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         cdfg_preprocess -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.12 ...
Execute         set_default_model compute_vec_mat.12 
Execute         cdfg_preprocess -model compute_vec_mat.12 
Execute         rtl_gen_preprocess compute_vec_mat.12 
INFO-FLOW: Preprocessing Module: matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         cdfg_preprocess -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Preprocessing Module: matmul.245.255.1 ...
Execute         set_default_model matmul.245.255.1 
Execute         cdfg_preprocess -model matmul.245.255.1 
Execute         rtl_gen_preprocess matmul.245.255.1 
INFO-FLOW: Preprocessing Module: load_vec.13 ...
Execute         set_default_model load_vec.13 
Execute         cdfg_preprocess -model load_vec.13 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_19' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_20' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_21' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_22' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_23' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_24' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_25' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_26' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'current_token_27' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE13current_token_15' does not exist or is optimized away.
Execute         rtl_gen_preprocess load_vec.13 
INFO-FLOW: Preprocessing Module: load_mat_burst.14 ...
Execute         set_default_model load_mat_burst.14 
Execute         cdfg_preprocess -model load_mat_burst.14 
Execute         rtl_gen_preprocess load_mat_burst.14 
INFO-FLOW: Preprocessing Module: compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         cdfg_preprocess -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.15 ...
Execute         set_default_model compute_vec_mat.15 
Execute         cdfg_preprocess -model compute_vec_mat.15 
Execute         rtl_gen_preprocess compute_vec_mat.15 
INFO-FLOW: Preprocessing Module: matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         cdfg_preprocess -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Preprocessing Module: matmul.245.256.1 ...
Execute         set_default_model matmul.245.256.1 
Execute         cdfg_preprocess -model matmul.245.256.1 
Execute         rtl_gen_preprocess matmul.245.256.1 
INFO-FLOW: Preprocessing Module: pow_generic<float> ...
Execute         set_default_model pow_generic<float> 
Execute         cdfg_preprocess -model pow_generic<float> 
Execute         rtl_gen_preprocess pow_generic<float> 
INFO-FLOW: Preprocessing Module: RoPE ...
Execute         set_default_model RoPE 
Execute         cdfg_preprocess -model RoPE 
Execute         rtl_gen_preprocess RoPE 
INFO-FLOW: Preprocessing Module: RoPE.1 ...
Execute         set_default_model RoPE.1 
Execute         cdfg_preprocess -model RoPE.1 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:375->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:467->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:156->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'ref_4oPi_table_100' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:58->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:59->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:60->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_cos_K2' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:61->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K0' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:62->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K1' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'ROM_1P_LUTRAM' (C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:63->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:159->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:16->C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\c++\sincoshotbmfloat.cpp:48->kernel_Rope.cpp:21): 'second_order_float_sin_K2' does not exist or is optimized away.
Command         cdfg_preprocess done; 1.945 sec.
Execute         rtl_gen_preprocess RoPE.1 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
INFO-FLOW: Preprocessing Module: kernel_softmax ...
Execute         set_default_model kernel_softmax 
Execute         cdfg_preprocess -model kernel_softmax 
Execute         rtl_gen_preprocess kernel_softmax 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
INFO-FLOW: Preprocessing Module: load_vec.16 ...
Execute         set_default_model load_vec.16 
Execute         cdfg_preprocess -model load_vec.16 
Execute         rtl_gen_preprocess load_vec.16 
INFO-FLOW: Preprocessing Module: load_mat_burst.17 ...
Execute         set_default_model load_mat_burst.17 
Execute         cdfg_preprocess -model load_mat_burst.17 
Execute         rtl_gen_preprocess load_mat_burst.17 
INFO-FLOW: Preprocessing Module: compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         cdfg_preprocess -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat.18 ...
Execute         set_default_model compute_vec_mat.18 
Execute         cdfg_preprocess -model compute_vec_mat.18 
Execute         rtl_gen_preprocess compute_vec_mat.18 
INFO-FLOW: Preprocessing Module: matmul.245.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         cdfg_preprocess -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Preprocessing Module: matmul.245.1 ...
Execute         set_default_model matmul.245.1 
Execute         cdfg_preprocess -model matmul.245.1 
Execute         rtl_gen_preprocess matmul.245.1 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1_Block_entry_current_token_fb_proc ...
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         cdfg_preprocess -model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc 
INFO-FLOW: Preprocessing Module: kernel_mhsa.1 ...
Execute         set_default_model kernel_mhsa.1 
Execute         cdfg_preprocess -model kernel_mhsa.1 
Execute         rtl_gen_preprocess kernel_mhsa.1 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_132_3 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_132_3 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_19_11 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_11 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_27_22 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_22 
INFO-FLOW: Preprocessing Module: push_tensor1d ...
Execute         set_default_model push_tensor1d 
Execute         cdfg_preprocess -model push_tensor1d 
Execute         rtl_gen_preprocess push_tensor1d 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol ...
Execute         set_default_model push_tensor2d_bycol 
Execute         cdfg_preprocess -model push_tensor2d_bycol 
Execute         rtl_gen_preprocess push_tensor2d_bycol 
INFO-FLOW: Preprocessing Module: Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat ...
Execute         set_default_model Multiply_VecMat 
Execute         cdfg_preprocess -model Multiply_VecMat 
Execute         rtl_gen_preprocess Multiply_VecMat 
INFO-FLOW: Preprocessing Module: push_tensor1d.2 ...
Execute         set_default_model push_tensor1d.2 
Execute         cdfg_preprocess -model push_tensor1d.2 
Execute         rtl_gen_preprocess push_tensor1d.2 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol.3 ...
Execute         set_default_model push_tensor2d_bycol.3 
Execute         cdfg_preprocess -model push_tensor2d_bycol.3 
Execute         rtl_gen_preprocess push_tensor2d_bycol.3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.4 ...
Execute         set_default_model Multiply_VecMat.4 
Execute         cdfg_preprocess -model Multiply_VecMat.4 
Execute         rtl_gen_preprocess Multiply_VecMat.4 
INFO-FLOW: Preprocessing Module: Swish ...
Execute         set_default_model Swish 
Execute         cdfg_preprocess -model Swish 
Execute         rtl_gen_preprocess Swish 
INFO-FLOW: Preprocessing Module: Multiply_Vec ...
Execute         set_default_model Multiply_Vec 
Execute         cdfg_preprocess -model Multiply_Vec 
Execute         rtl_gen_preprocess Multiply_Vec 
INFO-FLOW: Preprocessing Module: push_tensor2d_bycol.5 ...
Execute         set_default_model push_tensor2d_bycol.5 
Execute         cdfg_preprocess -model push_tensor2d_bycol.5 
Execute         rtl_gen_preprocess push_tensor2d_bycol.5 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 ...
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         cdfg_preprocess -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 ...
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         cdfg_preprocess -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO-FLOW: Preprocessing Module: Multiply_VecMat.6 ...
Execute         set_default_model Multiply_VecMat.6 
Execute         cdfg_preprocess -model Multiply_VecMat.6 
Execute         rtl_gen_preprocess Multiply_VecMat.6 
INFO-FLOW: Preprocessing Module: FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc ...
Execute         set_default_model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         cdfg_preprocess -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         rtl_gen_preprocess FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO-FLOW: Preprocessing Module: pull_tensor1d ...
Execute         set_default_model pull_tensor1d 
Execute         cdfg_preprocess -model pull_tensor1d 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_35' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_36' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_37' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_38' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_39' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_40' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_41' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_42' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_43' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_15' does not exist or is optimized away.
Execute         rtl_gen_preprocess pull_tensor1d 
INFO-FLOW: Preprocessing Module: FFN.1 ...
Execute         set_default_model FFN.1 
Execute         cdfg_preprocess -model FFN.1 
Execute         rtl_gen_preprocess FFN.1 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_144_4 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_144_4 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_150_5 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_150_5 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_19_13 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_13 
INFO-FLOW: Preprocessing Module: llama_layer_Pipeline_VITIS_LOOP_27_24 ...
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         cdfg_preprocess -model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_24 
INFO-FLOW: Preprocessing Module: load_vec ...
Execute         set_default_model load_vec 
Execute         cdfg_preprocess -model load_vec 
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_35' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_36' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_37' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_38' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_39' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_40' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_41' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_42' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'norm_output_43' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_10' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_11' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_12' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_13' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_14' does not exist or is optimized away.
WARNING: [SYN 201-303] Cannot apply memory assignment of 'RAM_2P_BRAM': 'p_ZZ11llama_layerE11norm_output_15' does not exist or is optimized away.
Command         cdfg_preprocess done; 1.816 sec.
Execute         rtl_gen_preprocess load_vec 
INFO-FLOW: Preprocessing Module: load_mat_burst ...
Execute         set_default_model load_mat_burst 
Execute         cdfg_preprocess -model load_mat_burst 
Execute         rtl_gen_preprocess load_mat_burst 
INFO-FLOW: Preprocessing Module: compute_vec_mat_Pipeline_VITIS_LOOP_48_1 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         cdfg_preprocess -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO-FLOW: Preprocessing Module: compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 ...
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         cdfg_preprocess -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO-FLOW: Preprocessing Module: compute_vec_mat ...
Execute         set_default_model compute_vec_mat 
Execute         cdfg_preprocess -model compute_vec_mat 
Execute         rtl_gen_preprocess compute_vec_mat 
INFO-FLOW: Preprocessing Module: matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         cdfg_preprocess -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
INFO-FLOW: Preprocessing Module: matmul.1_Loop_VITIS_LOOP_112_1_proc ...
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         cdfg_preprocess -model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_112_1_proc 
INFO-FLOW: Preprocessing Module: matmul.1 ...
Execute         set_default_model matmul.1 
Execute         cdfg_preprocess -model matmul.1 
Execute         rtl_gen_preprocess matmul.1 
INFO-FLOW: Preprocessing Module: llama_layer ...
Execute         set_default_model llama_layer 
Execute         cdfg_preprocess -model llama_layer 
Command         cdfg_preprocess done; 0.268 sec.
Execute         rtl_gen_preprocess llama_layer 
INFO-FLOW: Model list for synthesis: llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa.1_Block_entry_proc load_vec.7 load_mat_burst.8 compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.9 matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc matmul.245.254.1.1 load_vec.10 load_mat_burst.11 compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.12 matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc matmul.245.255.1 load_vec.13 load_mat_burst.14 compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.15 matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc matmul.245.256.1 pow_generic<float> RoPE RoPE.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec.16 load_mat_burst.17 compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.18 matmul.245.1_Loop_VITIS_LOOP_112_1_proc matmul.245.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa.1_Block_entry_current_token_fb_proc kernel_mhsa.1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.2 push_tensor2d_bycol.3 Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.4 Swish Multiply_Vec push_tensor2d_bycol.5 Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.6 FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN.1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul.1_Loop_VITIS_LOOP_112_1_proc matmul.1 llama_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_100_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_100_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_100_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.806 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 9.224 seconds; current allocated memory: 1.444 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_100_1.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_100_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.055 seconds; current allocated memory: 1.445 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_100_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_19_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.485 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.54 seconds; current allocated memory: 1.446 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_19_1.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_19_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.106 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.127 seconds; current allocated memory: 1.446 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_19_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_27_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.867 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.892 seconds; current allocated memory: 1.448 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_27_2.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_27_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.054 seconds; current allocated memory: 1.448 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_27_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_124_2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_124_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_124_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.51 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.562 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_124_2.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_124_2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_124_2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_proc 
Execute         schedule -model kernel_mhsa.1_Block_entry_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.057 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_proc.
Execute         set_default_model kernel_mhsa.1_Block_entry_proc 
Execute         bind -model kernel_mhsa.1_Block_entry_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.7 
Execute         schedule -model load_vec.7 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.54 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.558 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.7.
Execute         set_default_model load_vec.7 
Execute         bind -model load_vec.7 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.450 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.bind.adb -f 
INFO-FLOW: Finish binding load_vec.7.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.8 
Execute         schedule -model load_mat_burst.8 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_8' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_8' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.17 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.198 seconds; current allocated memory: 1.454 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.8.
Execute         set_default_model load_mat_burst.8 
Execute         bind -model load_mat_burst.8 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.105 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.132 seconds; current allocated memory: 1.454 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.044 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.8.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.284 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.366 seconds; current allocated memory: 1.454 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.454 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         schedule -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_17', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_18', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_19', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_26', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_30', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.339 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.367 seconds; current allocated memory: 1.458 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
Execute         set_default_model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         bind -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.193 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.242 seconds; current allocated memory: 1.458 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.9 
Execute         schedule -model compute_vec_mat.9 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.144 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.229 seconds; current allocated memory: 1.458 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.9.
Execute         set_default_model compute_vec_mat.9 
Execute         bind -model compute_vec_mat.9 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.121 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.139 seconds; current allocated memory: 1.458 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.9.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         schedule -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.263 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.287 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc.
Execute         set_default_model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         bind -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_254_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.254.1.1 
Execute         schedule -model matmul.245.254.1.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.281 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.326 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.254.1.1.
Execute         set_default_model matmul.245.254.1.1 
Execute         bind -model matmul.245.254.1.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.648 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.669 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.254.1.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.10 
Execute         schedule -model load_vec.10 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.655 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.685 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.10.
Execute         set_default_model load_vec.10 
Execute         bind -model load_vec.10 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.459 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.bind.adb -f 
INFO-FLOW: Finish binding load_vec.10.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.11 
Execute         schedule -model load_mat_burst.11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_11' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_11' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.246 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.273 seconds; current allocated memory: 1.462 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.339 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.11.
Execute         set_default_model load_mat_burst.11 
Execute         bind -model load_mat_burst.11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.381 seconds; current allocated memory: 1.462 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.156 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.269 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.464 seconds; current allocated memory: 1.463 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.463 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         schedule -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_62', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_63', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_64', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_71', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_75', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.564 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.598 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
Execute         set_default_model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         bind -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.093 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.12 
Execute         schedule -model compute_vec_mat.12 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.166 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.12.
Execute         set_default_model compute_vec_mat.12 
Execute         bind -model compute_vec_mat.12 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.128 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.149 seconds; current allocated memory: 1.466 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.12.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         schedule -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.467 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc.
Execute         set_default_model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         bind -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.467 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.255.1 
Execute         schedule -model matmul.245.255.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.255 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.294 seconds; current allocated memory: 1.467 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.255.1.
Execute         set_default_model matmul.245.255.1 
Execute         bind -model matmul.245.255.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.029 seconds; current allocated memory: 1.467 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.255.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.13 
Execute         schedule -model load_vec.13 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.439 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.469 seconds; current allocated memory: 1.468 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.13.
Execute         set_default_model load_vec.13 
Execute         bind -model load_vec.13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.364 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.39 seconds; current allocated memory: 1.468 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.bind.adb -f 
INFO-FLOW: Finish binding load_vec.13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.14 
Execute         schedule -model load_mat_burst.14 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_14' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_14' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.243 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.284 seconds; current allocated memory: 1.471 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.283 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.14.
Execute         set_default_model load_mat_burst.14 
Execute         bind -model load_mat_burst.14 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.326 seconds; current allocated memory: 1.471 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.182 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.14.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.257 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.477 seconds; current allocated memory: 1.471 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.471 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         schedule -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_47', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_48', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_49', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_56', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_60', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.979 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.015 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
Execute         set_default_model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         bind -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.079 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.15 
Execute         schedule -model compute_vec_mat.15 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.127 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.197 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.15.
Execute         set_default_model compute_vec_mat.15 
Execute         bind -model compute_vec_mat.15 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.124 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.146 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.15.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         schedule -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.265 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.474 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc.
Execute         set_default_model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         bind -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.475 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.256.1 
Execute         schedule -model matmul.245.256.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.259 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.299 seconds; current allocated memory: 1.475 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.256.1.
Execute         set_default_model matmul.245.256.1 
Execute         bind -model matmul.245.256.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.844 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.864 seconds; current allocated memory: 1.475 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.256.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pow_generic<float> 
Execute         schedule -model pow_generic<float> 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-486] Changing DSP latency (root=add_ln616_1) to 3 in order to utilize available DSP registers.
INFO: [HLS 200-486] Changing DSP latency (root=add_ln563) to 3 in order to utilize available DSP registers.
INFO: [SCHED 204-61] Pipelining function 'pow_generic<float>'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 12, function 'pow_generic<float>'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.227 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.263 seconds; current allocated memory: 1.475 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.sched.adb -f 
INFO-FLOW: Finish scheduling pow_generic<float>.
Execute         set_default_model pow_generic<float> 
Execute         bind -model pow_generic<float> 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.644 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.68 seconds; current allocated memory: 1.476 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.bind.adb -f 
INFO-FLOW: Finish binding pow_generic<float>.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE 
Execute         schedule -model RoPE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.436 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.482 seconds; current allocated memory: 1.478 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.
Execute         set_default_model RoPE 
Execute         bind -model RoPE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.424 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.497 seconds; current allocated memory: 1.479 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.bind.adb -f 
INFO-FLOW: Finish binding RoPE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model RoPE.1 
Execute         schedule -model RoPE.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_16_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 38, loop 'VITIS_LOOP_16_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.638 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.734 seconds; current allocated memory: 1.482 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.sched.adb -f 
INFO-FLOW: Finish scheduling RoPE.1.
Execute         set_default_model RoPE.1 
Execute         bind -model RoPE.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.089 seconds; current allocated memory: 1.482 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.bind.adb -f 
INFO-FLOW: Finish binding RoPE.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'CACHE_STORE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'CACHE_STORE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.944 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.029 seconds; current allocated memory: 1.483 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.091 seconds; current allocated memory: 1.483 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_68_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'VITIS_LOOP_68_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.391 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.482 seconds; current allocated memory: 1.483 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.034 seconds; current allocated memory: 1.484 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.484 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.484 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'LOAD_K_CACHE_VITIS_LOOP_83_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_K_CACHE_VITIS_LOOP_83_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.234 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.254 seconds; current allocated memory: 1.485 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.401 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.424 seconds; current allocated memory: 1.485 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.4 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'Q_LOAD'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'Q_LOAD'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.261 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.684 seconds; current allocated memory: 1.487 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.074 seconds; current allocated memory: 1.487 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_7_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_6_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_5_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_4_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_3_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_2_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_1_i_i_i'. Use bind_storage pragma to override this type.
INFO: [HLS 200-1457] Automatically inferring inferring RAM_1WNR storage type for array 'k_cache_local_0_i_i_i'. Use bind_storage pragma to override this type.
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_COMPUTE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 8, Final II = 8, Depth = 136, loop 'TOKEN_COMPUTE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.996 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 1 seconds. Elapsed time: 1.098 seconds; current allocated memory: 1.497 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.463 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.583 seconds; current allocated memory: 1.497 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.bind.adb -f 
Command         db_write done; 0.101 sec.
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.204 seconds; current allocated memory: 1.497 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.136 seconds; current allocated memory: 1.498 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_softmax 
Execute         schedule -model kernel_softmax 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'load'.
INFO: [SCHED 204-61] Pipelining loop 'find_max'.
INFO: [SCHED 204-61] Pipelining loop 'compute'.
WARNING: [HLS 200-887] Cannot meet target clock period from 'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) to 'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') (combination delay: 3.696 ns) to honor II or Latency constraint in region 'compute'.
INFO: [SCHED 204-61] Pipelining loop 'normalize'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'load'
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 3, loop 'find_max'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'compute'
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 13, loop 'normalize'
WARNING: [HLS 200-871] Estimated clock period (3.696 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'kernel_softmax' consists of the following:
	'fadd' operation 32 bit ('sum', kernel_Softmax.cpp:31) [119]  (1.925 ns)
	multiplexor before 'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.421 ns)
	'phi' operation 32 bit ('sum') with incoming values : ('sum', kernel_Softmax.cpp:31) [96]  (0.000 ns)
	'muxlogic' operation 32 bit ('muxLogicI0_to_sum_1') [117]  (1.350 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.218 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.278 seconds; current allocated memory: 1.499 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_softmax.
Execute         set_default_model kernel_softmax 
Execute         bind -model kernel_softmax 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.348 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.384 seconds; current allocated memory: 1.499 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.bind.adb -f 
INFO-FLOW: Finish binding kernel_softmax.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.06 seconds; current allocated memory: 1.499 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.207 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.231 seconds; current allocated memory: 1.499 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'XB_INIT'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'XB_INIT'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.272 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.301 seconds; current allocated memory: 1.500 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.500 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'LOAD_V_CACHE_VITIS_LOOP_130_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'LOAD_V_CACHE_VITIS_LOOP_130_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.693 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.733 seconds; current allocated memory: 1.501 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.37 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.396 seconds; current allocated memory: 1.501 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.377 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'TOKEN_STREAM_VALUE_MAC'.
INFO: [HLS 200-1470] Pipelining result : Target II = 2, Final II = 2, Depth = 10, loop 'TOKEN_STREAM_VALUE_MAC'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.821 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.224 seconds; current allocated memory: 1.504 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.504 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'ACCUM_WRITEBACK'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 1, loop 'ACCUM_WRITEBACK'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.332 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.435 seconds; current allocated memory: 1.505 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.049 seconds; current allocated memory: 1.505 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec.16 
Execute         schedule -model load_vec.16 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.274 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.328 seconds; current allocated memory: 1.506 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.16.
Execute         set_default_model load_vec.16 
Execute         bind -model load_vec.16 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.506 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.bind.adb -f 
INFO-FLOW: Finish binding load_vec.16.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst.17 
Execute         schedule -model load_mat_burst.17 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst_17' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst_17' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 4.63 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.671 seconds; current allocated memory: 1.508 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.858 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.17.
Execute         set_default_model load_mat_burst.17 
Execute         bind -model load_mat_burst.17 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.917 seconds; current allocated memory: 1.509 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.609 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.17.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.343 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.005 seconds; current allocated memory: 1.509 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.043 seconds; current allocated memory: 1.509 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         schedule -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_32', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_33', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_34', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_41', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_45', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.572 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.61 seconds; current allocated memory: 1.511 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
Execute         set_default_model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         bind -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.076 seconds; current allocated memory: 1.511 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat.18 
Execute         schedule -model compute_vec_mat.18 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.18 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.252 seconds; current allocated memory: 1.512 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.18.
Execute         set_default_model compute_vec_mat.18 
Execute         bind -model compute_vec_mat.18 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.175 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.199 seconds; current allocated memory: 1.512 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.18.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         schedule -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.293 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.318 seconds; current allocated memory: 1.513 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.1_Loop_VITIS_LOOP_112_1_proc.
Execute         set_default_model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         bind -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.513 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.1_Loop_VITIS_LOOP_112_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.245.1 
Execute         schedule -model matmul.245.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.33 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.37 seconds; current allocated memory: 1.513 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.245.1.
Execute         set_default_model matmul.245.1 
Execute         bind -model matmul.245.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.03 seconds; current allocated memory: 1.513 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.245.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'OUTPUT_WRITE'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'OUTPUT_WRITE'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.599 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.63 seconds; current allocated memory: 1.514 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.094 seconds; current allocated memory: 1.514 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1_Block_entry_current_token_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         schedule -model kernel_mhsa.1_Block_entry_current_token_fb_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 2.015 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.071 seconds; current allocated memory: 1.516 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.719 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1_Block_entry_current_token_fb_proc.
Execute         set_default_model kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         bind -model kernel_mhsa.1_Block_entry_current_token_fb_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.791 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 2 seconds. CPU system time: 0 seconds. Elapsed time: 2.548 seconds; current allocated memory: 1.517 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.746 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1_Block_entry_current_token_fb_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'kernel_mhsa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model kernel_mhsa.1 
Execute         schedule -model kernel_mhsa.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.806 seconds; current allocated memory: 1.517 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.sched.adb -f 
INFO-FLOW: Finish scheduling kernel_mhsa.1.
Execute         set_default_model kernel_mhsa.1 
Execute         bind -model kernel_mhsa.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.038 seconds; current allocated memory: 1.517 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.bind.adb -f 
INFO-FLOW: Finish binding kernel_mhsa.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_132_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_132_3'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_132_3'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.694 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.768 seconds; current allocated memory: 1.518 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_132_3.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_132_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.063 seconds; current allocated memory: 1.518 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_132_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_19_11 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.164 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_19_11.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_19_11 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.028 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_19_11.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_27_22 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.495 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.523 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_27_22.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_27_22 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.044 seconds; current allocated memory: 1.519 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_27_22.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d 
Execute         schedule -model push_tensor1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.271 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.312 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d.
Execute         set_default_model push_tensor1d 
Execute         bind -model push_tensor1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol 
Execute         schedule -model push_tensor2d_bycol 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.496 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.054 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.216 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.
Execute         set_default_model push_tensor2d_bycol 
Execute         bind -model push_tensor2d_bycol 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.225 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.21 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.520 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.053 seconds; current allocated memory: 1.521 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.521 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat 
Execute         schedule -model Multiply_VecMat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.521 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.
Execute         set_default_model Multiply_VecMat 
Execute         bind -model Multiply_VecMat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.521 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor1d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor1d.2 
Execute         schedule -model push_tensor1d.2 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_12_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_12_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.168 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.184 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor1d.2.
Execute         set_default_model push_tensor1d.2 
Execute         bind -model push_tensor1d.2 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.bind.adb -f 
INFO-FLOW: Finish binding push_tensor1d.2.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol.3 
Execute         schedule -model push_tensor2d_bycol.3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol_3' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.275 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.228 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.3.
Execute         set_default_model push_tensor2d_bycol.3 
Execute         bind -model push_tensor2d_bycol.3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.178 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.415 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.211 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.014 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_02_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_02_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 4, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.4 
Execute         schedule -model Multiply_VecMat.4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.522 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.4.
Execute         set_default_model Multiply_VecMat.4 
Execute         bind -model Multiply_VecMat.4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.037 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Swish 
Execute         schedule -model Swish 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_52_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 47, loop 'VITIS_LOOP_52_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.649 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.sched.adb -f 
INFO-FLOW: Finish scheduling Swish.
Execute         set_default_model Swish 
Execute         bind -model Swish 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.bind.adb -f 
INFO-FLOW: Finish binding Swish.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_Vec 
Execute         schedule -model Multiply_Vec 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_64_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 3, loop 'VITIS_LOOP_64_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_Vec.
Execute         set_default_model Multiply_Vec 
Execute         bind -model Multiply_Vec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.018 seconds; current allocated memory: 1.523 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.bind.adb -f 
INFO-FLOW: Finish binding Multiply_Vec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'push_tensor2d_bycol_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model push_tensor2d_bycol.5 
Execute         schedule -model push_tensor2d_bycol.5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 15, loop 'VITIS_LOOP_24_1_VITIS_LOOP_25_2'
WARNING: [HLS 200-871] Estimated clock period (3.516 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'push_tensor2d_bycol_5' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [46]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_FFN.cpp:27) on port 'gmem2' (kernel_FFN.cpp:27) [47]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln27') [48]  (0.347 ns)
	fifo write operation ('W_strm_write_ln27', kernel_FFN.cpp:27) on port 'W_strm' (kernel_FFN.cpp:27) [49]  (0.987 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.261 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.281 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.214 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.sched.adb -f 
INFO-FLOW: Finish scheduling push_tensor2d_bycol.5.
Execute         set_default_model push_tensor2d_bycol.5 
Execute         bind -model push_tensor2d_bycol.5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.222 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.206 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.bind.adb -f 
INFO-FLOW: Finish binding push_tensor2d_bycol.5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         schedule -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_37_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_37_1'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.421 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1.
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         bind -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.015 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         schedule -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
WARNING: [HLS 200-880] The II Violation in module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' (loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('sum_write_ln42', kernel_FFN.cpp:42) of variable 'sum', kernel_FFN.cpp:45 on local variable 'sum', kernel_FFN.cpp:42 and 'load' operation 32 bit ('sum_load', kernel_FFN.cpp:41) on local variable 'sum', kernel_FFN.cpp:42.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 2, Depth = 5, loop 'VITIS_LOOP_41_2_VITIS_LOOP_43_3'
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.05 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
Execute         set_default_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         bind -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.017 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'Multiply_VecMat_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model Multiply_VecMat.6 
Execute         schedule -model Multiply_VecMat.6 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.022 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.sched.adb -f 
INFO-FLOW: Finish scheduling Multiply_VecMat.6.
Execute         set_default_model Multiply_VecMat.6 
Execute         bind -model Multiply_VecMat.6 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.031 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.bind.adb -f 
INFO-FLOW: Finish binding Multiply_VecMat.6.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         schedule -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.026 seconds; current allocated memory: 1.524 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.sched.adb -f 
INFO-FLOW: Finish scheduling FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.
Execute         set_default_model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         bind -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 1.795 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.816 seconds; current allocated memory: 1.525 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.bind.adb -f 
INFO-FLOW: Finish binding FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model pull_tensor1d 
Execute         schedule -model pull_tensor1d 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_18_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_18_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.786 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.81 seconds; current allocated memory: 1.526 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.sched.adb -f 
INFO-FLOW: Finish scheduling pull_tensor1d.
Execute         set_default_model pull_tensor1d 
Execute         bind -model pull_tensor1d 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.032 seconds; current allocated memory: 1.526 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.bind.adb -f 
INFO-FLOW: Finish binding pull_tensor1d.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'FFN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model FFN.1 
Execute         schedule -model FFN.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.122 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.154 seconds; current allocated memory: 1.526 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.sched.adb -f 
INFO-FLOW: Finish scheduling FFN.1.
Execute         set_default_model FFN.1 
Execute         bind -model FFN.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.023 seconds; current allocated memory: 1.526 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.bind.adb -f 
INFO-FLOW: Finish binding FFN.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_144_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_144_4'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 4, loop 'VITIS_LOOP_144_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.688 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.714 seconds; current allocated memory: 1.529 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_144_4.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_144_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.042 seconds; current allocated memory: 1.529 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_144_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_150_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_150_5 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_150_5'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_150_5'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.501 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.545 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_150_5.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_150_5 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.051 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_150_5.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_19_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_19_13 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_19_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 4, loop 'VITIS_LOOP_19_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.264 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.316 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_19_13.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_19_13 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.025 seconds; current allocated memory: 1.530 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_19_13.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer_Pipeline_VITIS_LOOP_27_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         schedule -model llama_layer_Pipeline_VITIS_LOOP_27_24 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_27_2'.
INFO: [HLS 200-1470] Pipelining result : Target II = NA, Final II = 1, Depth = 6, loop 'VITIS_LOOP_27_2'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.683 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.713 seconds; current allocated memory: 1.531 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer_Pipeline_VITIS_LOOP_27_24.
Execute         set_default_model llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         bind -model llama_layer_Pipeline_VITIS_LOOP_27_24 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.056 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.bind.adb -f 
INFO-FLOW: Finish binding llama_layer_Pipeline_VITIS_LOOP_27_24.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_vec 
Execute         schedule -model load_vec 
INFO: [SCHED 204-11] Starting scheduling ...
WARNING: [SCHED 204-65] Unable to satisfy pipeline directive for loop 'VITIS_LOOP_13_1': contains subloop(s) that are not unrolled or flattened.
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.463 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.518 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.sched.adb -f 
INFO-FLOW: Finish scheduling load_vec.
Execute         set_default_model load_vec 
Execute         bind -model load_vec 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.027 seconds; current allocated memory: 1.532 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.bind.adb -f 
INFO-FLOW: Finish binding load_vec.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model load_mat_burst 
Execute         schedule -model load_mat_burst 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'.
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
WARNING: [HLS 200-880] The II Violation in module 'load_mat_burst' (loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) and fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 29, loop 'VITIS_LOOP_25_1_VITIS_LOOP_26_2'
WARNING: [HLS 200-871] Estimated clock period (3.906 ns) exceeds the target (target clock period: 4.000 ns, clock uncertainty: 1.080 ns, effective delay budget: 2.920 ns).
WARNING: [HLS 200-1016] The critical path in module 'load_mat_burst' consists of the following:
	'muxlogic' operation 32 bit ('muxLogicAXIMCE_to_gmem2_addr_read') [50]  (1.188 ns)
	bus read operation ('gmem2_addr_read', kernel_MatMul.cpp:30) on port 'gmem2' (kernel_MatMul.cpp:30) [51]  (0.994 ns)
	'muxlogic' operation 0 bit ('muxLogicFIFOData_to_write_ln30') [52]  (0.655 ns)
	fifo write operation ('mat_stream_write_ln30', kernel_MatMul.cpp:30) on port 'mat_stream' (kernel_MatMul.cpp:30) [53]  (1.069 ns)

INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 3.991 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 4.019 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.181 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.sched.adb -f 
INFO-FLOW: Finish scheduling load_mat_burst.
Execute         set_default_model load_mat_burst 
Execute         bind -model load_mat_burst 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.219 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.081 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.bind.adb -f 
INFO-FLOW: Finish binding load_mat_burst.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         schedule -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_48_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_48_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.272 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.391 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat_Pipeline_VITIS_LOOP_48_1.
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         bind -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.04 seconds; current allocated memory: 1.536 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat_Pipeline_VITIS_LOOP_48_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         schedule -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 1, distance = 1, offset = 0) between 'store' operation 0 bit ('empty_write_ln68', kernel_MatMul.cpp:68) of variable 'add', kernel_MatMul.cpp:68 on local variable 'empty' and 'load' operation 32 bit ('p_load30', kernel_MatMul.cpp:53) on local variable 'empty'.
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 2, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_2', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 3, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_3', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 4, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_4', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 11, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_11', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
WARNING: [HLS 200-880] The II Violation in module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' (loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'): Unable to enforce a carried dependence constraint (II = 15, distance = 1, offset = 1) between fifo read operation ('mat_stream_read_15', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67) and fifo read operation ('mat_stream_read', kernel_MatMul.cpp:67) on port 'mat_stream' (kernel_MatMul.cpp:67).
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 16, Depth = 21, loop 'VITIS_LOOP_53_2_VITIS_LOOP_62_4'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.417 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.455 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
Execute         set_default_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         bind -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.096 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model compute_vec_mat 
Execute         schedule -model compute_vec_mat 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.141 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.214 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.sched.adb -f 
INFO-FLOW: Finish scheduling compute_vec_mat.
Execute         set_default_model compute_vec_mat 
Execute         bind -model compute_vec_mat 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.12 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.141 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.bind.adb -f 
INFO-FLOW: Finish binding compute_vec_mat.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         schedule -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-61] Pipelining loop 'VITIS_LOOP_112_1'.
INFO: [HLS 200-1470] Pipelining result : Target II = 1, Final II = 1, Depth = 2, loop 'VITIS_LOOP_112_1'
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.157 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         bind -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.033 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         schedule -model matmul.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.282 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.317 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.222 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1_Loop_VITIS_LOOP_112_1_proc.
Execute         set_default_model matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         bind -model matmul.1_Loop_VITIS_LOOP_112_1_proc 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.73 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.957 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.256 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.bind.adb -f 
INFO-FLOW: Finish binding matmul.1_Loop_VITIS_LOOP_112_1_proc.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model matmul.1 
Execute         schedule -model matmul.1 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 0.132 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.395 seconds; current allocated memory: 1.539 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.sched.adb -f 
INFO-FLOW: Finish scheduling matmul.1.
Execute         set_default_model matmul.1 
Execute         bind -model matmul.1 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
INFO: [HLS 200-111] Finished Binding: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.024 seconds; current allocated memory: 1.540 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.bind.adb -f 
INFO-FLOW: Finish binding matmul.1.
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-42] -- Implementing module 'llama_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         set_default_model llama_layer 
Execute         schedule -model llama_layer 
INFO: [SCHED 204-11] Starting scheduling ...
INFO: [SCHED 204-11] Finished scheduling.
Command         schedule done; 1.723 sec.
INFO: [HLS 200-111] Finished Scheduling: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.751 seconds; current allocated memory: 1.541 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.verbose.sched.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.762 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.sched.adb -f 
INFO-FLOW: Finish scheduling llama_layer.
Execute         set_default_model llama_layer 
Execute         bind -model llama_layer 
INFO: [BIND 205-100] Starting micro-architecture generation ...
INFO: [BIND 205-101] Performing variable lifetime analysis.
INFO: [BIND 205-101] Exploring resource sharing.
INFO: [BIND 205-101] Binding ...
INFO: [BIND 205-100] Finished micro-architecture generation.
Command         bind done; 0.712 sec.
INFO: [HLS 200-111] Finished Binding: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 2.507 seconds; current allocated memory: 1.542 GB.
Execute         syn_report -verbosereport -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.verbose.bind.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.71 sec.
Execute         db_write -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.bind.adb -f 
INFO-FLOW: Finish binding llama_layer.
Execute         get_model_list llama_layer -filter all-wo-channel 
INFO-FLOW: Preprocessing for RTLGen ...
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_proc 
Execute         rtl_gen_preprocess load_vec.7 
Execute         rtl_gen_preprocess load_mat_burst.8 
Execute         rtl_gen_preprocess compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.9 
Execute         rtl_gen_preprocess matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.254.1.1 
Execute         rtl_gen_preprocess load_vec.10 
Execute         rtl_gen_preprocess load_mat_burst.11 
Execute         rtl_gen_preprocess compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.12 
Execute         rtl_gen_preprocess matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.255.1 
Execute         rtl_gen_preprocess load_vec.13 
Execute         rtl_gen_preprocess load_mat_burst.14 
Execute         rtl_gen_preprocess compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.15 
Execute         rtl_gen_preprocess matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.256.1 
Execute         rtl_gen_preprocess pow_generic<float> 
Execute         rtl_gen_preprocess RoPE 
Execute         rtl_gen_preprocess RoPE.1 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         rtl_gen_preprocess kernel_softmax 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         rtl_gen_preprocess load_vec.16 
Execute         rtl_gen_preprocess load_mat_burst.17 
Execute         rtl_gen_preprocess compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat.18 
Execute         rtl_gen_preprocess matmul.245.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.245.1 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         rtl_gen_preprocess kernel_mhsa.1_Block_entry_current_token_fb_proc 
Execute         rtl_gen_preprocess kernel_mhsa.1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         rtl_gen_preprocess push_tensor1d 
Execute         rtl_gen_preprocess push_tensor2d_bycol 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat 
Execute         rtl_gen_preprocess push_tensor1d.2 
Execute         rtl_gen_preprocess push_tensor2d_bycol.3 
Execute         rtl_gen_preprocess Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.4 
Execute         rtl_gen_preprocess Swish 
Execute         rtl_gen_preprocess Multiply_Vec 
Execute         rtl_gen_preprocess push_tensor2d_bycol.5 
Execute         rtl_gen_preprocess Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 
Execute         rtl_gen_preprocess Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         rtl_gen_preprocess Multiply_VecMat.6 
Execute         rtl_gen_preprocess FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         rtl_gen_preprocess pull_tensor1d 
Execute         rtl_gen_preprocess FFN.1 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         rtl_gen_preprocess llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         rtl_gen_preprocess load_vec 
Execute         rtl_gen_preprocess load_mat_burst 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         rtl_gen_preprocess compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         rtl_gen_preprocess compute_vec_mat 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         rtl_gen_preprocess matmul.1_Loop_VITIS_LOOP_112_1_proc 
Execute         rtl_gen_preprocess matmul.1 
Execute         rtl_gen_preprocess llama_layer 
INFO-FLOW: Model list for RTL generation: llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa.1_Block_entry_proc load_vec.7 load_mat_burst.8 compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.9 matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc matmul.245.254.1.1 load_vec.10 load_mat_burst.11 compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.12 matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc matmul.245.255.1 load_vec.13 load_mat_burst.14 compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.15 matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc matmul.245.256.1 pow_generic<float> RoPE RoPE.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec.16 load_mat_burst.17 compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.18 matmul.245.1_Loop_VITIS_LOOP_112_1_proc matmul.245.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa.1_Block_entry_current_token_fb_proc kernel_mhsa.1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.2 push_tensor2d_bycol.3 Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.4 Swish Multiply_Vec push_tensor2d_bycol.5 Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.6 FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN.1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul.1_Loop_VITIS_LOOP_112_1_proc matmul.1 llama_layer
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_100_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_100_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_100_1' pipeline 'VITIS_LOOP_100_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_100_1/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_100_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.848 seconds; current allocated memory: 1.544 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_100_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_100_1 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_100_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_100_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_100_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_100_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_100_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_100_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_100_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_100_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_19_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_1' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.269 seconds; current allocated memory: 1.547 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_1 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_19_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_19_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_27_2 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_2' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_2/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_2'.
Command         create_rtl_model done; 1.087 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.306 seconds; current allocated memory: 1.550 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_2 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.101 sec.
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_27_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_27_2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_124_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_124_2 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_124_2' pipeline 'VITIS_LOOP_124_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_124_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.437 seconds; current allocated memory: 1.554 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_124_2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_124_2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_124_2 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_124_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_124_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_124_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_124_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_124_2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_124_2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_124_2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_124_2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.557 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_proc 
Execute         gen_rtl kernel_mhsa.1_Block_entry_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_proc 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_7' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.7 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_7'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.103 seconds; current allocated memory: 1.558 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.7 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_vec_7 
Execute         gen_rtl load_vec.7 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_vec_7 
Execute         syn_report -csynth -model load_vec.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_7_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.116 sec.
Execute         syn_report -rtlxml -model load_vec.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_7_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.7 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec.7 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.adb 
Execute         db_write -model load_vec.7 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.7 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_8' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.8 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_8' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_8'.
Command         create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.562 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.8 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_mat_burst_8 
Execute         gen_rtl load_mat_burst.8 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_mat_burst_8 
Execute         syn_report -csynth -model load_mat_burst.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_8_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.231 sec.
Execute         syn_report -rtlxml -model load_mat_burst.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_8_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.8 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.418 sec.
Execute         db_write -model load_mat_burst.8 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.adb 
Execute         db_write -model load_mat_burst.8 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.8 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.959 seconds; current allocated memory: 1.568 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
Command         create_rtl_model done; 0.119 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.276 seconds; current allocated memory: 1.570 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         gen_rtl compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         syn_report -csynth -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.adb 
Execute         db_write -model compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_9' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.9 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_9'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.351 seconds; current allocated memory: 1.576 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.9 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_9 
Execute         gen_rtl compute_vec_mat.9 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_9 
Execute         syn_report -csynth -model compute_vec_mat.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.129 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_9_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.9 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.9 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.adb 
Execute         db_write -model compute_vec_mat.9 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.9 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.246 seconds; current allocated memory: 1.577 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc 
Execute         gen_rtl matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc 
Execute         syn_report -csynth -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.adb 
Execute         db_write -model matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_254_1_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.254.1.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_254_1_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_254_1_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_9_U0_U(llama_layer_start_for_compute_vec_mat_9_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 0.118 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.31 seconds; current allocated memory: 1.580 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.254.1.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_254_1_1 
Execute         gen_rtl matmul.245.254.1.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_254_1_1 
Execute         syn_report -csynth -model matmul.245.254.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_254_1_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.254.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_254_1_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.254.1.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.254.1.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.adb 
Execute         db_write -model matmul.245.254.1.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.254.1.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_10' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.10 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_10'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.17 seconds; current allocated memory: 1.582 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.10 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_vec_10 
Execute         gen_rtl load_vec.10 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_vec_10 
Execute         syn_report -csynth -model load_vec.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_10_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_10_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.10 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec.10 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.adb 
Execute         db_write -model load_vec.10 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.10 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.11 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_11' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_11'.
Command         create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.268 seconds; current allocated memory: 1.586 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.11 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_mat_burst_11 
Execute         gen_rtl load_mat_burst.11 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_mat_burst_11 
Execute         syn_report -csynth -model load_mat_burst.11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_11_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_11_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.453 sec.
Execute         db_write -model load_mat_burst.11 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.adb 
Execute         db_write -model load_mat_burst.11 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.11 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.833 seconds; current allocated memory: 1.592 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.593 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         gen_rtl compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         syn_report -csynth -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.adb 
Execute         db_write -model compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_12' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.12 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_12'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.428 seconds; current allocated memory: 1.600 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.12 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_12 
Execute         gen_rtl compute_vec_mat.12 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_12 
Execute         syn_report -csynth -model compute_vec_mat.12 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.136 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.12 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_12_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.12 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.12 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.adb 
Execute         db_write -model compute_vec_mat.12 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.12 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.601 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc 
Execute         gen_rtl matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc 
Execute         syn_report -csynth -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.adb 
Execute         db_write -model matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_255_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.255.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_255_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_255_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_12_U0_U(llama_layer_start_for_compute_vec_mat_12_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 1.094 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.233 seconds; current allocated memory: 1.603 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.255.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_255_1 
Execute         gen_rtl matmul.245.255.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_255_1 
Execute         syn_report -csynth -model matmul.245.255.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_255_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.255.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_255_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.255.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.255.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.adb 
Execute         db_write -model matmul.245.255.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.255.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.13 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.158 seconds; current allocated memory: 1.606 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.13 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_vec_13 
Execute         gen_rtl load_vec.13 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_vec_13 
Execute         syn_report -csynth -model load_vec.13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_13_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_13_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec.13 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.adb 
Execute         db_write -model load_vec.13 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.13 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_14' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.14 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_14' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_14'.
Command         create_rtl_model done; 0.105 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.25 seconds; current allocated memory: 1.609 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.14 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_mat_burst_14 
Execute         gen_rtl load_mat_burst.14 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_mat_burst_14 
Execute         syn_report -csynth -model load_mat_burst.14 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_14_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.14 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_14_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.14 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.071 sec.
Execute         db_write -model load_mat_burst.14 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.adb 
Execute         db_write -model load_mat_burst.14 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.14 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 0 seconds. Elapsed time: 3.378 seconds; current allocated memory: 1.616 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.207 seconds; current allocated memory: 1.618 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         gen_rtl compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         syn_report -csynth -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.adb 
Execute         db_write -model compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_15' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.15 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_15'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.305 seconds; current allocated memory: 1.625 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.15 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_15 
Execute         gen_rtl compute_vec_mat.15 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_15 
Execute         syn_report -csynth -model compute_vec_mat.15 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.14 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.15 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_15_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.15 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.15 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.adb 
Execute         db_write -model compute_vec_mat.15 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.15 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.26 seconds; current allocated memory: 1.626 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc 
Execute         gen_rtl matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc 
Execute         syn_report -csynth -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.adb 
Execute         db_write -model matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_256_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.256.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x0' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x0' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_256_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_256_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x0)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_15_U0_U(llama_layer_start_for_compute_vec_mat_15_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 1.306 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.453 seconds; current allocated memory: 1.628 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.256.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_256_1 
Execute         gen_rtl matmul.245.256.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_256_1 
Execute         syn_report -csynth -model matmul.245.256.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_256_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.256.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_256_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.256.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.256.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.adb 
Execute         db_write -model matmul.245.256.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.256.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pow_generic_float_s' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pow_generic<float> -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_ROM_AUTO_1R' to 'pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_13s_12ns_16s_25_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mac_muladd_18ns_18ns_44ns_44_4_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_10s_36s_36_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_25s_39ns_63_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_11_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'pow_generic_float_s'.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb' using auto ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud' using auto ROMs.
Command         create_rtl_model done; 0.145 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.29 seconds; current allocated memory: 1.631 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_pow_generic_float_s 
Execute         gen_rtl pow_generic<float> -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_pow_generic_float_s 
Execute         syn_report -csynth -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/pow_generic_float_s_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.302 sec.
Execute         syn_report -rtlxml -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/pow_generic_float_s_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.139 sec.
Execute         syn_report -verbosereport -model pow_generic<float> -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.183 sec.
Execute         db_write -model pow_generic<float> -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.adb 
Command         db_write done; 0.205 sec.
Execute         db_write -model pow_generic<float> -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pow_generic<float> -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE'.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R' using distributed ROMs.
INFO: [RTMG 210-279] Implementing memory 'llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R' using distributed ROMs.
Command         create_rtl_model done; 0.75 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.741 seconds; current allocated memory: 1.637 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_RoPE 
Execute         gen_rtl RoPE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_RoPE 
Execute         syn_report -csynth -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/RoPE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.39 sec.
Execute         syn_report -rtlxml -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/RoPE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.172 sec.
Execute         syn_report -verbosereport -model RoPE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.192 sec.
Execute         db_write -model RoPE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.adb 
Command         db_write done; 0.225 sec.
Execute         db_write -model RoPE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'RoPE_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model RoPE.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'ctlz_30_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ctlz_32_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_13s_28_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_14ns_29_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_15ns_15ns_30_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_21s_43_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_22ns_22ns_44_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_1_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_4_32_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_1_1_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'RoPE_1'.
Command         create_rtl_model done; 0.113 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.378 seconds; current allocated memory: 1.647 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl RoPE.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_RoPE_1 
Execute         gen_rtl RoPE.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_RoPE_1 
Execute         syn_report -csynth -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/RoPE_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.418 sec.
Execute         syn_report -rtlxml -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/RoPE_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.166 sec.
Execute         syn_report -verbosereport -model RoPE.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.189 sec.
Execute         db_write -model RoPE.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.adb 
Command         db_write done; 0.232 sec.
Execute         db_write -model RoPE.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info RoPE.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE' pipeline 'CACHE_STORE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem3_0_BREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE/m_axi_gmem4_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE'.
Command         create_rtl_model done; 1.303 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 2.625 seconds; current allocated memory: 1.657 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.261 seconds; current allocated memory: 1.659 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.145 seconds; current allocated memory: 1.661 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP' pipeline 'LOAD_K_CACHE_VITIS_LOOP_83_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.123 seconds; current allocated memory: 1.662 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.114 sec.
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.449 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD' pipeline 'Q_LOAD' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.884 seconds; current allocated memory: 1.665 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE' pipeline 'TOKEN_COMPUTE' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fadd_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fadd_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 8 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 8 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE'.
Command         create_rtl_model done; 0.26 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.629 seconds; current allocated memory: 1.674 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.377 sec.
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.813 sec.
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.991 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.adb 
Command         db_write done; 0.973 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_0_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_1_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_eOg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_2_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_fYi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_3_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_g8j' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_4_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_hbi' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_5_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_ibs' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_6_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_jbC' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_local_7_i_i_i_RAM_1WNR_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_kbM' due to the length limit 80
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE/grp_fu_3602_p_opcode' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE/grp_fu_3606_p_opcode' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 5 seconds. CPU system time: 1 seconds. Elapsed time: 5.656 seconds; current allocated memory: 1.689 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.492 sec.
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_softmax' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_softmax -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fcmp_32ns_32ns_1_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsub_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_softmax'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.156 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.816 seconds; current allocated memory: 1.693 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_softmax 
Execute         gen_rtl kernel_softmax -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_softmax 
Execute         syn_report -csynth -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_softmax_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.494 sec.
Execute         syn_report -rtlxml -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_softmax_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_softmax -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_softmax -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.adb 
Execute         db_write -model kernel_softmax -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_softmax -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.88 seconds; current allocated memory: 1.697 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.149 sec.
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.298 seconds; current allocated memory: 1.699 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP' pipeline 'LOAD_V_CACHE_VITIS_LOOP_130_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.182 seconds; current allocated memory: 1.700 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.426 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC' pipeline 'TOKEN_STREAM_VALUE_MAC' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_25_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC'.
Command         create_rtl_model done; 0.165 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.946 seconds; current allocated memory: 1.705 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.adb 
Command         db_write done; 0.11 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_6_32_1_1': 4 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.658 seconds; current allocated memory: 1.717 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec_16' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec.16 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec_16'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.203 seconds; current allocated memory: 1.719 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec.16 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_vec_16 
Execute         gen_rtl load_vec.16 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_vec_16 
Execute         syn_report -csynth -model load_vec.16 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_16_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec.16 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_16_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec.16 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec.16 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.adb 
Execute         db_write -model load_vec.16 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec.16 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst_17' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst.17 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst_17' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst_17'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.721 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst.17 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_mat_burst_17 
Execute         gen_rtl load_mat_burst.17 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_mat_burst_17 
Execute         syn_report -csynth -model load_mat_burst.17 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_17_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst.17 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_17_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst.17 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.233 sec.
Execute         db_write -model load_mat_burst.17 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.adb 
Execute         db_write -model load_mat_burst.17 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst.17 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.578 seconds; current allocated memory: 1.729 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.223 seconds; current allocated memory: 1.731 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         gen_rtl compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         syn_report -csynth -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.adb 
Execute         db_write -model compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_18' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat.18 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_18'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.341 seconds; current allocated memory: 1.737 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat.18 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_18 
Execute         gen_rtl compute_vec_mat.18 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_18 
Execute         syn_report -csynth -model compute_vec_mat.18 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.148 sec.
Execute         syn_report -rtlxml -model compute_vec_mat.18 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_18_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat.18 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat.18 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.adb 
Execute         db_write -model compute_vec_mat.18 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat.18 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.288 seconds; current allocated memory: 1.739 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_1_Loop_VITIS_LOOP_112_1_proc 
Execute         gen_rtl matmul.245.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_1_Loop_VITIS_LOOP_112_1_proc 
Execute         syn_report -csynth -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_1_Loop_VITIS_LOOP_112_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_1_Loop_VITIS_LOOP_112_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.adb 
Execute         db_write -model matmul.245.1_Loop_VITIS_LOOP_112_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.1_Loop_VITIS_LOOP_112_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_245_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.245.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x1' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x1' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_245_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_245_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x1)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_18_U0_U(llama_layer_start_for_compute_vec_mat_18_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 1.52 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.688 seconds; current allocated memory: 1.741 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.245.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_245_1 
Execute         gen_rtl matmul.245.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_245_1 
Execute         syn_report -csynth -model matmul.245.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.245.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_245_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.245.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.245.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.adb 
Execute         db_write -model matmul.245.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.245.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE' pipeline 'OUTPUT_WRITE' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.744 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1_Block_entry_current_token_fb_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1_Block_entry_current_token_fb_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.compgen.tcl 
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_6_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_6_i_i_i_RAM_AUTmb6' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_5_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_5_i_i_i_RAM_AUTncg' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_4_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_4_i_i_i_RAM_AUTocq' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_3_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_3_i_i_i_RAM_AUTpcA' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_2_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_2_i_i_i_RAM_AUTqcK' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_1_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_1_i_i_i_RAM_AUTrcU' due to the length limit 80
INFO: [SYN 201-210] Renamed object name 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_0_i_i_i_RAM_AUTO_1R1W' to 'kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_0_i_i_i_RAM_AUTsc4' due to the length limit 80
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1_x': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 5 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_3_max_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_29ns_28ns_57_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'mul_80s_24ns_80_2_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sitofp_32ns_32_3_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1_Block_entry_current_token_fb_proc'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W' using auto RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 1.642 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.868 seconds; current allocated memory: 1.759 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc 
Execute         gen_rtl kernel_mhsa.1_Block_entry_current_token_fb_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc 
Execute         syn_report -csynth -model kernel_mhsa.1_Block_entry_current_token_fb_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 2.702 sec.
Execute         syn_report -rtlxml -model kernel_mhsa.1_Block_entry_current_token_fb_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_Block_entry_current_token_fb_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1_Block_entry_current_token_fb_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.788 sec.
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.adb 
Execute         db_write -model kernel_mhsa.1_Block_entry_current_token_fb_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1_Block_entry_current_token_fb_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'kernel_mhsa_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model kernel_mhsa.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.compgen.tcl 
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'kernel_mhsa_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'kernel_mhsa_1'.
INFO: [RTMG 210-285] Implementing FIFO 'mul7_loc_channel_U(llama_layer_fifo_w23_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc_channel_U(llama_layer_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc104_channel_U(llama_layer_fifo_w64_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'p_loc105_channel_U(llama_layer_fifo_w33_d2_S)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'add126_loc_channel_U(llama_layer_fifo_w32_d2_S)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 4 seconds. CPU system time: 0 seconds. Elapsed time: 3.937 seconds; current allocated memory: 1.774 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl kernel_mhsa.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_kernel_mhsa_1 
Execute         gen_rtl kernel_mhsa.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_kernel_mhsa_1 
Execute         syn_report -csynth -model kernel_mhsa.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model kernel_mhsa.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/kernel_mhsa_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model kernel_mhsa.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model kernel_mhsa.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.adb 
Execute         db_write -model kernel_mhsa.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info kernel_mhsa.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_132_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_132_3 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_132_3' pipeline 'VITIS_LOOP_132_3' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_132_3/m_axi_gmem0_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_132_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.238 seconds; current allocated memory: 1.777 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_132_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_132_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_132_3 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_132_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_132_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_132_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_132_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_132_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_132_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_132_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_132_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_11' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_19_11 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_11' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_11'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.308 seconds; current allocated memory: 1.780 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_11 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_11 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_11 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_19_11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_11_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_19_11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_11_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_19_11 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_11 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_11 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_19_11 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_22' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_27_22 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_22' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_22/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_22'.
Command         create_rtl_model done; 1.294 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.502 seconds; current allocated memory: 1.782 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_22 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_22 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_22 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_27_22 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_22_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.292 sec.
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_27_22 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_22_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.144 sec.
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_27_22 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.162 sec.
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_22 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.adb 
Command         db_write done; 0.153 sec.
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_22 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_27_22 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.875 seconds; current allocated memory: 1.784 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_push_tensor1d 
Execute         gen_rtl push_tensor1d -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_push_tensor1d 
Execute         syn_report -csynth -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor1d_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor1d_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model push_tensor1d -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.adb 
Execute         db_write -model push_tensor1d -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.143 seconds; current allocated memory: 1.786 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_push_tensor2d_bycol 
Execute         gen_rtl push_tensor2d_bycol -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_push_tensor2d_bycol 
Execute         syn_report -csynth -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.208 sec.
Execute         db_write -model push_tensor2d_bycol -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.adb 
Execute         db_write -model push_tensor2d_bycol -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.332 seconds; current allocated memory: 1.788 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.14 seconds; current allocated memory: 1.788 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.163 seconds; current allocated memory: 1.790 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat 
Execute         gen_rtl Multiply_VecMat -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat 
Execute         syn_report -csynth -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.adb 
Execute         db_write -model Multiply_VecMat -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor1d_2' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor1d.2 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor1d_2' pipeline 'VITIS_LOOP_12_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor1d_2'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.358 seconds; current allocated memory: 1.790 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor1d.2 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_push_tensor1d_2 
Execute         gen_rtl push_tensor1d.2 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_push_tensor1d_2 
Execute         syn_report -csynth -model push_tensor1d.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor1d_2_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor1d.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor1d_2_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor1d.2 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model push_tensor1d.2 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.adb 
Execute         db_write -model push_tensor1d.2 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor1d.2 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol.3 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_3' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.151 seconds; current allocated memory: 1.792 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol.3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_push_tensor2d_bycol_3 
Execute         gen_rtl push_tensor2d_bycol.3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_push_tensor2d_bycol_3 
Execute         syn_report -csynth -model push_tensor2d_bycol.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol.3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.263 sec.
Execute         db_write -model push_tensor2d_bycol.3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.adb 
Execute         db_write -model push_tensor2d_bycol.3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol.3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 1 seconds. Elapsed time: 0.399 seconds; current allocated memory: 1.794 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.132 seconds; current allocated memory: 1.795 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_4'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.171 seconds; current allocated memory: 1.796 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_4 
Execute         gen_rtl Multiply_VecMat.4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_4 
Execute         syn_report -csynth -model Multiply_VecMat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.adb 
Execute         db_write -model Multiply_VecMat.4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Swish' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Swish -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Swish' pipeline 'VITIS_LOOP_52_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'dadd_64ns_64ns_64_5_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'ddiv_64ns_64ns_64_30_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'dmul_64ns_64ns_64_4_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fexp_32ns_32ns_32_9_med_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fpext_32ns_64_1_no_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fptrunc_64ns_32_1_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Swish'.
Command         create_rtl_model done; 1.138 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.241 seconds; current allocated memory: 1.798 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Swish -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Swish 
Execute         gen_rtl Swish -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Swish 
Execute         syn_report -csynth -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Swish_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Swish_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Swish -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Swish -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.adb 
Execute         db_write -model Swish -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Swish -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_Vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_Vec -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_Vec' pipeline 'VITIS_LOOP_64_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] RTL name 'fmul_32ns_32ns_32_1_primitive_dsp_1' is changed to 'fmul_32ns_32ns_32_1_primitive_dsp_1_x' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1_x': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_Vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.251 seconds; current allocated memory: 1.799 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_Vec -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_Vec 
Execute         gen_rtl Multiply_Vec -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_Vec 
Execute         syn_report -csynth -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_Vec_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_Vec_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_Vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_Vec -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.adb 
Execute         db_write -model Multiply_Vec -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_Vec -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'push_tensor2d_bycol_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model push_tensor2d_bycol.5 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'push_tensor2d_bycol_5' pipeline 'VITIS_LOOP_24_1_VITIS_LOOP_25_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'push_tensor2d_bycol_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.125 seconds; current allocated memory: 1.800 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl push_tensor2d_bycol.5 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_push_tensor2d_bycol_5 
Execute         gen_rtl push_tensor2d_bycol.5 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_push_tensor2d_bycol_5 
Execute         syn_report -csynth -model push_tensor2d_bycol.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_5_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model push_tensor2d_bycol.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/push_tensor2d_bycol_5_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model push_tensor2d_bycol.5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.218 sec.
Execute         db_write -model push_tensor2d_bycol.5 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.adb 
Execute         db_write -model push_tensor2d_bycol.5 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info push_tensor2d_bycol.5 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1' pipeline 'VITIS_LOOP_37_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.353 seconds; current allocated memory: 1.801 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 
Execute         gen_rtl Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 
Execute         syn_report -csynth -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.adb 
Execute         db_write -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline 'VITIS_LOOP_41_2_VITIS_LOOP_43_3' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.121 seconds; current allocated memory: 1.802 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         gen_rtl Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
Execute         syn_report -csynth -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.adb 
Execute         db_write -model Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'Multiply_VecMat_6' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model Multiply_VecMat.6 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'Multiply_VecMat_6'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W' using auto RAMs.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.16 seconds; current allocated memory: 1.804 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl Multiply_VecMat.6 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_Multiply_VecMat_6 
Execute         gen_rtl Multiply_VecMat.6 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_Multiply_VecMat_6 
Execute         syn_report -csynth -model Multiply_VecMat.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model Multiply_VecMat.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/Multiply_VecMat_6_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model Multiply_VecMat.6 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model Multiply_VecMat.6 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.adb 
Execute         db_write -model Multiply_VecMat.6 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info Multiply_VecMat.6 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x2' due to conflict.
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc'.
INFO: [RTMG 210-285] Implementing FIFO 'z2_Silu_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z3_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z2_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'z1_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'W_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'x_strm_U(llama_layer_fifo_w32_d64_A_x2)' using Vivado Default RAMs.
Command         create_rtl_model done; 0.104 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.997 seconds; current allocated memory: 1.804 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         gen_rtl FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
Execute         syn_report -csynth -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.638 sec.
Execute         syn_report -rtlxml -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.adb 
Execute         db_write -model FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'pull_tensor1d' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model pull_tensor1d -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'pull_tensor1d' pipeline 'VITIS_LOOP_18_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'pull_tensor1d'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.801 seconds; current allocated memory: 1.808 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl pull_tensor1d -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_pull_tensor1d 
Execute         gen_rtl pull_tensor1d -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_pull_tensor1d 
Execute         syn_report -csynth -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/pull_tensor1d_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/pull_tensor1d_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model pull_tensor1d -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model pull_tensor1d -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.adb 
Execute         db_write -model pull_tensor1d -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info pull_tensor1d -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'FFN_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model FFN.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x3' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'FFN_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'FFN_1'.
INFO: [RTMG 210-285] Implementing FIFO 'res_strm_U(llama_layer_fifo_w32_d64_A_x3)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_pull_tensor1d_U0_U(llama_layer_start_for_pull_tensor1d_U0)' using Shift Registers.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.205 seconds; current allocated memory: 1.810 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl FFN.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_FFN_1 
Execute         gen_rtl FFN.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_FFN_1 
Execute         syn_report -csynth -model FFN.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/FFN_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model FFN.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/FFN_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model FFN.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model FFN.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.adb 
Execute         db_write -model FFN.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info FFN.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_144_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_144_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_144_4' pipeline 'VITIS_LOOP_144_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_17_3_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_144_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.206 seconds; current allocated memory: 1.812 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_144_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_144_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_144_4 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_144_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_144_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_144_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_144_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_144_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_144_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_144_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_144_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_150_5' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_150_5 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_150_5' pipeline 'VITIS_LOOP_150_5' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_150_5/m_axi_gmem0_0_BREADY' to 0.
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_150_5'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.444 seconds; current allocated memory: 1.816 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_150_5 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_150_5 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_150_5 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_150_5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_150_5_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_150_5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_150_5_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_150_5 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_150_5 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_150_5 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_150_5 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_19_13' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_19_13 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_19_13' pipeline 'VITIS_LOOP_19_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_19_13'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.196 seconds; current allocated memory: 1.819 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_13 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_19_13 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_19_13 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_19_13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_13_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_19_13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_19_13_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_19_13 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_13 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_19_13 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_19_13 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer_Pipeline_VITIS_LOOP_27_24' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer_Pipeline_VITIS_LOOP_27_24 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'llama_layer_Pipeline_VITIS_LOOP_27_24' pipeline 'VITIS_LOOP_27_2' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'llama_layer_Pipeline_VITIS_LOOP_27_24/m_axi_gmem2_0_ARUSER' to 0.
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer_Pipeline_VITIS_LOOP_27_24'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 1.199 seconds; current allocated memory: 1.821 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_24 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         gen_rtl llama_layer_Pipeline_VITIS_LOOP_27_24 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_llama_layer_Pipeline_VITIS_LOOP_27_24 
Execute         syn_report -csynth -model llama_layer_Pipeline_VITIS_LOOP_27_24 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_24_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model llama_layer_Pipeline_VITIS_LOOP_27_24 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_Pipeline_VITIS_LOOP_27_24_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model llama_layer_Pipeline_VITIS_LOOP_27_24 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_24 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.adb 
Execute         db_write -model llama_layer_Pipeline_VITIS_LOOP_27_24 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info llama_layer_Pipeline_VITIS_LOOP_27_24 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_vec' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_vec -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO: [RTGEN 206-100] Generating core module 'sparsemux_33_4_32_1_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_vec'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.416 seconds; current allocated memory: 1.825 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_vec -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_vec 
Execute         gen_rtl load_vec -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_vec 
Execute         syn_report -csynth -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_vec_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_vec -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model load_vec -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.adb 
Execute         db_write -model load_vec -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_vec -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'load_mat_burst' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model load_mat_burst -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'load_mat_burst' pipeline 'VITIS_LOOP_25_1_VITIS_LOOP_26_2' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'load_mat_burst'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.259 seconds; current allocated memory: 1.827 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl load_mat_burst -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_load_mat_burst 
Execute         gen_rtl load_mat_burst -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_load_mat_burst 
Execute         syn_report -csynth -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/load_mat_burst_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model load_mat_burst -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 3.101 sec.
Execute         db_write -model load_mat_burst -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.adb 
Execute         db_write -model load_mat_burst -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info load_mat_burst -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1' pipeline 'VITIS_LOOP_48_1' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_48_1'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 3 seconds. CPU system time: 1 seconds. Elapsed time: 3.445 seconds; current allocated memory: 1.835 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
Execute         syn_report -csynth -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_48_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_48_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.adb 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat_Pipeline_VITIS_LOOP_48_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline 'VITIS_LOOP_53_2_VITIS_LOOP_62_4' pipeline type 'loop pipeline'
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.265 seconds; current allocated memory: 1.837 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         gen_rtl compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
Execute         syn_report -csynth -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.adb 
Execute         db_write -model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'compute_vec_mat' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model compute_vec_mat -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'compute_vec_mat'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.338 seconds; current allocated memory: 1.843 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl compute_vec_mat -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_compute_vec_mat 
Execute         gen_rtl compute_vec_mat -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_compute_vec_mat 
Execute         syn_report -csynth -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.148 sec.
Execute         syn_report -rtlxml -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/compute_vec_mat_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model compute_vec_mat -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model compute_vec_mat -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.adb 
Execute         db_write -model compute_vec_mat -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info compute_vec_mat -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.compgen.tcl 
INFO: [HLS 200-1030] Apply Unified Pipeline Control on module 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1' pipeline 'VITIS_LOOP_112_1' pipeline type 'loop pipeline'
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1/m_axi_gmem1_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1'.
Command         create_rtl_model done; 1.008 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.272 seconds; current allocated memory: 1.846 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
Execute         syn_report -csynth -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.adb 
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1_Loop_VITIS_LOOP_112_1_proc' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1_Loop_VITIS_LOOP_112_1_proc -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1_Loop_VITIS_LOOP_112_1_proc'.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 0.15 seconds; current allocated memory: 1.847 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc 
Execute         gen_rtl matmul.1_Loop_VITIS_LOOP_112_1_proc -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_1_Loop_VITIS_LOOP_112_1_proc 
Execute         syn_report -csynth -model matmul.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_112_1_proc_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_Loop_VITIS_LOOP_112_1_proc_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1_Loop_VITIS_LOOP_112_1_proc -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.217 sec.
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_112_1_proc -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.adb 
Execute         db_write -model matmul.1_Loop_VITIS_LOOP_112_1_proc -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1_Loop_VITIS_LOOP_112_1_proc -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'matmul_1' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model matmul.1 -top_prefix llama_layer_ -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d128_A' is changed to 'fifo_w32_d128_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d256_A' is changed to 'fifo_w32_d256_A_x2' due to conflict.
WARNING: [RTGEN 206-101] RTL name 'fifo_w32_d64_A' is changed to 'fifo_w32_d64_A_x4' due to conflict.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_ARUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem1_0_RREADY' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWADDR' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWLEN' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWSIZE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWBURST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWLOCK' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWCACHE' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWPROT' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWQOS' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWREGION' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_AWUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WVALID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WDATA' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WSTRB' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WLAST' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WID' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_WUSER' to 0.
WARNING: [RTGEN 206-101] Setting dangling out port 'matmul_1/m_axi_gmem2_0_BREADY' to 0.
INFO: [RTGEN 206-100] Finished creating RTL model for 'matmul_1'.
INFO: [RTMG 210-285] Implementing FIFO 'vec_stream_U(llama_layer_fifo_w32_d128_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'mat_stream_U(llama_layer_fifo_w32_d256_A_x2)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'res_stream_U(llama_layer_fifo_w32_d64_A_x4)' using Vivado Default RAMs.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_compute_vec_mat_U0_U(llama_layer_start_for_compute_vec_mat_U0)' using Shift Registers.
INFO: [RTMG 210-285] Implementing FIFO 'start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0_U(llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0)' using Shift Registers.
Command         create_rtl_model done; 1.552 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 0 seconds. CPU system time: 0 seconds. Elapsed time: 1.864 seconds; current allocated memory: 1.848 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer_matmul_1 
Execute         gen_rtl matmul.1 -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer_matmul_1 
Execute         syn_report -csynth -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -rtlxml -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/matmul_1_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -verbosereport -model matmul.1 -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         db_write -model matmul.1 -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.adb 
Execute         db_write -model matmul.1 -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Execute         gen_tb_info matmul.1 -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1 
INFO: [HLS 200-10] ----------------------------------------------------------------
INFO: [HLS 200-10] -- Generating RTL for module 'llama_layer' 
INFO: [HLS 200-10] ----------------------------------------------------------------
Execute         create_rtl_model llama_layer -top_prefix  -sub_prefix llama_layer_ -mg_file C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.tcl 
WARNING: [RTGEN 206-101] Design contains AXI ports. Reset is fixed to synchronous and active low.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem0' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem1' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem2' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem3' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/gmem4' to 'm_axi'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/token_embed' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/output_logits' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/all_weights' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/key_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/value_cache' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on port 'llama_layer/position' to 's_axilite & ap_none'.
INFO: [RTGEN 206-500] Setting interface mode on function 'llama_layer' to 's_axilite & ap_ctrl_hs'.
INFO: [RTGEN 206-100] Bundling port 'position' and 'return' to AXI-Lite port control.
INFO: [RTGEN 206-100] Bundling port 'token_embed', 'output_logits', 'all_weights', 'key_cache' and 'value_cache' to AXI-Lite port control_r.
INFO: [RTGEN 206-100] Generating core module 'fadd_32ns_32ns_32_1_primitive_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fdiv_32ns_32ns_32_11_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fmul_32ns_32ns_32_1_primitive_dsp_1': 2 instance(s).
INFO: [RTGEN 206-100] Generating core module 'fsqrt_32ns_32ns_32_15_no_dsp_1': 1 instance(s).
INFO: [RTGEN 206-100] Finished creating RTL model for 'llama_layer'.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_current_token_RAM_2P_BRAM_1R1W' using block RAMs.
INFO: [RTMG 210-278] Implementing memory 'llama_layer_layer_output_RAM_AUTO_1R1W' using auto RAMs.
Command         create_rtl_model done; 0.429 sec.
INFO: [HLS 200-111] Finished Creating RTL model: CPU user time: 1 seconds. CPU system time: 0 seconds. Elapsed time: 0.575 seconds; current allocated memory: 1.857 GB.
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         gen_rtl llama_layer -istop -style xilinx -f -lang vhdl -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/vhdl/llama_layer 
Command         gen_rtl done; 1.737 sec.
Execute         gen_rtl llama_layer -istop -style xilinx -f -lang vlog -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/verilog/llama_layer 
Command         gen_rtl done; 0.363 sec.
Execute         syn_report -csynth -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_csynth.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.338 sec.
Execute         syn_report -rtlxml -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/llama_layer_csynth.xml 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 0.342 sec.
Execute         syn_report -verbosereport -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.verbose.rpt 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Command         syn_report done; 1.972 sec.
Execute         db_write -model llama_layer -f -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.adb 
Command         db_write done; 0.348 sec.
Execute         db_write -model llama_layer -bindview -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/design.bindinfo.xml 
Command         db_write done; 0.347 sec.
Execute         gen_tb_info llama_layer -p C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer 
Execute         export_constraint_db -f -tool general -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.constraint.tcl 
Execute         syn_report -designview -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.design.xml 
Command         syn_report done; 4.181 sec.
Execute         syn_report -csynthDesign -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth.rpt -MHOut C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_module_hierarchy.tcl 
Execute           list_part -family xcv80-lsva4737-2MHP-e-S 
Execute             ap_family_info -name xcv80-lsva4737-2MHP-e-S -data names 
Execute             ap_part_info -quiet -name xcv80-lsva4737-2MHP-e-S -data family 
Execute         syn_report -wcfg -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_dataflow_ana.wcfg 
Execute         syn_report -protoinst -model llama_layer -o C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.protoinst 
Execute         sc_get_clocks llama_layer 
Execute         sc_get_portdomain llama_layer 
INFO-FLOW: Model list for RTL component generation: llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa.1_Block_entry_proc load_vec.7 load_mat_burst.8 compute_vec_mat.9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.9 matmul.245.254.1_Loop_VITIS_LOOP_112_1_proc matmul.245.254.1.1 load_vec.10 load_mat_burst.11 compute_vec_mat.12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.12 matmul.245.255.1_Loop_VITIS_LOOP_112_1_proc matmul.245.255.1 load_vec.13 load_mat_burst.14 compute_vec_mat.15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.15 matmul.245.256.1_Loop_VITIS_LOOP_112_1_proc matmul.245.256.1 pow_generic<float> RoPE RoPE.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa.1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec.16 load_mat_burst.17 compute_vec_mat.18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat.18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat.18 matmul.245.1_Loop_VITIS_LOOP_112_1_proc matmul.245.1 kernel_mhsa.1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa.1_Block_entry_current_token_fb_proc kernel_mhsa.1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d.2 push_tensor2d_bycol.3 Multiply_VecMat.4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.4 Swish Multiply_Vec push_tensor2d_bycol.5 Multiply_VecMat.6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat.6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat.6 FFN.1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN.1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul.1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul.1_Loop_VITIS_LOOP_112_1_proc matmul.1 llama_layer
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_100_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_19_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_sparsemux_33_4_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_33_4_32_1_1
INFO-FLOW: Found component llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_27_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
INFO-FLOW: Found component llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_124_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.compgen.tcl 
INFO-FLOW: Handling components in module [load_vec_7] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_8] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_9] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.compgen.tcl 
INFO-FLOW: Found component llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W
INFO-FLOW: Handling components in module [matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_245_254_1_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d128_A.
INFO-FLOW: Append model llama_layer_fifo_w32_d128_A
INFO-FLOW: Found component llama_layer_fifo_w32_d256_A.
INFO-FLOW: Append model llama_layer_fifo_w32_d256_A
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A
INFO-FLOW: Found component llama_layer_start_for_compute_vec_mat_9_U0.
INFO-FLOW: Append model llama_layer_start_for_compute_vec_mat_9_U0
INFO-FLOW: Found component llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0.
INFO-FLOW: Append model llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: Handling components in module [load_vec_10] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_11] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_12] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_245_255_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d128_A_x.
INFO-FLOW: Append model llama_layer_fifo_w32_d128_A_x
INFO-FLOW: Found component llama_layer_fifo_w32_d256_A_x.
INFO-FLOW: Append model llama_layer_fifo_w32_d256_A_x
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x
INFO-FLOW: Found component llama_layer_start_for_compute_vec_mat_12_U0.
INFO-FLOW: Append model llama_layer_start_for_compute_vec_mat_12_U0
INFO-FLOW: Found component llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0.
INFO-FLOW: Append model llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: Handling components in module [load_vec_13] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_14] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_15] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_245_256_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d128_A_x0.
INFO-FLOW: Append model llama_layer_fifo_w32_d128_A_x0
INFO-FLOW: Found component llama_layer_fifo_w32_d256_A_x0.
INFO-FLOW: Append model llama_layer_fifo_w32_d256_A_x0
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x0.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x0
INFO-FLOW: Found component llama_layer_start_for_compute_vec_mat_15_U0.
INFO-FLOW: Append model llama_layer_start_for_compute_vec_mat_15_U0
INFO-FLOW: Found component llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0.
INFO-FLOW: Append model llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: Handling components in module [pow_generic_float_s] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
INFO-FLOW: Found component llama_layer_mul_10s_36s_36_1_1.
INFO-FLOW: Append model llama_layer_mul_10s_36s_36_1_1
INFO-FLOW: Found component llama_layer_mul_25s_39ns_63_1_1.
INFO-FLOW: Append model llama_layer_mul_25s_39ns_63_1_1
INFO-FLOW: Found component llama_layer_sparsemux_11_4_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_11_4_32_1_1
INFO-FLOW: Found component llama_layer_mac_muladd_13s_12ns_16s_25_4_1.
INFO-FLOW: Append model llama_layer_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: Found component llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1.
INFO-FLOW: Append model llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: Found component llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb.
INFO-FLOW: Append model llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
INFO-FLOW: Found component llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud.
INFO-FLOW: Append model llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
INFO-FLOW: Handling components in module [RoPE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
INFO-FLOW: Found component llama_layer_ctlz_30_30_1_1.
INFO-FLOW: Append model llama_layer_ctlz_30_30_1_1
INFO-FLOW: Found component llama_layer_mul_15ns_15ns_30_1_1.
INFO-FLOW: Append model llama_layer_mul_15ns_15ns_30_1_1
INFO-FLOW: Found component llama_layer_mul_22ns_22ns_44_1_1.
INFO-FLOW: Append model llama_layer_mul_22ns_22ns_44_1_1
INFO-FLOW: Found component llama_layer_mul_15ns_14ns_29_1_1.
INFO-FLOW: Append model llama_layer_mul_15ns_14ns_29_1_1
INFO-FLOW: Found component llama_layer_mul_22ns_21s_43_1_1.
INFO-FLOW: Append model llama_layer_mul_22ns_21s_43_1_1
INFO-FLOW: Found component llama_layer_mul_15ns_13s_28_1_1.
INFO-FLOW: Append model llama_layer_mul_15ns_13s_28_1_1
INFO-FLOW: Found component llama_layer_ctlz_32_32_1_1.
INFO-FLOW: Append model llama_layer_ctlz_32_32_1_1
INFO-FLOW: Found component llama_layer_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_33_4_1_1_1
INFO-FLOW: Found component llama_layer_sparsemux_33_4_1_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_33_4_1_1_1
INFO-FLOW: Found component llama_layer_sparsemux_17_3_1_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_17_3_1_1_1
INFO-FLOW: Found component llama_layer_sparsemux_17_4_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_17_4_32_1_1
INFO-FLOW: Found component llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: Found component llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R.
INFO-FLOW: Append model llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: Handling components in module [RoPE_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.compgen.tcl 
INFO-FLOW: Found component llama_layer_sparsemux_17_3_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_17_3_32_1_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
INFO-FLOW: Found component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component llama_layer_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.compgen.tcl 
INFO-FLOW: Found component llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe.
INFO-FLOW: Append model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe
INFO-FLOW: Handling components in module [kernel_softmax] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
INFO-FLOW: Found component llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: Found component llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1.
INFO-FLOW: Append model llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: Found component llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1.
INFO-FLOW: Append model llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: Found component llama_layer_fexp_32ns_32ns_32_9_med_dsp_1.
INFO-FLOW: Append model llama_layer_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: Found component llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.compgen.tcl 
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
INFO-FLOW: Found component llama_layer_sparsemux_25_4_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_25_4_32_1_1
INFO-FLOW: Found component llama_layer_sparsemux_33_6_32_1_1.
INFO-FLOW: Append model llama_layer_sparsemux_33_6_32_1_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_vec_16] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst_17] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_18] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_245_1_Loop_VITIS_LOOP_112_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [matmul_245_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d128_A_x1.
INFO-FLOW: Append model llama_layer_fifo_w32_d128_A_x1
INFO-FLOW: Found component llama_layer_fifo_w32_d256_A_x1.
INFO-FLOW: Append model llama_layer_fifo_w32_d256_A_x1
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x1.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x1
INFO-FLOW: Found component llama_layer_start_for_compute_vec_mat_18_U0.
INFO-FLOW: Append model llama_layer_start_for_compute_vec_mat_18_U0
INFO-FLOW: Found component llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0.
INFO-FLOW: Append model llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [kernel_mhsa_1_Block_entry_current_token_fb_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_sitofp_32ns_32_3_no_dsp_1.
INFO-FLOW: Append model llama_layer_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: Found component llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1.
INFO-FLOW: Append model llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: Found component llama_layer_mul_29ns_28ns_57_2_1.
INFO-FLOW: Append model llama_layer_mul_29ns_28ns_57_2_1
INFO-FLOW: Found component llama_layer_mul_80s_24ns_80_2_1.
INFO-FLOW: Append model llama_layer_mul_80s_24ns_80_2_1
INFO-FLOW: Found component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component llama_layer_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component llama_layer_fmul_32ns_32ns_32_3_max_dsp_1.
INFO-FLOW: Append model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: Found component llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW.
INFO-FLOW: Append model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW
INFO-FLOW: Found component llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W
INFO-FLOW: Found component llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [kernel_mhsa_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w23_d2_S.
INFO-FLOW: Append model llama_layer_fifo_w23_d2_S
INFO-FLOW: Found component llama_layer_fifo_w64_d2_S.
INFO-FLOW: Append model llama_layer_fifo_w64_d2_S
INFO-FLOW: Found component llama_layer_fifo_w64_d2_S.
INFO-FLOW: Append model llama_layer_fifo_w64_d2_S
INFO-FLOW: Found component llama_layer_fifo_w33_d2_S.
INFO-FLOW: Append model llama_layer_fifo_w33_d2_S
INFO-FLOW: Found component llama_layer_fifo_w32_d2_S.
INFO-FLOW: Append model llama_layer_fifo_w32_d2_S
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_132_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_19_11] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_27_22] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor1d] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor2d_bycol] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
INFO-FLOW: Found component llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [push_tensor1d_2] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor2d_bycol_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [Swish] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.compgen.tcl 
INFO-FLOW: Found component llama_layer_fptrunc_64ns_32_1_no_dsp_1.
INFO-FLOW: Append model llama_layer_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: Found component llama_layer_fpext_32ns_64_1_no_dsp_1.
INFO-FLOW: Append model llama_layer_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: Found component llama_layer_dadd_64ns_64ns_64_5_no_dsp_1.
INFO-FLOW: Append model llama_layer_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: Found component llama_layer_dmul_64ns_64ns_64_4_med_dsp_1.
INFO-FLOW: Append model llama_layer_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: Found component llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1.
INFO-FLOW: Append model llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_Vec] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
INFO-FLOW: Found component llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x.
INFO-FLOW: Append model llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [push_tensor2d_bycol_5] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [Multiply_VecMat_6] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.compgen.tcl 
INFO-FLOW: Found component llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W
INFO-FLOW: Handling components in module [FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: Handling components in module [pull_tensor1d] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [FFN_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x3.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x3
INFO-FLOW: Found component llama_layer_start_for_pull_tensor1d_U0.
INFO-FLOW: Append model llama_layer_start_for_pull_tensor1d_U0
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_144_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_150_5] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_19_13] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [llama_layer_Pipeline_VITIS_LOOP_27_24] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [load_vec] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
INFO-FLOW: Handling components in module [load_mat_burst] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe
INFO-FLOW: Handling components in module [compute_vec_mat_Pipeline_VITIS_LOOP_48_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [compute_vec_mat] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_flow_control_loop_pipe_sequential_init.
INFO-FLOW: Append model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: Handling components in module [matmul_1_Loop_VITIS_LOOP_112_1_proc] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
INFO-FLOW: Handling components in module [matmul_1] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
INFO-FLOW: Found component llama_layer_fifo_w32_d128_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d128_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d256_A_x2.
INFO-FLOW: Append model llama_layer_fifo_w32_d256_A_x2
INFO-FLOW: Found component llama_layer_fifo_w32_d64_A_x4.
INFO-FLOW: Append model llama_layer_fifo_w32_d64_A_x4
INFO-FLOW: Found component llama_layer_start_for_compute_vec_mat_U0.
INFO-FLOW: Append model llama_layer_start_for_compute_vec_mat_U0
INFO-FLOW: Found component llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0.
INFO-FLOW: Append model llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: Handling components in module [llama_layer] ... 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.tcl 
INFO-FLOW: Found component llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1.
INFO-FLOW: Append model llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1
INFO-FLOW: Found component llama_layer_current_token_RAM_2P_BRAM_1R1W.
INFO-FLOW: Append model llama_layer_current_token_RAM_2P_BRAM_1R1W
INFO-FLOW: Found component llama_layer_layer_output_RAM_AUTO_1R1W.
INFO-FLOW: Append model llama_layer_layer_output_RAM_AUTO_1R1W
INFO-FLOW: Found component llama_layer_gmem0_m_axi.
INFO-FLOW: Append model llama_layer_gmem0_m_axi
INFO-FLOW: Found component llama_layer_gmem1_m_axi.
INFO-FLOW: Append model llama_layer_gmem1_m_axi
INFO-FLOW: Found component llama_layer_gmem2_m_axi.
INFO-FLOW: Append model llama_layer_gmem2_m_axi
INFO-FLOW: Found component llama_layer_gmem3_m_axi.
INFO-FLOW: Append model llama_layer_gmem3_m_axi
INFO-FLOW: Found component llama_layer_gmem4_m_axi.
INFO-FLOW: Append model llama_layer_gmem4_m_axi
INFO-FLOW: Found component llama_layer_control_s_axi.
INFO-FLOW: Append model llama_layer_control_s_axi
INFO-FLOW: Found component llama_layer_control_r_s_axi.
INFO-FLOW: Append model llama_layer_control_r_s_axi
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_19_1
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_124_2
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_proc
INFO-FLOW: Append model load_vec_7
INFO-FLOW: Append model load_mat_burst_8
INFO-FLOW: Append model compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: Append model compute_vec_mat_9
INFO-FLOW: Append model matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Append model matmul_245_254_1_1
INFO-FLOW: Append model load_vec_10
INFO-FLOW: Append model load_mat_burst_11
INFO-FLOW: Append model compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: Append model compute_vec_mat_12
INFO-FLOW: Append model matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Append model matmul_245_255_1
INFO-FLOW: Append model load_vec_13
INFO-FLOW: Append model load_mat_burst_14
INFO-FLOW: Append model compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: Append model compute_vec_mat_15
INFO-FLOW: Append model matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Append model matmul_245_256_1
INFO-FLOW: Append model pow_generic_float_s
INFO-FLOW: Append model RoPE
INFO-FLOW: Append model RoPE_1
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE
INFO-FLOW: Append model kernel_softmax
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: Append model load_vec_16
INFO-FLOW: Append model load_mat_burst_17
INFO-FLOW: Append model compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: Append model compute_vec_mat_18
INFO-FLOW: Append model matmul_245_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Append model matmul_245_1
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE
INFO-FLOW: Append model kernel_mhsa_1_Block_entry_current_token_fb_proc
INFO-FLOW: Append model kernel_mhsa_1
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_132_3
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_19_11
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_27_22
INFO-FLOW: Append model push_tensor1d
INFO-FLOW: Append model push_tensor2d_bycol
INFO-FLOW: Append model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat
INFO-FLOW: Append model push_tensor1d_2
INFO-FLOW: Append model push_tensor2d_bycol_3
INFO-FLOW: Append model Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat_4
INFO-FLOW: Append model Swish
INFO-FLOW: Append model Multiply_Vec
INFO-FLOW: Append model push_tensor2d_bycol_5
INFO-FLOW: Append model Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: Append model Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: Append model Multiply_VecMat_6
INFO-FLOW: Append model FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
INFO-FLOW: Append model pull_tensor1d
INFO-FLOW: Append model FFN_1
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_144_4
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_150_5
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_19_13
INFO-FLOW: Append model llama_layer_Pipeline_VITIS_LOOP_27_24
INFO-FLOW: Append model load_vec
INFO-FLOW: Append model load_mat_burst
INFO-FLOW: Append model compute_vec_mat_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: Append model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: Append model compute_vec_mat
INFO-FLOW: Append model matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1
INFO-FLOW: Append model matmul_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Append model matmul_1
INFO-FLOW: Append model llama_layer
INFO-FLOW: Generating RTL model list ...
INFO-FLOW: All models in this session: llama_layer_flow_control_loop_pipe_sequential_init llama_layer_sparsemux_33_4_32_1_1 llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_flow_control_loop_pipe_sequential_init llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1 llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W llama_layer_flow_control_loop_pipe llama_layer_fifo_w32_d128_A llama_layer_fifo_w32_d256_A llama_layer_fifo_w32_d64_A llama_layer_start_for_compute_vec_mat_9_U0 llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0 llama_layer_flow_control_loop_pipe llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_fifo_w32_d128_A_x llama_layer_fifo_w32_d256_A_x llama_layer_fifo_w32_d64_A_x llama_layer_start_for_compute_vec_mat_12_U0 llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0 llama_layer_flow_control_loop_pipe llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_fifo_w32_d128_A_x0 llama_layer_fifo_w32_d256_A_x0 llama_layer_fifo_w32_d64_A_x0 llama_layer_start_for_compute_vec_mat_15_U0 llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0 llama_layer_mul_10s_36s_36_1_1 llama_layer_mul_25s_39ns_63_1_1 llama_layer_sparsemux_11_4_32_1_1 llama_layer_mac_muladd_13s_12ns_16s_25_4_1 llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1 llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud llama_layer_ctlz_30_30_1_1 llama_layer_mul_15ns_15ns_30_1_1 llama_layer_mul_22ns_22ns_44_1_1 llama_layer_mul_15ns_14ns_29_1_1 llama_layer_mul_22ns_21s_43_1_1 llama_layer_mul_15ns_13s_28_1_1 llama_layer_ctlz_32_32_1_1 llama_layer_sparsemux_33_4_1_1_1 llama_layer_sparsemux_33_4_1_1_1 llama_layer_sparsemux_17_3_1_1_1 llama_layer_sparsemux_17_4_32_1_1 llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R llama_layer_sparsemux_17_3_32_1_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x llama_layer_fmul_32ns_32ns_32_3_max_dsp_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1 llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1 llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1 llama_layer_fexp_32ns_32ns_32_9_med_dsp_1 llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_sparsemux_25_4_32_1_1 llama_layer_sparsemux_33_6_32_1_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_fifo_w32_d128_A_x1 llama_layer_fifo_w32_d256_A_x1 llama_layer_fifo_w32_d64_A_x1 llama_layer_start_for_compute_vec_mat_18_U0 llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_sitofp_32ns_32_3_no_dsp_1 llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1 llama_layer_mul_29ns_28ns_57_2_1 llama_layer_mul_80s_24ns_80_2_1 llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x llama_layer_fmul_32ns_32ns_32_3_max_dsp_1 llama_layer_fmul_32ns_32ns_32_3_max_dsp_1 llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W llama_layer_fifo_w23_d2_S llama_layer_fifo_w64_d2_S llama_layer_fifo_w64_d2_S llama_layer_fifo_w33_d2_S llama_layer_fifo_w32_d2_S llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W llama_layer_fptrunc_64ns_32_1_no_dsp_1 llama_layer_fpext_32ns_64_1_no_dsp_1 llama_layer_dadd_64ns_64ns_64_5_no_dsp_1 llama_layer_dmul_64ns_64ns_64_4_med_dsp_1 llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W llama_layer_fifo_w32_d64_A_x2 llama_layer_fifo_w32_d64_A_x2 llama_layer_fifo_w32_d64_A_x2 llama_layer_fifo_w32_d64_A_x2 llama_layer_fifo_w32_d64_A_x2 llama_layer_fifo_w32_d64_A_x2 llama_layer_flow_control_loop_pipe llama_layer_fifo_w32_d64_A_x3 llama_layer_start_for_pull_tensor1d_U0 llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_flow_control_loop_pipe_sequential_init llama_layer_fifo_w32_d128_A_x2 llama_layer_fifo_w32_d256_A_x2 llama_layer_fifo_w32_d64_A_x4 llama_layer_start_for_compute_vec_mat_U0 llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0 llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1 llama_layer_current_token_RAM_2P_BRAM_1R1W llama_layer_layer_output_RAM_AUTO_1R1W llama_layer_gmem0_m_axi llama_layer_gmem1_m_axi llama_layer_gmem2_m_axi llama_layer_gmem3_m_axi llama_layer_gmem4_m_axi llama_layer_control_s_axi llama_layer_control_r_s_axi llama_layer_Pipeline_VITIS_LOOP_100_1 llama_layer_Pipeline_VITIS_LOOP_19_1 llama_layer_Pipeline_VITIS_LOOP_27_2 llama_layer_Pipeline_VITIS_LOOP_124_2 kernel_mhsa_1_Block_entry_proc load_vec_7 load_mat_burst_8 compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat_9 matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc matmul_245_254_1_1 load_vec_10 load_mat_burst_11 compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat_12 matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc matmul_245_255_1 load_vec_13 load_mat_burst_14 compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat_15 matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc matmul_245_256_1 pow_generic_float_s RoPE RoPE_1 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE kernel_softmax kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK load_vec_16 load_mat_burst_17 compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat_18 matmul_245_1_Loop_VITIS_LOOP_112_1_proc matmul_245_1 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE kernel_mhsa_1_Block_entry_current_token_fb_proc kernel_mhsa_1 llama_layer_Pipeline_VITIS_LOOP_132_3 llama_layer_Pipeline_VITIS_LOOP_19_11 llama_layer_Pipeline_VITIS_LOOP_27_22 push_tensor1d push_tensor2d_bycol Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat push_tensor1d_2 push_tensor2d_bycol_3 Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat_4 Swish Multiply_Vec push_tensor2d_bycol_5 Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 Multiply_VecMat_6 FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc pull_tensor1d FFN_1 llama_layer_Pipeline_VITIS_LOOP_144_4 llama_layer_Pipeline_VITIS_LOOP_150_5 llama_layer_Pipeline_VITIS_LOOP_19_13 llama_layer_Pipeline_VITIS_LOOP_27_24 load_vec load_mat_burst compute_vec_mat_Pipeline_VITIS_LOOP_48_1 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 compute_vec_mat matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 matmul_1_Loop_VITIS_LOOP_112_1_proc matmul_1 llama_layer
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/autopilot.rtl.models.txt file...
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_sparsemux_33_4_32_1_1
INFO-FLOW: To file: write model llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_fifo_w32_d128_A
INFO-FLOW: To file: write model llama_layer_fifo_w32_d256_A
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A
INFO-FLOW: To file: write model llama_layer_start_for_compute_vec_mat_9_U0
INFO-FLOW: To file: write model llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_fifo_w32_d128_A_x
INFO-FLOW: To file: write model llama_layer_fifo_w32_d256_A_x
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x
INFO-FLOW: To file: write model llama_layer_start_for_compute_vec_mat_12_U0
INFO-FLOW: To file: write model llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_fifo_w32_d128_A_x0
INFO-FLOW: To file: write model llama_layer_fifo_w32_d256_A_x0
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x0
INFO-FLOW: To file: write model llama_layer_start_for_compute_vec_mat_15_U0
INFO-FLOW: To file: write model llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: To file: write model llama_layer_mul_10s_36s_36_1_1
INFO-FLOW: To file: write model llama_layer_mul_25s_39ns_63_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_11_4_32_1_1
INFO-FLOW: To file: write model llama_layer_mac_muladd_13s_12ns_16s_25_4_1
INFO-FLOW: To file: write model llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1
INFO-FLOW: To file: write model llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
INFO-FLOW: To file: write model llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
INFO-FLOW: To file: write model llama_layer_ctlz_30_30_1_1
INFO-FLOW: To file: write model llama_layer_mul_15ns_15ns_30_1_1
INFO-FLOW: To file: write model llama_layer_mul_22ns_22ns_44_1_1
INFO-FLOW: To file: write model llama_layer_mul_15ns_14ns_29_1_1
INFO-FLOW: To file: write model llama_layer_mul_22ns_21s_43_1_1
INFO-FLOW: To file: write model llama_layer_mul_15ns_13s_28_1_1
INFO-FLOW: To file: write model llama_layer_ctlz_32_32_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_33_4_1_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_17_3_1_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_17_4_32_1_1
INFO-FLOW: To file: write model llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
INFO-FLOW: To file: write model llama_layer_sparsemux_17_3_32_1_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe
INFO-FLOW: To file: write model llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1
INFO-FLOW: To file: write model llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1
INFO-FLOW: To file: write model llama_layer_fexp_32ns_32ns_32_9_med_dsp_1
INFO-FLOW: To file: write model llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_sparsemux_25_4_32_1_1
INFO-FLOW: To file: write model llama_layer_sparsemux_33_6_32_1_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_fifo_w32_d128_A_x1
INFO-FLOW: To file: write model llama_layer_fifo_w32_d256_A_x1
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x1
INFO-FLOW: To file: write model llama_layer_start_for_compute_vec_mat_18_U0
INFO-FLOW: To file: write model llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_sitofp_32ns_32_3_no_dsp_1
INFO-FLOW: To file: write model llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
INFO-FLOW: To file: write model llama_layer_mul_29ns_28ns_57_2_1
INFO-FLOW: To file: write model llama_layer_mul_80s_24ns_80_2_1
INFO-FLOW: To file: write model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
INFO-FLOW: To file: write model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW
INFO-FLOW: To file: write model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_fifo_w23_d2_S
INFO-FLOW: To file: write model llama_layer_fifo_w64_d2_S
INFO-FLOW: To file: write model llama_layer_fifo_w64_d2_S
INFO-FLOW: To file: write model llama_layer_fifo_w33_d2_S
INFO-FLOW: To file: write model llama_layer_fifo_w32_d2_S
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_fptrunc_64ns_32_1_no_dsp_1
INFO-FLOW: To file: write model llama_layer_fpext_32ns_64_1_no_dsp_1
INFO-FLOW: To file: write model llama_layer_dadd_64ns_64ns_64_5_no_dsp_1
INFO-FLOW: To file: write model llama_layer_dmul_64ns_64ns_64_4_med_dsp_1
INFO-FLOW: To file: write model llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x2
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x3
INFO-FLOW: To file: write model llama_layer_start_for_pull_tensor1d_U0
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_flow_control_loop_pipe_sequential_init
INFO-FLOW: To file: write model llama_layer_fifo_w32_d128_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d256_A_x2
INFO-FLOW: To file: write model llama_layer_fifo_w32_d64_A_x4
INFO-FLOW: To file: write model llama_layer_start_for_compute_vec_mat_U0
INFO-FLOW: To file: write model llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0
INFO-FLOW: To file: write model llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1
INFO-FLOW: To file: write model llama_layer_current_token_RAM_2P_BRAM_1R1W
INFO-FLOW: To file: write model llama_layer_layer_output_RAM_AUTO_1R1W
INFO-FLOW: To file: write model llama_layer_gmem0_m_axi
INFO-FLOW: To file: write model llama_layer_gmem1_m_axi
INFO-FLOW: To file: write model llama_layer_gmem2_m_axi
INFO-FLOW: To file: write model llama_layer_gmem3_m_axi
INFO-FLOW: To file: write model llama_layer_gmem4_m_axi
INFO-FLOW: To file: write model llama_layer_control_s_axi
INFO-FLOW: To file: write model llama_layer_control_r_s_axi
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_100_1
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_19_1
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_27_2
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_124_2
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_proc
INFO-FLOW: To file: write model load_vec_7
INFO-FLOW: To file: write model load_mat_burst_8
INFO-FLOW: To file: write model compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: To file: write model compute_vec_mat_9
INFO-FLOW: To file: write model matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: To file: write model matmul_245_254_1_1
INFO-FLOW: To file: write model load_vec_10
INFO-FLOW: To file: write model load_mat_burst_11
INFO-FLOW: To file: write model compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: To file: write model compute_vec_mat_12
INFO-FLOW: To file: write model matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: To file: write model matmul_245_255_1
INFO-FLOW: To file: write model load_vec_13
INFO-FLOW: To file: write model load_mat_burst_14
INFO-FLOW: To file: write model compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: To file: write model compute_vec_mat_15
INFO-FLOW: To file: write model matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: To file: write model matmul_245_256_1
INFO-FLOW: To file: write model pow_generic_float_s
INFO-FLOW: To file: write model RoPE
INFO-FLOW: To file: write model RoPE_1
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE
INFO-FLOW: To file: write model kernel_softmax
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK
INFO-FLOW: To file: write model load_vec_16
INFO-FLOW: To file: write model load_mat_burst_17
INFO-FLOW: To file: write model compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: To file: write model compute_vec_mat_18
INFO-FLOW: To file: write model matmul_245_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: To file: write model matmul_245_1
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE
INFO-FLOW: To file: write model kernel_mhsa_1_Block_entry_current_token_fb_proc
INFO-FLOW: To file: write model kernel_mhsa_1
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_132_3
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_19_11
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_27_22
INFO-FLOW: To file: write model push_tensor1d
INFO-FLOW: To file: write model push_tensor2d_bycol
INFO-FLOW: To file: write model Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat
INFO-FLOW: To file: write model push_tensor1d_2
INFO-FLOW: To file: write model push_tensor2d_bycol_3
INFO-FLOW: To file: write model Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat_4
INFO-FLOW: To file: write model Swish
INFO-FLOW: To file: write model Multiply_Vec
INFO-FLOW: To file: write model push_tensor2d_bycol_5
INFO-FLOW: To file: write model Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1
INFO-FLOW: To file: write model Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
INFO-FLOW: To file: write model Multiply_VecMat_6
INFO-FLOW: To file: write model FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
INFO-FLOW: To file: write model pull_tensor1d
INFO-FLOW: To file: write model FFN_1
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_144_4
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_150_5
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_19_13
INFO-FLOW: To file: write model llama_layer_Pipeline_VITIS_LOOP_27_24
INFO-FLOW: To file: write model load_vec
INFO-FLOW: To file: write model load_mat_burst
INFO-FLOW: To file: write model compute_vec_mat_Pipeline_VITIS_LOOP_48_1
INFO-FLOW: To file: write model compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
INFO-FLOW: To file: write model compute_vec_mat
INFO-FLOW: To file: write model matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1
INFO-FLOW: To file: write model matmul_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: To file: write model matmul_1
INFO-FLOW: To file: write model llama_layer
INFO-FLOW: Generating C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/autopilot.rtl.models.tcl file...
INFO-FLOW: Finished generating RTL model list.


INFO-FLOW: RTL Generation done.
INFO-FLOW: CAS Generation done.
INFO-FLOW: CBC Generation done.
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::auto_generate_csynth_design
INFO-FLOW: DBG:PUTS: read_platform_lib C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/common.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/APCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/op_simcore.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/generic/autopilot/interface.gen 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_family_info -name versalprimees1 -data parts 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
INFO-FLOW: DBG:PUTS:   using AESL_AUTOCG::g_clock_period=4.000 (was NA)
INFO-FLOW: DBG:PROC: ::AESL_AUTOMG::generate_ip_cores gen_sim_model='1' gen_fp_models='0' gen_for_export='0' dstSCDir='' dstVhdlDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/vhdl' dstVlogDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/vlog' tclDir='C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db' modelList='llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sparsemux_33_4_32_1_1
llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A
llama_layer_fifo_w32_d256_A
llama_layer_fifo_w32_d64_A
llama_layer_start_for_compute_vec_mat_9_U0
llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x
llama_layer_fifo_w32_d256_A_x
llama_layer_fifo_w32_d64_A_x
llama_layer_start_for_compute_vec_mat_12_U0
llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x0
llama_layer_fifo_w32_d256_A_x0
llama_layer_fifo_w32_d64_A_x0
llama_layer_start_for_compute_vec_mat_15_U0
llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_mul_10s_36s_36_1_1
llama_layer_mul_25s_39ns_63_1_1
llama_layer_sparsemux_11_4_32_1_1
llama_layer_mac_muladd_13s_12ns_16s_25_4_1
llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1
llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
llama_layer_ctlz_30_30_1_1
llama_layer_mul_15ns_15ns_30_1_1
llama_layer_mul_22ns_22ns_44_1_1
llama_layer_mul_15ns_14ns_29_1_1
llama_layer_mul_22ns_21s_43_1_1
llama_layer_mul_15ns_13s_28_1_1
llama_layer_ctlz_32_32_1_1
llama_layer_sparsemux_33_4_1_1_1
llama_layer_sparsemux_33_4_1_1_1
llama_layer_sparsemux_17_3_1_1_1
llama_layer_sparsemux_17_4_32_1_1
llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
llama_layer_sparsemux_17_3_32_1_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe
llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1
llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1
llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1
llama_layer_fexp_32ns_32ns_32_9_med_dsp_1
llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sparsemux_25_4_32_1_1
llama_layer_sparsemux_33_6_32_1_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x1
llama_layer_fifo_w32_d256_A_x1
llama_layer_fifo_w32_d64_A_x1
llama_layer_start_for_compute_vec_mat_18_U0
llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sitofp_32ns_32_3_no_dsp_1
llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
llama_layer_mul_29ns_28ns_57_2_1
llama_layer_mul_80s_24ns_80_2_1
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W
llama_layer_fifo_w23_d2_S
llama_layer_fifo_w64_d2_S
llama_layer_fifo_w64_d2_S
llama_layer_fifo_w33_d2_S
llama_layer_fifo_w32_d2_S
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W
llama_layer_fptrunc_64ns_32_1_no_dsp_1
llama_layer_fpext_32ns_64_1_no_dsp_1
llama_layer_dadd_64ns_64ns_64_5_no_dsp_1
llama_layer_dmul_64ns_64ns_64_4_med_dsp_1
llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d64_A_x3
llama_layer_start_for_pull_tensor1d_U0
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fifo_w32_d128_A_x2
llama_layer_fifo_w32_d256_A_x2
llama_layer_fifo_w32_d64_A_x4
llama_layer_start_for_compute_vec_mat_U0
llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1
llama_layer_current_token_RAM_2P_BRAM_1R1W
llama_layer_layer_output_RAM_AUTO_1R1W
llama_layer_gmem0_m_axi
llama_layer_gmem1_m_axi
llama_layer_gmem2_m_axi
llama_layer_gmem3_m_axi
llama_layer_gmem4_m_axi
llama_layer_control_s_axi
llama_layer_control_r_s_axi
llama_layer_Pipeline_VITIS_LOOP_100_1
llama_layer_Pipeline_VITIS_LOOP_19_1
llama_layer_Pipeline_VITIS_LOOP_27_2
llama_layer_Pipeline_VITIS_LOOP_124_2
kernel_mhsa_1_Block_entry_proc
load_vec_7
load_mat_burst_8
compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_9
matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_254_1_1
load_vec_10
load_mat_burst_11
compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_12
matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_255_1
load_vec_13
load_mat_burst_14
compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_15
matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_256_1
pow_generic_float_s
RoPE
RoPE_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE
kernel_softmax
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK
load_vec_16
load_mat_burst_17
compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_18
matmul_245_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE
kernel_mhsa_1_Block_entry_current_token_fb_proc
kernel_mhsa_1
llama_layer_Pipeline_VITIS_LOOP_132_3
llama_layer_Pipeline_VITIS_LOOP_19_11
llama_layer_Pipeline_VITIS_LOOP_27_22
push_tensor1d
push_tensor2d_bycol
Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat
push_tensor1d_2
push_tensor2d_bycol_3
Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_4
Swish
Multiply_Vec
push_tensor2d_bycol_5
Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_6
FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
pull_tensor1d
FFN_1
llama_layer_Pipeline_VITIS_LOOP_144_4
llama_layer_Pipeline_VITIS_LOOP_150_5
llama_layer_Pipeline_VITIS_LOOP_19_13
llama_layer_Pipeline_VITIS_LOOP_27_24
load_vec
load_mat_burst
compute_vec_mat_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat
matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1
matmul_1_Loop_VITIS_LOOP_112_1_proc
matmul_1
llama_layer
' expOnly='0'
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.compgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control.slave.tcl 
Execute           source ./control_r.slave.tcl 
INFO: [HLS 200-111] Finished Generating all RTL models: CPU user time: 10 seconds. CPU system time: 1 seconds. Elapsed time: 14.64 seconds; current allocated memory: 1.885 GB.
INFO-FLOW: DBG:PROC: ::HLSREPORTS::create_csynth_xml bind_info_var='bind_info' RtlSubPrefix='llama_layer_' outfile=''
INFO-FLOW: Running: create_csynth_xml read xml data
INFO-FLOW: Done: create_csynth_xml read xml data time: 0 seconds per iteration
INFO-FLOW: Running: create_csynth_xml bind info
INFO-FLOW: No bind nodes found for module_name matmul_1_Loop_VITIS_LOOP_112_1_proc
INFO-FLOW: Done: create_csynth_xml bind info time: 0.1 seconds per iteration
INFO-FLOW: Running: create_csynth_xml config info
INFO-FLOW: Done: create_csynth_xml config info time: 0.3 seconds per iteration
INFO-FLOW: Running: create_csynth_xml write xml
INFO-FLOW: Done: create_csynth_xml write xml time: 0 seconds per iteration
INFO-FLOW: DBG:PUTS:      create_csynth_xml wrote csynth_xml=C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/syn/report/csynth.xml
INFO-FLOW: DBG:PROC: ::AP::DESIGN_DATA::generate_json generate_bd_files='0' generate_xo_files='0' modelList='llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sparsemux_33_4_32_1_1
llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1
llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_compute_vec_mat_9_vec_local_RAM_2P_BRAM_1R1W
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A
llama_layer_fifo_w32_d256_A
llama_layer_fifo_w32_d64_A
llama_layer_start_for_compute_vec_mat_9_U0
llama_layer_start_for_matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x
llama_layer_fifo_w32_d256_A_x
llama_layer_fifo_w32_d64_A_x
llama_layer_start_for_compute_vec_mat_12_U0
llama_layer_start_for_matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x0
llama_layer_fifo_w32_d256_A_x0
llama_layer_fifo_w32_d64_A_x0
llama_layer_start_for_compute_vec_mat_15_U0
llama_layer_start_for_matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_mul_10s_36s_36_1_1
llama_layer_mul_25s_39ns_63_1_1
llama_layer_sparsemux_11_4_32_1_1
llama_layer_mac_muladd_13s_12ns_16s_25_4_1
llama_layer_mac_muladd_18ns_18ns_44ns_44_4_1
llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_arrbkb
llama_layer_pow_generic_float_s_pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_arraycud
llama_layer_ctlz_30_30_1_1
llama_layer_mul_15ns_15ns_30_1_1
llama_layer_mul_22ns_22ns_44_1_1
llama_layer_mul_15ns_14ns_29_1_1
llama_layer_mul_22ns_21s_43_1_1
llama_layer_mul_15ns_13s_28_1_1
llama_layer_ctlz_32_32_1_1
llama_layer_sparsemux_33_4_1_1_1
llama_layer_sparsemux_33_4_1_1_1
llama_layer_sparsemux_17_3_1_1_1
llama_layer_sparsemux_17_4_32_1_1
llama_layer_RoPE_ref_4oPi_table_100_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K0_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K1_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_cos_K2_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K0_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K1_ROM_1P_LUTRAM_1R
llama_layer_RoPE_second_order_float_sin_K2_ROM_1P_LUTRAM_1R
llama_layer_sparsemux_17_3_32_1_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_k_cache_dEe
llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1
llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1
llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1
llama_layer_fexp_32ns_32ns_32_9_med_dsp_1
llama_layer_kernel_softmax_vec_local_RAM_AUTO_1R1W
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sparsemux_25_4_32_1_1
llama_layer_sparsemux_33_6_32_1_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d128_A_x1
llama_layer_fifo_w32_d256_A_x1
llama_layer_fifo_w32_d64_A_x1
llama_layer_start_for_compute_vec_mat_18_U0
llama_layer_start_for_matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_sitofp_32ns_32_3_no_dsp_1
llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1
llama_layer_mul_29ns_28ns_57_2_1
llama_layer_mul_80s_24ns_80_2_1
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_fmul_32ns_32ns_32_3_max_dsp_1
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_v_cache_local_7_i_i_i_RAM_AUTlbW
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_att_11_RAM_AUTO_1R1W
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_xb2_15_RAM_2P_BRAM_1R1W
llama_layer_kernel_mhsa_1_Block_entry_current_token_fb_proc_out_k_rope_7_RAM_AUTO_1R1W
llama_layer_fifo_w23_d2_S
llama_layer_fifo_w64_d2_S
llama_layer_fifo_w64_d2_S
llama_layer_fifo_w33_d2_S
llama_layer_fifo_w32_d2_S
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_local_vec_RAM_AUTO_1R1W
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_4_local_vec_RAM_AUTO_1R1W
llama_layer_fptrunc_64ns_32_1_no_dsp_1
llama_layer_fpext_32ns_64_1_no_dsp_1
llama_layer_dadd_64ns_64ns_64_5_no_dsp_1
llama_layer_dmul_64ns_64ns_64_4_med_dsp_1
llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_Multiply_VecMat_6_local_vec_RAM_AUTO_1R1W
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_fifo_w32_d64_A_x2
llama_layer_flow_control_loop_pipe
llama_layer_fifo_w32_d64_A_x3
llama_layer_start_for_pull_tensor1d_U0
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_flow_control_loop_pipe_sequential_init
llama_layer_fifo_w32_d128_A_x2
llama_layer_fifo_w32_d256_A_x2
llama_layer_fifo_w32_d64_A_x4
llama_layer_start_for_compute_vec_mat_U0
llama_layer_start_for_matmul_1_Loop_VITIS_LOOP_112_1_proc_U0
llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1
llama_layer_current_token_RAM_2P_BRAM_1R1W
llama_layer_layer_output_RAM_AUTO_1R1W
llama_layer_gmem0_m_axi
llama_layer_gmem1_m_axi
llama_layer_gmem2_m_axi
llama_layer_gmem3_m_axi
llama_layer_gmem4_m_axi
llama_layer_control_s_axi
llama_layer_control_r_s_axi
llama_layer_Pipeline_VITIS_LOOP_100_1
llama_layer_Pipeline_VITIS_LOOP_19_1
llama_layer_Pipeline_VITIS_LOOP_27_2
llama_layer_Pipeline_VITIS_LOOP_124_2
kernel_mhsa_1_Block_entry_proc
load_vec_7
load_mat_burst_8
compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_9
matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_254_1_1
load_vec_10
load_mat_burst_11
compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_12
matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_255_1
load_vec_13
load_mat_burst_14
compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_15
matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_256_1
pow_generic_float_s
RoPE
RoPE_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE
kernel_softmax
kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK
load_vec_16
load_mat_burst_17
compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat_18
matmul_245_1_Loop_VITIS_LOOP_112_1_proc
matmul_245_1
kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE
kernel_mhsa_1_Block_entry_current_token_fb_proc
kernel_mhsa_1
llama_layer_Pipeline_VITIS_LOOP_132_3
llama_layer_Pipeline_VITIS_LOOP_19_11
llama_layer_Pipeline_VITIS_LOOP_27_22
push_tensor1d
push_tensor2d_bycol
Multiply_VecMat_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat
push_tensor1d_2
push_tensor2d_bycol_3
Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_4
Swish
Multiply_Vec
push_tensor2d_bycol_5
Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1
Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3
Multiply_VecMat_6
FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc
pull_tensor1d
FFN_1
llama_layer_Pipeline_VITIS_LOOP_144_4
llama_layer_Pipeline_VITIS_LOOP_150_5
llama_layer_Pipeline_VITIS_LOOP_19_13
llama_layer_Pipeline_VITIS_LOOP_27_24
load_vec
load_mat_burst
compute_vec_mat_Pipeline_VITIS_LOOP_48_1
compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4
compute_vec_mat
matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1
matmul_1_Loop_VITIS_LOOP_112_1_proc
matmul_1
llama_layer
' rtl_lang='both' bootstrap_tcl='false' outdir='' outfilename=''
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/top-io-be.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.rtl_wrap.cfg.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.compgen.dataonly.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_100_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_124_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_7.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_8.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_9.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_254_1_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_10.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_11.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_12.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_255_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_13.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_14.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_15.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_256_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pow_generic_float_s.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/RoPE_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_softmax.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec_16.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst_17.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_18.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1_Loop_VITIS_LOOP_112_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_245_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1_Block_entry_current_token_fb_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/kernel_mhsa_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_132_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_11.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_22.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor1d_2.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Swish.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_Vec.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/push_tensor2d_bycol_5.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/Multiply_VecMat_6.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/pull_tensor1d.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/FFN_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_144_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_150_5.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_19_13.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer_Pipeline_VITIS_LOOP_27_24.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_vec.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/load_mat_burst.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_48_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/compute_vec_mat.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1_Loop_VITIS_LOOP_112_1_proc.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/matmul_1.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.tbgen.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data names -quiet 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info -quiet 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/llama_layer.constraint.tcl 
Execute         sc_get_clocks llama_layer 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_dadd_64ns_64ns_64_5_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_ddiv_64ns_64ns_64_30_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_dmul_64ns_64ns_64_4_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fadd_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fcmp_32ns_32ns_1_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fdiv_32ns_32ns_32_11_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fexp_32ns_32ns_32_9_med_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmsub_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmul_32ns_32ns_32_1_primitive_dsp_1_x_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fmul_32ns_32ns_32_3_max_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fpext_32ns_64_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fptrunc_64ns_32_1_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fsqrt_32ns_32ns_32_15_no_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_fsub_32ns_32ns_32_1_primitive_dsp_1_ip.tcl 
Execute         source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/impl/misc/llama_layer_sitofp_32ns_32_3_no_dsp_1_ip.tcl 
INFO-FLOW: DBG:PROC: ::HLSREPORTS::add_csynth_report_sections bind_info_dict='adapter_nodes {{BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME control_r_s_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME control_r DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE s_axilite STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem0_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem0 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem1_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem1 DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem2_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem2 DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem3_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem3 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }} {BINDTYPE adapter ID {} IMPL {} LATENCY {} OPTYPE {} PRAGMA {} RTLNAME gmem4_m_axi_U SOURCE {} VARIABLE {} LOOP {} BUNDLEDNAME gmem4 DSP 0 BRAM 9 URAM 0 STORAGESUBTYPE m_axi STORAGESIZE {} STORAGEUSAGE interface DISPNAME {bind_adapter }}} cache_nodes {} report_dict {TOPINST llama_layer MODULE2INSTS {llama_layer llama_layer llama_layer_Pipeline_VITIS_LOOP_100_1 grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 llama_layer_Pipeline_VITIS_LOOP_19_1 grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429 llama_layer_Pipeline_VITIS_LOOP_19_13 grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 llama_layer_Pipeline_VITIS_LOOP_27_2 grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503 llama_layer_Pipeline_VITIS_LOOP_124_2 grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 kernel_mhsa_1 grp_kernel_mhsa_1_fu_643 kernel_mhsa_1_Block_entry_proc kernel_mhsa_1_Block_entry_proc_U0 kernel_mhsa_1_Block_entry_current_token_fb_proc kernel_mhsa_1_Block_entry_current_token_fb_proc_U0 matmul_245_254_1_1 grp_matmul_245_254_1_1_fu_1808 load_vec_7 load_vec_7_U0 load_mat_burst_8 load_mat_burst_8_U0 compute_vec_mat_9 compute_vec_mat_9_U0 compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910 matmul_245_255_1 grp_matmul_245_255_1_fu_1946 load_vec_10 load_vec_10_U0 load_mat_burst_11 load_mat_burst_11_U0 compute_vec_mat_12 compute_vec_mat_12_U0 compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0 RoPE grp_RoPE_fu_2002 pow_generic_float_s {grp_pow_generic_float_s_fu_753 grp_pow_generic_float_s_fu_767} matmul_245_256_1 grp_matmul_245_256_1_fu_2049 load_vec_13 load_vec_13_U0 load_mat_burst_14 load_mat_burst_14_U0 compute_vec_mat_15 compute_vec_mat_15_U0 compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0 RoPE_1 grp_RoPE_1_fu_2105 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220 kernel_softmax grp_kernel_softmax_fu_104 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238 matmul_245_1 grp_matmul_245_1_fu_2255 load_vec_16 load_vec_16_U0 load_mat_burst_17 load_mat_burst_17_U0 compute_vec_mat_18 compute_vec_mat_18_U0 compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 matmul_245_1_Loop_VITIS_LOOP_112_1_proc matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533 llama_layer_Pipeline_VITIS_LOOP_132_3 grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 llama_layer_Pipeline_VITIS_LOOP_19_11 grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 llama_layer_Pipeline_VITIS_LOOP_27_22 grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 FFN_1 grp_FFN_1_fu_841 FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 push_tensor1d grp_push_tensor1d_fu_136 push_tensor2d_bycol grp_push_tensor2d_bycol_fu_157 Multiply_VecMat grp_Multiply_VecMat_fu_166 Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 push_tensor1d_2 grp_push_tensor1d_2_fu_173 push_tensor2d_bycol_3 grp_push_tensor2d_bycol_3_fu_194 Multiply_VecMat_4 grp_Multiply_VecMat_4_fu_203 Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Swish grp_Swish_fu_210 push_tensor2d_bycol_5 grp_push_tensor2d_bycol_5_fu_216 Multiply_Vec grp_Multiply_Vec_fu_225 Multiply_VecMat_6 grp_Multiply_VecMat_6_fu_232 Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 pull_tensor1d pull_tensor1d_U0 llama_layer_Pipeline_VITIS_LOOP_144_4 grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 llama_layer_Pipeline_VITIS_LOOP_150_5 grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 llama_layer_Pipeline_VITIS_LOOP_27_24 grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 matmul_1 grp_matmul_1_fu_1093 load_vec load_vec_U0 load_mat_burst load_mat_burst_U0 compute_vec_mat compute_vec_mat_U0 compute_vec_mat_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 matmul_1_Loop_VITIS_LOOP_112_1_proc matmul_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66} INST2MODULE {llama_layer llama_layer grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 llama_layer_Pipeline_VITIS_LOOP_100_1 grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429 llama_layer_Pipeline_VITIS_LOOP_19_1 grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 llama_layer_Pipeline_VITIS_LOOP_19_13 grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503 llama_layer_Pipeline_VITIS_LOOP_27_2 grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 llama_layer_Pipeline_VITIS_LOOP_124_2 grp_kernel_mhsa_1_fu_643 kernel_mhsa_1 kernel_mhsa_1_Block_entry_proc_U0 kernel_mhsa_1_Block_entry_proc kernel_mhsa_1_Block_entry_current_token_fb_proc_U0 kernel_mhsa_1_Block_entry_current_token_fb_proc grp_matmul_245_254_1_1_fu_1808 matmul_245_254_1_1 load_vec_7_U0 load_vec_7 load_mat_burst_8_U0 load_mat_burst_8 compute_vec_mat_9_U0 compute_vec_mat_9 grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT grp_matmul_245_255_1_fu_1946 matmul_245_255_1 load_vec_10_U0 load_vec_10 load_mat_burst_11_U0 load_mat_burst_11 compute_vec_mat_12_U0 compute_vec_mat_12 grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc grp_RoPE_fu_2002 RoPE grp_pow_generic_float_s_fu_753 pow_generic_float_s grp_matmul_245_256_1_fu_2049 matmul_245_256_1 load_vec_13_U0 load_vec_13 load_mat_burst_14_U0 load_mat_burst_14 compute_vec_mat_15_U0 compute_vec_mat_15 grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc grp_RoPE_1_fu_2105 RoPE_1 grp_pow_generic_float_s_fu_767 pow_generic_float_s grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220 kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS grp_kernel_softmax_fu_104 kernel_softmax grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP grp_matmul_245_1_fu_2255 matmul_245_1 load_vec_16_U0 load_vec_16 load_mat_burst_17_U0 load_mat_burst_17 compute_vec_mat_18_U0 compute_vec_mat_18 grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_245_1_Loop_VITIS_LOOP_112_1_proc grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533 kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 llama_layer_Pipeline_VITIS_LOOP_132_3 grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 llama_layer_Pipeline_VITIS_LOOP_19_11 grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 llama_layer_Pipeline_VITIS_LOOP_27_22 grp_FFN_1_fu_841 FFN_1 FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc grp_push_tensor1d_fu_136 push_tensor1d grp_push_tensor2d_bycol_fu_157 push_tensor2d_bycol grp_Multiply_VecMat_fu_166 Multiply_VecMat grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_push_tensor1d_2_fu_173 push_tensor1d_2 grp_push_tensor2d_bycol_3_fu_194 push_tensor2d_bycol_3 grp_Multiply_VecMat_4_fu_203 Multiply_VecMat_4 grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 grp_Swish_fu_210 Swish grp_push_tensor2d_bycol_5_fu_216 push_tensor2d_bycol_5 grp_Multiply_Vec_fu_225 Multiply_Vec grp_Multiply_VecMat_6_fu_232 Multiply_VecMat_6 grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28 Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 pull_tensor1d_U0 pull_tensor1d grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 llama_layer_Pipeline_VITIS_LOOP_144_4 grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 llama_layer_Pipeline_VITIS_LOOP_150_5 grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 llama_layer_Pipeline_VITIS_LOOP_27_24 grp_matmul_1_fu_1093 matmul_1 load_vec_U0 load_vec load_mat_burst_U0 load_mat_burst compute_vec_mat_U0 compute_vec_mat grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 compute_vec_mat_Pipeline_VITIS_LOOP_48_1 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 matmul_1_Loop_VITIS_LOOP_112_1_proc_U0 matmul_1_Loop_VITIS_LOOP_112_1_proc grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66 matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1} INSTDATA {llama_layer {DEPTH 1 CHILDREN {grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429 grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503 grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 grp_kernel_mhsa_1_fu_643 grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 grp_FFN_1_fu_841 grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 grp_matmul_1_fu_1093}} grp_llama_layer_Pipeline_VITIS_LOOP_100_1_fu_390 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_19_1_fu_429 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_19_13_fu_466 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_27_2_fu_503 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_124_2_fu_575 {DEPTH 2 CHILDREN {}} grp_kernel_mhsa_1_fu_643 {DEPTH 2 CHILDREN {kernel_mhsa_1_Block_entry_proc_U0 kernel_mhsa_1_Block_entry_current_token_fb_proc_U0}} kernel_mhsa_1_Block_entry_proc_U0 {DEPTH 3 CHILDREN {}} kernel_mhsa_1_Block_entry_current_token_fb_proc_U0 {DEPTH 3 CHILDREN {grp_matmul_245_254_1_1_fu_1808 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910 grp_matmul_245_255_1_fu_1946 grp_RoPE_fu_2002 grp_matmul_245_256_1_fu_2049 grp_RoPE_1_fu_2105 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238 grp_matmul_245_1_fu_2255 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533}} grp_matmul_245_254_1_1_fu_1808 {DEPTH 4 CHILDREN {load_vec_7_U0 load_mat_burst_8_U0 compute_vec_mat_9_U0 matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0}} load_vec_7_U0 {DEPTH 5 CHILDREN {}} load_mat_burst_8_U0 {DEPTH 5 CHILDREN {}} compute_vec_mat_9_U0 {DEPTH 5 CHILDREN {grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134}} grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 6 CHILDREN {}} grp_compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 {DEPTH 6 CHILDREN {}} matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc_U0 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT_fu_1880 {DEPTH 4 CHILDREN grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1_fu_66 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT_fu_1910 {DEPTH 4 CHILDREN {}} grp_matmul_245_255_1_fu_1946 {DEPTH 4 CHILDREN {load_vec_10_U0 load_mat_burst_11_U0 compute_vec_mat_12_U0 matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0}} load_vec_10_U0 {DEPTH 5 CHILDREN {}} load_mat_burst_11_U0 {DEPTH 5 CHILDREN {}} compute_vec_mat_12_U0 {DEPTH 5 CHILDREN {grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134}} grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 6 CHILDREN {}} grp_compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 {DEPTH 6 CHILDREN {}} matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc_U0 {DEPTH 5 CHILDREN {}} grp_RoPE_fu_2002 {DEPTH 4 CHILDREN grp_pow_generic_float_s_fu_753} grp_pow_generic_float_s_fu_753 {DEPTH 5 CHILDREN {}} grp_matmul_245_256_1_fu_2049 {DEPTH 4 CHILDREN {load_vec_13_U0 load_mat_burst_14_U0 compute_vec_mat_15_U0 matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0}} load_vec_13_U0 {DEPTH 5 CHILDREN {}} load_mat_burst_14_U0 {DEPTH 5 CHILDREN {}} compute_vec_mat_15_U0 {DEPTH 5 CHILDREN {grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134}} grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 6 CHILDREN {}} grp_compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 {DEPTH 6 CHILDREN {}} matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc_U0 {DEPTH 5 CHILDREN {}} grp_RoPE_1_fu_2105 {DEPTH 4 CHILDREN grp_pow_generic_float_s_fu_767} grp_pow_generic_float_s_fu_767 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE_fu_2152 {DEPTH 4 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE_fu_2188 {DEPTH 4 CHILDREN {grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457 grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP_fu_440 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD_fu_457 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE_fu_542 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS_fu_2220 {DEPTH 4 CHILDREN grp_kernel_softmax_fu_104} grp_kernel_softmax_fu_104 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP_fu_2238 {DEPTH 4 CHILDREN {}} grp_matmul_245_1_fu_2255 {DEPTH 4 CHILDREN {load_vec_16_U0 load_mat_burst_17_U0 compute_vec_mat_18_U0 matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0}} load_vec_16_U0 {DEPTH 5 CHILDREN {}} load_mat_burst_17_U0 {DEPTH 5 CHILDREN {}} compute_vec_mat_18_U0 {DEPTH 5 CHILDREN {grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134}} grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 6 CHILDREN {}} grp_compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 {DEPTH 6 CHILDREN {}} matmul_245_1_Loop_VITIS_LOOP_112_1_proc_U0 {DEPTH 5 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC_fu_2294 {DEPTH 4 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK_fu_2384 {DEPTH 4 CHILDREN {}} grp_kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE_fu_2533 {DEPTH 4 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_132_3_fu_725 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_19_11_fu_780 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_27_22_fu_801 {DEPTH 2 CHILDREN {}} grp_FFN_1_fu_841 {DEPTH 2 CHILDREN {FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 pull_tensor1d_U0}} FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc_U0 {DEPTH 3 CHILDREN {grp_push_tensor1d_fu_136 grp_push_tensor2d_bycol_fu_157 grp_Multiply_VecMat_fu_166 grp_push_tensor1d_2_fu_173 grp_push_tensor2d_bycol_3_fu_194 grp_Multiply_VecMat_4_fu_203 grp_Swish_fu_210 grp_push_tensor2d_bycol_5_fu_216 grp_Multiply_Vec_fu_225 grp_Multiply_VecMat_6_fu_232}} grp_push_tensor1d_fu_136 {DEPTH 4 CHILDREN {}} grp_push_tensor2d_bycol_fu_157 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_fu_166 {DEPTH 4 CHILDREN {grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 5 CHILDREN {}} grp_Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 5 CHILDREN {}} grp_push_tensor1d_2_fu_173 {DEPTH 4 CHILDREN {}} grp_push_tensor2d_bycol_3_fu_194 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_4_fu_203 {DEPTH 4 CHILDREN {grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 5 CHILDREN {}} grp_Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 5 CHILDREN {}} grp_Swish_fu_210 {DEPTH 4 CHILDREN {}} grp_push_tensor2d_bycol_5_fu_216 {DEPTH 4 CHILDREN {}} grp_Multiply_Vec_fu_225 {DEPTH 4 CHILDREN {}} grp_Multiply_VecMat_6_fu_232 {DEPTH 4 CHILDREN {grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28 grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36}} grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1_fu_28 {DEPTH 5 CHILDREN {}} grp_Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3_fu_36 {DEPTH 5 CHILDREN {}} pull_tensor1d_U0 {DEPTH 3 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_144_4_fu_898 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_150_5_fu_982 {DEPTH 2 CHILDREN {}} grp_llama_layer_Pipeline_VITIS_LOOP_27_24_fu_1021 {DEPTH 2 CHILDREN {}} grp_matmul_1_fu_1093 {DEPTH 2 CHILDREN {load_vec_U0 load_mat_burst_U0 compute_vec_mat_U0 matmul_1_Loop_VITIS_LOOP_112_1_proc_U0}} load_vec_U0 {DEPTH 3 CHILDREN {}} load_mat_burst_U0 {DEPTH 3 CHILDREN {}} compute_vec_mat_U0 {DEPTH 3 CHILDREN {grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134}} grp_compute_vec_mat_Pipeline_VITIS_LOOP_48_1_fu_96 {DEPTH 4 CHILDREN {}} grp_compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4_fu_134 {DEPTH 4 CHILDREN {}} matmul_1_Loop_VITIS_LOOP_112_1_proc_U0 {DEPTH 3 CHILDREN grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66} grp_matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1_fu_66 {DEPTH 4 CHILDREN {}}} MODULEDATA {llama_layer_Pipeline_VITIS_LOOP_100_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln100_fu_426_p2 SOURCE llama_layer.cpp:100 VARIABLE add_ln100 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln100_fu_432_p2 SOURCE llama_layer.cpp:100 VARIABLE icmp_ln100 LOOP VITIS_LOOP_100_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_19_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_352_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_358_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U19 SOURCE kernel_RMS_Norm.cpp:20 VARIABLE v LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_462_p2 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmacc PRAGMA {} RTLNAME fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U20 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE sum_local LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmacc} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_27_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_690_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_696_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U42 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE tmp_3 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U40 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE mul10_i LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U41 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE mul13_i LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_124_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_633_p2 SOURCE llama_layer.cpp:124 VARIABLE add_ln124 LOOP VITIS_LOOP_124_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln124_fu_639_p2 SOURCE llama_layer.cpp:124 VARIABLE icmp_ln124 LOOP VITIS_LOOP_124_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U79 SOURCE llama_layer.cpp:126 VARIABLE tmp_4 LOOP VITIS_LOOP_124_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME mul7_out_0_fu_90_p2 SOURCE {} VARIABLE mul7_out_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_136_p2 SOURCE kernel_MHSA.cpp:54 VARIABLE add_ln54 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_2_fu_142_p2 SOURCE kernel_MHSA.cpp:54 VARIABLE add_ln54_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_148_p2 SOURCE kernel_MHSA.cpp:67 VARIABLE add_ln67 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add126_out_0_fu_154_p2 SOURCE {} VARIABLE add126_out_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_vec_7 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_409_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U116 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp_i LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_597_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_1_fu_611_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_1 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_616_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_622_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_8 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_209_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_1_fu_223_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_1_fu_229_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_257_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_287_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_1_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_1 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_2_fu_369_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_3_fu_400_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_4_fu_410_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_5_fu_427_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_6_fu_458_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_6 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_7_fu_468_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_7 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_8_fu_485_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_8 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_9_fu_513_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_9 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_10_fu_522_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_10 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_11_fu_539_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_11 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_12_fu_574_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_12 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_13_fu_591_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_13 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_14_fu_619_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_14 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_15_fu_635_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_15 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_16_fu_663_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_16 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_17_fu_679_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_17 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_18_fu_707_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_18 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_19_fu_723_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_19 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_20_fu_766_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_20 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_21_fu_783_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_21 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_22_fu_814_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_22 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_23_fu_824_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_23 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_24_fu_841_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_24 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_25_fu_869_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_26_fu_878_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_27_fu_895_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_27 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_28_fu_923_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_28 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_29_fu_932_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_29 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_30_fu_949_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_31_fu_995_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_31 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_32_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_32 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_33_fu_1037_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_33 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_34_fu_1050_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_34 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_35_fu_1067_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_35 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_36_fu_1092_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_36 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_37_fu_1102_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_37 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_38_fu_1119_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_38 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_322_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_9_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_9_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_fu_528_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_2_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_3_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_4_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_5_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_6_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_7_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_8_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_9_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_10_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_11_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_12_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_13_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_14_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_15_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_16_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_22 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_23 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_24 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_25 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_26 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_27 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U155 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_28 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_636_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_1_fu_642_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U154 SOURCE kernel_MatMul.cpp:76 VARIABLE result_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_9 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_245_254_1_Loop_VITIS_LOOP_112_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_403_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_409_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_245_254_1_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:95 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} load_vec_10 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_409_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U236 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp_i LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_597_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_4_fu_611_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_4 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_616_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_622_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_209_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_4_fu_223_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_4_fu_229_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_4 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_257_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_287_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_115_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_115 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_116_fu_369_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_116 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_117_fu_400_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_117 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_118_fu_410_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_118 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_119_fu_427_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_119 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_120_fu_458_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_120 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_121_fu_468_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_121 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_122_fu_485_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_122 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_123_fu_513_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_123 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_124_fu_522_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_124 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_125_fu_539_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_125 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_126_fu_574_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_126 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_127_fu_591_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_127 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_128_fu_619_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_128 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_129_fu_635_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_129 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_130_fu_663_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_130 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_131_fu_679_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_131 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_132_fu_707_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_132 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_133_fu_723_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_133 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_134_fu_766_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_134 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_135_fu_783_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_135 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_136_fu_814_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_136 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_137_fu_824_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_137 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_138_fu_841_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_138 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_139_fu_869_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_139 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_140_fu_878_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_140 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_141_fu_895_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_141 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_142_fu_923_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_142 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_143_fu_932_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_143 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_144_fu_949_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_144 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_145_fu_995_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_145 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_146_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_146 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_147_fu_1037_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_147 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_148_fu_1050_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_148 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_149_fu_1067_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_149 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_150_fu_1092_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_150 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_151_fu_1102_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_151 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_152_fu_1119_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_152 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_322_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_12_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_12_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_fu_528_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_49_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_49 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_50_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_50 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_51_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_51 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_52_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_52 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_53_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_54_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_54 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_55_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_55 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_56_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_56 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_57_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_57 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_58_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_58 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_59_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_59 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_60_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_60 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_61_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_61 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_62_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_63_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_64_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_64 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_57 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_58 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_59 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_60 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_61 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_64 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_65 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_66 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_67 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_68 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_69 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U275 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_636_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_4_fu_642_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_61 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_63 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_64 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_65 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_66 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_67 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_68 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_69 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_70 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_71 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_72 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_73 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_74 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U274 SOURCE kernel_MatMul.cpp:76 VARIABLE result_75 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_12 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_245_255_1_Loop_VITIS_LOOP_112_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_403_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_409_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_245_255_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:95 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} load_vec_13 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_409_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U353 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp_i LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_597_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_3_fu_611_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_3 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_616_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_622_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_14 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_209_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_3_fu_223_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_3_fu_229_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_3 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_257_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_287_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_77_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_77 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_78_fu_369_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_78 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_79_fu_400_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_79 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_80_fu_410_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_80 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_81_fu_427_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_81 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_82_fu_458_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_82 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_83_fu_468_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_83 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_84_fu_485_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_84 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_85_fu_513_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_85 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_86_fu_522_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_86 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_87_fu_539_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_87 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_88_fu_574_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_88 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_89_fu_591_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_89 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_90_fu_619_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_90 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_91_fu_635_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_91 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_92_fu_663_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_92 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_93_fu_679_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_93 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_94_fu_707_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_94 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_95_fu_723_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_95 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_96_fu_766_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_96 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_97_fu_783_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_97 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_98_fu_814_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_98 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_99_fu_824_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_99 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_100_fu_841_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_100 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_101_fu_869_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_101 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_102_fu_878_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_102 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_103_fu_895_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_103 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_104_fu_923_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_104 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_105_fu_932_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_105 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_106_fu_949_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_106 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_107_fu_995_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_107 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_108_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_108 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_109_fu_1037_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_109 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_110_fu_1050_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_110 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_111_fu_1067_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_111 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_112_fu_1092_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_112 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_113_fu_1102_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_113 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_114_fu_1119_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_114 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_322_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_15_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_15_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_fu_528_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_33_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_34_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_35_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_36_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_37_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_38_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_39_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_40_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_41_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_42_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_43_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_44_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_45_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_46_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_47_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_48_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_49 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_50 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_51 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_52 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_54 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_55 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_56 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U392 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_636_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_3_fu_642_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_46 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_47 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_48 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_49 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_50 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_51 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_52 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_54 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_55 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_56 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_57 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_58 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_59 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U391 SOURCE kernel_MatMul.cpp:76 VARIABLE result_60 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_15 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_245_256_1_Loop_VITIS_LOOP_112_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_403_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_409_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_245_256_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:95 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} pow_generic_float_s {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME m_exp_fu_277_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_utils.h:317} VARIABLE m_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME y_is_0_fu_287_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:334} VARIABLE y_is_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_292_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_1_fu_236_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE icmp_ln18_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_inf_fu_297_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isinf.h:18} VARIABLE y_is_inf LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln18_2_fu_242_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE icmp_ln18_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME y_is_NaN_fu_302_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_isnan.h:18} VARIABLE y_is_NaN LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln378_fu_307_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE or_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE select_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln413_fu_731_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:413} VARIABLE xor_ln413 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_fu_736_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME e_frac_1_fu_260_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME e_frac_2_fu_266_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:537} VARIABLE e_frac_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_25s_39ns_63_1_1_U471 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:539} VARIABLE m_frac_l LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln545_fu_333_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE sub_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln545_fu_360_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE select_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln545_fu_374_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE ashr_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln545_fu_380_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE shl_ln545 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_l_fu_394_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:545} VARIABLE m_fix_l LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln546_fu_508_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE shl_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln546_fu_513_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE ashr_ln546 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME m_fix_back_fu_518_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:546} VARIABLE m_fix_back LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln552_fu_404_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:552} VARIABLE shl_ln552 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_fu_410_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln553_fu_423_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE shl_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE ashr PRAGMA {} RTLNAME ashr_ln553_fu_429_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE ashr_ln553 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ashr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_1_fu_435_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln553_2_fu_442_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:553} VARIABLE select_ln553_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U473 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE mul_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_13s_12ns_16s_25_4_1_U473 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln563_fu_561_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE icmp_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln563_1_fu_567_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE add_ln563_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln563_fu_573_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE select_ln563 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_fu_581_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:563} VARIABLE r_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_10s_36s_36_1_1_U470 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:568} VARIABLE mul_ln568 LOOP {} BUNDLEDNAME {} DSP 2 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln574_fu_611_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:574} VARIABLE sub_ln574 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln160_fu_664_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:160} VARIABLE add_ln160 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln616_fu_706_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE mul PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U474 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE mul_ln616 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE zext PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U474 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE zext_ln616_2 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op zext} VISIBLE false} {BINDTYPE op ID {} IMPL dsp_slice LATENCY 3 OPTYPE add PRAGMA {} RTLNAME mac_muladd_18ns_18ns_44ns_44_4_1_U474 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:616} VARIABLE add_ln616_1 LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME r_exp_1_fu_719_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:624} VARIABLE r_exp_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME r_exp_2_fu_747_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE r_exp_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_fu_497_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln628_1_fu_525_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_fu_753_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln628_2_fu_767_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE icmp_ln628_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln628_fu_773_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE or_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME UnifiedRetVal_fu_923_p6 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:629} VARIABLE select_ln629 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME out_sig_fu_804_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:622} VARIABLE out_sig LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME out_exp_fu_816_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:657} VARIABLE out_exp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln378_fu_838_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE xor_ln378 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_fu_843_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln431_1_fu_849_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE and_ln431_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln431_fu_854_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE xor_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln431_fu_859_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:431} VARIABLE or_ln431 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln438_fu_864_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE xor_ln438 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_1_fu_870_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln438_2_fu_876_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:438} VARIABLE and_ln438_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln628_1_fu_882_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE and_ln628_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln628_fu_888_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:628} VARIABLE xor_ln628 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setgt PRAGMA {} RTLNAME icmp_ln645_fu_894_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE icmp_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setgt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_fu_900_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln645_1_fu_906_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:645} VARIABLE and_ln645_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL onehotencoding_realdef LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_11_4_32_1_1_U472 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_pow.h:378} VARIABLE UnifiedRetVal LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_exp_Z1_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {27 512 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_1p PRAGMA {} RTLNAME pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array_U SOURCE {} VARIABLE pow_reduce_anonymous_namespace_table_f_Z2_ap_ufixed_array LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {8 32 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 6 BRAM 1 URAM 0}} RoPE {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_838_p2 SOURCE kernel_Rope.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_924_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_1072_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_1077_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_930_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_936_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_970_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_fu_1039_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_4_fu_1050_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_6_fu_1056_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_30_30_1_1_U493 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE Mx_zeros LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_1103_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_2_fu_1112_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_1141_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_1146_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1159_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1165_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_2_fu_1171_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U494 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69} VARIABLE mul_ln69 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_22ns_44_1_1_U495 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73} VARIABLE mul_ln73 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_14ns_29_1_1_U496 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74} VARIABLE mul_ln74 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cos_result_fu_1484_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75} VARIABLE cos_result LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U497 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78} VARIABLE mul_ln78 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_13s_28_1_1_U498 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79} VARIABLE mul_ln79 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1429_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_2_fu_1439_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U499 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U502 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1678_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1687_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_6_fu_1692_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_4_fu_1702_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_7_fu_1708_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_7 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME newexp_4_fu_1719_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME significand_fu_1749_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE significand LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U500 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_8 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U501 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_5_fu_1763_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_2_fu_1772_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_9_fu_1777_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_6_fu_1786_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_6 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_10_fu_1791_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1606_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1822_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_675_fu_1851_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_675 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U503 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175} VARIABLE sin_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U504 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176} VARIABLE cos_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_1003_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_2_fu_1008_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_1013_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_1136_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE icmp_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln186_fu_2009_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE xor_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sin_results_sign_3_fu_2014_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_2020_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_2027_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE or_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_fu_2032_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_exp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_5_fu_2040_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_fu_2047_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sig LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_3_fu_2055_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sign_4_fu_2061_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sign_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_2_fu_2067_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_exp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_2_fu_2074_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sig_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln179_fu_2081_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE not_and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_4_fu_2086_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_3_fu_2092_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_676_fu_2099_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE empty_676 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_4_fu_2103_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_3_cast_fu_2111_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_3_cast LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_2_fu_2119_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U505 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE tmp_19 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_out_4_fu_2228_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE s_out_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_out_4_fu_2235_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE c_out_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U507 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_20 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U506 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_21 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_844_p2 SOURCE kernel_Rope.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_100_U SOURCE {} VARIABLE ref_4oPi_table_100 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K0_U SOURCE {} VARIABLE second_order_float_cos_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K1_U SOURCE {} VARIABLE second_order_float_cos_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_cos_K2_U SOURCE {} VARIABLE second_order_float_cos_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {14 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K0_U SOURCE {} VARIABLE second_order_float_sin_K0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {29 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K1_U SOURCE {} VARIABLE second_order_float_sin_K1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME second_order_float_sin_K2_U SOURCE {} VARIABLE second_order_float_sin_K2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}} RoPE_1 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_852_p2 SOURCE kernel_Rope.cpp:16 VARIABLE icmp_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME closepath_fu_938_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE closepath LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME Ex_fu_1086_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:454} VARIABLE Ex LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln453_fu_1091_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:453} VARIABLE select_ln453 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln376_fu_944_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE add_ln376 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME addr_fu_950_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:376} VARIABLE addr LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln379_fu_984_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:379} VARIABLE shl_ln379 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME k_fu_1053_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:451} VARIABLE k LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Mx_bits_1_fu_1064_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:492} VARIABLE Mx_bits_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME Mx_bits_3_fu_1070_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:491} VARIABLE Mx_bits_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_30_30_1_1_U561 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:75} VARIABLE Mx_zeros LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln504_fu_1117_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:504} VARIABLE shl_ln504 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME Ex_1_fu_1126_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:505} VARIABLE Ex_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln506_fu_1155_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE sub_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_fu_1160_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE lshr PRAGMA {} RTLNAME lshr_ln506_fu_1173_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE lshr_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op lshr} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln506_fu_1179_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE shl_ln506 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln506_1_fu_1185_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_range_redux.h:506} VARIABLE select_ln506_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_15ns_30_1_1_U562 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:69} VARIABLE mul_ln69 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_22ns_44_1_1_U563 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:73} VARIABLE mul_ln73 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_14ns_29_1_1_U564 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:74} VARIABLE mul_ln74 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME cos_result_fu_1498_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:75} VARIABLE cos_result LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_22ns_21s_43_1_1_U565 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:78} VARIABLE mul_ln78 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE mul PRAGMA {} RTLNAME mul_15ns_13s_28_1_1_U566 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:79} VARIABLE mul_ln79 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op mul} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_fu_1443_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln80_1_fu_1453_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib\hlsmath\src\common\hls_hotbm_float.cpp:80} VARIABLE add_ln80_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U567 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U570 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_fu_1692_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_fu_1701_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_1_fu_1706_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_1_fu_1716_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_2_fu_1722_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME newexp_2_fu_1733_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:300} VARIABLE newexp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME significand_fu_1763_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE significand LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U568 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE ctlz PRAGMA {} RTLNAME ctlz_32_32_1_1_U569 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint/hls_normalize.h:81} VARIABLE c_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ctlz} VISIBLE false} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_2_fu_1777_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln292_1_fu_1786_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE icmp_ln292_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME shift_4_fu_1791_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:290} VARIABLE shift_4 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_pipe LATENCY 0 OPTYPE shl PRAGMA {} RTLNAME shl_ln291_3_fu_1800_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:291} VARIABLE shl_ln291_3 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op shl} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME shift_5_fu_1805_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE shift_5 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln306_fu_1620_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE icmp_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln306_fu_1836_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:306} VARIABLE or_ln306 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME empty_673_fu_1865_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/src/hls\utils/x_hls_float_utils.h:292} VARIABLE empty_673 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U571 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:175} VARIABLE sin_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_1_1_1_U572 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:176} VARIABLE cos_results_sign LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_fu_1017_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln179_1_fu_1022_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE icmp_ln179_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln179_fu_1027_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln186_fu_1150_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE icmp_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln186_fu_2023_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE xor_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME sin_results_sign_1_fu_2028_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_fu_2034_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln186_fu_2041_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE or_ln186 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_fu_2046_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_exp LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln186_2_fu_2054_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE select_ln186_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_fu_2061_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE sin_results_sig LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_1_fu_2069_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sign_2_fu_2075_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_exp_1_fu_2081_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME sin_results_sig_1_fu_2088_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE sin_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME not_and_ln179_fu_2095_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE not_and_ln179 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME cos_results_sign_2_fu_2100_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:186} VARIABLE cos_results_sign_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_1_fu_2106_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME empty_674_fu_2113_p2 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE empty_674 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_exp_2_fu_2117_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_exp_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_cast_fu_2125_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1_cast LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME cos_results_sig_1_fu_2133_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:179} VARIABLE cos_results_sig_1 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_1_1_1_U573 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE tmp_9 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME s_out_2_fu_2242_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE s_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME c_out_2_fu_2249_p3 SOURCE {C:\scratch\2025.1\hls_product\640\2025.1\src\shared\hls\clib/hlsmath/include/FloatingPoint\hls_hotbm.h:195} VARIABLE c_out_2 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U575 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_10 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_4_32_1_1_U574 SOURCE kernel_Rope.cpp:22 VARIABLE tmp_11 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_858_p2 SOURCE kernel_Rope.cpp:16 VARIABLE add_ln16 LOOP VITIS_LOOP_16_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME ref_4oPi_table_1001_U SOURCE {} VARIABLE ref_4oPi_table_1001 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {100 13 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K02_U SOURCE {} VARIABLE cos_K02 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {28 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K13_U SOURCE {} VARIABLE cos_K13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {22 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME cos_K24_U SOURCE {} VARIABLE cos_K24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {14 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K05_U SOURCE {} VARIABLE sin_K05 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {29 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K16_U SOURCE {} VARIABLE sin_K16 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {21 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL lutram LATENCY 1 OPTYPE rom_1p PRAGMA pragma RTLNAME sin_K27_U SOURCE {} VARIABLE sin_K27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {13 128 1} STORAGEUSAGE rom_1p DISPNAME {bind_storage rom_1p} VISIBLE true}} AREA {DSP 5 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_CACHE_STORE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_548_p2 SOURCE kernel_MHSA.cpp:54 VARIABLE add_ln54 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln54_fu_554_p2 SOURCE kernel_MHSA.cpp:54 VARIABLE icmp_ln54 LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U601 SOURCE kernel_MHSA.cpp:58 VARIABLE tmp LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U602 SOURCE kernel_MHSA.cpp:59 VARIABLE tmp_s LOOP CACHE_STORE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_VITIS_LOOP_68_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln68_fu_278_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE add_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln68_fu_288_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE icmp_ln68 LOOP VITIS_LOOP_68_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_ATT_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln67_fu_105_p2 SOURCE kernel_MHSA.cpp:67 VARIABLE add_ln67 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln67_fu_111_p2 SOURCE kernel_MHSA.cpp:67 VARIABLE icmp_ln67 LOOP ATT_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_K_CACHE_VITIS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_2_fu_297_p2 SOURCE kernel_MHSA.cpp:82 VARIABLE add_ln82_2 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln82_fu_303_p2 SOURCE kernel_MHSA.cpp:82 VARIABLE icmp_ln82 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln83_fu_319_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE icmp_ln83 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_fu_325_p3 SOURCE kernel_MHSA.cpp:82 VARIABLE select_ln82 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_3_fu_333_p2 SOURCE kernel_MHSA.cpp:82 VARIABLE add_ln82_3 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln82_1_fu_339_p3 SOURCE kernel_MHSA.cpp:82 VARIABLE select_ln82_1 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_0_fu_347_p2 SOURCE kernel_MHSA.cpp:82 VARIABLE first_iter_0 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln82_1_fu_447_p2 SOURCE kernel_MHSA.cpp:82 VARIABLE add_ln82_1 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln83_fu_424_p2 SOURCE kernel_MHSA.cpp:83 VARIABLE add_ln83 LOOP LOAD_K_CACHE_VITIS_LOOP_83_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_Q_LOAD {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln89_fu_1152_p2 SOURCE kernel_MHSA.cpp:89 VARIABLE add_ln89 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln89_fu_1158_p2 SOURCE kernel_MHSA.cpp:89 VARIABLE icmp_ln89 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln91_fu_1186_p2 SOURCE kernel_MHSA.cpp:91 VARIABLE add_ln91 LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U674 SOURCE kernel_MHSA.cpp:91 VARIABLE q_head_local LOOP Q_LOAD BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_COMPUTE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln94_fu_1922_p2 SOURCE kernel_MHSA.cpp:94 VARIABLE add_ln94 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln94_fu_1782_p2 SOURCE kernel_MHSA.cpp:94 VARIABLE icmp_ln94 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_2_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_3_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_4_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_5_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_6_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_7_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_8 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_9 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_10_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_10 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_11_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_11 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_12_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_12 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_13_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_13 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_14_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_14 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_15_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_15 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_16 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_17 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_18_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_18 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_19_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_19 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_20_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_20 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_21_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_21 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_22_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_22 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_23_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_23 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_24 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_25 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_26_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_26 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_27_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_27 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_28_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_28 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_29_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_29 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_30_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_30 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_31_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_31 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_34_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_35_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_36_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_37_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_38_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_39_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_40 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_41 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_42_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_42 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_43_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U750 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_43 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_44_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_44 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_45_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_45 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_46_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_46 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_47_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U751 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_47 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_48 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_49 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_50_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_50 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_51_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U752 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_51 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_52_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_52 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_53_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_53 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_54_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_54 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_55_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U753 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_55 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_56 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_57 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U758 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_58_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_58 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U759 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_59_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U754 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_59 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U760 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_60_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_60 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U761 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_61_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_61 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U762 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_62_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_62 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL maxdsp LATENCY 2 OPTYPE fmul PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U763 SOURCE kernel_MHSA.cpp:102 VARIABLE mul102_63_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 3 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U755 SOURCE kernel_MHSA.cpp:102 VARIABLE dot_63 LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_U764 SOURCE kernel_MHSA.cpp:104 VARIABLE mul107_i_i_i_i LOOP TOKEN_COMPUTE BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 25 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_HEAD_COMPUTE {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_0_i_i_i_U SOURCE {} VARIABLE k_cache_local_0_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_1_i_i_i_U SOURCE {} VARIABLE k_cache_local_1_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_2_i_i_i_U SOURCE {} VARIABLE k_cache_local_2_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_3_i_i_i_U SOURCE {} VARIABLE k_cache_local_3_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_4_i_i_i_U SOURCE {} VARIABLE k_cache_local_4_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_5_i_i_i_U SOURCE {} VARIABLE k_cache_local_5_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_6_i_i_i_U SOURCE {} VARIABLE k_cache_local_6_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE rom_np PRAGMA {} RTLNAME k_cache_local_7_i_i_i_U SOURCE {} VARIABLE k_cache_local_7_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {rom_np array} DISPNAME {bind_storage rom_np} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln75_fu_656_p2 SOURCE kernel_MHSA.cpp:75 VARIABLE add_ln75 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln75_fu_662_p2 SOURCE kernel_MHSA.cpp:75 VARIABLE icmp_ln75 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln77_fu_680_p2 SOURCE kernel_MHSA.cpp:77 VARIABLE add_ln77 LOOP HEAD_COMPUTE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 25 BRAM 64 URAM 0}} kernel_softmax {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_t2p PRAGMA {} RTLNAME vec_local_U SOURCE kernel_Softmax.cpp:6 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_t2p array} DISPNAME {bind_storage ram_t2p} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln9_fu_256_p2 SOURCE kernel_Softmax.cpp:9 VARIABLE add_ln9 LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln9_fu_266_p2 SOURCE kernel_Softmax.cpp:9 VARIABLE icmp_ln9 LOOP load BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_fu_296_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE icmp_ln16 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_fu_370_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_1_fu_376_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_fu_382_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_2_fu_388_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_3_fu_394_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_1_fu_400_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U887 SOURCE kernel_Softmax.cpp:20 VARIABLE tmp_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_fu_414_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_1_fu_420_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_3_fu_432_p3 SOURCE kernel_Softmax.cpp:20 VARIABLE max_val_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_fu_310_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE add_ln16 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln16_1_fu_325_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE icmp_ln16_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_4_fu_474_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_4 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_5_fu_480_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_2_fu_486_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln20_6_fu_492_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_6 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln20_7_fu_498_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE icmp_ln20_7 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE or PRAGMA {} RTLNAME or_ln20_3_fu_504_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE or_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op or} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fcmp PRAGMA {} RTLNAME fcmp_32ns_32ns_1_1_no_dsp_1_U887 SOURCE kernel_Softmax.cpp:20 VARIABLE tmp_s LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fcmp} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_2_fu_517_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_2 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE and PRAGMA {} RTLNAME and_ln20_3_fu_523_p2 SOURCE kernel_Softmax.cpp:20 VARIABLE and_ln20_3 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op and} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME max_val_5_fu_529_p3 SOURCE kernel_Softmax.cpp:20 VARIABLE max_val_5 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln16_1_fu_426_p2 SOURCE kernel_Softmax.cpp:16 VARIABLE add_ln16_1 LOOP find_max BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_536_p2 SOURCE kernel_Softmax.cpp:26 VARIABLE add_ln26 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_546_p2 SOURCE kernel_Softmax.cpp:26 VARIABLE icmp_ln26 LOOP compute BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fsub PRAGMA {} RTLNAME fsub_32ns_32ns_32_1_primitive_dsp_1_U884 SOURCE kernel_Softmax.cpp:30 VARIABLE sub LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsub} VISIBLE true} {BINDTYPE op ID {} IMPL meddsp LATENCY 8 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_9_med_dsp_1_U888 SOURCE kernel_Softmax.cpp:30 VARIABLE tmp LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U885 SOURCE kernel_Softmax.cpp:31 VARIABLE sum_1 LOOP compute BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln34_fu_586_p2 SOURCE kernel_Softmax.cpp:34 VARIABLE add_ln34 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln34_fu_596_p2 SOURCE kernel_Softmax.cpp:34 VARIABLE icmp_ln34 LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U886 SOURCE kernel_Softmax.cpp:38 VARIABLE div LOOP normalize BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true}} AREA {DSP 3 BRAM 2 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Outline_SOFTMAX_HEADS {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln110_fu_130_p2 SOURCE kernel_MHSA.cpp:110 VARIABLE add_ln110 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln110_fu_136_p2 SOURCE kernel_MHSA.cpp:110 VARIABLE icmp_ln110 LOOP SOFTMAX_HEADS BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 3 BRAM 2 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_XB_INIT {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln116_fu_406_p2 SOURCE kernel_MHSA.cpp:116 VARIABLE add_ln116 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln116_fu_412_p2 SOURCE kernel_MHSA.cpp:116 VARIABLE icmp_ln116 LOOP XB_INIT BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_LOAD_V_CACHE_VITIS_LOOP {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_2_fu_297_p2 SOURCE kernel_MHSA.cpp:129 VARIABLE add_ln129_2 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln129_fu_303_p2 SOURCE kernel_MHSA.cpp:129 VARIABLE icmp_ln129 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln130_fu_319_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE icmp_ln130 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_fu_325_p3 SOURCE kernel_MHSA.cpp:129 VARIABLE select_ln129 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_3_fu_333_p2 SOURCE kernel_MHSA.cpp:129 VARIABLE add_ln129_3 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln129_1_fu_339_p3 SOURCE kernel_MHSA.cpp:129 VARIABLE select_ln129_1 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME first_iter_1_fu_347_p2 SOURCE kernel_MHSA.cpp:129 VARIABLE first_iter_1 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln129_1_fu_447_p2 SOURCE kernel_MHSA.cpp:129 VARIABLE add_ln129_1 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln130_fu_424_p2 SOURCE kernel_MHSA.cpp:130 VARIABLE add_ln130 LOOP LOAD_V_CACHE_VITIS_LOOP_130_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_TOKEN_STREAM_VALUE_MAC {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_fu_1674_p2 SOURCE kernel_MHSA.cpp:141 VARIABLE add_ln141 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln141_fu_1680_p2 SOURCE kernel_MHSA.cpp:141 VARIABLE icmp_ln141 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln144_fu_1700_p3 SOURCE kernel_MHSA.cpp:144 VARIABLE select_ln144 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln141_1_fu_1768_p2 SOURCE kernel_MHSA.cpp:141 VARIABLE add_ln141_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln141_fu_1774_p3 SOURCE kernel_MHSA.cpp:141 VARIABLE select_ln141 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_25_4_32_1_1_U941 SOURCE kernel_MHSA.cpp:143 VARIABLE att_weight LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln147_fu_1722_p2 SOURCE kernel_MHSA.cpp:147 VARIABLE icmp_ln147 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_val_fu_1970_p3 SOURCE kernel_MHSA.cpp:147 VARIABLE v_val LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U942 SOURCE kernel_MHSA.cpp:149 VARIABLE tmp_3 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_fu_1981_p3 SOURCE kernel_MHSA.cpp:147 VARIABLE select_ln147 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln147_1_fu_1992_p3 SOURCE kernel_MHSA.cpp:147 VARIABLE select_ln147_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME v_val_1_fu_1999_p3 SOURCE kernel_MHSA.cpp:147 VARIABLE v_val_1 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U943 SOURCE kernel_MHSA.cpp:149 VARIABLE tmp_4 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U944 SOURCE kernel_MHSA.cpp:149 VARIABLE tmp_5 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U945 SOURCE kernel_MHSA.cpp:149 VARIABLE tmp_6 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_1845_p2 SOURCE kernel_MHSA.cpp:144 VARIABLE add_ln144 LOOP TOKEN_STREAM_VALUE_MAC BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_ACCUM_WRITEBACK {BINDINFO {{BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1034 SOURCE kernel_MHSA.cpp:156 VARIABLE tmp_7 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1035 SOURCE kernel_MHSA.cpp:156 VARIABLE tmp_8 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1036 SOURCE kernel_MHSA.cpp:156 VARIABLE tmp_9 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_6_32_1_1_U1037 SOURCE kernel_MHSA.cpp:156 VARIABLE tmp_1 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln153_fu_1372_p2 SOURCE kernel_MHSA.cpp:153 VARIABLE add_ln153 LOOP ACCUM_WRITEBACK BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_vec_16 {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_377_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1119 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_565_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_2_fu_579_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_2 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_584_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_590_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst_17 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_209_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_2_fu_223_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_2_fu_229_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_2 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_257_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_287_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_39_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_39 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_40_fu_369_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_40 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_41_fu_400_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_41 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_42_fu_410_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_42 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_43_fu_427_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_43 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_44_fu_458_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_44 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_45_fu_468_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_45 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_46_fu_485_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_46 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_47_fu_513_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_47 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_48_fu_522_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_48 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_49_fu_539_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_49 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_50_fu_574_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_50 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_51_fu_591_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_51 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_52_fu_619_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_52 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_53_fu_635_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_53 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_54_fu_663_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_54 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_55_fu_679_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_55 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_56_fu_707_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_56 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_57_fu_723_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_57 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_58_fu_766_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_58 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_59_fu_783_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_59 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_60_fu_814_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_60 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_61_fu_824_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_61 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_62_fu_841_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_62 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_63_fu_869_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_63 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_64_fu_878_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_64 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_65_fu_895_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_65 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_66_fu_923_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_66 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_67_fu_932_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_67 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_68_fu_949_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_68 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_69_fu_995_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_69 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_70_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_70 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_71_fu_1037_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_71 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_72_fu_1050_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_72 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_73_fu_1067_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_73 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_74_fu_1092_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_74 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_75_fu_1102_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_75 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_76_fu_1119_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_76 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_322_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_18_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_18_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_fu_528_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_17_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_17 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_18_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_18 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_19_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_19 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_20_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_20 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_21_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_21 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_22_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_22 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_23_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_23 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_24_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_24 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_25_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_25 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_26_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_26 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_27_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_27 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_28_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_28 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_29_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_29 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_30_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_30 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_31_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_32_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_29 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_30 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1158 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_636_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_2_fu_642_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_31 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_32 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_33 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_34 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_35 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_36 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_37 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_38 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_39 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_40 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_41 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_42 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_43 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_44 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1157 SOURCE kernel_MatMul.cpp:76 VARIABLE result_45 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat_18 {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_245_1_Loop_VITIS_LOOP_112_1_proc {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_403_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_409_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_245_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:95 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc_Pipeline_OUTPUT_WRITE {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln165_fu_633_p2 SOURCE kernel_MHSA.cpp:165 VARIABLE add_ln165 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln165_fu_639_p2 SOURCE kernel_MHSA.cpp:165 VARIABLE icmp_ln165 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1236 SOURCE kernel_MHSA.cpp:167 VARIABLE tmp_2 LOOP OUTPUT_WRITE BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} kernel_mhsa_1_Block_entry_current_token_fb_proc {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_7_i_i_i_U SOURCE {} VARIABLE v_cache_local_7_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_6_i_i_i_U SOURCE {} VARIABLE v_cache_local_6_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_5_i_i_i_U SOURCE {} VARIABLE v_cache_local_5_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_4_i_i_i_U SOURCE {} VARIABLE v_cache_local_4_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_3_i_i_i_U SOURCE {} VARIABLE v_cache_local_3_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_2_i_i_i_U SOURCE {} VARIABLE v_cache_local_2_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_1_i_i_i_U SOURCE {} VARIABLE v_cache_local_1_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME v_cache_local_0_i_i_i_U SOURCE {} VARIABLE v_cache_local_0_i_i_i LOOP {} BUNDLEDNAME {} DSP 0 BRAM 8 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 4096 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_11_U SOURCE {} VARIABLE att_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_10_U SOURCE {} VARIABLE att_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_9_U SOURCE {} VARIABLE att_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_8_U SOURCE {} VARIABLE att_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_7_U SOURCE {} VARIABLE att_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_6_U SOURCE {} VARIABLE att_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_5_U SOURCE {} VARIABLE att_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_4_U SOURCE {} VARIABLE att_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_3_U SOURCE {} VARIABLE att_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_2_U SOURCE {} VARIABLE att_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_1_U SOURCE {} VARIABLE att_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME att_0_U SOURCE {} VARIABLE att_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 2 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 512 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_15_U SOURCE {} VARIABLE xb2_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_14_U SOURCE {} VARIABLE xb2_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_13_U SOURCE {} VARIABLE xb2_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_12_U SOURCE {} VARIABLE xb2_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1281 SOURCE {} VARIABLE xb2_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_10_U SOURCE {} VARIABLE xb2_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_9_U SOURCE {} VARIABLE xb2_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_8_U SOURCE {} VARIABLE xb2_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 SOURCE {} VARIABLE xb2_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_6_U SOURCE {} VARIABLE xb2_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_5_U SOURCE {} VARIABLE xb2_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_4_U SOURCE {} VARIABLE xb2_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_3_U SOURCE {} VARIABLE xb2_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_2_U SOURCE {} VARIABLE xb2_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_1_U SOURCE {} VARIABLE xb2_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb2_0_U SOURCE {} VARIABLE xb2_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1282 SOURCE {} VARIABLE xb_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_14_U SOURCE {} VARIABLE xb_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_13_U SOURCE {} VARIABLE xb_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_12_U SOURCE {} VARIABLE xb_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 SOURCE {} VARIABLE xb_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_10_U SOURCE {} VARIABLE xb_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_9_U SOURCE {} VARIABLE xb_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_8_U SOURCE {} VARIABLE xb_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_7_U SOURCE {} VARIABLE xb_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_6_U SOURCE {} VARIABLE xb_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_5_U SOURCE {} VARIABLE xb_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_4_U SOURCE {} VARIABLE xb_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_3_U SOURCE {} VARIABLE xb_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_2_U SOURCE {} VARIABLE xb_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_1_U SOURCE {} VARIABLE xb_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME xb_0_U SOURCE {} VARIABLE xb_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 SOURCE {} VARIABLE out_v_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_14_U SOURCE {} VARIABLE out_v_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME mul_29ns_28ns_57_2_1_U1277 SOURCE {} VARIABLE out_v_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_12_U SOURCE {} VARIABLE out_v_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_11_U SOURCE {} VARIABLE out_v_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_10_U SOURCE {} VARIABLE out_v_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_9_U SOURCE {} VARIABLE out_v_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_8_U SOURCE {} VARIABLE out_v_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_7_U SOURCE {} VARIABLE out_v_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_6_U SOURCE {} VARIABLE out_v_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_5_U SOURCE {} VARIABLE out_v_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_4_U SOURCE {} VARIABLE out_v_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 SOURCE {} VARIABLE out_v_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_2_U SOURCE {} VARIABLE out_v_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_1_U SOURCE {} VARIABLE out_v_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_v_0_U SOURCE {} VARIABLE out_v_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME mul_29ns_28ns_57_2_1_U1277 SOURCE {} VARIABLE out_k_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_6_U SOURCE {} VARIABLE out_k_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_5_U SOURCE {} VARIABLE out_k_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_4_U SOURCE {} VARIABLE out_k_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_3_U SOURCE {} VARIABLE out_k_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_2_U SOURCE {} VARIABLE out_k_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_1_U SOURCE {} VARIABLE out_k_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_k_rope_0_U SOURCE {} VARIABLE out_k_rope_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 SOURCE {} VARIABLE out_k_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_14_U SOURCE {} VARIABLE out_k_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_13_U SOURCE {} VARIABLE out_k_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_12_U SOURCE {} VARIABLE out_k_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_11_U SOURCE {} VARIABLE out_k_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_10_U SOURCE {} VARIABLE out_k_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_9_U SOURCE {} VARIABLE out_k_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_8_U SOURCE {} VARIABLE out_k_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_7_U SOURCE {} VARIABLE out_k_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_6_U SOURCE {} VARIABLE out_k_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_5_U SOURCE {} VARIABLE out_k_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_4_U SOURCE {} VARIABLE out_k_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 SOURCE {} VARIABLE out_k_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_2_U SOURCE {} VARIABLE out_k_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_1_U SOURCE {} VARIABLE out_k_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_k_0_U SOURCE {} VARIABLE out_k_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_7_U SOURCE {} VARIABLE out_q_rope_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_6_U SOURCE {} VARIABLE out_q_rope_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_5_U SOURCE {} VARIABLE out_q_rope_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_4_U SOURCE {} VARIABLE out_q_rope_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_3_U SOURCE {} VARIABLE out_q_rope_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_2_U SOURCE {} VARIABLE out_q_rope_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_1_U SOURCE {} VARIABLE out_q_rope_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME out_q_rope_0_U SOURCE {} VARIABLE out_q_rope_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 SOURCE {} VARIABLE out_q_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_14_U SOURCE {} VARIABLE out_q_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_13_U SOURCE {} VARIABLE out_q_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_12_U SOURCE {} VARIABLE out_q_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_11_U SOURCE {} VARIABLE out_q_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_10_U SOURCE {} VARIABLE out_q_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_9_U SOURCE {} VARIABLE out_q_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_8_U SOURCE {} VARIABLE out_q_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_7_U SOURCE {} VARIABLE out_q_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_6_U SOURCE {} VARIABLE out_q_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_5_U SOURCE {} VARIABLE out_q_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_4_U SOURCE {} VARIABLE out_q_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1280 SOURCE {} VARIABLE out_q_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_2_U SOURCE {} VARIABLE out_q_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_1_U SOURCE {} VARIABLE out_q_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME out_q_0_U SOURCE {} VARIABLE out_q_0 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_x_U1279 SOURCE kernel_MHSA.cpp:54 VARIABLE empty LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL m_axi LATENCY 0 OPTYPE adapter PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1281 SOURCE kernel_MHSA.cpp:63 VARIABLE empty_325 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op adapter} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_ln68_fu_2594_p2 SOURCE kernel_MHSA.cpp:68 VARIABLE icmp_ln68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln68_fu_2600_p3 SOURCE kernel_MHSA.cpp:68 VARIABLE select_ln68 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setne PRAGMA {} RTLNAME icmp_fu_2619_p2 SOURCE {} VARIABLE icmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setne} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME fmul_32ns_32ns_32_3_max_dsp_1_U1282 SOURCE {} VARIABLE umax LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln122_fu_2743_p2 SOURCE kernel_MHSA.cpp:122 VARIABLE add_ln122 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln122_fu_2749_p2 SOURCE kernel_MHSA.cpp:122 VARIABLE icmp_ln122 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln124_fu_2767_p2 SOURCE kernel_MHSA.cpp:124 VARIABLE add_ln124 LOOP HEAD_STREAM BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 75 BRAM 227 URAM 8}} kernel_mhsa_1 {BINDINFO {{BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mul7_loc_channel_U SOURCE kernel_MHSA.cpp:67 VARIABLE mul7_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {23 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc_channel_U SOURCE kernel_MHSA.cpp:67 VARIABLE p_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc104_channel_U SOURCE kernel_MHSA.cpp:67 VARIABLE p_loc104_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {64 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME p_loc105_channel_U SOURCE kernel_MHSA.cpp:67 VARIABLE p_loc105_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {33 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL srl LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME add126_loc_channel_U SOURCE kernel_MHSA.cpp:67 VARIABLE add126_loc_channel LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {task level} STORAGESIZE {32 2 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 75 BRAM 227 URAM 8}} llama_layer_Pipeline_VITIS_LOOP_132_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln132_fu_510_p2 SOURCE llama_layer.cpp:132 VARIABLE add_ln132 LOOP VITIS_LOOP_132_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln132_fu_516_p2 SOURCE llama_layer.cpp:132 VARIABLE icmp_ln132 LOOP VITIS_LOOP_132_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1359 SOURCE llama_layer.cpp:134 VARIABLE tmp_5 LOOP VITIS_LOOP_132_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1358 SOURCE llama_layer.cpp:134 VARIABLE add LOOP VITIS_LOOP_132_3 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_19_11 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_208_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_214_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1386 SOURCE kernel_RMS_Norm.cpp:20 VARIABLE v LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_278_p2 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmacc PRAGMA {} RTLNAME fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1387 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE sum_local_2 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmacc} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_27_22 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_354_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_360_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1399 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE tmp_7 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} push_tensor1d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_199_p2 SOURCE kernel_FFN.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_205_p2 SOURCE kernel_FFN.cpp:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1419 SOURCE kernel_FFN.cpp:14 VARIABLE tmp LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} push_tensor2d_bycol {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_140_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_146_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_158_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_164_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_3_fu_172_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_3_fu_178_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_3_fu_252_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_3 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} push_tensor1d_2 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln12_fu_199_p2 SOURCE kernel_FFN.cpp:12 VARIABLE add_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln12_fu_205_p2 SOURCE kernel_FFN.cpp:12 VARIABLE icmp_ln12 LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1443 SOURCE kernel_FFN.cpp:14 VARIABLE tmp LOOP VITIS_LOOP_12_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} push_tensor2d_bycol_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_140_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_146_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_158_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_164_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_2_fu_172_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_2_fu_178_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_2_fu_252_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_2 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_4_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_4_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln4311_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln4311 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_2_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_2 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_4 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} Swish {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_23_fu_105_p2 SOURCE kernel_FFN.cpp:52 VARIABLE i_23 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln52_fu_111_p2 SOURCE kernel_FFN.cpp:52 VARIABLE icmp_ln52 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_1_no_dsp_1_U1469 SOURCE kernel_FFN.cpp:55 VARIABLE conv LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE xor PRAGMA {} RTLNAME xor_ln55_fu_132_p2 SOURCE kernel_FFN.cpp:55 VARIABLE xor_ln55 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op xor} VISIBLE false} {BINDTYPE op ID {} IMPL meddsp LATENCY 8 OPTYPE fexp PRAGMA {} RTLNAME fexp_32ns_32ns_32_9_med_dsp_1_U1470 SOURCE kernel_FFN.cpp:55 VARIABLE tmp LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fexp} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fpext PRAGMA {} RTLNAME fpext_32ns_64_1_no_dsp_1_U1468 SOURCE kernel_FFN.cpp:55 VARIABLE conv1 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fpext} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 4 OPTYPE dadd PRAGMA {} RTLNAME dadd_64ns_64ns_64_5_no_dsp_1_U1471 SOURCE kernel_FFN.cpp:55 VARIABLE add LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 29 OPTYPE ddiv PRAGMA {} RTLNAME ddiv_64ns_64ns_64_30_no_dsp_1_U1473 SOURCE kernel_FFN.cpp:55 VARIABLE div LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op ddiv} VISIBLE true} {BINDTYPE op ID {} IMPL meddsp LATENCY 3 OPTYPE dmul PRAGMA {} RTLNAME dmul_64ns_64ns_64_4_med_dsp_1_U1472 SOURCE kernel_FFN.cpp:55 VARIABLE mul LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 6 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op dmul} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE fptrunc PRAGMA {} RTLNAME fptrunc_64ns_32_1_no_dsp_1_U1467 SOURCE kernel_FFN.cpp:55 VARIABLE conv2 LOOP VITIS_LOOP_52_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fptrunc} VISIBLE false}} AREA {DSP 7 BRAM 0 URAM 0}} Multiply_Vec {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME i_29_fu_73_p2 SOURCE kernel_FFN.cpp:64 VARIABLE i_29 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln64_fu_79_p2 SOURCE kernel_FFN.cpp:64 VARIABLE icmp_ln64 LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fmul PRAGMA {} RTLNAME fmul_32ns_32ns_32_1_primitive_dsp_1_x_U1481 SOURCE kernel_FFN.cpp:66 VARIABLE mul LOOP VITIS_LOOP_64_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmul} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} push_tensor2d_bycol_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_fu_142_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln24_fu_148_p2 SOURCE kernel_FFN.cpp:24 VARIABLE icmp_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_160_p2 SOURCE kernel_FFN.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_fu_166_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln24_1_fu_174_p2 SOURCE kernel_FFN.cpp:24 VARIABLE add_ln24_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln24_1_fu_180_p3 SOURCE kernel_FFN.cpp:24 VARIABLE select_ln24_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_1_fu_254_p2 SOURCE kernel_FFN.cpp:27 VARIABLE add_ln27_1 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_188_p2 SOURCE kernel_FFN.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_24_1_VITIS_LOOP_25_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_6_Pipeline_VITIS_LOOP_37_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_67_p2 SOURCE kernel_FFN.cpp:37 VARIABLE add_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln37_fu_73_p2 SOURCE kernel_FFN.cpp:37 VARIABLE icmp_ln37 LOOP VITIS_LOOP_37_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_6_Pipeline_VITIS_LOOP_41_2_VITIS_LOOP_43_3 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln41_fu_113_p2 SOURCE kernel_FFN.cpp:41 VARIABLE add_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln41_fu_119_p2 SOURCE kernel_FFN.cpp:41 VARIABLE icmp_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln4311_fu_128_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln4311 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_fu_134_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln41_1_fu_176_p3 SOURCE kernel_FFN.cpp:41 VARIABLE select_ln41_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln43_fu_151_p2 SOURCE kernel_FFN.cpp:43 VARIABLE add_ln43 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln43_1_fu_157_p2 SOURCE kernel_FFN.cpp:43 VARIABLE icmp_ln43_1 LOOP VITIS_LOOP_41_2_VITIS_LOOP_43_3 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} Multiply_VecMat_6 {BINDINFO {{BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME local_vec_U SOURCE kernel_FFN.cpp:36 VARIABLE local_vec LOOP {} BUNDLEDNAME {} DSP 0 BRAM 6 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 3072 1} STORAGEUSAGE {ram_1p array} DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 1}} FFN_1_Block_entry_x_strm_wr_x_strm_rd_W_strm_wr_W_strm_rd_proc {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z2_Silu_strm_fifo_U SOURCE {} VARIABLE z2_Silu_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z3_strm_fifo_U SOURCE {} VARIABLE z3_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z2_strm_fifo_U SOURCE {} VARIABLE z2_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME z1_strm_fifo_U SOURCE {} VARIABLE z1_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME W_strm_fifo_U SOURCE {} VARIABLE W_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME x_strm_fifo_U SOURCE {} VARIABLE x_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 64 1} STORAGEUSAGE {fifo array} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 3}} pull_tensor1d {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln18_fu_435_p2 SOURCE kernel_FFN.cpp:18 VARIABLE add_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln18_fu_441_p2 SOURCE kernel_FFN.cpp:18 VARIABLE icmp_ln18 LOOP VITIS_LOOP_18_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} FFN_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_strm_U SOURCE kernel_FFN.cpp:85 VARIABLE res_strm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 9 BRAM 0 URAM 3}} llama_layer_Pipeline_VITIS_LOOP_144_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln144_fu_779_p2 SOURCE llama_layer.cpp:144 VARIABLE add_ln144 LOOP VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln144_fu_785_p2 SOURCE llama_layer.cpp:144 VARIABLE icmp_ln144 LOOP VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_17_3_32_1_1_U1568 SOURCE llama_layer.cpp:146 VARIABLE tmp_8 LOOP VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1569 SOURCE llama_layer.cpp:146 VARIABLE tmp_9 LOOP VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1567 SOURCE llama_layer.cpp:146 VARIABLE add1 LOOP VITIS_LOOP_144_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_150_5 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln150_fu_368_p2 SOURCE llama_layer.cpp:150 VARIABLE add_ln150 LOOP VITIS_LOOP_150_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln150_fu_374_p2 SOURCE llama_layer.cpp:150 VARIABLE icmp_ln150 LOOP VITIS_LOOP_150_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1610 SOURCE llama_layer.cpp:152 VARIABLE tmp_1 LOOP VITIS_LOOP_150_5 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_19_13 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln19_fu_352_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE add_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln19_fu_358_p2 SOURCE kernel_RMS_Norm.cpp:19 VARIABLE icmp_ln19 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1629 SOURCE kernel_RMS_Norm.cpp:20 VARIABLE v LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln21_fu_462_p2 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE icmp_ln21 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmacc PRAGMA {} RTLNAME fmacc_32ns_32ns_32ns_1ns_32_2_primitive_dsp_1_U1630 SOURCE kernel_RMS_Norm.cpp:21 VARIABLE sum_local_1 LOOP VITIS_LOOP_19_1 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmacc} VISIBLE true}} AREA {DSP 1 BRAM 0 URAM 0}} llama_layer_Pipeline_VITIS_LOOP_27_24 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_690_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE add_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln27_fu_696_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE icmp_ln27 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1650 SOURCE kernel_RMS_Norm.cpp:28 VARIABLE tmp_2 LOOP VITIS_LOOP_27_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} load_vec {BINDINFO {{BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln13_fu_403_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE icmp_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL compactencoding_dontcare LATENCY 0 OPTYPE sparsemux PRAGMA {} RTLNAME sparsemux_33_4_32_1_1_U1686 SOURCE kernel_MatMul.cpp:17 VARIABLE tmp_i LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sparsemux} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_fu_591_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln15_5_fu_605_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE add_ln15_5 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln15_fu_610_p2 SOURCE kernel_MatMul.cpp:15 VARIABLE icmp_ln15 LOOP VITIS_LOOP_15_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln13_fu_616_p2 SOURCE kernel_MatMul.cpp:13 VARIABLE add_ln13 LOOP VITIS_LOOP_13_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} load_mat_burst {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_fu_186_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln25_fu_192_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE icmp_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln26_fu_209_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE icmp_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_fu_215_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln25_5_fu_223_p2 SOURCE kernel_MatMul.cpp:25 VARIABLE add_ln25_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln25_5_fu_229_p3 SOURCE kernel_MatMul.cpp:25 VARIABLE select_ln25_5 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE sub PRAGMA {} RTLNAME sub_ln30_fu_257_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE sub_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op sub} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_fu_287_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_153_fu_351_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_153 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_154_fu_369_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_154 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_155_fu_400_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_155 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_156_fu_410_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_156 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_157_fu_427_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_157 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_158_fu_458_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_158 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_159_fu_468_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_159 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_160_fu_485_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_160 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_161_fu_513_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_161 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_162_fu_522_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_162 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_163_fu_539_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_163 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_164_fu_574_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_164 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_165_fu_591_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_165 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_166_fu_619_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_166 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_167_fu_635_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_167 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_168_fu_663_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_168 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_169_fu_679_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_169 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_170_fu_707_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_170 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_171_fu_723_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_171 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_172_fu_766_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_172 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_173_fu_783_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_173 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_174_fu_814_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_174 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_175_fu_824_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_175 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_176_fu_841_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_176 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_177_fu_869_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_177 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_178_fu_878_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_178 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_179_fu_895_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_179 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_180_fu_923_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_180 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_181_fu_932_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_181 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_182_fu_949_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_182 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_183_fu_995_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_183 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_184_fu_1012_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_184 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_185_fu_1037_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_185 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_186_fu_1050_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_186 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_187_fu_1067_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_187 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_188_fu_1092_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_188 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_189_fu_1102_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_189 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln30_190_fu_1119_p2 SOURCE kernel_MatMul.cpp:30 VARIABLE add_ln30_190 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln26_fu_322_p2 SOURCE kernel_MatMul.cpp:26 VARIABLE add_ln26 LOOP VITIS_LOOP_25_1_VITIS_LOOP_26_2 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_Pipeline_VITIS_LOOP_48_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_403_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE add_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln48_fu_409_p2 SOURCE kernel_MatMul.cpp:48 VARIABLE icmp_ln48 LOOP VITIS_LOOP_48_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} compute_vec_mat_Pipeline_VITIS_LOOP_53_2_VITIS_LOOP_62_4 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_513_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE add_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln53_fu_519_p2 SOURCE kernel_MatMul.cpp:53 VARIABLE icmp_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_fu_528_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_fu_534_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_1_fu_1106_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_2_fu_1076_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_3_fu_1046_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_4_fu_1016_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_5_fu_986_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_6_fu_956_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_7_fu_926_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_8_fu_896_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_9_fu_866_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_10_fu_836_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_11_fu_806_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_12_fu_776_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_13_fu_742_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_14_fu_712_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_15_fu_687_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL auto_sel LATENCY 0 OPTYPE select PRAGMA {} RTLNAME select_ln53_16_fu_661_p3 SOURCE kernel_MatMul.cpp:53 VARIABLE select_ln53_16 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op select} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_s LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 1 OPTYPE fmadd PRAGMA {} RTLNAME fmadd_32ns_32ns_32ns_32ns_32_2_primitive_dsp_1_U1725 SOURCE kernel_MatMul.cpp:68 VARIABLE add31_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fmadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln62_fu_636_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE add_ln62 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE setlt PRAGMA {} RTLNAME icmp_ln62_1_fu_642_p2 SOURCE kernel_MatMul.cpp:62 VARIABLE icmp_ln62_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op setlt} VISIBLE false} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_1 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_2 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_3 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_4 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_5 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_6 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_7 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_8 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_9 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_10 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_11 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_12 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_13 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_14 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1724 SOURCE kernel_MatMul.cpp:76 VARIABLE result_15 LOOP VITIS_LOOP_53_2_VITIS_LOOP_62_4 BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true}} AREA {DSP 2 BRAM 0 URAM 0}} compute_vec_mat {BINDINFO {{BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_1_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_2_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_2 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_3_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_3 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_4_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_4 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_5_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_5 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_6_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_6 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_7_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_7 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_8_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_8 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_9_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_9 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_10_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_11_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_12_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_13_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_14_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA yes RTLNAME vec_local_15_U SOURCE kernel_MatMul.cpp:44 VARIABLE vec_local_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 256 1} STORAGEUSAGE {ram_2p array} DISPNAME {bind_storage ram_2p} VISIBLE true}} AREA {DSP 2 BRAM 16 URAM 0}} matmul_1_Loop_VITIS_LOOP_112_1_proc_Pipeline_VITIS_LOOP_112_1 {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln112_fu_89_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE add_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln112_fu_95_p2 SOURCE kernel_MatMul.cpp:112 VARIABLE icmp_ln112 LOOP VITIS_LOOP_112_1 BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false}} AREA {DSP 0 BRAM 0 URAM 0}} matmul_1 {BINDINFO {{BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME vec_stream_U SOURCE kernel_MatMul.cpp:95 VARIABLE vec_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 128 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME mat_stream_U SOURCE kernel_MatMul.cpp:96 VARIABLE mat_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 256 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true} {BINDTYPE storage ID {} IMPL memory LATENCY 0 OPTYPE fifo PRAGMA {} RTLNAME res_stream_U SOURCE kernel_MatMul.cpp:97 VARIABLE res_stream LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE stream STORAGESIZE {32 64 1} STORAGEUSAGE {fifo channel} DISPNAME {bind_storage fifo} VISIBLE true}} AREA {DSP 2 BRAM 17 URAM 0}} llama_layer {BINDINFO {{BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_fu_1244_p2 SOURCE llama_layer.cpp:107 VARIABLE add_ln107 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln107_1_fu_1250_p2 SOURCE llama_layer.cpp:107 VARIABLE add_ln107_1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL auto LATENCY 0 OPTYPE seteq PRAGMA {} RTLNAME icmp_ln107_fu_1256_p2 SOURCE llama_layer.cpp:107 VARIABLE icmp_ln107 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op seteq} VISIBLE false} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_fu_1282_p2 SOURCE llama_layer.cpp:37 VARIABLE add_ln37 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE div_i LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE p_x_assign_1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 14 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 SOURCE {C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE tmp_s LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE norm_1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln47_fu_1315_p2 SOURCE llama_layer.cpp:47 VARIABLE add_ln47 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wq_fu_1324_p2 SOURCE llama_layer.cpp:47 VARIABLE wq LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln48_fu_1329_p2 SOURCE llama_layer.cpp:48 VARIABLE add_ln48 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wk_fu_1338_p2 SOURCE llama_layer.cpp:48 VARIABLE wk LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln49_fu_1343_p2 SOURCE llama_layer.cpp:49 VARIABLE add_ln49 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wv_fu_1352_p2 SOURCE llama_layer.cpp:49 VARIABLE wv LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln50_fu_1357_p2 SOURCE llama_layer.cpp:50 VARIABLE add_ln50 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME wo_fu_1366_p2 SOURCE llama_layer.cpp:50 VARIABLE wo LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_1_fu_1378_p2 SOURCE llama_layer.cpp:37 VARIABLE add_ln37_1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln37_2_fu_1387_p2 SOURCE llama_layer.cpp:37 VARIABLE add_ln37_2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE div_i2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE p_x_assign_2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 14 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 SOURCE {C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE tmp_6 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE norm_2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln52_fu_1416_p2 SOURCE llama_layer.cpp:52 VARIABLE add_ln52 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w1_fu_1425_p2 SOURCE llama_layer.cpp:52 VARIABLE w1 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln53_fu_1431_p2 SOURCE llama_layer.cpp:53 VARIABLE add_ln53 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w2_fu_1440_p2 SOURCE llama_layer.cpp:53 VARIABLE w2 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln54_fu_1446_p2 SOURCE llama_layer.cpp:54 VARIABLE add_ln54 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME w3_fu_1455_p2 SOURCE llama_layer.cpp:54 VARIABLE w3 LOOP LAYER_LOOP BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE div_i1 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL primitivedsp LATENCY 0 OPTYPE fadd PRAGMA {} RTLNAME fadd_32ns_32ns_32_1_primitive_dsp_1_U1778 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE p_x_assign LOOP {} BUNDLEDNAME {} DSP 1 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fadd} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 14 OPTYPE fsqrt PRAGMA {} RTLNAME fsqrt_32ns_32ns_32_15_no_dsp_1_U1780 SOURCE {C:/Xilinx2025/2025.1/Vitis/tps/mingw/8.3.0/win64.o/nt\lib\gcc\x86_64-w64-mingw32\8.3.0\include\c++\cmath:464} VARIABLE tmp LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fsqrt} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 10 OPTYPE fdiv PRAGMA {} RTLNAME fdiv_32ns_32ns_32_11_no_dsp_1_U1779 SOURCE kernel_RMS_Norm.cpp:25 VARIABLE norm LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op fdiv} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME add_ln27_fu_1470_p2 SOURCE kernel_RMS_Norm.cpp:27 VARIABLE add_ln27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE op ID {} IMPL fabric LATENCY 0 OPTYPE add PRAGMA {} RTLNAME lm_head_weight_fu_1499_p2 SOURCE llama_layer.cpp:66 VARIABLE lm_head_weight LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} DISPNAME {bind_op add} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_U SOURCE {} VARIABLE current_token LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_19_U SOURCE {} VARIABLE current_token_19 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_20_U SOURCE {} VARIABLE current_token_20 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_21_U SOURCE {} VARIABLE current_token_21 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_22_U SOURCE {} VARIABLE current_token_22 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_23_U SOURCE {} VARIABLE current_token_23 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_24_U SOURCE {} VARIABLE current_token_24 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_25_U SOURCE {} VARIABLE current_token_25 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_26_U SOURCE {} VARIABLE current_token_26 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME current_token_27_U SOURCE {} VARIABLE current_token_27 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_10_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_11_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_12_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_13_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_14_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE13current_token_15_U SOURCE {} VARIABLE p_ZZ11llama_layerE13current_token_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_U SOURCE {} VARIABLE norm_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_35_U SOURCE {} VARIABLE norm_output_35 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_36_U SOURCE {} VARIABLE norm_output_36 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_37_U SOURCE {} VARIABLE norm_output_37 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_38_U SOURCE {} VARIABLE norm_output_38 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_39_U SOURCE {} VARIABLE norm_output_39 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_40_U SOURCE {} VARIABLE norm_output_40 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_41_U SOURCE {} VARIABLE norm_output_41 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_42_U SOURCE {} VARIABLE norm_output_42 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME norm_output_43_U SOURCE {} VARIABLE norm_output_43 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_10_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_10 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_11_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_11 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_12_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_12 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_13_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_13 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_14_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_14 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL bram LATENCY 1 OPTYPE ram_2p PRAGMA pragma RTLNAME p_ZZ11llama_layerE11norm_output_15_U SOURCE {} VARIABLE p_ZZ11llama_layerE11norm_output_15 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 1 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 48 1} STORAGEUSAGE ram_2p DISPNAME {bind_storage ram_2p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_U SOURCE {} VARIABLE layer_output LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_28_U SOURCE {} VARIABLE layer_output_28 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_29_U SOURCE {} VARIABLE layer_output_29 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_30_U SOURCE {} VARIABLE layer_output_30 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_31_U SOURCE {} VARIABLE layer_output_31 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_32_U SOURCE {} VARIABLE layer_output_32 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_33_U SOURCE {} VARIABLE layer_output_33 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME layer_output_34_U SOURCE {} VARIABLE layer_output_34 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_U SOURCE {} VARIABLE ffn_input LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_44_U SOURCE {} VARIABLE ffn_input_44 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_45_U SOURCE {} VARIABLE ffn_input_45 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_46_U SOURCE {} VARIABLE ffn_input_46 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_47_U SOURCE {} VARIABLE ffn_input_47 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_48_U SOURCE {} VARIABLE ffn_input_48 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_49_U SOURCE {} VARIABLE ffn_input_49 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true} {BINDTYPE storage ID {} IMPL auto LATENCY 1 OPTYPE ram_1p PRAGMA {} RTLNAME ffn_input_50_U SOURCE {} VARIABLE ffn_input_50 LOOP {} BUNDLEDNAME {} DSP 0 BRAM 0 URAM 0 STORAGESUBTYPE {} STORAGESIZE {32 96 1} STORAGEUSAGE ram_1p DISPNAME {bind_storage ram_1p} VISIBLE true}} AREA {DSP 96 BRAM 311 URAM 11}} matmul_1_Loop_VITIS_LOOP_112_1_proc {AREA {DSP 0 BRAM 0 URAM 0}}}}'
INFO-FLOW: DBG:PUTS:      update_csynth_reports json2rpt_hw_sw_interfaces
Execute         send_msg_by_id INFO @200-1603@%s  and missed bursts 
INFO: [HLS 200-1603] Design has inferred MAXI bursts and missed bursts, see Vitis HLS GUI synthesis summary report for detailed information.
INFO-FLOW: Running: gen_csynth_sec_pragma
INFO-FLOW: Done: gen_csynth_sec_pragma time: 0.7 seconds per iteration
INFO-FLOW: DBG:PUTS:      update_csynth_reports wrote xml
INFO-FLOW: DBG:PUTS:      update_csynth_reports appended to csynth rpt file
INFO: [HLS 200-111] Finished Updating report files: CPU user time: 7 seconds. CPU system time: 2 seconds. Elapsed time: 12.252 seconds; current allocated memory: 1.933 GB.
INFO: [VHDL 208-304] Generating VHDL RTL for llama_layer.
INFO: [VLOG 209-307] Generating Verilog RTL for llama_layer.
Execute         syn_report -model llama_layer -printsummary 
INFO: [HLS 200-790] **** Loop Constraint Status: All loop constraints were satisfied.
INFO: [HLS 200-789] **** Estimated Fmax: 256.02 MHz
Command       autosyn done; 230.229 sec.
Command     csynth_design done; 380.967 sec.
INFO: [HLS 200-2161] Finished Command csynth_design Elapsed time: 00:06:20; Allocated memory: 1.363 GB.
Execute     cleanup_all 
Command     cleanup_all done; 0.277 sec.
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.177 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:09:14 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.214 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.29 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.502 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.122 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.204 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 4.529 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.359 MB.
Command   ap_source done; error code: 1; 7.332 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.176 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:11:18 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.423 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.502 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.703 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.126 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.197 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.887 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.371 MB.
Command   ap_source done; error code: 1; 3.868 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.172 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:11:58 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.44 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.519 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.713 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.121 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.193 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.85 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.340 MB.
Command   ap_source done; error code: 1; 3.837 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.178 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:12:38 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.302 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.377 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.577 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.117 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.187 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.807 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.340 MB.
Command   ap_source done; error code: 1; 3.674 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.173 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:16:29 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.406 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.484 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.68 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.13 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.202 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.435 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 28.862 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:28; Allocated memory: 0.566 MB.
Command   ap_source done; error code: 1; 31.842 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.185 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:18:48 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.311 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.388 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.594 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.126 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.199 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 20.901 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 21.954 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:21; Allocated memory: 0.344 MB.
Command   ap_source done; error code: 1; 24.826 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.176 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:21:06 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.381 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.458 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.659 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.118 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.191 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.233 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.294 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.359 MB.
Command   ap_source done; error code: 1; 4.227 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.179 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:22:35 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.382 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.463 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.666 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.132 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.205 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 28.349 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 29.397 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:29; Allocated memory: 0.352 MB.
Command   ap_source done; error code: 1; 32.353 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.184 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:23:27 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.382 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.458 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.666 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.118 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.19 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 0.208 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: nonzero return value.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.261 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.359 MB.
Command   ap_source done; error code: 1; 4.202 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.177 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:28:13 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.374 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.452 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.651 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.125 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.199 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 22.42 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 23.499 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:23; Allocated memory: 0.410 MB.
Command   ap_source done; error code: 1; 26.43 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.175 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Thu Oct 02 23:32:52 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.347 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.427 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.626 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.14 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.216 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 22.305 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 23.386 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:23; Allocated memory: 0.375 MB.
Command   ap_source done; error code: 1; 26.307 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.196 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:08:33 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.442 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.523 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.754 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.137 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.213 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 30.646 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 31.816 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:31; Allocated memory: 0.539 MB.
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.176 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:22:11 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.533 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.615 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.814 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.14 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.215 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 30.105 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 31.268 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:31; Allocated memory: 0.340 MB.
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.18 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:24:14 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.438 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.528 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.731 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.132 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.207 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 29.579 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 30.752 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:30; Allocated memory: 0.359 MB.
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.185 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:29:02 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.452 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.544 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.751 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.139 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; 31.027 sec.
INFO: [SIM 211-1] CSim done with 0 errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
Command     csim_design done; 32.212 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:32; Allocated memory: 0.352 MB.
Execute     cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.105 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.226 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:45:07 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.532 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.61 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.86 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.122 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.195 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       source run_sim.tcl 
Command       ap_source done; error code: 1; 3.024 sec.
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] CSim failed with errors.
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 4.228 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:04; Allocated memory: 0.348 MB.
Command   ap_source done; error code: 1; 7.373 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.204 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 00:58:24 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.645 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.73 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 2.956 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.155 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.24 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.928 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.379 MB.
Command   ap_source done; error code: 1; 4.221 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.224 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 08:59:04 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 3.259 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 3.376 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.63 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.239 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.358 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.646 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.352 MB.
Command   ap_source done; error code: 1; 5.74 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.229 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 09:00:13 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 3.333 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Command         ap_source done; 0.106 sec.
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 3.463 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.718 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.203 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.32 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 1.045 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:01; Allocated memory: 0.453 MB.
Command   ap_source done; error code: 1; 5.164 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.225 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 09:01:00 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.969 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 3.06 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.321 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.136 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.22 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.994 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.340 MB.
Command   ap_source done; error code: 1; 4.608 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.101 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.228 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 09:04:53 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.846 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.937 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.192 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.136 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.219 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 10.55 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:10; Allocated memory: 0.344 MB.
Command   ap_source done; error code: 1; 14.049 sec.
Execute   cleanup_all 
Execute       source -notrace -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/clock.tcl 
Execute         source -encoding utf-8 C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8/8.5/msgcat-1.6.1.tm 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/0compatibility/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/amazon-s3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/asn/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base32/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/base64/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bee/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bench/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/bibtex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cache/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clay/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/clock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cmdline/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/comm/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/control/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/coroutine/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/counter/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/crc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/cron/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/csv/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/debug/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/defer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dicttool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/docstrip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2idx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/doctools2toc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/dtplite/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fileutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ftpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/fumagic/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/generator/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/gpx/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_aycock/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_fa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_me/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/grammar_peg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/hook/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/html/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/htmlparse/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/http/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/httpwget/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ident/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/imap4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/inifile/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/interp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/irc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/javascript/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/jpeg/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/json/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lambda/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/lazyset/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ldap/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/log/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/map/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mapproj/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/markdown/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/math/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md4/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/md5crypt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mime/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/mkdoc/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/multiplexer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/namespacex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ncgi/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nettool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nmea/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nns/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/nntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ntp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oauth/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oodialect/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/oometa/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ooutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/otp/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/page/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pluginmgr/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/png/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pop3d/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/practcl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/processman/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/profiler/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/pt/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rcs/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/report/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/rest/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/ripemd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sasl/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/sha1/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/simulation/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/smtpd/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/snit/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/soundex/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stooop/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/string/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/stringprep/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/struct/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tar/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tepam/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/term/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/textutil/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tie/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tiff/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/tool/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/transfer/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/treeql/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/udpcluster/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uev/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/units/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uri/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/uuid/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/valtype/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_base/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_core/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/virtchannel_transform/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/websocket/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/wip/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/pkgIndex.tcl 
Execute           source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/zip/pkgIndex.tcl 
Command         ap_source done; 0.111 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tdom/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tk8.6/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/opt0.4/pkgIndex.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcl8.6/pkgs/win/thread2.8.7/pkgIndex.tcl 
Command       ap_source done; 0.256 sec.
INFO-FLOW: Workspace C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1 opened at Fri Oct 03 09:07:21 +0700 2025
Execute       ap_set_clock -name default -period 4 -unit ns -default=false 
INFO: [SYN 201-201] Setting up clock 'default' with a period of 4ns.
Execute       set_part xcv80-lsva4737-2MHP-e-S 
Execute         create_platform xcv80-lsva4737-2MHP-e-S -board  
DBG:HLSDevice: Trying to load device library: C:/Xilinx2025/2025.1/Vitis\lib\win64.o\xv_hlsvwrap.dll
DBG:HLSDevice: first parts/arch.xml in RDI_DATADIR: C:/Xilinx2025/2025.1/Vivado/data/parts/arch.xml
DBG:HLSDevice: init success
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
INFO: [HLS 200-1611] Setting target device to 'xcv80-lsva4737-2MHP-e-S'
Command         create_platform done; 2.845 sec.
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute             source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute         ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute         config_compile -quiet -complex-mul-dsp=1 
Command       set_part done; 2.943 sec.
Execute       send_msg_by_id INFO @200-1505@%s%s  vivado 
INFO: [HLS 200-1505] Using flow_target 'vivado'
Command     open_solution done; 3.236 sec.
Execute     set_part xcv80-lsva4737-2MHP-e-S 
INFO: [HLS 200-1510] Running: set_part xcv80-lsva4737-2MHP-e-S 
Execute       create_platform xcv80-lsva4737-2MHP-e-S -board  
WARNING: [HLS 200-655] The device family 'versalhbm-2MHP' is new to HLS - using 'versalaicore-2HP' characterization library
Command       create_platform done; 0.137 sec.
Execute       source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/common/xilinx.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/plb46.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/axi4.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/nativeAXI4.gen 
Execute           source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/saxilite.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/scripts/xilinxcoregen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/interface/XilEDKCoreGen.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/dds_compiler.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/util.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfft.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/ip/xfir.gen 
Execute         source C:/Xilinx2025/2025.1/Vitis/common/technology/xilinx/DSP48/dsp48.gen 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
Execute       config_compile -quiet -complex-mul-dsp=1 
Command     set_part done; 0.236 sec.
Execute     create_clock -period 4 -name default 
INFO: [HLS 200-1510] Running: create_clock -period 4 -name default 
Execute     csim_design 
INFO: [HLS 200-1510] Running: csim_design 
Execute       ::AP::init_summary_file csim 
INFO-FLOW: Running SLX 'csim' proc: ::SLX::run_csim
Execute       source C:/NCKH/LLama2_110M-Inference_Architecture_on_FPGA/Source_Code/llama_layer_prj/solution1/.autopilot/db/global.setting.tcl 
INFO: [SIM 211-2] *************** CSIM start ***************
INFO: [SIM 211-4] CSIM will launch CLANG as the compiler.
Execute       source csim/.lst_opt.tcl 
Execute       send_msg_by_id INFO @200-2036@%s debug 
INFO: [HLS 200-2036] Building debug C Simulation binaries
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/huddle_types.tcl 
Execute       source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/yaml/json2huddle.tcl 
Execute         source C:/Xilinx2025/2025.1/Vitis/tps/tcl/tcllib2.0/try/try.tcl 
Execute       ap_part_info -name xcv80-lsva4737-2MHP-e-S -data info 
INFO-FLOW: AESL_CSIM::c_sim errorInfo:

    while executing
"::AESL_CSIM::c_sim "$argn" "
ERROR: [SIM 211-100] 'csim_design' failed: compilation error(s).
INFO: [SIM 211-3] *************** CSIM finish ***************
INFO-FLOW: AESL_CSIM::csim_cmd_wrap errorInfo:
4
    while executing
"::AESL_CSIM::csim_cmd_wrap $args"
INFO-FLOW: Caught error in csim_design: 4
    while executing
"ap_internal_csim_design "
Command     csim_design done; error code: 2; 0.745 sec.
INFO: [HLS 200-2161] Finished Command csim_design Elapsed time: 00:00:00; Allocated memory: 0.418 MB.
Command   ap_source done; error code: 1; 4.314 sec.
Execute   cleanup_all 
