#Build: Fabric Compiler 2020.3-Lite, Build 71107, Mar 15 17:59 2021
#Install: D:\PDS_2020.3-Lite\bin
#Application name: pds.exe
#OS: Windows 10 10.0.22621
#Hostname: odincomputer
Generated by Fabric Compiler (version 2020.3-Lite build 71107) at Sun Nov  6 16:30:10 2022
Compiling architecture definition.
File "D:/panguprj/tinydram/source/top.v" has been added to project successfully. 
Compiling architecture definition.
W: Verilog-2007: [D:/panguprj/tinydram/source/top.v(line number: 1)] Empty port in module declaration
Customize IP 'D:/panguprj/tinydram/ipcore/pll/pll.idf' ...
I: Flow-6004: Design file modified: "D:/panguprj/tinydram/source/top.v". 
Compiling architecture definition.
E: Verilog-4014: [D:/panguprj/tinydram/source/top.v(line number: 34)] Ordered and named port connection mixed of module instance pll1
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/panguprj/tinydram/source/top.v". 
Compiling architecture definition.
E: Verilog-4014: [D:/panguprj/tinydram/source/top.v(line number: 34)] Ordered and named port connection mixed of module instance pll1
E: Parsing ERROR.
I: Flow-6004: Design file modified: "D:/panguprj/tinydram/source/top.v". 
Compiling architecture definition.


Process "Compile" started.
Current time: Sun Nov  6 16:42:18 2022
Compiling architecture definition.
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v successfully.
 0.047987s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/panguprj/tinydram/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
W: Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
W: Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 304)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 116)] Net clkfb in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 119)] Net pfden in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 120)] Net clkout0_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 121)] Net clkout0_2pad_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 122)] Net clkout1_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 123)] Net clkout2_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 124)] Net clkout3_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 125)] Net clkout4_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 126)] Net clkout5_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 127)] Net dyn_idiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 128)] Net dyn_odiv0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv4 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 133)] Net dyn_fdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 134)] Net dyn_duty0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 135)] Net dyn_duty1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 136)] Net dyn_duty2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 137)] Net dyn_duty3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 138)] Net dyn_duty4 in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[12] in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 147)] Net icp_base in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 148)] Net icp_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 149)] Net lpfres_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 150)] Net cripple_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 151)] Net phase_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 152)] Net phase_dir in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 153)] Net phase_step_n in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 154)] Net load_phase in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 155)] Net dyn_mdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/top.v(line number: 18)] Net clkin in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.559125s wall, 0.468750s user + 0.015625s system = 0.484375s CPU (86.6%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.189422s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (90.7%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 2.113274s wall, 1.593750s user + 0.281250s system = 1.875000s CPU (88.7%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.088857s wall, 0.078125s user + 0.000000s system = 0.078125s CPU (87.9%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.559091s wall, 0.437500s user + 0.000000s system = 0.437500s CPU (78.3%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N188 N210 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N146 N153 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N87 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

Executing : FSM inference successfully.
 0.168756s wall, 0.171875s user + 0.000000s system = 0.171875s CPU (101.8%)
Start sdm2adm.
I: Constant propagation done on N152 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
I: Constant propagation done on N282_0 (bmsREDAND).
I: Constant propagation done on N305_1 (bmsREDAND).
I: Constant propagation done on N286_1 (bmsREDAND).
I: Constant propagation done on N291_1 (bmsREDAND).
I: Constant propagation done on N295_2 (bmsREDAND).
I: Constant propagation done on N291_0 (bmsREDAND).
I: Constant propagation done on N300_2 (bmsREDAND).
I: Constant propagation done on N300_0 (bmsREDAND).
Executing : sdm2adm successfully.
 1.436324s wall, 1.328125s user + 0.015625s system = 1.343750s CPU (93.6%)
Saving design to DB.
Action compile: Real time elapsed is 9.000 sec
Action compile: CPU time elapsed is 7.219 sec
Current time: Sun Nov  6 16:42:28 2022
Action compile: Peak memory pool usage is 157,605,888 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Nov  6 16:42:28 2022
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins pll1/u_pll_e1:CLKOUT0
Executing : get_pins pll1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -5.000000 -10.000000} -add successfully.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  l1/u_tinyriscv_core/u_clint/csr_state[4] l1/u_tinyriscv_core/u_clint/csr_state[3] l1/u_tinyriscv_core/u_clint/csr_state[2] l1/u_tinyriscv_core/u_clint/csr_state[1] l1/u_tinyriscv_core/u_clint/csr_state[0]
I: to  l1/u_tinyriscv_core/u_clint/csr_state_4 l1/u_tinyriscv_core/u_clint/csr_state_3 l1/u_tinyriscv_core/u_clint/csr_state_2 l1/u_tinyriscv_core/u_clint/csr_state_1 l1/u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/uart_0/state[3] l1/uart_0/state[2] l1/uart_0/state[1] l1/uart_0/state[0]
I: to  l1/uart_0/state_3 l1/uart_0/state_2 l1/uart_0/state_1 l1/uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/state[2] l1/u_jtag_top/u_jtag_dm/state[1] l1/u_jtag_top/u_jtag_dm/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/state_2 l1/u_jtag_top/u_jtag_dm/state_1 l1/u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/tx/state[2] l1/u_jtag_top/u_jtag_dm/tx/state[1] l1/u_jtag_top/u_jtag_dm/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/tx/state_2 l1/u_jtag_top/u_jtag_dm/tx/state_1 l1/u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_dm/rx/state[1] l1/u_jtag_top/u_jtag_dm/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/rx/state_1 l1/u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  l1/u_jtag_top/u_jtag_driver/jtag_state[3] l1/u_jtag_top/u_jtag_driver/jtag_state[2] l1/u_jtag_top/u_jtag_driver/jtag_state[1] l1/u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  l1/u_jtag_top/u_jtag_driver/jtag_state_15 l1/u_jtag_top/u_jtag_driver/jtag_state_14 l1/u_jtag_top/u_jtag_driver/jtag_state_13 l1/u_jtag_top/u_jtag_driver/jtag_state_12 l1/u_jtag_top/u_jtag_driver/jtag_state_11 l1/u_jtag_top/u_jtag_driver/jtag_state_10 l1/u_jtag_top/u_jtag_driver/jtag_state_9 l1/u_jtag_top/u_jtag_driver/jtag_state_8 l1/u_jtag_top/u_jtag_driver/jtag_state_7 l1/u_jtag_top/u_jtag_driver/jtag_state_6 l1/u_jtag_top/u_jtag_driver/jtag_state_5 l1/u_jtag_top/u_jtag_driver/jtag_state_4 l1/u_jtag_top/u_jtag_driver/jtag_state_3 l1/u_jtag_top/u_jtag_driver/jtag_state_2 l1/u_jtag_top/u_jtag_driver/jtag_state_1 l1/u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_driver/rx/state[1] l1/u_jtag_top/u_jtag_driver/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/rx/state_1 l1/u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_driver/tx/state[2] l1/u_jtag_top/u_jtag_driver/tx/state[1] l1/u_jtag_top/u_jtag_driver/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/tx/state_2 l1/u_jtag_top/u_jtag_driver/tx/state_1 l1/u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 1.304841s wall, 1.078125s user + 0.000000s system = 1.078125s CPU (82.6%)
Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst l1/u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to l1/u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 2.889552s wall, 2.265625s user + 0.015625s system = 2.281250s CPU (78.9%)
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst l1/timer_0/timer_ctrl[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
 18.993877s wall, 14.593750s user + 0.328125s system = 14.921875s CPU (78.6%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst l1/uart_0/data_r[17] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[18] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[19] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[20] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[21] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[22] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[23] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[24] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[25] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[26] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[27] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[28] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[29] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[30] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[31] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[16] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[3] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[4] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[5] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[7] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[10] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[11] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to l1/u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to l1/u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[5] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[6] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[7] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[8] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[9] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[10] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[11] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[12] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[13] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[14] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[15] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[16] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[17] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[18] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[19] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[20] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[21] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[22] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[23] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[24] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[25] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[26] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[27] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[28] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[29] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[30] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[9] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_we_o that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 1.271600s wall, 1.046875s user + 0.015625s system = 1.062500s CPU (83.6%)
Start tech-mapping phase 2.
E: Flow-0127: Process exits abnormally.
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from translate DB.
Saving design to DB.
Compiling verification operator library.
Compiling common defs.
Compiling technology operator (valence) library.
Compiling prim grid devices.
Compiling prim grid device symbols.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Building architecture floorplan schematic view.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 20.000 -waveform {0.000 10.000} -add successfully.
Open UCE successfully.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add successfully.
Save Logic Constraint in file D:/panguprj/tinydram/tinydram.fdc success.
C: Flow-2004: Constraint file modified: "D:/panguprj/tinydram/tinydram.fdc". 


Process "Compile" started.
Current time: Sun Nov  6 16:44:12 2022
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
I: Enable Verilog2k features and keywords
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/rom.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Analyzing module rom (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/rom.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/gpio.v
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Analyzing module gpio (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/gpio.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/csr_reg.v
I: Verilog-0002: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Analyzing module csr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/csr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_tx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Analyzing module full_handshake_tx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_tx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Analyzing module ifu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Analyzing module tinyriscv_soc_top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_mem.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Analyzing module exu_mem (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_mem.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_alu_datapath.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Analyzing module exu_alu_datapath (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_alu_datapath.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/ram.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Analyzing module ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/sys_bus/rib.v
I: Verilog-0002: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Analyzing module rib (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/sys_bus/rib.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_commit.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Analyzing module exu_commit (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_commit.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/ifu_idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Analyzing module ifu_idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/ifu_idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu_exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Analyzing module idu_exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu_exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_ram.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_ram.v(line number: 20)] Analyzing module gen_ram (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_ram.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/gpr_reg.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Analyzing module gpr_reg (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/gpr_reg.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/vld_rdy.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Analyzing module vld_rdy (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/vld_rdy.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Analyzing module jtag_top (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 54)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 55)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_dm.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Analyzing module jtag_dm (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 60)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 61)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 62)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_dm.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/idu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Analyzing module idu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/idu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/tinyriscv_core.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Analyzing module tinyriscv_core (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/tinyriscv_core.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/full_handshake_rx.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Analyzing module full_handshake_rx (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/full_handshake_rx.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_buf.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Analyzing module gen_ticks_sync (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_buf.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/divider.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Analyzing module divider (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/divider.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/timer.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Analyzing module timer (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/timer.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/perips/uart.v
W: Public-4030: File 'D:/panguprj/tinydram/source/perips/../core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Analyzing module uart (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/perips/uart.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/rst_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Analyzing module rst_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/rst_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/pipe_ctrl.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Analyzing module pipe_ctrl (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/pipe_ctrl.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/utils/gen_dff.v
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 18)] Analyzing module gen_pipe_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Analyzing module gen_rst_0_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 72)] Analyzing module gen_rst_1_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 98)] Analyzing module gen_rst_def_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Analyzing module gen_en_dff (library work)
I: Verilog-0002: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Analyzing module gen_en_dffnr (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/utils/gen_dff.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_dispatch.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Analyzing module exu_dispatch (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_dispatch.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu_muldiv.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Analyzing module exu_muldiv (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu_muldiv.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/clint.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Analyzing module clint (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/clint.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/debug/jtag_driver.v
I: Verilog-0002: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Analyzing module jtag_driver (library work)
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 42)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 43)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 44)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 46)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 47)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 49)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 50)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 51)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 67)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 68)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 69)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 70)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 71)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 72)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 73)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 74)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 75)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 76)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 77)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 78)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 79)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 80)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 81)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 82)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 85)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 86)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 87)] Ansi_parameter force parameter in body to localparam
W: Verilog-2006: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 88)] Ansi_parameter force parameter in body to localparam
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/debug/jtag_driver.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/core/exu.v
W: Public-4030: File 'D:/panguprj/tinydram/source/core/defines.v' has been added. It is skipped.
I: Verilog-0002: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Analyzing module exu (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/core/exu.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/source/top.v
I: Verilog-0002: [D:/panguprj/tinydram/source/top.v(line number: 1)] Analyzing module top (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/source/top.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Analyzing module ram1 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Analyzing module ram2 (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/ram2.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/pll/pll.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Analyzing module pll (library work)
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/pll/pll.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram1 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v successfully.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0001: Analyzing file D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v
I: Verilog-0002: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Analyzing module ipml_spram_v1_4_ram2 (library work)
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 140)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 144)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 148)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 149)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 152)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 153)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 156)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 157)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 160)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 161)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 164)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 165)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 168)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 169)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 172)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 173)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 176)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 177)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 180)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 181)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 184)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 185)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 188)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 189)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 192)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 193)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 197)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 198)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 201)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 202)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 206)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 207)] System task enable $finish ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 214)] System task enable $display ignored for synthesis
W: Verilog-2008: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 215)] System task enable $finish ignored for synthesis
W: Verilog-2010: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 138)] Ignoring initial statements expect force and memory $readmemh/$readmemb initialization statements
Parsing done.
Executing : .rtl_analyze -include_path {D:/panguprj/tinydram} D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v successfully.
 0.051147s wall, 0.015625s user + 0.031250s system = 0.046875s CPU (91.6%)
Start rtl-elaborate.
I: Module "top" is set as top module.
I: Verilog-0003: [D:/panguprj/tinydram/source/top.v(line number: 1)] Elaborating module top
I: Verilog-0003: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 20)] Elaborating module tinyriscv_soc_top
I: Verilog-0003: [D:/panguprj/tinydram/source/core/rst_ctrl.v(line number: 20)] Elaborating module rst_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_buf.v(line number: 18)] Elaborating module gen_ticks_sync
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 20)] Elaborating module tinyriscv_core
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Elaborating module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
W: Verilog-2024: [D:/panguprj/tinydram/source/core/ifu.v(line number: 20)] Give an initial value for the no drive output pin inst_valid_o in graph of sdm module ifu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/pipe_ctrl.v(line number: 21)] Elaborating module pipe_ctrl
I: Verilog-0003: [D:/panguprj/tinydram/source/core/gpr_reg.v(line number: 20)] Elaborating module gpr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 152)] Elaborating module gen_en_dffnr
I: Verilog-0003: [D:/panguprj/tinydram/source/core/csr_reg.v(line number: 20)] Elaborating module csr_reg
I: Verilog-0003: [D:/panguprj/tinydram/source/core/ifu_idu.v(line number: 20)] Elaborating module ifu_idu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu.v(line number: 21)] Elaborating module idu
W: Verilog-2039: [D:/panguprj/tinydram/source/core/idu.v(line number: 268)] Repeat multiplier in concatenation evaluates to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/core/idu_exu.v(line number: 20)] Elaborating module idu_exu
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu.v(line number: 21)] Elaborating module exu
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_dispatch.v(line number: 20)] Elaborating module exu_dispatch
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_alu_datapath.v(line number: 23)] Elaborating module exu_alu_datapath
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_mem.v(line number: 20)] Elaborating module exu_mem
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_muldiv.v(line number: 20)] Elaborating module exu_muldiv
I: Verilog-0003: [D:/panguprj/tinydram/source/core/divider.v(line number: 22)] Elaborating module divider
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/core/exu_commit.v(line number: 20)] Elaborating module exu_commit
I: Verilog-0003: [D:/panguprj/tinydram/source/core/clint.v(line number: 21)] Elaborating module clint
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 46)] Elaborating module gen_rst_0_dff
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 58)] Net if_int_flag_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 62)] Net id_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 76)] Net ie_inst_addr_o in module tinyriscv_core does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/core/tinyriscv_core.v(line number: 113)] Net csr_clint_data_o in module tinyriscv_core does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/rom.v(line number: 20)] Elaborating module rom
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 18)] Elaborating module ram1
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram1
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 278)] Case condition never applies
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 1954)] Elaborating module GTP_DRM18K
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram1/rtl/ipml_spram_v1_4_ram1.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 87)] Net clk_en in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 88)] Net addr_strobe in module ram1 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram1/ram1.v(line number: 91)] Net rd_oce in module ram1 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/gen_dff.v(line number: 125)] Elaborating module gen_en_dff
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/ram.v(line number: 20)] Elaborating module ram
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 18)] Elaborating module ram2
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 19)] Elaborating module ipml_spram_v1_4_ram2
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 255)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 257)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2039: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 259)] Repeat multiplier in concatenation evaluates to 0
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 266)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 270)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 274)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2038: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 278)] Case condition never applies
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 249)] Net cs2_ctrl in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 423)] Net DA_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[8] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[17] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[26] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/ram2/rtl/ipml_spram_v1_4_ram2.v(line number: 424)] Net DB_bus[35] in module ipml_spram_v1_4_ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 87)] Net clk_en in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 88)] Net addr_strobe in module ram2 does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/ram2/ram2.v(line number: 91)] Net rd_oce in module ram2 does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/timer.v(line number: 20)] Elaborating module timer
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/uart.v(line number: 20)] Elaborating module uart
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
W: Verilog-2021: [D:/panguprj/tinydram/source/perips/uart.v(line number: 61)] Net rx_done in module uart does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/perips/gpio.v(line number: 18)] Elaborating module gpio
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/vld_rdy.v(line number: 18)] Elaborating module vld_rdy
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 20)] Elaborating module jtag_top
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_driver.v(line number: 18)] Elaborating module jtag_driver
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
I: Verilog-0003: [D:/panguprj/tinydram/source/debug/jtag_dm.v(line number: 22)] Elaborating module jtag_dm
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_tx.v(line number: 23)] Elaborating module full_handshake_tx
I: Verilog-0003: [D:/panguprj/tinydram/source/utils/full_handshake_rx.v(line number: 23)] Elaborating module full_handshake_rx
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 66)] Net dm_halt_req_o in module jtag_top does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/debug/jtag_top.v(line number: 67)] Net dm_reset_req_o in module jtag_top does not have a driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Elaborating module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_req_rdy_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_rsp_vld_o in graph of sdm module rib
W: Verilog-2024: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 19)] Give an initial value for the no drive output pin m3_data_o in graph of sdm module rib
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 143)] Net if_m_num_2.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 144)] Net if_m_num_2.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 145)] Net if_m_num_2.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 171)] Net if_m_num_4.m_addr in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 172)] Net if_m_num_4.m_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 173)] Net if_m_num_4.m_sel in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 237)] Net if_s_num_2.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 246)] Net if_s_num_3.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/sys_bus/rib.v(line number: 255)] Net if_s_num_4.s_data in module rib does not have a driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 304)] Net jtag_reg_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_addr_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_data_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_sel_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_req_vld_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_rsp_rdy_i connected to input port of module instance has no driver, tie it to 0
W: Verilog-2036: [D:/panguprj/tinydram/source/top/tinyriscv_soc_top.v(line number: 332)] Net m3_we_i connected to input port of module instance has no driver, tie it to 0
I: Verilog-0003: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 20)] Elaborating module pll
I: Verilog-0003: [D:/PDS_2020.3-Lite/arch/vendor/pango/library/operator/gtp_lib.v(line number: 19818)] Elaborating module GTP_PLL_E1
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 116)] Net clkfb in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 119)] Net pfden in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 120)] Net clkout0_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 121)] Net clkout0_2pad_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 122)] Net clkout1_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 123)] Net clkout2_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 124)] Net clkout3_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 125)] Net clkout4_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 126)] Net clkout5_gate in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 127)] Net dyn_idiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 128)] Net dyn_odiv0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 129)] Net dyn_odiv1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 130)] Net dyn_odiv2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 131)] Net dyn_odiv3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 132)] Net dyn_odiv4 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 133)] Net dyn_fdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 134)] Net dyn_duty0 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 135)] Net dyn_duty1 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 136)] Net dyn_duty2 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 137)] Net dyn_duty3 in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 138)] Net dyn_duty4 in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 139)] Net dyn_phase0[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 140)] Net dyn_phase1[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 141)] Net dyn_phase2[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 142)] Net dyn_phase3[12] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[0] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[1] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[2] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[3] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[4] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[5] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[6] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[7] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[8] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[9] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[10] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[11] in module pll does not have a driver, tie it to 0
W: Verilog-2020: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 143)] Net dyn_phase4[12] in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 147)] Net icp_base in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 148)] Net icp_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 149)] Net lpfres_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 150)] Net cripple_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 151)] Net phase_sel in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 152)] Net phase_dir in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 153)] Net phase_step_n in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 154)] Net load_phase in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/ipcore/pll/pll.v(line number: 155)] Net dyn_mdiv in module pll does not have a driver, tie it to 0
W: Verilog-2021: [D:/panguprj/tinydram/source/top.v(line number: 18)] Net clkin in module top does not have a driver, tie it to 0
Executing : rtl-elaborate successfully.
 0.562325s wall, 0.468750s user + 0.000000s system = 0.468750s CPU (83.4%)
Start rtl-prep.
Executing : rtl-prep successfully.
 0.195290s wall, 0.156250s user + 0.000000s system = 0.156250s CPU (80.0%)
Start rtl-infer.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal timer_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal timer_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_baud[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_baud[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_ctrl[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_ctrl[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_rx[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_rx[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[2], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[2], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[3], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[3], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[4], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[4], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[5], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[5], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[6], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[6], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[7], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[7], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[15], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[15], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[30], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_status[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_status[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[8], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[8], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[9], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[9], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[10], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[10], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[11], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[11], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[12], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[12], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[13], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[13], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal uart_tx[14], possible generate latch.
W: Sdm-2004: Latch is generated for signal uart_tx[14], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[31], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[31], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[16], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[16], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[17], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[17], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[18], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[18], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[19], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[19], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[20], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[20], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[21], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[21], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[22], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[22], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[23], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[23], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[24], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[24], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[25], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[25], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[26], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[26], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[27], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[27], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[28], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[28], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[29], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[29], possible missing assignment in an if or case statement.
W: Sdm-2005: No value assigned under clock for signal gpio_data[30], possible generate latch.
W: Sdm-2004: Latch is generated for signal gpio_data[30], possible missing assignment in an if or case statement.
Executing : rtl-infer successfully.
 2.153482s wall, 1.234375s user + 0.359375s system = 1.593750s CPU (74.0%)
Start rtl-control-opt.
Executing : rtl-control-opt successfully.
 0.094232s wall, 0.046875s user + 0.000000s system = 0.046875s CPU (49.7%)
Start rtl-data-opt.
Executing : rtl-data-opt successfully.
 0.560748s wall, 0.390625s user + 0.000000s system = 0.390625s CPU (69.7%)
Start FSM inference.
I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N188 N210 start_i 
S0(0001)-->S1(0010): xx1
S1(0010)-->S0(0001): x0x
S1(0010)-->S0(0001): xx0
S1(0010)-->S2(0100): x11
S2(0100)-->S0(0001): xx0
S2(0100)-->S3(1000): 1x1
S3(1000)-->S0(0001): xxx

I: FSM csr_state[4:0]_fsm[4:0] inferred.
FSM csr_state[4:0]_fsm[4:0] STG:
Number of reachable states: 5
Input nets: N146 N153 
S0(00001)-->S2(00100): x1
S0(00001)-->S3(01000): 1x
S1(00010)-->S4(10000): xx
S2(00100)-->S1(00010): xx
S4(10000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S3(01000)-->S0(00001): xx
S4(10000)-->S0(00001): xx

I: FSM state[3:0]_fsm[3:0] inferred.
FSM state[3:0]_fsm[3:0] STG:
Number of reachable states: 4
Input nets: N35 N87 tx_start 
S0(0001)-->S1(0010): xx1
S0(0001)-->S0(0001): xx0
S1(0010)-->S1(0010): 0xx
S1(0010)-->S2(0100): 1xx
S2(0100)-->S2(0100): x0x
S2(0100)-->S3(1000): x1x
S3(1000)-->S3(1000): 0xx
S3(1000)-->S0(0001): 1xx

I: FSM jtag_state[3:0]_fsm[3:0] inferred.
FSM jtag_state[3:0]_fsm[3:0] STG:
Number of reachable states: 16
Input nets: jtag_TMS 
S0(0000)-->S0(0000): 1
S1(0001)-->S2(0010): 1
S0(0000)-->S1(0001): 0
S1(0001)-->S1(0001): 0
S2(0010)-->S3(0011): 0
S2(0010)-->S9(1001): 1
S3(0011)-->S5(0101): 1
S4(0100)-->S4(0100): 0
S4(0100)-->S5(0101): 1
S5(0101)-->S6(0110): 0
S6(0110)-->S6(0110): 0
S6(0110)-->S7(0111): 1
S5(0101)-->S8(1000): 1
S7(0111)-->S8(1000): 1
S3(0011)-->S4(0100): 0
S7(0111)-->S4(0100): 0
S8(1000)-->S2(0010): 1
S9(1001)-->S0(0000): 1
S9(1001)-->S10(1010): 0
S10(1010)-->S11(1011): 0
S11(1011)-->S11(1011): 0
S10(1010)-->S12(1100): 1
S11(1011)-->S12(1100): 1
S13(1101)-->S14(1110): 1
S12(1100)-->S13(1101): 0
S13(1101)-->S13(1101): 0
S15(1111)-->S1(0001): 0
S15(1111)-->S2(0010): 1
S12(1100)-->S15(1111): 1
S14(1110)-->S15(1111): 1
S10(1010)-->S11(1011): 0
S14(1110)-->S11(1011): 0
S0(0000)-->S1(0001): 0
S8(1000)-->S1(0001): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: N9 req_i 
S0(001)-->S1(010): x1
S0(001)-->S0(001): x0
S1(010)-->S1(010): 1x
S1(010)-->S2(100): 0x
S2(100)-->S2(100): 0x
S2(100)-->S0(001): 1x
S0(001)-->S0(001): 10
S2(100)-->S0(001): 10

I: FSM state[1:0]_fsm[1:0] inferred.
FSM state[1:0]_fsm[1:0] STG:
Number of reachable states: 2
Input nets: req 
S0(01)-->S1(10): 1
S1(10)-->S1(10): 1
S0(01)-->S0(01): 0
S1(10)-->S0(01): 0

I: FSM state[2:0]_fsm[2:0] inferred.
FSM state[2:0]_fsm[2:0] STG:
Number of reachable states: 3
Input nets: rx_valid 
S0(001)-->S1(010): 1
S1(010)-->S2(100): x
S2(100)-->S0(001): x

Executing : FSM inference successfully.
 0.173698s wall, 0.093750s user + 0.015625s system = 0.109375s CPU (63.0%)
Start sdm2adm.
I: Constant propagation done on N152 (bmsWIDEMUX).
I: Constant propagation done on N4 (bmsWIDEMUX).
I: Constant propagation done on N282_0 (bmsREDAND).
I: Constant propagation done on N305_1 (bmsREDAND).
I: Constant propagation done on N286_1 (bmsREDAND).
I: Constant propagation done on N291_1 (bmsREDAND).
I: Constant propagation done on N295_2 (bmsREDAND).
I: Constant propagation done on N291_0 (bmsREDAND).
I: Constant propagation done on N300_2 (bmsREDAND).
I: Constant propagation done on N300_0 (bmsREDAND).
Executing : sdm2adm successfully.
 1.458685s wall, 1.296875s user + 0.000000s system = 1.296875s CPU (88.9%)
Saving design to DB.
Action compile: Real time elapsed is 9.000 sec
Action compile: CPU time elapsed is 6.781 sec
Current time: Sun Nov  6 16:44:22 2022
Action compile: Peak memory pool usage is 157,573,120 bytes
Process "Compile" done.


Process "Synthesize" started.
Current time: Sun Nov  6 16:44:22 2022
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Reading design from compile DB
Reading design from compile DB successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Constraint check start.
Compiling prim grid devices.
Building architecture model.
Loading device packaging model 'MBG324'.
Building architecture floorplan logic view.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add
Executing : create_clock -name sys_clk [get_ports clk] -period 10.000 -waveform {0.000 5.000} -add successfully.
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE
Executing : define_attribute n:jtag_TCK PAP_CLOCK_DEDICATED_ROUTE FALSE successfully.
Constraint check end.
Executing : get_ports clk
Executing : get_ports clk successfully.
Executing : get_pins pll1/u_pll_e1:CLKOUT0
Executing : get_pins pll1/u_pll_e1:CLKOUT0 successfully.
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.500000 -5.000000} -add
Executing : create_generated_clock -name sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred -source [get_ports clk] [get_pins pll1/u_pll_e1:CLKOUT0] -master_clock sys_clk -edges {1 2 3} -edge_shift {0.000000 -2.500000 -5.000000} -add successfully.
Executing : get_ports jtag_TCK
Executing : get_ports jtag_TCK successfully.
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add
Executing : create_clock -name jtag_TCK_Inferred [get_ports jtag_TCK] -period 1000.000 -waveform {0.000 500.000} -add successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred
Executing : set_clock_groups -name Inferred_clock_group -asynchronous -group jtag_TCK_Inferred successfully.
Start pre-mapping.
I: Encoding type of FSM 'csr_state[4:0]_fsm[4:0]' is: onehot.
I: Encoding table of FSM 'csr_state[4:0]_fsm[4:0]':
I: from  l1/u_tinyriscv_core/u_clint/csr_state[4] l1/u_tinyriscv_core/u_clint/csr_state[3] l1/u_tinyriscv_core/u_clint/csr_state[2] l1/u_tinyriscv_core/u_clint/csr_state[1] l1/u_tinyriscv_core/u_clint/csr_state[0]
I: to  l1/u_tinyriscv_core/u_clint/csr_state_4 l1/u_tinyriscv_core/u_clint/csr_state_3 l1/u_tinyriscv_core/u_clint/csr_state_2 l1/u_tinyriscv_core/u_clint/csr_state_1 l1/u_tinyriscv_core/u_clint/csr_state_0
I: 00001 => 00001
I: 00010 => 00010
I: 00100 => 00100
I: 01000 => 01000
I: 10000 => 10000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[3] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[2] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[1] l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state[0]
I: to  l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_3 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_2 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_1 l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'state[3:0]_fsm[3:0]':
I: from  l1/uart_0/state[3] l1/uart_0/state[2] l1/uart_0/state[1] l1/uart_0/state[0]
I: to  l1/uart_0/state_3 l1/uart_0/state_2 l1/uart_0/state_1 l1/uart_0/state_0
I: 0001 => 0001
I: 0010 => 0010
I: 0100 => 0100
I: 1000 => 1000
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/state[2] l1/u_jtag_top/u_jtag_dm/state[1] l1/u_jtag_top/u_jtag_dm/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/state_2 l1/u_jtag_top/u_jtag_dm/state_1 l1/u_jtag_top/u_jtag_dm/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_dm/tx/state[2] l1/u_jtag_top/u_jtag_dm/tx/state[1] l1/u_jtag_top/u_jtag_dm/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/tx/state_2 l1/u_jtag_top/u_jtag_dm/tx/state_1 l1/u_jtag_top/u_jtag_dm/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_dm/rx/state[1] l1/u_jtag_top/u_jtag_dm/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_dm/rx/state_1 l1/u_jtag_top/u_jtag_dm/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'jtag_state[3:0]_fsm[3:0]' is: onehot.
I: Encoding table of FSM 'jtag_state[3:0]_fsm[3:0]':
I: from  l1/u_jtag_top/u_jtag_driver/jtag_state[3] l1/u_jtag_top/u_jtag_driver/jtag_state[2] l1/u_jtag_top/u_jtag_driver/jtag_state[1] l1/u_jtag_top/u_jtag_driver/jtag_state[0]
I: to  l1/u_jtag_top/u_jtag_driver/jtag_state_15 l1/u_jtag_top/u_jtag_driver/jtag_state_14 l1/u_jtag_top/u_jtag_driver/jtag_state_13 l1/u_jtag_top/u_jtag_driver/jtag_state_12 l1/u_jtag_top/u_jtag_driver/jtag_state_11 l1/u_jtag_top/u_jtag_driver/jtag_state_10 l1/u_jtag_top/u_jtag_driver/jtag_state_9 l1/u_jtag_top/u_jtag_driver/jtag_state_8 l1/u_jtag_top/u_jtag_driver/jtag_state_7 l1/u_jtag_top/u_jtag_driver/jtag_state_6 l1/u_jtag_top/u_jtag_driver/jtag_state_5 l1/u_jtag_top/u_jtag_driver/jtag_state_4 l1/u_jtag_top/u_jtag_driver/jtag_state_3 l1/u_jtag_top/u_jtag_driver/jtag_state_2 l1/u_jtag_top/u_jtag_driver/jtag_state_1 l1/u_jtag_top/u_jtag_driver/jtag_state_0
I: 0000 => 0000000000000001
I: 0001 => 0000000000000010
I: 0010 => 0000000000000100
I: 0011 => 0000000000001000
I: 0100 => 0000000000010000
I: 0101 => 0000000000100000
I: 0110 => 0000000001000000
I: 0111 => 0000000010000000
I: 1000 => 0000000100000000
I: 1001 => 0000001000000000
I: 1010 => 0000010000000000
I: 1011 => 0000100000000000
I: 1100 => 0001000000000000
I: 1101 => 0010000000000000
I: 1110 => 0100000000000000
I: 1111 => 1000000000000000
I: Encoding type of FSM 'state[1:0]_fsm[1:0]' is: onehot.
I: Encoding table of FSM 'state[1:0]_fsm[1:0]':
I: from  l1/u_jtag_top/u_jtag_driver/rx/state[1] l1/u_jtag_top/u_jtag_driver/rx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/rx/state_1 l1/u_jtag_top/u_jtag_driver/rx/state_0
I: 01 => 01
I: 10 => 10
W: Public-4008: Instance 'state_1' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
I: Encoding type of FSM 'state[2:0]_fsm[2:0]' is: onehot.
I: Encoding table of FSM 'state[2:0]_fsm[2:0]':
I: from  l1/u_jtag_top/u_jtag_driver/tx/state[2] l1/u_jtag_top/u_jtag_driver/tx/state[1] l1/u_jtag_top/u_jtag_driver/tx/state[0]
I: to  l1/u_jtag_top/u_jtag_driver/tx/state_2 l1/u_jtag_top/u_jtag_driver/tx/state_1 l1/u_jtag_top/u_jtag_driver/tx/state_0
I: 001 => 001
I: 010 => 010
I: 100 => 100
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[2].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[3].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[0].U_GTP_DRM18K (GTP_DRM18K).
I: Constant propagation done on l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K (GTP_DRM18K).
Executing : pre-mapping successfully.
 1.298666s wall, 1.062500s user + 0.015625s system = 1.078125s CPU (83.0%)
Start mod-gen.
W: Public-4008: Instance 'u_idu_exu/inst_ff/qout_r[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'tx/idle' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_addr[4:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_wdata[31:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'u_jtag_top/u_jtag_dm/dm_reg_we' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit1_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_ram/ram222/U_ipml_spram_ram2/cs_bit2_bus_ff[7:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit0_ff' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit1_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_rom/rom111/U_ipml_spram_ram1/cs_bit2_bus_ff[15:0]' of 'bmsWIDEDFFCPE' unit is dangling and will be cleaned.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[0] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[1] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[2] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[3] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[4] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[5] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[8] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[9] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[10] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[11] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[12] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[13] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[14] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[15] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[16] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[17] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[18] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[19] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[20] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[21] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[22] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[23] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[24] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[25] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[26] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[27] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[28] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[29] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[30] is reduced to constant 0.
W: Register l1/u_jtag_top/u_jtag_dm/dcsr[31] is reduced to constant 0.
I: Removed bmsWIDEDFFCPE inst l1/u_jtag_top/u_jtag_dm/dcsr[7] that is redundant to l1/u_jtag_top/u_jtag_dm/dcsr[6]
Executing : mod-gen successfully.
 2.863462s wall, 2.421875s user + 0.000000s system = 2.421875s CPU (84.6%)
Start logic-optimization.
W: Removed bmsWIDEDFFCPE inst l1/timer_0/timer_ctrl[2] that is stuck at constant 0.
Executing : logic-optimization successfully.
 19.130705s wall, 13.296875s user + 0.328125s system = 13.625000s CPU (71.2%)
Start tech-mapping phase 1.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[16]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[17]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[18]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[19]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[20]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[21]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[22]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[23]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[24]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[25]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[26]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_jtag_top/u_jtag_dm/dm_mem_addr[27]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[12]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[13]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[14]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[15]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[16]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[17]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[18]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[19]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[20]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[21]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[22]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[23]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[24]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[25]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[26]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[27]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[28]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[29]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[30]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_clint/csr_waddr_o[31]' of 'GTP_DFF_C' unit is dangling and will be cleaned.
W: Public-4008: Instance 'l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/op_r[0]' of 'GTP_DFF_CE' unit is dangling and will be cleaned.
I: Removed GTP_DFF_C inst l1/uart_0/data_r[17] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[18] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[19] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[20] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[21] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[22] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[23] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[24] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[25] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[26] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[27] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[28] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[29] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[30] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[31] that is redundant to l1/uart_0/data_r[16]
I: Removed GTP_DFF_C inst l1/uart_0/data_r[16] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[3] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[4] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[5] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[7] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[10] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[11] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[2]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[8] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[9] that is redundant to l1/u_jtag_top/u_jtag_dm/dm_halt_req
I: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[11] that is redundant to l1/u_jtag_top/u_jtag_dm/dmstatus[10]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[1] that is redundant to l1/u_jtag_top/u_jtag_dm/tx/req_data[0]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[5] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[6] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[7] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[8] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[9] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[10] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[11] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[12] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[13] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[14] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[15] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[16] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[17] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[18] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[19] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[20] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[21] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[22] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[23] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[24] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[25] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[26] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[27] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[28] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[29] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[30] that is redundant to l1/u_tinyriscv_core/u_clint/cause[4]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[9] that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_we_o that is redundant to l1/u_tinyriscv_core/u_clint/csr_waddr_o[8]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/rx/recv_data[0]
I: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[1] that is redundant to l1/u_jtag_top/u_jtag_driver/dm_resp_data[0]
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[0] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[6] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[7] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[8] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[10] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[11] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[15] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[16] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[17] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[21] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[22] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[23] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/abstractcs[24] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/abstractcs[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[0] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[1] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[3] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[4] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[5] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[6] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[7] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[12] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[13] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[14] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[15] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[16] that is stuck at constant 1.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[17] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[18] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[19] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[20] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[21] that is stuck at constant 0.
W: Removed GTP_DFF_PE inst l1/u_jtag_top/u_jtag_dm/dmstatus[22] that is stuck at constant 1.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[23] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[24] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[25] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[26] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[27] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[28] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[29] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[30] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/dmstatus[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_exu/u_exu_muldiv/u_divider/count[31] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_tinyriscv_core/u_clint/cause[4] that is stuck at constant 0.
W: Removed GTP_DFF_C inst l1/u_tinyriscv_core/u_clint/csr_waddr_o[2] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_dm/tx/req_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/rx/recv_data[0] that is stuck at constant 0.
W: Removed GTP_DFF_CE inst l1/u_jtag_top/u_jtag_driver/dm_resp_data[0] that is stuck at constant 0.
Executing : tech-mapping phase 1 successfully.
 1.279178s wall, 1.093750s user + 0.000000s system = 1.093750s CPU (85.5%)
Start tech-mapping phase 2.
Executing : tech-mapping phase 2 successfully.
 127.217974s wall, 79.968750s user + 0.187500s system = 80.156250s CPU (63.0%)
Start tech-optimization.
Executing : tech-optimization successfully.
 2.445789s wall, 1.562500s user + 0.015625s system = 1.578125s CPU (64.5%)
Start phys-optimization.
Executing : phys-optimization successfully.
 0.000150s wall, 0.000000s user + 0.000000s system = 0.000000s CPU (n/a%)
Start restore-hierarchy.
Executing : restore-hierarchy successfully.
 3.464197s wall, 2.312500s user + 0.000000s system = 2.312500s CPU (66.8%)

Cell Usage:
GTP_APM_E1                    4 uses
GTP_DFF_C                   369 uses
GTP_DFF_CE                 1426 uses
GTP_DFF_E                  1072 uses
GTP_DFF_P                     9 uses
GTP_DFF_PE                   13 uses
GTP_DFF_R                     6 uses
GTP_DFF_RE                    4 uses
GTP_DFF_SE                    1 use
GTP_DRM18K                   48 uses
GTP_GRS                       1 use
GTP_INV                       4 uses
GTP_LUT1                      8 uses
GTP_LUT2                    438 uses
GTP_LUT3                    430 uses
GTP_LUT4                    519 uses
GTP_LUT5                   1312 uses
GTP_LUT5CARRY               603 uses
GTP_LUT5M                  1691 uses
GTP_MUX2LUT6                550 uses
GTP_MUX2LUT7                173 uses
GTP_MUX2LUT8                 42 uses
GTP_PLL_E1                    1 use

I/O ports: 11
GTP_INBUF                   6 uses
GTP_IOBUF                   2 uses
GTP_OUTBUF                  3 uses

Mapping Summary:
Total LUTs: 5001 of 17536 (28.52%)
	LUTs as dram: 0 of 4440 (0.00%)
	LUTs as logic: 5001
Total Registers: 2900 of 26304 (11.02%)
Total Latches: 0

DRM18K:
Total DRM18K = 48.0 of 48 (100.00%)

APMs:
Total APMs = 4.00 of 30 (13.33%)

Total I/O ports = 11 of 240 (4.58%)


Number of unique control sets : 96
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[10])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[11])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[12])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[13])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[14])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[15])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[16])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[17])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[18])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[19])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[1])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[20])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[21])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[22])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[23])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[24])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[25])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[26])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[27])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[28])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[29])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[2])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[30])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[31])  : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[3])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[4])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[5])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[6])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[7])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[8])   : 32
  CLK(clkin1), CE(l1.u_tinyriscv_core.u_gpr_reg.we[9])   : 32
  CLK(clkin1), CE(l1.u_jtag_top.u_jtag_dm.N486)    : 40
  CLK(nt_jtag_TCK), CE(l1.u_jtag_top.u_jtag_driver.N231)       : 40
  CLK(clkin1), C(~nt_rst_ext_i)                    : 2
  CLK(clkin1), CP(~l1.jtag_rst_n)                  : 16
      CLK(clkin1), C(~l1.jtag_rst_n)               : 14
      CLK(clkin1), P(~l1.jtag_rst_n)               : 2
  CLK(nt_jtag_TCK), CP(~l1.jtag_rst_n)             : 30
      CLK(nt_jtag_TCK), C(~l1.jtag_rst_n)          : 26
      CLK(nt_jtag_TCK), P(~l1.jtag_rst_n)          : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst)             : 330
      CLK(clkin1), C(l1.u_ram.ram222.rst)          : 327
      CLK(clkin1), P(l1.u_ram.ram222.rst)          : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)        : 2
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N373)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226)   : 3
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)        : 3
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 2
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N481)     : 1
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)        : 4
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 3
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193)     : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N464)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N488)      : 4
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff)       : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)           : 5
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N157)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N124)      : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N146)     : 6
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N133)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N150)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N166)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N182)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.gpio_0.N216)      : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N155)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N172)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N188)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.timer_0.N204)     : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N45)       : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N502)      : 8
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N514)  : 4
  CLK(clkin1), CP(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)           : 8
      CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 7
      CLK(clkin1), P(l1.u_ram.ram222.rst), CE(l1.uart_0.N531)  : 1
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.rx_recv_over)    : 8
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.uart_0.tx_start)  : 8
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N392)   : 20
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N103)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N107)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N110)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N113)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N116)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_csr_reg.N119)    : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.N42)   : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_ifu.pc_ena)      : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N345)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N417)   : 32
  CLK(clkin1), CP(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)        : 32
      CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 28
      CLK(clkin1), P(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N443)     : 4
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N456)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N475)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.N550)   : 32
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.state_2)      : 32
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200)   : 33
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_clint.N154)      : 37
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.tx.N70)       : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx_valid)  : 38
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.rx.N52)    : 39
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.N233)      : 40
  CLK(nt_jtag_TCK), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_driver.tx.N70)    : 40
  CLK(clkin1), C(~l1.jtag_rst_n), CE(l1.u_jtag_top.u_jtag_dm.rx.N52)       : 41
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214)   : 63
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul)     : 64
  CLK(clkin1), C(l1.u_ram.ram222.rst), CE(l1.u_tinyriscv_core.u_idu_exu.en)      : 217
  CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.N266)       : 1
  CLK(clkin1), R(l1.jtag_reset_req_o)              : 5
  CLK(~nt_jtag_TCK), RS(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)           : 5
      CLK(~nt_jtag_TCK), R(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 4
      CLK(~nt_jtag_TCK), S(l1.u_jtag_top.u_jtag_driver.jtag_state_0), CE(l1.u_jtag_top.u_jtag_driver.jtag_state_15)  : 1


Number of DFF:CE Signals : 90
  l1.u_jtag_top.u_jtag_dm.N373(from GTP_LUT5:Z)    : 2
  l1.u_jtag_top.u_jtag_dm.N481(from GTP_LUT4:Z)    : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N226(from GTP_DFF_PE:Q)       : 3
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N193(from GTP_LUT4:Z)   : 4
  l1.uart_0.N464(from GTP_LUT3:Z)                  : 4
  l1.uart_0.N488(from GTP_LUT2:Z)                  : 4
  ~l1.u_rom.rom111.U_ipml_spram_ram1.wr_en_ff(from GTP_INV:Z)  : 4
  l1.u_jtag_top.u_jtag_driver.jtag_state_15(from GTP_DFF_C:Q)  : 5
  l1.u_tinyriscv_core.u_clint.N157(from GTP_LUT5:Z)      : 5
  l1.gpio_0.N124(from GTP_LUT3:Z)                  : 6
  l1.timer_0.N146(from GTP_LUT5:Z)                 : 6
  l1.gpio_0.N133(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N150(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N166(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N182(from GTP_LUT5:Z)                  : 8
  l1.gpio_0.N216(from GTP_LUT3:Z)                  : 8
  l1.timer_0.N155(from GTP_LUT5:Z)                 : 8
  l1.timer_0.N172(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N188(from GTP_LUT4:Z)                 : 8
  l1.timer_0.N204(from GTP_LUT5:Z)                 : 8
  l1.uart_0.N45(from GTP_LUT5:Z)                   : 8
  l1.uart_0.N502(from GTP_LUT3:Z)                  : 8
  l1.uart_0.N514(from GTP_LUT5:Z)                  : 8
  l1.uart_0.N531(from GTP_LUT5:Z)                  : 8
  l1.uart_0.rx_recv_over(from GTP_LUT2:Z)          : 8
  l1.uart_0.tx_start(from GTP_LUT3:Z)              : 8
  l1.u_jtag_top.u_jtag_dm.N392(from GTP_LUT5:Z)    : 20
  l1.u_jtag_top.u_jtag_dm.N345(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N417(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N443(from GTP_LUT5:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N456(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N475(from GTP_LUT4:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.N550(from GTP_LUT3:Z)    : 32
  l1.u_jtag_top.u_jtag_dm.state_2(from GTP_DFF_CE:Q)     : 32
  l1.u_tinyriscv_core.u_csr_reg.N103(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N107(from GTP_LUT3:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N110(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N113(from GTP_LUT4:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N116(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_csr_reg.N119(from GTP_LUT5:Z)    : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N220(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N232(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N237(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N243(from GTP_LUT4:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[10](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[11](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[12](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[13](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[14](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[15](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[16](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[17](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[18](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[19](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[1](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[20](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[21](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[22](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[23](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[24](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[25](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[26](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[27](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[28](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[29](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[2](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[30](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[31](from GTP_LUT5:Z)  : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[3](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[4](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[5](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[6](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[7](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[8](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_gpr_reg.we[9](from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.N42(from GTP_LUT5:Z)   : 32
  l1.u_tinyriscv_core.u_ifu.pc_ena(from GTP_LUT4:Z)      : 32
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N200(from GTP_LUT5M:Z)  : 33
  l1.u_tinyriscv_core.u_clint.N154(from GTP_LUT3:Z)      : 37
  l1.u_jtag_top.u_jtag_dm.tx.N70(from GTP_LUT4:Z)  : 38
  l1.u_jtag_top.u_jtag_driver.rx_valid(from GTP_DFF_CE:Q)      : 38
  l1.u_jtag_top.u_jtag_driver.rx.N52(from GTP_LUT2:Z)    : 39
  l1.u_jtag_top.u_jtag_dm.N486(from GTP_LUT3:Z)    : 40
  l1.u_jtag_top.u_jtag_driver.N231(from GTP_LUT4:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.N233(from GTP_LUT5:Z)      : 40
  l1.u_jtag_top.u_jtag_driver.tx.N70(from GTP_LUT4:Z)    : 40
  l1.u_jtag_top.u_jtag_dm.rx.N52(from GTP_LUT2:Z)  : 41
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.u_divider.N214(from GTP_LUT3:Z)   : 63
  l1.u_tinyriscv_core.u_exu.u_exu_muldiv.op_mul(from GTP_LUT5:Z)     : 64
  l1.u_tinyriscv_core.u_idu_exu.en(from GTP_LUT2:Z)      : 217

Number of DFF:CLK Signals : 3
  ~nt_jtag_TCK(from GTP_INV:Z)                     : 6
  nt_jtag_TCK(from GTP_INBUF:O)                    : 227
  clkin1(from GTP_PLL_E1:CLKOUT0)                  : 2667

Number of DFF:CP Signals : 3
  ~nt_rst_ext_i(from GTP_INV:Z)                    : 2
  ~l1.jtag_rst_n(from GTP_INV:Z)                   : 531
  l1.u_ram.ram222.rst(from GTP_LUT2:Z)             : 1284

Number of DFF:RS Signals : 3
  l1.u_jtag_top.u_jtag_driver.N266(from GTP_LUT2:Z)      : 1
  l1.jtag_reset_req_o(from GTP_DFF_C:Q)            : 5
  l1.u_jtag_top.u_jtag_driver.jtag_state_0(from GTP_DFF_P:Q)   : 5

Design 'top' has been successfully synthesized to architecture-specific objects.
Saving design to DB.
Saving design to top_syn.vm
Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

Timing analysis mode : single corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2763           0  {pll1/u_pll_e1/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      50.725 MHz          5.000         19.714        -14.714
 jtag_TCK_Inferred            1.000 MHz     158.328 MHz       1000.000          6.316        496.842
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -14.714  -57740.592           5926           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.842       0.000              0            439
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.654       0.000              0           7141
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.654       0.000              0            439
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -1.408   -1615.428           1380           1724
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     2.630       0.000              0           1724
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.583       0.000              0           2763
 jtag_TCK_Inferred                                 499.279       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
====================================================================================================

default
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[10].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[1].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[2]/Q (GTP_DFF_CE)
                                   net (fanout=230)      1.480       6.659         l1/u_tinyriscv_core/ie_dec_info_bus_o [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/I2 (GTP_LUT3)
                                   td                    0.199       6.858 f       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/Z (GTP_LUT3)
                                   net (fanout=138)      1.172       8.030         l1/u_tinyriscv_core/ex_csr_we_o
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N91_3/I3 (GTP_LUT4)
                                   td                    0.174       8.204 f       l1/u_tinyriscv_core/u_csr_reg/N91_3/Z (GTP_LUT4)
                                   net (fanout=4)        0.511       8.715         l1/u_tinyriscv_core/u_csr_reg/_N13912
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N100_1/I4 (GTP_LUT5)
                                   td                    0.174       8.889 f       l1/u_tinyriscv_core/u_csr_reg/N100_1/Z (GTP_LUT5)
                                   net (fanout=97)       1.008       9.897         l1/u_tinyriscv_core/u_csr_reg/_N14004
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/I4 (GTP_LUT5)
                                   td                    0.174      10.071 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.441         l1/u_tinyriscv_core/u_csr_reg/_N15818
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/I4 (GTP_LUT5)
                                   td                    0.174      10.615 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      10.985         l1/u_tinyriscv_core/u_csr_reg/_N15821
                                                                                   l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/I4 (GTP_LUT5)
                                   td                    0.174      11.159 f       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/Z (GTP_LUT5)
                                   net (fanout=8)        0.582      11.741         l1/u_tinyriscv_core/csr_ex_data_o [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/I3 (GTP_LUT4)
                                   td                    0.174      11.915 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/Z (GTP_LUT4)
                                   net (fanout=98)       1.012      12.927         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/I4 (GTP_LUT5)
                                   td                    0.174      13.101 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/Z (GTP_LUT5)
                                   net (fanout=4)        0.511      13.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/I0 (GTP_LUT5CARRY)
                                   td                    0.186      13.798 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.798         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [2]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/CIN (GTP_LUT5CARRY)
                                   td                    0.032      13.830 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_3/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      13.830         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/CIN (GTP_LUT5CARRY)
                                   td                    0.216      14.046 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      14.416         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/I0 (GTP_LUT5)
                                   td                    0.174      14.590 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[3]/Z (GTP_LUT5)
                                   net (fanout=1)        0.370      14.960         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [3]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/I1 (GTP_LUT5CARRY)
                                   td                    0.228      15.188 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_4/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.188         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N207
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.220 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_5/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.220         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N208
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.252 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_6/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.252         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N209
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.284 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_7/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.284         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N210
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.316 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_8/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.316         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N211
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.348 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_9/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.348         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N212
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.380 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_10/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.380         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N213
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.412 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_11/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.412         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N214
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.444 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_12/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N215
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.476 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_13/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.476         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N216
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.508 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_14/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.508         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N217
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.540 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_15/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.540         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N218
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.572 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_16/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.572         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N219
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.604 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_17/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.604         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N220
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.636 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_18/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.636         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N221
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.668 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_19/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.668         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N222
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.700 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_20/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.700         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N223
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.732 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_21/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.732         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N224
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.764 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_22/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.764         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N225
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.796 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_23/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.796         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N226
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.828 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_24/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.828         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N227
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.860 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_25/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.860         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N228
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.892 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_26/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.892         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N229
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.924 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_27/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.924         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N230
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.956 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_28/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.956         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N231
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/CIN (GTP_LUT5CARRY)
                                   td                    0.032      15.988 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      15.988         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N232
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.020 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_30/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.020         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/CIN (GTP_LUT5CARRY)
                                   td                    0.032      16.052 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/COUT (GTP_LUT5CARRY)
                                   net (fanout=1)        0.000      16.052         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N234
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/CIN (GTP_LUT5CARRY)
                                   td                    0.216      16.268 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_32/Z (GTP_LUT5CARRY)
                                   net (fanout=1)        0.370      16.638         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/I0 (GTP_LUT5M)
                                   td                    0.239      16.877 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.370      17.247         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/I1 (GTP_LUT2)
                                   td                    0.174      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_7[31]/Z (GTP_LUT2)
                                   net (fanout=1)        0.000      17.421         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N8310
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/I1 (GTP_MUX2LUT6)
                                   td                    0.000      17.421 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]/Z (GTP_MUX2LUT6)
                                   net (fanout=5)        0.534      17.955         l1/m1_addr_i [31]
                                                                                   l1/u_rib/N74_31_4/ID (GTP_LUT5M)
                                   td                    0.235      18.190 f       l1/u_rib/N74_31_4/Z (GTP_LUT5M)
                                   net (fanout=2)        0.441      18.631         l1/u_rib/_N15767 
                                                                                   l1/u_rib/N352_1/I2 (GTP_LUT5)
                                   td                    0.206      18.837 f       l1/u_rib/N352_1/Z (GTP_LUT5)
                                   net (fanout=54)       0.836      19.673         l1/_N13798       
                                                                                   l1/u_rib/N352_3/I1 (GTP_LUT3)
                                   td                    0.174      19.847 f       l1/u_rib/N352_3/Z (GTP_LUT3)
                                   net (fanout=31)       0.744      20.591         l1/u_rib/slave_sel [2]
                                                                                   l1/u_rib/N169_55_5/I0 (GTP_LUT5)
                                   td                    0.174      20.765 f       l1/u_rib/N169_55_5/Z (GTP_LUT5)
                                   net (fanout=15)       0.646      21.411         l1/u_rib/mux_s_data [23]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/I0 (GTP_LUT5M)
                                   td                    0.239      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_2[8]/Z (GTP_LUT5M)
                                   net (fanout=2)        0.000      21.650         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2763
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/I0 (GTP_MUX2LUT6)
                                   td                    0.000      21.650 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]/Z (GTP_MUX2LUT6)
                                   net (fanout=64)       0.876      22.526         l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res [31]
                                                                                   l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/I3 (GTP_LUT4)
                                   td                    0.174      22.700 f       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[8]/Z (GTP_LUT4)
                                   net (fanout=4)        0.511      23.211         l1/_N2923        
                                                                                   l1/u_rib/N219_8/I3 (GTP_LUT4)
                                   td                    0.174      23.385 f       l1/u_rib/N219_8/Z (GTP_LUT4)
                                   net (fanout=16)       1.063      24.448         l1/s0_data_o [8] 
                                                                           f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/DIA[9] (GTP_DRM18K)

 Data arrival time                                                  24.448         Logic Levels: 52 
                                                                                   Logic: 5.447ns(27.799%), Route: 14.147ns(72.201%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[11].DATA_LOOP[0].U_GTP_DRM18K/CLKA (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Setup time                                              0.030       9.734                          

 Data required time                                                  9.734                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.734                          
 Data arrival time                                                 -24.448                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -14.714                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[0]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [0]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[0]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[1]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [1]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[1]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/CLK (GTP_DFF_CE)

                                   tco                   0.317       5.171 f       l1/u_jtag_top/u_jtag_dm/rx/recv_data[2]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       5.541         l1/u_jtag_top/u_jtag_dm/rx_data [2]
                                                                           f       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/D (GTP_DFF_E)

 Data arrival time                                                   5.541         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/rx_data_r[2]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Hold time                                               0.033       4.887                          

 Data required time                                                  4.887                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.887                          
 Data arrival time                                                  -5.541                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[13]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[13]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [13]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[13]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[8]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[8]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [8]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[8]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.101  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.867
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 jtag_TCK                                                0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.000     500.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.312     501.312 f       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      0.000     501.312         nt_jtag_TCK      
                                                                                   l1/u_jtag_top/u_jtag_driver/N260/I (GTP_INV)
                                   td                    0.000     501.312 r       l1/u_jtag_top/u_jtag_driver/N260/Z (GTP_INV)
                                   net (fanout=6)        2.555     503.867         l1/u_jtag_top/u_jtag_driver/N260
                                                                           r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/CLK (GTP_DFF_RE)

                                   tco                   0.325     504.192 r       l1/u_jtag_top/u_jtag_driver/ir_reg[3]/Q (GTP_DFF_RE)
                                   net (fanout=5)        0.534     504.726         l1/u_jtag_top/u_jtag_driver/ir_reg [3]
                                                                                   l1/u_jtag_top/u_jtag_driver/N118_24/I0 (GTP_LUT4)
                                   td                    0.261     504.987 f       l1/u_jtag_top/u_jtag_driver/N118_24/Z (GTP_LUT4)
                                   net (fanout=17)       0.659     505.646         l1/u_jtag_top/u_jtag_driver/_N5158
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/I1 (GTP_LUT5)
                                   td                    0.282     505.928 r       l1/u_jtag_top/u_jtag_driver/N230_20[39]_3/Z (GTP_LUT5)
                                   net (fanout=24)       0.694     506.622         l1/u_jtag_top/u_jtag_driver/_N13905
                                                                                   l1/u_jtag_top/u_jtag_driver/N230_21[15]/ID (GTP_LUT5M)
                                   td                    0.235     506.857 f       l1/u_jtag_top/u_jtag_driver/N230_21[15]/Z (GTP_LUT5M)
                                   net (fanout=1)        0.000     506.857         l1/u_jtag_top/u_jtag_driver/N230 [15]
                                                                           f       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/D (GTP_DFF_E)

 Data arrival time                                                 506.857         Logic Levels: 3  
                                                                                   Logic: 1.103ns(36.890%), Route: 1.887ns(63.110%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 jtag_TCK                                                0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000    1000.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211    1001.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555    1003.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/shift_reg[15]/CLK (GTP_DFF_E)
 clock pessimism                                         0.000    1003.766                          
 clock uncertainty                                      -0.050    1003.716                          

 Setup time                                             -0.017    1003.699                          

 Data required time                                               1003.699                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1003.699                          
 Data arrival time                                                -506.857                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.842                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[33]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [33]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[33]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[30]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [30]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[30]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.766
  Launch Clock Delay      :  3.766
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/CLK (GTP_DFF_CE)

                                   tco                   0.317       4.083 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[28]/Q (GTP_DFF_CE)
                                   net (fanout=1)        0.370       4.453         l1/u_jtag_top/u_jtag_driver/rx_data [28]
                                                                           f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/D (GTP_DFF_CE)

 Data arrival time                                                   4.453         Logic Levels: 0  
                                                                                   Logic: 0.317ns(46.143%), Route: 0.370ns(53.857%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 jtag_TCK                                                0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.000       0.000         jtag_TCK         
                                                                                   jtag_TCK_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       jtag_TCK_ibuf/O (GTP_INBUF)
                                   net (fanout=228)      2.555       3.766         nt_jtag_TCK      
                                                                           r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[28]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       3.766                          
 clock uncertainty                                       0.000       3.766                          

 Hold time                                               0.033       3.799                          

 Data required time                                                  3.799                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.799                          
 Data arrival time                                                  -4.453                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.654                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[15].DATA_LOOP[0].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        2.094       7.273         l1/jtag_rst_n    
                                                                                   l1/gpio_0/N9/I1 (GTP_LUT2)
                                   td                    0.164       7.437 r       l1/gpio_0/N9/Z (GTP_LUT2)
                                   net (fanout=1380)     3.553      10.990         l1/uart_0/u_vld_rdy/vld_dff/N0
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/RSTB (GTP_DRM18K)

 Data arrival time                                                  10.990         Logic Levels: 1  
                                                                                   Logic: 0.489ns(7.969%), Route: 5.647ns(92.031%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 clk                                                     0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.000       5.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       6.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       7.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       7.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       9.854         clkin1           
                                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[0].DATA_LOOP[1].U_GTP_DRM18K/CLKB (GTP_DRM18K)
 clock pessimism                                         0.000       9.854                          
 clock uncertainty                                      -0.150       9.704                          

 Recovery time                                          -0.122       9.582                          

 Data required time                                                  9.582                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.582                          
 Data arrival time                                                 -10.990                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -1.408                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/sbaddress0[23]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/state_0/P (GTP_DFF_P)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/state_0/CLK (GTP_DFF_P)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)
Endpoint    : l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.000  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.854
  Launch Clock Delay      :  4.854
  Clock Pessimism Removal :  0.000

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/CLK (GTP_DFF_C)

                                   tco                   0.325       5.179 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/Q (GTP_DFF_C)
                                   net (fanout=7)        0.000       5.179         l1/jtag_rst_n    
                                                                                   l1/u_jtag_top/u_jtag_dm/N24/I (GTP_INV)
                                   td                    0.000       5.179 f       l1/u_jtag_top/u_jtag_dm/N24/Z (GTP_INV)
                                   net (fanout=531)      2.094       7.273         l1/u_jtag_top/u_jtag_dm/N24
                                                                           f       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/C (GTP_DFF_CE)

 Data arrival time                                                   7.273         Logic Levels: 1  
                                                                                   Logic: 0.325ns(13.435%), Route: 2.094ns(86.565%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/tx/req_data[39]/CLK (GTP_DFF_CE)
 clock pessimism                                         0.000       4.854                          
 clock uncertainty                                       0.000       4.854                          

 Removal time                                           -0.211       4.643                          

 Data required time                                                  4.643                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.643                          
 Data arrival time                                                  -7.273                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         2.630                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/Q (GTP_DFF_CE)
                                   net (fanout=19)       0.670       5.849         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
                                                                                   l1/N4/I0 (GTP_LUT1)
                                   td                    0.174       6.023 f       l1/N4/Z (GTP_LUT1)
                                   net (fanout=1)        0.870       6.893         nt_halted_ind    
                                                                                   halted_ind_obuf/I (GTP_OUTBUF)
                                   td                    2.409       9.302 f       halted_ind_obuf/O (GTP_OUTBUF)
                                   net (fanout=1)        0.000       9.302         halted_ind       
 halted_ind                                                                f       halted_ind (port)

 Data arrival time                                                   9.302         Logic Levels: 2  
                                                                                   Logic: 2.908ns(65.378%), Route: 1.540ns(34.622%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[0]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[0]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [0] 
                                                                                   l1/N101inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N101inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N101_inv      
                                                                                   l1.gpio_tri[0]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[0]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[0]       
 gpio[0]                                                                   f       gpio[0] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 clk                                                     0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.000       0.000         clk              
                                                                                   clk_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       clk_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.870       2.081         nt_clk           
                                                                                   pll1/u_pll_e1/CLKIN1 (GTP_PLL_E1)
                                   td                    0.521       2.602 r       pll1/u_pll_e1/CLKOUT0 (GTP_PLL_E1)
                                   net (fanout=2763)     2.252       4.854         clkin1           
                                                                           r       l1/gpio_0/gpio_ctrl[2]/CLK (GTP_DFF_CE)

                                   tco                   0.325       5.179 r       l1/gpio_0/gpio_ctrl[2]/Q (GTP_DFF_CE)
                                   net (fanout=3)        0.482       5.661         l1/gpio_ctrl [2] 
                                                                                   l1/N103inv/I0 (GTP_LUT2)
                                   td                    0.206       5.867 f       l1/N103inv/Z (GTP_LUT2)
                                   net (fanout=1)        0.870       6.737         l1/N103_inv      
                                                                                   l1.gpio_tri[1]/T (GTP_IOBUF)
                                   tse                   2.416       9.153 f       l1.gpio_tri[1]/IO (GTP_IOBUF)
                                   net (fanout=1)        0.000       9.153         nt_gpio[1]       
 gpio[1]                                                                   f       gpio[1] (port)   

 Data arrival time                                                   9.153         Logic Levels: 2  
                                                                                   Logic: 2.947ns(68.551%), Route: 1.352ns(31.449%)
====================================================================================================

====================================================================================================

Startpoint  : uart_rx_pin (port)
Endpoint    : l1/uart_0/rx_q0/D (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 uart_rx_pin                                             0.000       0.000 r       uart_rx_pin (port)
                                   net (fanout=1)        0.000       0.000         uart_rx_pin      
                                                                                   uart_rx_pin_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       uart_rx_pin_ibuf/O (GTP_INBUF)
                                   net (fanout=2)        0.941       2.152         nt_uart_rx_pin   
                                                                           r       l1/uart_0/rx_q0/D (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 1  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 rst_ext_i                                               0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.000       0.000         rst_ext_i        
                                                                                   rst_ext_i_ibuf/I (GTP_INBUF)
                                   td                    1.211       1.211 r       rst_ext_i_ibuf/O (GTP_INBUF)
                                   net (fanout=1)        0.000       1.211         nt_rst_ext_i     
                                                                                   l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/I (GTP_INV)
                                   td                    0.000       1.211 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/N0/Z (GTP_INV)
                                   net (fanout=2)        0.941       2.152         l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/N0
                                                                           f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/C (GTP_DFF_C)

 Data arrival time                                                   2.152         Logic Levels: 2  
                                                                                   Logic: 1.211ns(56.273%), Route: 0.941ns(43.727%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action synthesize: Real time elapsed is 167.000 sec
Action synthesize: CPU time elapsed is 108.438 sec
Current time: Sun Nov  6 16:47:10 2022
Action synthesize: Peak memory pool usage is 483,426,304 bytes
Process "Synthesize" done.


Process "Device Map" started.
Current time: Sun Nov  6 16:47:13 2022
Compiling architecture definition.
Analyzing project file 'D:/panguprj/tinydram/tinydram.pds'.
Compiling verification operator library.
Compiling common defs.
Loading technology operator library.
Compiling technology operator library.
Compiling technology operator (valence) library.
Compiling operator packing rules.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Compiling tech operator impls.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Reading design from translate DB.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 352549

Flattening design 'top'
Device mapping started.
Optimizing circuit logic.
Checking design netlist.
Processing tech operator.
I: The instance clkbufg_0(GTP_CLKBUFG) has been inserted on the net nt_jtag_TCK in design, driver pin O(instance jtag_TCK_ibuf) -> load pin I(instance l1/u_jtag_top/u_jtag_driver/N260).
I: The instance clkbufg_1(GTP_CLKBUFG) has been inserted on the net clkin1 in design, driver pin CLKOUT0(instance pll1/u_pll_e1) -> load pin CLK(instance l1/gpio_0/data_r[0]).
Converting tech operator to gate operator.
Processing gate operator.
Device mapping done.
Total device mapping takes 2.937500 sec.

Device Utilization Summary:
+-------------------------------------------------------------------------+
| Logic Utilization     | Used     | Available     | Utilization(%)     
+-------------------------------------------------------------------------+
| APM                   | 4        | 30            | 14                  
| IOCKDLY               | 0        | 24            | 0                   
| FF                    | 2900     | 26304         | 12                  
| LUT                   | 5001     | 17536         | 29                  
| Distributed RAM       | 0        | 4440          | 0                   
| DLL                   | 0        | 6             | 0                   
| DQSL                  | 0        | 18            | 0                   
| DRM                   | 48       | 48            | 100                 
| FUSECODE              | 0        | 1             | 0                   
| IO                    | 11       | 240           | 5                   
| IOCKDIV               | 0        | 12            | 0                   
| IOCKGATE              | 0        | 12            | 0                   
| IPAL                  | 0        | 1             | 0                   
| PLL                   | 1        | 6             | 17                  
| RCKB                  | 0        | 24            | 0                   
| SCANCHAIN             | 0        | 4             | 0                   
| START                 | 0        | 1             | 0                   
| USCM                  | 2        | 20            | 10                  
| HMEMC                 | 0        | 2             | 0                   
| OSC                   | 0        | 1             | 0                   
| ADC                   | 0        | 1             | 0                   
| CRYSTAL               | 0        | 6             | 0                   
| FLSIF                 | 0        | 1             | 0                   
| RESCAL                | 0        | 6             | 0                   
| UDID                  | 0        | 1             | 0                   
+-------------------------------------------------------------------------+

Design 'top' has been successfully mapped to architecture-specific objects.
Saving design to DB.
W: Public-4010: Pcf file D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf has been covered.
Action dev_map: Real time elapsed is 16.000 sec
Action dev_map: CPU time elapsed is 9.250 sec
Current time: Sun Nov  6 16:47:29 2022
Action dev_map: Peak memory pool usage is 283,705,344 bytes
Process "Device Map" done.


Process "Place & Route" started.
Current time: Sun Nov  6 16:47:29 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
I: Parameter configuration file D:/panguprj/tinydram/testparam.txt cannot open.
Starting placement and routing flow. (CPU time elapsed 0h:00m:00s)
Reading design from devmap DB.
Building architecture floorplan logic view.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[0]} -LOC U11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port {gpio[1]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port {gpio[1]} -LOC V11 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port halted_ind -LOC U10 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port jtag_TDO -LOC V16 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW
Executing : def_port uart_tx_pin -LOC R18 -IOSTANDARD LVCMOS33 -VCCIO 3.3 -DRIVE 4 -SLEW SLOW successfully.
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port clk -LOC B5 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TCK -LOC V17 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TDI -LOC V18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port jtag_TMS -LOC T18 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port rst_ext_i -LOC U12 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3
Executing : def_port uart_rx_pin -LOC N14 -IOSTANDARD LVTTL33 -VCCIO 3.3 successfully.
Executing : apply_constraint -f D:/panguprj/tinydram/device_map/tinyriscv_soc_top.pcf successfully.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293


Placement started.
Mapping instance pll1/u_pll_e1/goppll to PLL_82_319.
Mapping instance clkbufg_1/gopclkbufg to USCM_74_104.
C: Place-2028: GLOBAL_CLOCK: the driver jtag_TCK_ibuf/opit_1 fixed at IOL_151_81 is unreasonable. Sub-optimal placement for a clock source and a clock buffer.
Mapping instance clkbufg_0/gopclkbufg to USCM_74_133.
Pre global placement takes 21.06 sec.
Run super clustering :
	Initial slack -28454.
	14 iterations finished.
	Final slack -18318.
Super clustering done.
Design Utilization : 29%.
Global placement takes 16.25 sec.
Wirelength after global placement is 80974.
Placed fixed group with base inst clk_ibuf/opit_1 on IOL_7_298.
Placed fixed instance clkbufg_0/gopclkbufg on USCM_74_133.
Placed fixed instance clkbufg_1/gopclkbufg on USCM_74_104.
Placed fixed group with base inst halted_ind_obuf/opit_1 on IOL_151_114.
Placed fixed group with base inst jtag_TCK_ibuf/opit_1 on IOL_151_81.
Placed fixed group with base inst jtag_TDI_ibuf/opit_1 on IOL_151_82.
Placed fixed group with base inst jtag_TDO_obuf/opit_1 on IOL_151_22.
Placed fixed group with base inst jtag_TMS_ibuf/opit_1 on IOL_151_74.
Placed fixed group with base inst l1.gpio_tri[0]/opit_1 on IOL_151_102.
Placed fixed group with base inst l1.gpio_tri[1]/opit_1 on IOL_151_101.
Placed fixed instance pll1/u_pll_e1/goppll on PLL_82_319.
Placed fixed group with base inst rst_ext_i_ibuf/opit_1 on IOL_151_106.
Placed fixed group with base inst uart_rx_pin_ibuf/opit_1 on IOL_151_5.
Placed fixed group with base inst uart_tx_pin_obuf/opit_1 on IOL_151_49.
Placed fixed instance BKCL_auto_0 on BKCL_2_268.
Placed fixed instance BKCL_auto_1 on BKCL_154_20.
Wirelength after Macro cell placement is 89078.
Macro cell placement takes 0.28 sec.
Run super clustering :
	Initial slack -28454.
	14 iterations finished.
	Final slack -18318.
Super clustering done.
Design Utilization : 29%.
Wirelength after post global placement is 87878.
Post global placement takes 11.59 sec.
Wirelength after legalization is 93654.
Legalization takes 1.06 sec.
Worst slack before Replication Place is -15231.
Wirelength after replication placement is 93654.
Legalized cost -15231.000000.
The detailed placement ends at 18th iteration.
Wirelength after detailed placement is 99957.
Timing-driven detailed placement takes 26.31 sec.
Placement done.
Total placement takes 78.25 sec.
Finished placement. (CPU time elapsed 0h:01m:20s)

Routing started.
Building routing graph takes 1.80 sec.
Worst slack is -12231.
Processing design graph takes 0.67 sec.
Total memory for routing:
	51.096661 M.
Total nets for routing : 7684.
Rcf routing step 1 processed 0 nets, it takes 0.00 sec.
Rcf routing step 2 processed 0 nets, it takes 0.00 sec.
Rcf routing step 3 processed 0 nets, it takes 0.00 sec.
Unrouted nets 0 at the end of iteration 0.
Global Routing step 1 processed 148 nets, it takes 0.00 sec.
Unrouted nets 62 at the end of iteration 0.
Unrouted nets 56 at the end of iteration 1.
Unrouted nets 51 at the end of iteration 2.
Unrouted nets 48 at the end of iteration 3.
Unrouted nets 46 at the end of iteration 4.
Unrouted nets 28 at the end of iteration 5.
Unrouted nets 27 at the end of iteration 6.
Unrouted nets 22 at the end of iteration 7.
Unrouted nets 21 at the end of iteration 8.
Unrouted nets 20 at the end of iteration 9.
Unrouted nets 17 at the end of iteration 10.
Unrouted nets 14 at the end of iteration 11.
Unrouted nets 13 at the end of iteration 12.
Unrouted nets 11 at the end of iteration 13.
Unrouted nets 11 at the end of iteration 14.
Unrouted nets 9 at the end of iteration 15.
Unrouted nets 7 at the end of iteration 16.
Unrouted nets 7 at the end of iteration 17.
Unrouted nets 7 at the end of iteration 18.
Unrouted nets 7 at the end of iteration 19.
Unrouted nets 6 at the end of iteration 20.
Unrouted nets 6 at the end of iteration 21.
Unrouted nets 6 at the end of iteration 22.
Unrouted nets 5 at the end of iteration 23.
Unrouted nets 4 at the end of iteration 24.
Unrouted nets 4 at the end of iteration 25.
Unrouted nets 4 at the end of iteration 26.
Unrouted nets 4 at the end of iteration 27.
Unrouted nets 4 at the end of iteration 28.
Unrouted nets 4 at the end of iteration 29.
Unrouted nets 4 at the end of iteration 30.
Unrouted nets 4 at the end of iteration 31.
Unrouted nets 4 at the end of iteration 32.
Unrouted nets 4 at the end of iteration 33.
Unrouted nets 4 at the end of iteration 34.
Unrouted nets 4 at the end of iteration 35.
Unrouted nets 4 at the end of iteration 36.
Unrouted nets 3 at the end of iteration 37.
Unrouted nets 3 at the end of iteration 38.
Unrouted nets 3 at the end of iteration 39.
Unrouted nets 3 at the end of iteration 40.
Unrouted nets 3 at the end of iteration 41.
Unrouted nets 3 at the end of iteration 42.
Unrouted nets 3 at the end of iteration 43.
Unrouted nets 3 at the end of iteration 44.
Unrouted nets 3 at the end of iteration 45.
Unrouted nets 3 at the end of iteration 46.
Unrouted nets 2 at the end of iteration 47.
Unrouted nets 2 at the end of iteration 48.
Unrouted nets 2 at the end of iteration 49.
Unrouted nets 2 at the end of iteration 50.
Unrouted nets 1 at the end of iteration 51.
Unrouted nets 1 at the end of iteration 52.
Unrouted nets 1 at the end of iteration 53.
Unrouted nets 1 at the end of iteration 54.
Unrouted nets 1 at the end of iteration 55.
Unrouted nets 1 at the end of iteration 56.
Unrouted nets 1 at the end of iteration 57.
Unrouted nets 1 at the end of iteration 58.
Unrouted nets 1 at the end of iteration 59.
Unrouted nets 1 at the end of iteration 60.
Unrouted nets 0 at the end of iteration 61.
Global Routing step 2 processed 319 nets, it takes 1.30 sec.
Unrouted nets 285 at the end of iteration 0.
Unrouted nets 237 at the end of iteration 1.
Unrouted nets 191 at the end of iteration 2.
Unrouted nets 164 at the end of iteration 3.
Unrouted nets 148 at the end of iteration 4.
Unrouted nets 115 at the end of iteration 5.
Unrouted nets 86 at the end of iteration 6.
Unrouted nets 51 at the end of iteration 7.
Unrouted nets 48 at the end of iteration 8.
Unrouted nets 25 at the end of iteration 9.
Unrouted nets 23 at the end of iteration 10.
Unrouted nets 15 at the end of iteration 11.
Unrouted nets 7 at the end of iteration 12.
Unrouted nets 7 at the end of iteration 13.
Unrouted nets 11 at the end of iteration 14.
Unrouted nets 5 at the end of iteration 15.
Unrouted nets 2 at the end of iteration 16.
Unrouted nets 0 at the end of iteration 17.
Global Routing step 3 processed 373 nets, it takes 7.06 sec.
Global routing takes 8.36 sec.
Total 10699 subnets.
    forward max bucket size 23317 , backward 676.
        Unrouted nets 8521 at the end of iteration 0.
    route iteration 0, CPU time elapsed 3.359375 sec.
    forward max bucket size 24360 , backward 751.
        Unrouted nets 7645 at the end of iteration 1.
    route iteration 1, CPU time elapsed 2.062500 sec.
    forward max bucket size 775 , backward 894.
        Unrouted nets 6869 at the end of iteration 2.
    route iteration 2, CPU time elapsed 1.578125 sec.
    forward max bucket size 848 , backward 826.
        Unrouted nets 6240 at the end of iteration 3.
    route iteration 3, CPU time elapsed 2.984375 sec.
    forward max bucket size 28435 , backward 822.
        Unrouted nets 5700 at the end of iteration 4.
    route iteration 4, CPU time elapsed 5.000000 sec.
    forward max bucket size 947 , backward 608.
        Unrouted nets 5298 at the end of iteration 5.
    route iteration 5, CPU time elapsed 3.796875 sec.
    forward max bucket size 31291 , backward 869.
        Unrouted nets 5167 at the end of iteration 6.
    route iteration 6, CPU time elapsed 4.468750 sec.
    forward max bucket size 32384 , backward 862.
        Unrouted nets 4727 at the end of iteration 7.
    route iteration 7, CPU time elapsed 4.953125 sec.
    forward max bucket size 971 , backward 722.
        Unrouted nets 4225 at the end of iteration 8.
    route iteration 8, CPU time elapsed 4.281250 sec.
    forward max bucket size 1199 , backward 747.
        Unrouted nets 3764 at the end of iteration 9.
    route iteration 9, CPU time elapsed 4.109375 sec.
    forward max bucket size 1144 , backward 1457.
        Unrouted nets 3339 at the end of iteration 10.
    route iteration 10, CPU time elapsed 2.937500 sec.
    forward max bucket size 1246 , backward 614.
        Unrouted nets 3024 at the end of iteration 11.
    route iteration 11, CPU time elapsed 2.359375 sec.
    forward max bucket size 942 , backward 838.
        Unrouted nets 2744 at the end of iteration 12.
    route iteration 12, CPU time elapsed 2.796875 sec.
    forward max bucket size 757 , backward 593.
        Unrouted nets 2429 at the end of iteration 13.
    route iteration 13, CPU time elapsed 1.859375 sec.
    forward max bucket size 590 , backward 514.
        Unrouted nets 2262 at the end of iteration 14.
    route iteration 14, CPU time elapsed 1.859375 sec.
    forward max bucket size 733 , backward 508.
        Unrouted nets 2022 at the end of iteration 15.
    route iteration 15, CPU time elapsed 2.328125 sec.
    forward max bucket size 819 , backward 499.
        Unrouted nets 1909 at the end of iteration 16.
    route iteration 16, CPU time elapsed 2.000000 sec.
    forward max bucket size 489 , backward 451.
        Unrouted nets 1758 at the end of iteration 17.
    route iteration 17, CPU time elapsed 1.937500 sec.
    forward max bucket size 1054 , backward 930.
        Unrouted nets 1593 at the end of iteration 18.
    route iteration 18, CPU time elapsed 1.687500 sec.
    forward max bucket size 661 , backward 472.
        Unrouted nets 1496 at the end of iteration 19.
    route iteration 19, CPU time elapsed 1.765625 sec.
    forward max bucket size 651 , backward 574.
        Unrouted nets 1452 at the end of iteration 20.
    route iteration 20, CPU time elapsed 1.312500 sec.
    forward max bucket size 954 , backward 611.
        Unrouted nets 1332 at the end of iteration 21.
    route iteration 21, CPU time elapsed 1.046875 sec.
    forward max bucket size 741 , backward 630.
        Unrouted nets 1259 at the end of iteration 22.
    route iteration 22, CPU time elapsed 1.484375 sec.
    forward max bucket size 695 , backward 1370.
        Unrouted nets 1160 at the end of iteration 23.
    route iteration 23, CPU time elapsed 1.453125 sec.
    forward max bucket size 901 , backward 600.
        Unrouted nets 1045 at the end of iteration 24.
    route iteration 24, CPU time elapsed 1.343750 sec.
    forward max bucket size 1469 , backward 718.
        Unrouted nets 919 at the end of iteration 25.
    route iteration 25, CPU time elapsed 1.171875 sec.
    forward max bucket size 37727 , backward 624.
        Unrouted nets 891 at the end of iteration 26.
    route iteration 26, CPU time elapsed 2.484375 sec.
    forward max bucket size 796 , backward 810.
        Unrouted nets 835 at the end of iteration 27.
    route iteration 27, CPU time elapsed 1.015625 sec.
    forward max bucket size 941 , backward 580.
        Unrouted nets 769 at the end of iteration 28.
    route iteration 28, CPU time elapsed 0.812500 sec.
    forward max bucket size 719 , backward 708.
        Unrouted nets 742 at the end of iteration 29.
    route iteration 29, CPU time elapsed 0.687500 sec.
    forward max bucket size 990 , backward 647.
        Unrouted nets 677 at the end of iteration 30.
    route iteration 30, CPU time elapsed 0.593750 sec.
    forward max bucket size 819 , backward 515.
        Unrouted nets 632 at the end of iteration 31.
    route iteration 31, CPU time elapsed 0.406250 sec.
    forward max bucket size 686 , backward 515.
        Unrouted nets 617 at the end of iteration 32.
    route iteration 32, CPU time elapsed 0.718750 sec.
    forward max bucket size 37974 , backward 561.
        Unrouted nets 583 at the end of iteration 33.
    route iteration 33, CPU time elapsed 1.921875 sec.
    forward max bucket size 609 , backward 471.
        Unrouted nets 550 at the end of iteration 34.
    route iteration 34, CPU time elapsed 0.359375 sec.
    forward max bucket size 877 , backward 720.
        Unrouted nets 517 at the end of iteration 35.
    route iteration 35, CPU time elapsed 0.609375 sec.
    forward max bucket size 1398 , backward 694.
        Unrouted nets 468 at the end of iteration 36.
    route iteration 36, CPU time elapsed 0.375000 sec.
    forward max bucket size 780 , backward 549.
        Unrouted nets 471 at the end of iteration 37.
    route iteration 37, CPU time elapsed 0.390625 sec.
    forward max bucket size 849 , backward 566.
        Unrouted nets 429 at the end of iteration 38.
    route iteration 38, CPU time elapsed 0.125000 sec.
    forward max bucket size 263 , backward 626.
        Unrouted nets 391 at the end of iteration 39.
    route iteration 39, CPU time elapsed 0.453125 sec.
    forward max bucket size 303 , backward 673.
        Unrouted nets 380 at the end of iteration 40.
    route iteration 40, CPU time elapsed 0.203125 sec.
    forward max bucket size 391 , backward 416.
        Unrouted nets 348 at the end of iteration 41.
    route iteration 41, CPU time elapsed 0.312500 sec.
    forward max bucket size 449 , backward 243.
        Unrouted nets 319 at the end of iteration 42.
    route iteration 42, CPU time elapsed 0.187500 sec.
    forward max bucket size 339 , backward 271.
        Unrouted nets 304 at the end of iteration 43.
    route iteration 43, CPU time elapsed 0.203125 sec.
    forward max bucket size 448 , backward 560.
        Unrouted nets 282 at the end of iteration 44.
    route iteration 44, CPU time elapsed 0.234375 sec.
    forward max bucket size 251 , backward 614.
        Unrouted nets 270 at the end of iteration 45.
    route iteration 45, CPU time elapsed 0.265625 sec.
    forward max bucket size 305 , backward 512.
        Unrouted nets 253 at the end of iteration 46.
    route iteration 46, CPU time elapsed 0.234375 sec.
    forward max bucket size 292 , backward 331.
        Unrouted nets 256 at the end of iteration 47.
    route iteration 47, CPU time elapsed 0.265625 sec.
    forward max bucket size 386 , backward 549.
        Unrouted nets 232 at the end of iteration 48.
    route iteration 48, CPU time elapsed 0.234375 sec.
    forward max bucket size 275 , backward 504.
        Unrouted nets 237 at the end of iteration 49.
    route iteration 49, CPU time elapsed 0.281250 sec.
    forward max bucket size 226 , backward 592.
        Unrouted nets 243 at the end of iteration 50.
    route iteration 50, CPU time elapsed 0.296875 sec.
    forward max bucket size 577 , backward 502.
        Unrouted nets 239 at the end of iteration 51.
    route iteration 51, CPU time elapsed 0.125000 sec.
    forward max bucket size 306 , backward 404.
        Unrouted nets 255 at the end of iteration 52.
    route iteration 52, CPU time elapsed 0.109375 sec.
    forward max bucket size 300 , backward 573.
        Unrouted nets 237 at the end of iteration 53.
    route iteration 53, CPU time elapsed 0.109375 sec.
    forward max bucket size 318 , backward 451.
        Unrouted nets 229 at the end of iteration 54.
    route iteration 54, CPU time elapsed 0.109375 sec.
    forward max bucket size 304 , backward 304.
        Unrouted nets 202 at the end of iteration 55.
    route iteration 55, CPU time elapsed 0.187500 sec.
    forward max bucket size 1242 , backward 724.
        Unrouted nets 177 at the end of iteration 56.
    route iteration 56, CPU time elapsed 0.140625 sec.
    forward max bucket size 554 , backward 706.
        Unrouted nets 156 at the end of iteration 57.
    route iteration 57, CPU time elapsed 0.234375 sec.
    forward max bucket size 430 , backward 446.
        Unrouted nets 157 at the end of iteration 58.
    route iteration 58, CPU time elapsed 0.187500 sec.
    forward max bucket size 567 , backward 549.
        Unrouted nets 171 at the end of iteration 59.
    route iteration 59, CPU time elapsed 0.156250 sec.
    forward max bucket size 1732 , backward 538.
        Unrouted nets 165 at the end of iteration 60.
    route iteration 60, CPU time elapsed 0.156250 sec.
    forward max bucket size 599 , backward 545.
        Unrouted nets 156 at the end of iteration 61.
    route iteration 61, CPU time elapsed 0.187500 sec.
    forward max bucket size 507 , backward 403.
        Unrouted nets 120 at the end of iteration 62.
    route iteration 62, CPU time elapsed 0.125000 sec.
    forward max bucket size 327 , backward 245.
        Unrouted nets 100 at the end of iteration 63.
    route iteration 63, CPU time elapsed 0.187500 sec.
    forward max bucket size 278 , backward 251.
        Unrouted nets 91 at the end of iteration 64.
    route iteration 64, CPU time elapsed 0.203125 sec.
    forward max bucket size 246 , backward 84.
        Unrouted nets 81 at the end of iteration 65.
    route iteration 65, CPU time elapsed 0.171875 sec.
    forward max bucket size 174 , backward 87.
        Unrouted nets 56 at the end of iteration 66.
    route iteration 66, CPU time elapsed 0.125000 sec.
    forward max bucket size 78 , backward 166.
        Unrouted nets 50 at the end of iteration 67.
    route iteration 67, CPU time elapsed 0.156250 sec.
    forward max bucket size 126 , backward 106.
        Unrouted nets 42 at the end of iteration 68.
    route iteration 68, CPU time elapsed 0.125000 sec.
    forward max bucket size 76 , backward 96.
        Unrouted nets 38 at the end of iteration 69.
    route iteration 69, CPU time elapsed 0.078125 sec.
    forward max bucket size 339 , backward 352.
        Unrouted nets 32 at the end of iteration 70.
    route iteration 70, CPU time elapsed 0.078125 sec.
    forward max bucket size 106 , backward 103.
        Unrouted nets 28 at the end of iteration 71.
    route iteration 71, CPU time elapsed 0.031250 sec.
    forward max bucket size 41 , backward 103.
        Unrouted nets 18 at the end of iteration 72.
    route iteration 72, CPU time elapsed 0.093750 sec.
    forward max bucket size 203 , backward 242.
        Unrouted nets 19 at the end of iteration 73.
    route iteration 73, CPU time elapsed 0.046875 sec.
    forward max bucket size 135 , backward 271.
        Unrouted nets 22 at the end of iteration 74.
    route iteration 74, CPU time elapsed 0.062500 sec.
    forward max bucket size 63 , backward 68.
        Unrouted nets 11 at the end of iteration 75.
    route iteration 75, CPU time elapsed 0.078125 sec.
    forward max bucket size 96 , backward 37.
        Unrouted nets 4 at the end of iteration 76.
    route iteration 76, CPU time elapsed 0.046875 sec.
    forward max bucket size 27 , backward 25.
        Unrouted nets 4 at the end of iteration 77.
    route iteration 77, CPU time elapsed 0.015625 sec.
    forward max bucket size 32 , backward 24.
        Unrouted nets 2 at the end of iteration 78.
    route iteration 78, CPU time elapsed 0.062500 sec.
    forward max bucket size 21 , backward 26.
        Unrouted nets 2 at the end of iteration 79.
    route iteration 79, CPU time elapsed 0.000000 sec.
    forward max bucket size 42 , backward 27.
        Unrouted nets 6 at the end of iteration 80.
    route iteration 80, CPU time elapsed 0.062500 sec.
    forward max bucket size 105 , backward 97.
        Unrouted nets 5 at the end of iteration 81.
    route iteration 81, CPU time elapsed 0.046875 sec.
    forward max bucket size 132 , backward 121.
        Unrouted nets 4 at the end of iteration 82.
    route iteration 82, CPU time elapsed 0.031250 sec.
    forward max bucket size 13 , backward 8.
        Unrouted nets 2 at the end of iteration 83.
    route iteration 83, CPU time elapsed 0.062500 sec.
    forward max bucket size 33 , backward 47.
        Unrouted nets 0 at the end of iteration 84.
    route iteration 84, CPU time elapsed 0.046875 sec.
C: Route-2036: The clock path from jtag_TCK_ibuf/opit_1:OUT to clkbufg_0/gopclkbufg:CLK is routed by SRB.
Detailed routing takes 84.36 sec.

Dispose routing result:
    Collect routing result.
    Delete unused device instances.
    Annotate routing result.
    Change LUT configuration.
    Dispose misc instances.
I: Route-6001: Insert route through in CLMA_130_228.
I: Route-6001: Insert route through in CLMA_94_216.
I: Route-6001: Insert route through in CLMA_94_176.
I: Route-6001: Insert route through in CLMS_38_153.
I: Route-6001: Insert route through in CLMA_98_144.
I: Route-6001: Insert route through in CLMS_94_141.
I: Route-6001: Insert route through in CLMS_86_117.
I: Route-6001: Insert route through in CLMA_50_172.
I: Route-6001: Insert route through in CLMS_114_213.
I: Route-6001: Insert route through in CLMA_90_196.
I: Route-6001: Insert route through in CLMA_78_196.
I: Route-6001: Insert route through in CLMA_106_168.
I: Route-6001: Insert route through in CLMA_86_172.
I: Route-6001: Insert route through in CLMA_98_212.
I: Route-6001: Insert route through in CLMA_82_224.
I: Route-6001: Insert route through in CLMA_82_228.
I: Route-6001: Insert route through in CLMS_66_193.
I: Route-6001: Insert route through in CLMA_98_172.
I: Route-6001: Insert route through in CLMS_66_193.
I: Route-6001: Insert route through in CLMS_102_153.
I: Route-6001: Insert route through in CLMS_38_209.
I: Route-6001: Insert route through in CLMS_94_169.
I: Route-6001: Insert route through in CLMA_106_272.
I: Route-6001: Insert route through in CLMS_102_229.
I: Route-6001: Insert route through in CLMS_94_293.
I: Route-6001: Insert route through in CLMA_82_209.
I: Route-6001: Insert route through in CLMS_94_197.
I: Route-6001: Insert route through in CLMA_98_217.
I: Route-6001: Insert route through in CLMA_98_217.
I: Route-6001: Insert route through in CLMS_86_129.
I: Route-6001: Insert route through in CLMA_98_208.
I: Route-6001: Insert route through in CLMS_86_129.
I: Route-6001: Insert route through in CLMA_90_116.
I: Route-6001: Insert route through in CLMA_98_172.
I: Route-6001: Insert route through in RCKB_151_184.
I: Route-6001: Insert route through in RCKB_7_184.
I: Route-6001: Insert route through in RCKB_7_185.
I: Route-6001: Insert route through in RCKB_7_186.
I: Route-6001: Insert route through in RCKB_7_187.
I: Route-6001: Insert route through in RCKB_151_187.
    Annotate routing result again.
Finish routing takes 3.56 sec.
Used srb routing arc is 116572.
Cleanup routing takes 0.11 sec.
Routing done.
Total routing takes 102.27 sec.


Device Utilization Summary :
+----------------------------------------------------------------------------+
| Logic Utilization        | Used     | Available     | Utilization(%)     
+----------------------------------------------------------------------------+
| Use of ADC               | 0        | 1             | 0                   
| Use of APM               | 4        | 30            | 13                  
| Use of BKCL              | 2        | 6             | 33                  
| Use of CLMA              | 1708     | 3274          | 52                  
|   FF                     | 2099     | 19644         | 11                  
|   LUT                    | 3847     | 13096         | 29                  
|   LUT-FF pairs           | 944      | 13096         | 7                   
| Use of CLMS              | 569      | 1110          | 51                  
|   FF                     | 801      | 6660          | 12                  
|   LUT                    | 1292     | 4440          | 29                  
|   LUT-FF pairs           | 310      | 4440          | 7                   
|   Distributed RAM        | 0        | 4440          | 0                   
| Use of CRYSTAL           | 0        | 6             | 0                   
| Use of DLL               | 0        | 6             | 0                   
| Use of DQSL              | 0        | 18            | 0                   
| Use of DRM               | 48       | 48            | 100                 
| Use of FLSIF             | 0        | 1             | 0                   
| Use of FUSECODE          | 0        | 1             | 0                   
| Use of HARD0N1           | 0        | 2745          | 0                   
| Use of HMEMC             | 0        | 2             | 0                   
| Use of IO                | 11       | 240           | 5                   
|   IOBD                   | 7        | 120           | 6                   
|   IOBR                   | 0        | 6             | 0                   
|   IOBS                   | 4        | 114           | 4                   
| Use of IOCKDIV           | 0        | 12            | 0                   
| Use of IOCKDLY           | 0        | 24            | 0                   
| Use of IOCKGATE          | 0        | 12            | 0                   
| Use of IOCKGMUX_TEST     | 0        | 12            | 0                   
| Use of IOL               | 11       | 240           | 5                   
| Use of IPAL              | 0        | 1             | 0                   
| Use of MFG_TEST          | 0        | 1             | 0                   
| Use of OSC               | 0        | 1             | 0                   
| Use of PLL               | 1        | 6             | 17                  
| Use of PREGMUX_TEST      | 0        | 6             | 0                   
| Use of RCKB              | 6        | 24            | 25                  
| Use of RCKBMUX_TEST      | 0        | 12            | 0                   
| Use of RESCAL            | 0        | 6             | 0                   
| Use of SCANCHAIN         | 0        | 4             | 0                   
| Use of START             | 1        | 1             | 100                 
| Use of UDID              | 0        | 1             | 0                   
| Use of USCM              | 2        | 20            | 10                  
| Use of USCMMUX_TEST      | 0        | 20            | 0                   
| Use of VCKBMUX_TEST      | 0        | 12            | 0                   
+----------------------------------------------------------------------------+

Finished routing. (CPU time elapsed 0h:03m:04s)
Design 'top' has been placed and routed successfully.
Saving design to DB.
Action pnr: Real time elapsed is 305.000 sec
Action pnr: CPU time elapsed is 190.250 sec
Current time: Sun Nov  6 16:52:35 2022
Action pnr: Peak memory pool usage is 739,606,528 bytes
Finished placement and routing. (CPU time elapsed 0h:03m:04s)
Process "Place & Route" done.


Process "Report Timing" started.
Current time: Sun Nov  6 16:52:38 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from pnr DB.
Start Report Post-PnR timing.
NOTE: The technology fpga was specified.
NOTE: delay_model specified was generic_cmos.
NOTE: Using the fpga syntax tables...
Totals:
 Calls to malloc = 0
 Calls to calloc = 511293

Constructing timing graph ...
Timing graph has been constructed successfully
Check timing ...
W: Timing-4086: Port 'gpio[0]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[0]' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'gpio[1]' is not constrained, it is treated as combinational input.
W: Timing-4087: Port 'gpio[1]' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'halted_ind' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'jtag_TDO' is not constrained, it is treated as combinational output.
W: Timing-4087: Port 'uart_tx_pin' is not constrained, it is treated as combinational output.
W: Timing-4086: Port 'jtag_TDI' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'jtag_TMS' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'rst_ext_i' is not constrained, it is treated as combinational input.
W: Timing-4086: Port 'uart_rx_pin' is not constrained, it is treated as combinational input.
Detailed Timing Report:

----------------------------------------------------------------------------------------------------
| Tool Version : Fabric Compiler (version 2020.3-Lite <build 71107>)
| Date         : Sun Nov  6 16:53:09 2022
| Design       : top
| Device       : PGL22G
| Speed Grade  : -6
| Package      : MBG324
----------------------------------------------------------------------------------------------------
----------------------------------------------------------------------------------------------------
| Timing Models: Pre-silicon
| Tcl Command  : report_timing 
----------------------------------------------------------------------------------------------------

Timing analysis mode : multi corner

 Clock Summary:                                                                                     
****************************************************************************************************
                                                                           Clock   Non-clock        
 Clock                    Period       Waveform       Type                 Loads       Loads  Sources
----------------------------------------------------------------------------------------------------
 sys_clk                  10.000       {0 5}          Declared                 0           1  {clk} 
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                          5.000        {0 2.5}        Generated (sys_clk)   2699           0  {pll1/u_pll_e1/goppll/CLKOUT0}
 jtag_TCK_Inferred        1000.000     {0 500}        Declared               233           0  {jtag_TCK}
====================================================================================================

 Clock Groups:                                                                                    
**************************************************************************************************
 Clock Group                   Group Type                 clocks                                  
--------------------------------------------------------------------------------------------------
 Inferred_clock_group          asynchronous               jtag_TCK_Inferred                       
==================================================================================================

 Performance Summary:                                                                               
****************************************************************************************************
                              Requested       Estimated      Requested      Estimated               
 Clock                        Frequency       Frequency      Period         Period             Slack
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                            200.000 MHz      47.019 MHz          5.000         21.268        -16.268
 jtag_TCK_Inferred            1.000 MHz     131.857 MHz       1000.000          7.584        496.208
====================================================================================================

Design Summary : Some Constraints Violated.

Setup Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -16.268  -76092.029           7682          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.208       0.000              0            753
====================================================================================================

Hold Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.254       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.250       0.000              0            753
====================================================================================================

Recovery Summary(Slow Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -4.017   -2564.501           1316           1660
====================================================================================================

Removal Summary(Slow Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.930       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Slow Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.555       0.000              0           2699
 jtag_TCK_Inferred                                 499.255       0.000              0            233
====================================================================================================

Setup Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                   -12.897  -56078.505           7173          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred          496.956       0.000              0            753
====================================================================================================

Hold Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.298       0.000              0          10831
 jtag_TCK_Inferred      jtag_TCK_Inferred            0.245       0.000              0            753
====================================================================================================

Recovery Summary(Fast Corner):
****************************************************************************************************
                                                                          TNS Failing      TNS Total
 Launch Clock           Capture Clock              WNS(ns)     TNS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                    -2.385    -924.077           1082           1660
====================================================================================================

Removal Summary(Fast Corner):
****************************************************************************************************
                                                                          THS Failing      THS Total
 Launch Clock           Capture Clock              WHS(ns)     THS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                        sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
                                                     0.923       0.000              0           1660
====================================================================================================

Minimum Pulse Width Summary(Fast Corner):
****************************************************************************************************
                                                                         WPWS Failing     WPWS Total
 Clock                                            WPWS(ns)    TPWS(ns)      Endpoints      Endpoints
----------------------------------------------------------------------------------------------------
 sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred              1.882       0.000              0           2699
 jtag_TCK_Inferred                                 499.527       0.000              0            233
====================================================================================================

Slow Corner: 1100mV 85C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.286  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.143
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        1.063      17.782         l1/u_rib/_N18648 
 CLMA_78_172/Y0                    td                    0.164      17.946 r       l1/u_rib/N351/gateop_perm/Z
                                   net (fanout=16)       0.470      18.416         l1/u_rib/N351    
 CLMS_78_165/Y0                    td                    0.383      18.799 r       l1/u_rib/N169_44_3/gateop/F
                                   net (fanout=1)        1.344      20.143         l1/u_rib/_N15723 
 CLMA_30_153/Y2                    td                    0.389      20.532 r       l1/u_rib/N169_44_5/gateop_perm/Z
                                   net (fanout=8)        0.267      20.799         l1/u_rib/mux_s_data [12]
 CLMA_30_152/Y1                    td                    0.276      21.075 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[4]/gateop_perm/Z
                                   net (fanout=3)        0.980      22.055         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2727
 CLMA_78_144/Y6CD                  td                    0.211      22.266 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[4]_muxf6/F
                                   net (fanout=6)        0.754      23.020         l1/_N2983        
 CLMA_78_124/Y1                    td                    0.209      23.229 r       l1/u_rib/N239_44/gateop/F
                                   net (fanout=8)        2.547      25.776         l1/s1_data_o [4] 
 DRM_62_0/DA0[4]                                                           r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[4]

 Data arrival time                                                  25.776         Logic Levels: 27 
                                                                                   Logic: 6.500ns(31.106%), Route: 14.396ns(68.894%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572       9.143         ntclkbufg_1      
 DRM_62_0/CLKA[0]                                                          r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.594                          
 clock uncertainty                                      -0.150       9.444                          

 Setup time                                              0.064       9.508                          

 Data required time                                                  9.508                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.508                          
 Data arrival time                                                 -25.776                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.268                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.298  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.131
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.978      17.697         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.284      17.981 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.522      18.503         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.165      18.668 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.938      19.606         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.387      19.993 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.268      20.261         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.169      20.430 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.261      20.691         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.209      20.900 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.851      21.751         l1/_N2931        
 CLMA_58_173/Y3                    td                    0.169      21.920 r       l1/u_rib/N219_29/gateop/Z
                                   net (fanout=16)       3.841      25.761         l1/s0_data_o [29]
 DRM_122_0/DA0[14]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  25.761         Logic Levels: 27 
                                                                                   Logic: 6.251ns(29.936%), Route: 14.630ns(70.064%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.560       9.131         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.582                          
 clock uncertainty                                      -0.150       9.432                          

 Setup time                                              0.064       9.496                          

 Data required time                                                  9.496                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.496                          
 Data arrival time                                                 -25.761                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.265                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.323  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.106
  Launch Clock Delay      :  4.880
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.858       4.880         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.261       5.141 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.861       6.002         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.282       6.284 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.277       6.561         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.209       6.770 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.446       7.216         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.169       7.385 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.814       8.199         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.169       8.368 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.262       8.630         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.282       8.912 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.262       9.174         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.276       9.450 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.264       9.714         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.164       9.878 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.479      10.357         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.164      10.521 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        1.225      11.746         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.238      11.984 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000      11.984         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.097      12.081 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.081         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.060      12.141 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000      12.141         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.097      12.238 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.238         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.060      12.298 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000      12.298         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.097      12.395 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.395         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.060      12.455 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      12.455         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.097      12.552 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.552         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.060      12.612 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      12.612         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.097      12.709 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.709         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.060      12.769 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      12.769         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.097      12.866 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      12.866         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.060      12.926 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      12.926         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.097      13.023 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      13.023         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.198      13.221 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.262      13.483         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.164      13.647 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.736      14.383         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.281      14.664 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      14.664         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.380      15.044 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.262      15.306         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.216      15.522 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.261      15.783         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.169      15.952 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.560      16.512         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.207      16.719 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        1.063      17.782         l1/u_rib/_N18648 
 CLMA_78_172/Y0                    td                    0.164      17.946 r       l1/u_rib/N351/gateop_perm/Z
                                   net (fanout=16)       1.371      19.317         l1/u_rib/N351    
 CLMA_30_136/Y1                    td                    0.377      19.694 r       l1/u_rib/N169_43_3/gateop/F
                                   net (fanout=1)        0.262      19.956         l1/u_rib/_N15720 
 CLMA_30_136/Y0                    td                    0.164      20.120 r       l1/u_rib/N169_43_5/gateop_perm/Z
                                   net (fanout=10)       1.025      21.145         l1/u_rib/mux_s_data [11]
 CLMS_46_173/Y3                    td                    0.169      21.314 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[3]/gateop_perm/Z
                                   net (fanout=1)        0.262      21.576         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2726
 CLMS_46_173/Y6AB                  td                    0.377      21.953 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[3]_muxf6/F
                                   net (fanout=6)        0.643      22.596         l1/_N2982        
 CLMS_46_141/Y0                    td                    0.164      22.760 r       l1/u_rib/N219_41/gateop_perm/Z
                                   net (fanout=16)       2.903      25.663         l1/s0_data_o [3] 
 DRM_122_144/DA0[3]                                                        r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[3]

 Data arrival time                                                  25.663         Logic Levels: 27 
                                                                                   Logic: 6.283ns(30.231%), Route: 14.500ns(69.769%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.535       9.106         ntclkbufg_1      
 DRM_122_144/CLKA[0]                                                       r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[6].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.451       9.557                          
 clock uncertainty                                      -0.150       9.407                          

 Setup time                                              0.064       9.471                          

 Data required time                                                  9.471                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.471                          
 Data arrival time                                                 -25.663                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -16.192                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.878
  Launch Clock Delay      :  4.143
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.572       4.143         ntclkbufg_1      
 CLMA_86_280/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK

 CLMA_86_280/Q0                    tco                   0.223       4.366 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.299       4.665         l1/u_tinyriscv_core/ie_dec_pc_o [22]
 CLMA_82_281/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D

 Data arrival time                                                   4.665         Logic Levels: 0  
                                                                                   Logic: 0.223ns(42.720%), Route: 0.299ns(57.280%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.856       4.878         ntclkbufg_1      
 CLMA_82_281/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/CLK
 clock pessimism                                        -0.451       4.427                          
 clock uncertainty                                       0.000       4.427                          

 Hold time                                              -0.016       4.411                          

 Data required time                                                  4.411                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.411                          
 Data arrival time                                                  -4.665                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.254                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/L4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.267  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.902
  Launch Clock Delay      :  4.184
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.613       4.184         ntclkbufg_1      
 CLMA_78_252/CLK                                                           r       l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/CLK

 CLMA_78_252/Q0                    tco                   0.223       4.407 f       l1/u_tinyriscv_core/u_csr_reg/mstatus[13]/opit_0/Q
                                   net (fanout=2)        0.259       4.666         l1/u_tinyriscv_core/csr_mstatus_o [13]
 CLMA_78_244/A4                                                            f       l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/L4

 Data arrival time                                                   4.666         Logic Levels: 0  
                                                                                   Logic: 0.223ns(46.266%), Route: 0.259ns(53.734%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.880       4.902         ntclkbufg_1      
 CLMA_78_244/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_wdata_o[13]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.451                          
 clock uncertainty                                       0.000       4.451                          

 Hold time                                              -0.081       4.370                          

 Data required time                                                  4.370                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.370                          
 Data arrival time                                                  -4.666                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.296                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.277  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.875
  Launch Clock Delay      :  4.147
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.576       4.147         ntclkbufg_1      
 CLMA_46_260/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK

 CLMA_46_260/Q0                    tco                   0.223       4.370 f       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/Q
                                   net (fanout=40)       0.223       4.593         l1/u_tinyriscv_core/u_clint/N100 [1]
 CLMA_46_244/B4                                                            f       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4

 Data arrival time                                                   4.593         Logic Levels: 0  
                                                                                   Logic: 0.223ns(50.000%), Route: 0.223ns(50.000%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.853       4.875         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.451       4.424                          
 clock uncertainty                                       0.000       4.424                          

 Hold time                                              -0.131       4.293                          

 Data required time                                                  4.293                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.293                          
 Data arrival time                                                  -4.593                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.300                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.248  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.918
  Launch Clock Delay      :  5.749
  Clock Pessimism Removal :  0.583

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.200     501.288 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.288         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.112     501.400 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.567     503.967         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.967 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.782     505.749         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.241     505.990 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.738     506.728         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.377     507.105 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.454     507.559         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.169     507.728 r       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.238     508.966         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 508.966         Logic Levels: 2  
                                                                                   Logic: 0.787ns(24.464%), Route: 2.430ns(75.536%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935    1001.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1001.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094    1001.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267    1003.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1003.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.534    1004.918         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.583    1005.501                          
 clock uncertainty                                      -0.050    1005.451                          

 Setup time                                             -0.277    1005.174                          

 Data required time                                               1005.174                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1005.174                          
 Data arrival time                                                -508.966                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.208                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.284  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.883
  Launch Clock Delay      :  4.915
  Clock Pessimism Removal :  -0.684

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.531       4.915         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_86_69/Q0                     tco                   0.223       5.138 f       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.145       5.283         l1/u_jtag_top/u_jtag_driver/shift_reg [3]
 CLMS_78_69/A1                                                             f       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   5.283         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.815       5.883         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.684       5.199                          
 clock uncertainty                                       0.000       5.199                          

 Hold time                                              -0.166       5.033                          

 Data required time                                                  5.033                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  5.033                          
 Data arrival time                                                  -5.283                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.250                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.929

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.900         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q1                     tco                   0.223       5.123 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.144       5.267         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMS_54_69/AD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   5.267         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.763%), Route: 0.144ns(39.237%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       5.862         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.929       4.933                          
 clock uncertainty                                       0.000       4.933                          

 Hold time                                               0.033       4.966                          

 Data required time                                                  4.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.966                          
 Data arrival time                                                  -5.267                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.301                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.033  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  5.862
  Launch Clock Delay      :  4.900
  Clock Pessimism Removal :  -0.929

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.935       1.023 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.023         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.094       1.117 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.267       3.384         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.384 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.516       4.900         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q2                     tco                   0.223       5.123 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.145       5.268         l1/u_jtag_top/u_jtag_driver/rx_data [14]
 CLMS_54_69/CD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   5.268         Logic Levels: 0  
                                                                                   Logic: 0.223ns(60.598%), Route: 0.145ns(39.402%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    1.100       1.188 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.188         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.111       1.299 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.769       4.068         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       4.068 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.794       5.862         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.929       4.933                          
 clock uncertainty                                       0.000       4.933                          

 Hold time                                               0.033       4.966                          

 Data required time                                                  4.966                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.966                          
 Data arrival time                                                  -5.268                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.302                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.313  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.092
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCO                  td                    0.089      13.410 r       l1/timer_0/timer_value[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      13.410         _N207            
 CLMA_30_173/RSCI                                                          r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS

 Data arrival time                                                  13.410         Logic Levels: 18 
                                                                                   Logic: 2.192ns(25.625%), Route: 6.362ns(74.375%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.521       9.092         ntclkbufg_1      
 CLMA_30_173/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/CLK
 clock pessimism                                         0.451       9.543                          
 clock uncertainty                                      -0.150       9.393                          

 Recovery time                                           0.000       9.393                          

 Data required time                                                  9.393                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.393                          
 Data arrival time                                                 -13.410                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -4.017                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/timer_0/timer_value[28]/opit_0/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCI                                                          r       l1/timer_0/timer_value[28]/opit_0/RS

 Data arrival time                                                  13.321         Logic Levels: 17 
                                                                                   Logic: 2.103ns(24.843%), Route: 6.362ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.526       9.097         ntclkbufg_1      
 CLMA_30_169/CLK                                                           r       l1/timer_0/timer_value[28]/opit_0/CLK
 clock pessimism                                         0.451       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Recovery time                                           0.000       9.398                          

 Data required time                                                  9.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.398                          
 Data arrival time                                                 -13.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/timer_0/timer_value[26]/opit_0/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.308  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.097
  Launch Clock Delay      :  4.856
  Clock Pessimism Removal :  0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.834       4.856         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.261       5.117 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.883       9.000         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.389       9.389 r       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      2.479      11.868         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.118      11.986 r       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      11.986         _N223            
 CLMA_30_109/RSCO                  td                    0.089      12.075 r       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      12.075         _N222            
 CLMA_30_113/RSCO                  td                    0.089      12.164 r       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.164         _N221            
 CLMA_30_117/RSCO                  td                    0.089      12.253 r       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000      12.253         _N220            
 CLMA_30_121/RSCO                  td                    0.089      12.342 r       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.342         _N219            
 CLMA_30_125/RSCO                  td                    0.089      12.431 r       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      12.431         _N218            
 CLMA_30_129/RSCO                  td                    0.089      12.520 r       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.520         _N217            
 CLMA_30_133/RSCO                  td                    0.089      12.609 r       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      12.609         _N216            
 CLMA_30_137/RSCO                  td                    0.089      12.698 r       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      12.698         _N215            
 CLMA_30_141/RSCO                  td                    0.089      12.787 r       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      12.787         _N214            
 CLMA_30_145/RSCO                  td                    0.089      12.876 r       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      12.876         _N213            
 CLMA_30_149/RSCO                  td                    0.089      12.965 r       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      12.965         _N212            
 CLMA_30_153/RSCO                  td                    0.089      13.054 r       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      13.054         _N211            
 CLMA_30_157/RSCO                  td                    0.089      13.143 r       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.143         _N210            
 CLMA_30_161/RSCO                  td                    0.089      13.232 r       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      13.232         _N209            
 CLMA_30_165/RSCO                  td                    0.089      13.321 r       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      13.321         _N208            
 CLMA_30_169/RSCI                                                          r       l1/timer_0/timer_value[26]/opit_0/RS

 Data arrival time                                                  13.321         Logic Levels: 17 
                                                                                   Logic: 2.103ns(24.843%), Route: 6.362ns(75.157%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.935       6.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       6.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       6.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       6.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       6.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       7.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.526       9.097         ntclkbufg_1      
 CLMA_30_169/CLK                                                           r       l1/timer_0/timer_value[26]/opit_0/CLK
 clock pessimism                                         0.451       9.548                          
 clock uncertainty                                      -0.150       9.398                          

 Recovery time                                           0.000       9.398                          

 Data required time                                                  9.398                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  9.398                          
 Data arrival time                                                 -13.321                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -3.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.294  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.872
  Launch Clock Delay      :  4.127
  Clock Pessimism Removal :  -0.451

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.935       1.028 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.028         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.056       1.084 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.302       1.386         _N7              
 PLL_82_319/CLK_OUT0               td                    0.442       1.828 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.743       2.571         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.571 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.556       4.127         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.223       4.350 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.897       5.247         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.104       5.351 r       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       5.351         _N37             
 CLMA_78_96/RSCI                                                           r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   5.351         Logic Levels: 1  
                                                                                   Logic: 0.327ns(26.716%), Route: 0.897ns(73.284%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.850       4.872         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.451       4.421                          
 clock uncertainty                                       0.000       4.421                          

 Removal time                                            0.000       4.421                          

 Data required time                                                  4.421                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.421                          
 Data arrival time                                                  -5.351                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.930                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.794       4.816         ntclkbufg_1      
 CLMA_54_176/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_176/Q1                    tco                   0.261       5.077 r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.900       6.977         l1/gpio_ctrl [2] 
 CLMA_82_112/Y2                    td                    0.389       7.366 r       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.454       8.820         l1/N103_inv      
 IOL_151_101/TO                    td                    0.129       8.949 r       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       8.949         l1.gpio_tri[1]/ntT
 IOBS_152_101/PAD                  tse                   2.788      11.737 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164      11.901         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                  11.901         Logic Levels: 3  
                                                                                   Logic: 3.567ns(50.346%), Route: 3.518ns(49.654%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.861       4.883         ntclkbufg_1      
 CLMA_70_133/CLK                                                           r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK

 CLMA_70_133/Q0                    tco                   0.261       5.144 r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.871       7.015         l1/gpio_ctrl [0] 
 CLMS_78_113/Y1                    td                    0.169       7.184 r       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.472       8.656         l1/N101_inv      
 IOL_151_102/TO                    td                    0.129       8.785 r       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       8.785         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.788      11.573 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157      11.730         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                  11.730         Logic Levels: 3  
                                                                                   Logic: 3.347ns(48.883%), Route: 3.500ns(51.117%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    1.100       1.193 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.193         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.067       1.260 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.366       1.626         _N7              
 PLL_82_319/CLK_OUT0               td                    0.521       2.147 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.875       3.022         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       3.022 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.822       4.844         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q0                     tco                   0.261       5.105 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       1.219       6.324         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_90_109/Y1                    td                    0.179       6.503 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        0.967       7.470         nt_halted_ind    
 IOL_151_114/DO                    td                    0.122       7.592 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       7.592         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.788      10.380 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161      10.541         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                  10.541         Logic Levels: 3  
                                                                                   Logic: 3.350ns(58.803%), Route: 2.347ns(41.197%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.935       1.080 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.080         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.094       1.174 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.395       1.569         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.569         Logic Levels: 2  
                                                                                   Logic: 1.029ns(65.583%), Route: 0.540ns(34.417%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    1.020       1.079 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       1.079         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.095       1.174 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.571       1.745         nt_jtag_TMS      
 CLMA_102_72/D1                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.745         Logic Levels: 2  
                                                                                   Logic: 1.115ns(63.897%), Route: 0.630ns(36.103%)
====================================================================================================

====================================================================================================
Fast Corner: 1200mV 0C
****************************************************************************************************
====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[13]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.419      15.085         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.132      15.217 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.745      15.962         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.310      16.272 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.249      16.521         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.135      16.656 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.240      16.896         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.167      17.063 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.720      17.783         l1/_N2931        
 CLMS_54_177/Y2                    td                    0.227      18.010 f       l1/u_rib/N219_28/gateop_perm/Z
                                   net (fanout=16)       3.464      21.474         l1/s0_data_o [28]
 DRM_122_0/DA0[13]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[13]

 Data arrival time                                                  21.474         Logic Levels: 27 
                                                                                   Logic: 5.172ns(29.475%), Route: 12.375ns(70.525%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.708                          
 clock uncertainty                                      -0.150       8.558                          

 Setup time                                              0.019       8.577                          

 Data required time                                                  8.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.577                          
 Data arrival time                                                 -21.474                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.897                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.219  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       0.419      15.085         l1/_N13798       
 CLMS_78_157/Y2                    td                    0.132      15.217 r       l1/u_rib/N352_3/gateop/Z
                                   net (fanout=31)       0.745      15.962         l1/u_rib/slave_sel [2]
 CLMA_70_156/Y0                    td                    0.310      16.272 r       l1/u_rib/N169_63_5/gateop_perm/Z
                                   net (fanout=10)       0.249      16.521         l1/u_rib/mux_s_data [31]
 CLMA_70_156/Y3                    td                    0.135      16.656 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_3[8]_muxf6/Y1
                                   net (fanout=1)        0.240      16.896         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2731
 CLMA_70_157/Y3                    td                    0.167      17.063 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_3[16]/gateop_perm/Z
                                   net (fanout=72)       0.654      17.717         l1/_N2931        
 CLMA_58_173/Y3                    td                    0.143      17.860 f       l1/u_rib/N219_29/gateop/Z
                                   net (fanout=16)       3.326      21.186         l1/s0_data_o [29]
 DRM_122_0/DA0[14]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/DA0[14]

 Data arrival time                                                  21.186         Logic Levels: 27 
                                                                                   Logic: 5.088ns(29.480%), Route: 12.171ns(70.520%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.708                          
 clock uncertainty                                      -0.150       8.558                          

 Setup time                                              0.019       8.577                          

 Data required time                                                  8.577                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.577                          
 Data arrival time                                                 -21.186                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.609                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.228  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.391
  Launch Clock Delay      :  3.927
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.513       3.927         ntclkbufg_1      
 CLMS_66_237/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/CLK

 CLMS_66_237/Q3                    tco                   0.209       4.136 r       l1/u_tinyriscv_core/u_idu_exu/info_bus_ff/qout_r[0]/opit_0_L5Q_perm/Q
                                   net (fanout=163)      0.689       4.825         l1/u_tinyriscv_core/ie_dec_info_bus_o [0]
 CLMS_54_253/Y0                    td                    0.226       5.051 r       l1/u_tinyriscv_core/u_exu/u_exu_dispatch/N62_2/gateop_perm/Z
                                   net (fanout=138)      0.260       5.311         l1/u_tinyriscv_core/ex_csr_we_o
 CLMS_54_253/Y3                    td                    0.167       5.478 r       l1/u_tinyriscv_core/u_csr_reg/N101_9/gateop_perm/Z
                                   net (fanout=2)        0.350       5.828         l1/u_tinyriscv_core/u_csr_reg/_N14003
 CLMA_54_252/Y3                    td                    0.135       5.963 r       l1/u_tinyriscv_core/u_csr_reg/N100_1/gateop_perm/Z
                                   net (fanout=97)       0.659       6.622         l1/u_tinyriscv_core/u_csr_reg/_N14004
 CLMA_70_260/Y1                    td                    0.135       6.757 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_4/gateop_perm/Z
                                   net (fanout=1)        0.242       6.999         l1/u_tinyriscv_core/u_csr_reg/_N15818
 CLMA_70_260/Y0                    td                    0.226       7.225 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_10/gateop_perm/Z
                                   net (fanout=1)        0.242       7.467         l1/u_tinyriscv_core/u_csr_reg/_N15821
 CLMA_70_261/Y1                    td                    0.221       7.688 r       l1/u_tinyriscv_core/u_csr_reg/N65_or[0]_2_8/gateop_perm/Z
                                   net (fanout=8)        0.243       7.931         l1/u_tinyriscv_core/csr_ex_data_o [0]
 CLMA_70_261/Y0                    td                    0.131       8.062 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74_81_5/gateop_perm/Z
                                   net (fanout=98)       0.382       8.444         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N74 [16]
 CLMA_70_237/Y0                    td                    0.131       8.575 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N4_5[0]/gateop_perm/Z
                                   net (fanout=4)        0.952       9.527         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [0]
                                                         0.190       9.717 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_2/gateop_A2/Cout
                                                         0.000       9.717         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [3]
 CLMA_86_200/COUT                  td                    0.083       9.800 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_4/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.800         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [5]
                                                         0.055       9.855 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_6/gateop_A2/Cout
                                                         0.000       9.855         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [7]
 CLMA_86_204/COUT                  td                    0.083       9.938 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_8/gateop_A2/Cout
                                   net (fanout=1)        0.000       9.938         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [9]
                                                         0.055       9.993 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_10/gateop_A2/Cout
                                                         0.000       9.993         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [11]
 CLMA_86_208/COUT                  td                    0.083      10.076 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_12/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.076         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [13]
                                                         0.055      10.131 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_14/gateop_A2/Cout
                                                         0.000      10.131         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [15]
 CLMA_86_212/COUT                  td                    0.083      10.214 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_16/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.214         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [17]
                                                         0.055      10.269 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_18/gateop_A2/Cout
                                                         0.000      10.269         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [19]
 CLMA_86_216/COUT                  td                    0.083      10.352 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_20/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.352         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [21]
                                                         0.055      10.407 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_22/gateop_A2/Cout
                                                         0.000      10.407         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [23]
 CLMA_86_220/COUT                  td                    0.083      10.490 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_24/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.490         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [25]
                                                         0.055      10.545 f       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_26/gateop_A2/Cout
                                                         0.000      10.545         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [27]
 CLMA_86_224/COUT                  td                    0.083      10.628 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_28/gateop_A2/Cout
                                   net (fanout=1)        0.000      10.628         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.co [29]
 CLMA_86_228/Y0                    td                    0.158      10.786 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5.fsub_30/gateop_A2/Y0
                                   net (fanout=1)        0.241      11.027         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N5 [29]
 CLMS_86_229/Y0                    td                    0.131      11.158 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6[29]/gateop/Z
                                   net (fanout=1)        0.587      11.745         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N6 [29]
                                                         0.225      11.970 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_29/gateop_A2/Cout
                                                         0.000      11.970         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N233
 CLMA_90_229/Y3                    td                    0.305      12.275 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/N7_31/gateop_A2/Y1
                                   net (fanout=1)        0.241      12.516         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/add_sub_res [31]
 CLMA_90_228/Y2                    td                    0.173      12.689 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_6[31]/gateop/F
                                   net (fanout=1)        0.240      12.929         l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/_N3663
 CLMA_90_228/Y6AB                  td                    0.135      13.064 r       l1/u_tinyriscv_core/u_exu/u_exu_alu_datapath/alu_res_o_11[31]_muxf6_perm/Z
                                   net (fanout=5)        0.439      13.503         l1/m1_addr_i [31]
 CLMA_70_228/Y1                    td                    0.165      13.668 r       l1/u_rib/N74_31_9/gateop/F
                                   net (fanout=2)        0.771      14.439         l1/u_rib/_N18648 
 CLMA_70_169/Y2                    td                    0.227      14.666 r       l1/u_rib/N352_1/gateop_perm/Z
                                   net (fanout=54)       1.131      15.797         l1/_N13798       
 CLMA_106_137/Y1                   td                    0.135      15.932 r       l1/u_rib/N169_46_2/gateop_perm/Z
                                   net (fanout=1)        0.241      16.173         l1/u_rib/_N15731 
 CLMA_106_137/Y2                   td                    0.227      16.400 r       l1/u_rib/N169_46_5/gateop/Z
                                   net (fanout=8)        0.244      16.644         l1/u_rib/mux_s_data [14]
 CLMA_106_137/Y0                   td                    0.226      16.870 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/lb_res_1[6]/gateop_perm/Z
                                   net (fanout=1)        0.240      17.110         l1/u_tinyriscv_core/u_exu/u_exu_mem/_N2729
 CLMA_106_136/Y6CD                 td                    0.304      17.414 r       l1/u_tinyriscv_core/u_exu/u_exu_mem/mem_wdata_o_5[6]_muxf6/F
                                   net (fanout=6)        0.369      17.783         l1/_N2985        
 CLMA_106_133/Y3                   td                    0.143      17.926 f       l1/u_rib/N239_50/gateop_perm/Z
                                   net (fanout=8)        3.184      21.110         l1/s1_data_o [6] 
 DRM_62_20/DA0[6]                                                          f       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/DA0[6]

 Data arrival time                                                  21.110         Logic Levels: 27 
                                                                                   Logic: 5.236ns(30.472%), Route: 11.947ns(69.528%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.285       8.391         ntclkbufg_1      
 DRM_62_20/CLKA[0]                                                         r       l1/u_ram/ram222/U_ipml_spram_ram2/ADDR_LOOP[3].DATA_LOOP[0].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.308       8.699                          
 clock uncertainty                                      -0.150       8.549                          

 Setup time                                              0.019       8.568                          

 Data required time                                                  8.568                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.568                          
 Data arrival time                                                 -21.110                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                  -12.542                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.204  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.935
  Launch Clock Delay      :  3.423
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.317       3.423         ntclkbufg_1      
 CLMA_86_280/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/CLK

 CLMA_86_280/Q0                    tco                   0.197       3.620 f       l1/u_tinyriscv_core/u_idu_exu/pc_ff/qout_r[22]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.295       3.915         l1/u_tinyriscv_core/ie_dec_pc_o [22]
 CLMA_82_281/M0                                                            f       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/D

 Data arrival time                                                   3.915         Logic Levels: 0  
                                                                                   Logic: 0.197ns(40.041%), Route: 0.295ns(59.959%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.521       3.935         ntclkbufg_1      
 CLMA_82_281/CLK                                                           r       l1/u_tinyriscv_core/u_clint/inst_addr[22]/opit_0/CLK
 clock pessimism                                        -0.308       3.627                          
 clock uncertainty                                       0.000       3.627                          

 Hold time                                              -0.010       3.617                          

 Data required time                                                  3.617                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.617                          
 Data arrival time                                                  -3.915                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.298                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK
Endpoint    : l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.189  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.919
  Launch Clock Delay      :  3.422
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.316       3.422         ntclkbufg_1      
 CLMA_46_260/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/CLK

 CLMA_46_260/Q0                    tco                   0.197       3.619 f       l1/u_tinyriscv_core/u_clint/csr_state_4/opit_0/Q
                                   net (fanout=40)       0.212       3.831         l1/u_tinyriscv_core/u_clint/N100 [1]
 CLMA_46_244/B4                                                            f       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/B4

 Data arrival time                                                   3.831         Logic Levels: 0  
                                                                                   Logic: 0.197ns(48.166%), Route: 0.212ns(51.834%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.505       3.919         ntclkbufg_1      
 CLMA_46_244/CLK                                                           r       l1/u_tinyriscv_core/u_ifu/pc[0]/opit_0_L6Q_perm/CLK
 clock pessimism                                        -0.308       3.611                          
 clock uncertainty                                       0.000       3.611                          

 Hold time                                              -0.092       3.519                          

 Data required time                                                  3.519                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.519                          
 Data arrival time                                                  -3.831                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.312                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/L1
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.212  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.965
  Launch Clock Delay      :  3.445
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.339       3.445         ntclkbufg_1      
 CLMA_78_244/CLK                                                           r       l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/CLK

 CLMA_78_244/Q1                    tco                   0.197       3.642 f       l1/u_tinyriscv_core/u_clint/csr_wdata_o[9]/opit_0_L5Q_perm/Q
                                   net (fanout=1)        0.216       3.858         l1/u_tinyriscv_core/clint_csr_wdata_o [9]
 CLMA_70_249/B1                                                            f       l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/L1

 Data arrival time                                                   3.858         Logic Levels: 0  
                                                                                   Logic: 0.197ns(47.700%), Route: 0.216ns(52.300%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.551       3.965         ntclkbufg_1      
 CLMA_70_249/CLK                                                           r       l1/u_tinyriscv_core/u_csr_reg/mcause[9]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.657                          
 clock uncertainty                                       0.000       3.657                          

 Hold time                                              -0.112       3.545                          

 Data required time                                                  3.545                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.545                          
 Data arrival time                                                  -3.858                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.313                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[20]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[19]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE
Path Group  : jtag_TCK_Inferred
Path Type   : max
Path Class  : sequential timing path
Clock Skew :    -0.162  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.109
  Launch Clock Delay      :  4.875
  Clock Pessimism Removal :  0.604

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (falling edge)
                                                       500.000     500.000 f                        
 V17                                                     0.000     500.000 f       jtag_TCK (port)  
                                   net (fanout=1)        0.088     500.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.959     501.047 f       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000     501.047         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081     501.128 f       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.312     503.440         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000     503.440 f       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.435     504.875         ntclkbufg_0      
 CLMA_90_69/CLK                                                            f       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/CLK

 CLMA_90_69/Q0                     tco                   0.193     505.068 r       l1/u_jtag_top/u_jtag_driver/ir_reg[4]/opit_0_inv/Q
                                   net (fanout=5)        0.564     505.632         l1/u_jtag_top/u_jtag_driver/ir_reg [4]
 CLMS_94_69/Y3                     td                    0.302     505.934 r       l1/u_jtag_top/u_jtag_driver/N229/gateop_perm/Z
                                   net (fanout=13)       0.386     506.320         l1/u_jtag_top/u_jtag_driver/N229
 CLMS_94_57/Y1                     td                    0.143     506.463 f       l1/u_jtag_top/u_jtag_driver/N233_7/gateop_perm/Z
                                   net (fanout=40)       1.032     507.495         l1/u_jtag_top/u_jtag_driver/N233
 CLMA_58_81/CE                                                             f       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CE

 Data arrival time                                                 507.495         Logic Levels: 2  
                                                                                   Logic: 0.638ns(24.351%), Route: 1.982ns(75.649%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                      1000.000    1000.000 r                        
 V17                                                     0.000    1000.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088    1000.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781    1000.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000    1000.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071    1000.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896    1002.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000    1002.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273    1004.109         ntclkbufg_0      
 CLMA_58_81/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dtm_req_data[21]/opit_0_inv/CLK
 clock pessimism                                         0.604    1004.713                          
 clock uncertainty                                      -0.050    1004.663                          

 Setup time                                             -0.212    1004.451                          

 Data required time                                               1004.451                          
----------------------------------------------------------------------------------------------------
 Data required time                                               1004.451                          
 Data arrival time                                                -507.495                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                       496.956                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.203  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.718
  Launch Clock Delay      :  4.109
  Clock Pessimism Removal :  -0.406

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.273       4.109         ntclkbufg_0      
 CLMS_86_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/CLK

 CLMS_86_69/Q0                     tco                   0.197       4.306 f       l1/u_jtag_top/u_jtag_driver/shift_reg[3]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        0.139       4.445         l1/u_jtag_top/u_jtag_driver/shift_reg [3]
 CLMS_78_69/A1                                                             f       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/L1

 Data arrival time                                                   4.445         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.476       4.718         ntclkbufg_0      
 CLMS_78_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/shift_reg[2]/opit_0_L5Q_perm/CLK
 clock pessimism                                        -0.406       4.312                          
 clock uncertainty                                       0.000       4.312                          

 Hold time                                              -0.112       4.200                          

 Data required time                                                  4.200                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.200                          
 Data arrival time                                                  -4.445                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.245                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.694
  Launch Clock Delay      :  4.091
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.255       4.091         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q1                     tco                   0.197       4.288 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[23]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.138       4.426         l1/u_jtag_top/u_jtag_driver/rx_data [23]
 CLMS_54_69/AD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/D

 Data arrival time                                                   4.426         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.806%), Route: 0.138ns(41.194%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       4.694         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[23]/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.118                          
 clock uncertainty                                       0.000       4.118                          

 Hold time                                               0.028       4.146                          

 Data required time                                                  4.146                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.146                          
 Data arrival time                                                  -4.426                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.280                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK
Endpoint    : l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D
Path Group  : jtag_TCK_Inferred
Path Type   : min
Path Class  : sequential timing path
Clock Skew :    0.027  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  4.694
  Launch Clock Delay      :  4.091
  Clock Pessimism Removal :  -0.576

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.781       0.869 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.869         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.071       0.940 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        1.896       2.836         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       2.836 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.255       4.091         ntclkbufg_0      
 CLMA_54_68/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/CLK

 CLMA_54_68/Q2                     tco                   0.197       4.288 f       l1/u_jtag_top/u_jtag_driver/rx/recv_data[14]/opit_0_inv_L5Q_perm/Q
                                   net (fanout=1)        0.139       4.427         l1/u_jtag_top/u_jtag_driver/rx_data [14]
 CLMS_54_69/CD                                                             f       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/D

 Data arrival time                                                   4.427         Logic Levels: 0  
                                                                                   Logic: 0.197ns(58.631%), Route: 0.139ns(41.369%)
----------------------------------------------------------------------------------------------------

 Clock jtag_TCK_Inferred (rising edge)
                                                         0.000       0.000 r                        
 V17                                                     0.000       0.000 r       jtag_TCK (port)  
                                   net (fanout=1)        0.088       0.088         jtag_TCK         
 IOBS_152_81/DIN                   td                    0.898       0.986 r       jtag_TCK_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.986         jtag_TCK_ibuf/ntD
 IOL_151_81/RX_DATA_DD             td                    0.081       1.067 r       jtag_TCK_ibuf/opit_1/OUT
                                   net (fanout=1)        2.175       3.242         nt_jtag_TCK      
 USCM_74_133/CLK_USCM              td                    0.000       3.242 r       clkbufg_0/gopclkbufg/CLKOUT
                                   net (fanout=233)      1.452       4.694         ntclkbufg_0      
 CLMS_54_69/CLK                                                            r       l1/u_jtag_top/u_jtag_driver/dm_resp_data[14]/opit_0_inv/CLK
 clock pessimism                                        -0.576       4.118                          
 clock uncertainty                                       0.000       4.118                          

 Hold time                                               0.027       4.145                          

 Data required time                                                  4.145                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  4.145                          
 Data arrival time                                                  -4.427                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.282                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.032  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.405
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.479      11.071         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTB[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTB[0]

 Data arrival time                                                  11.071         Logic Levels: 1  
                                                                                   Logic: 0.501ns(6.989%), Route: 6.667ns(93.011%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.299       8.405         ntclkbufg_1      
 DRM_122_0/CLKB[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKB[0]
 clock pessimism                                         0.466       8.871                          
 clock uncertainty                                      -0.150       8.721                          

 Recovery time                                          -0.035       8.686                          

 Data required time                                                  8.686                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.686                          
 Data arrival time                                                 -11.071                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.385                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.229  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.366
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      1.954       9.546         l1/uart_0/u_vld_rdy/vld_dff/N0
 CLMA_30_105/RSCO                  td                    0.102       9.648 f       l1/uart_0/rx_clk_edge_cnt[3]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000       9.648         _N223            
 CLMA_30_109/RSCO                  td                    0.074       9.722 f       l1/uart_0/rx_div_cnt[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000       9.722         _N222            
 CLMA_30_113/RSCO                  td                    0.074       9.796 f       l1/uart_0/rx_data[4]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000       9.796         _N221            
 CLMA_30_117/RSCO                  td                    0.074       9.870 f       l1/uart_0/uart_status[1]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=6)        0.000       9.870         _N220            
 CLMA_30_121/RSCO                  td                    0.074       9.944 f       l1/uart_0/uart_rx[7]/opit_0/RSOUT
                                   net (fanout=3)        0.000       9.944         _N219            
 CLMA_30_125/RSCO                  td                    0.074      10.018 f       l1/uart_0/data_r[7]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=2)        0.000      10.018         _N218            
 CLMA_30_129/RSCO                  td                    0.074      10.092 f       l1/uart_0/data_r[10]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.092         _N217            
 CLMA_30_133/RSCO                  td                    0.074      10.166 f       l1/uart_0/data_r[5]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.166         _N216            
 CLMA_30_137/RSCO                  td                    0.074      10.240 f       l1/timer_0/timer_value[12]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.240         _N215            
 CLMA_30_141/RSCO                  td                    0.074      10.314 f       l1/timer_0/timer_value[4]/opit_0/RSOUT
                                   net (fanout=3)        0.000      10.314         _N214            
 CLMA_30_145/RSCO                  td                    0.074      10.388 f       l1/timer_0/data_r[9]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=1)        0.000      10.388         _N213            
 CLMA_30_149/RSCO                  td                    0.074      10.462 f       l1/timer_0/timer_value[15]/opit_0/RSOUT
                                   net (fanout=2)        0.000      10.462         _N212            
 CLMA_30_153/RSCO                  td                    0.074      10.536 f       l1/timer_0/data_r[13]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=4)        0.000      10.536         _N211            
 CLMA_30_157/RSCO                  td                    0.074      10.610 f       l1/timer_0/data_r[18]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.610         _N210            
 CLMA_30_161/RSCO                  td                    0.074      10.684 f       l1/timer_0/data_r[31]/opit_0_L5Q/RSOUT
                                   net (fanout=4)        0.000      10.684         _N209            
 CLMA_30_165/RSCO                  td                    0.074      10.758 f       l1/timer_0/data_r[30]/opit_0_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000      10.758         _N208            
 CLMA_30_169/RSCO                  td                    0.074      10.832 f       l1/timer_0/timer_value[28]/opit_0/RSOUT
                                   net (fanout=1)        0.000      10.832         _N207            
 CLMA_30_173/RSCI                                                          f       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/RS

 Data arrival time                                                  10.832         Logic Levels: 18 
                                                                                   Logic: 1.787ns(25.790%), Route: 5.142ns(74.210%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.260       8.366         ntclkbufg_1      
 CLMA_30_173/CLK                                                           r       l1/u_tinyriscv_core/u_idu_exu/rs2_rdata_ff/qout_r[19]/opit_0_MUX16TO1Q/CLK
 clock pessimism                                         0.308       8.674                          
 clock uncertainty                                      -0.150       8.524                          

 Recovery time                                           0.000       8.524                          

 Data required time                                                  8.524                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.524                          
 Data arrival time                                                 -10.832                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.308                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : max
Path Class  : async timing path
Clock Skew :    -0.037  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.400
  Launch Clock Delay      :  3.903
  Clock Pessimism Removal :  0.466

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.489       3.903         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.206       4.109 f       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      3.188       7.297         l1/jtag_rst_n    
 CLMA_50_241/Y2                    td                    0.295       7.592 f       l1/gpio_0/N9/gateop_perm/Z
                                   net (fanout=585)      3.365      10.957         l1/uart_0/u_vld_rdy/vld_dff/N0
 DRM_122_0/RSTA[0]                                                         f       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/RSTA[0]

 Data arrival time                                                  10.957         Logic Levels: 1  
                                                                                   Logic: 0.501ns(7.102%), Route: 6.553ns(92.898%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         5.000       5.000 r                        
 B5                                                      0.000       5.000 r       clk (port)       
                                   net (fanout=1)        0.093       5.093         clk              
 IOBD_0_298/DIN                    td                    0.781       5.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       5.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       5.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       6.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       6.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       7.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       7.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.294       8.400         ntclkbufg_1      
 DRM_122_0/CLKA[0]                                                         r       l1/u_rom/rom111/U_ipml_spram_ram1/ADDR_LOOP[4].DATA_LOOP[1].U_GTP_DRM18K/iGopDrm/CLKA[0]
 clock pessimism                                         0.466       8.866                          
 clock uncertainty                                      -0.150       8.716                          

 Recovery time                                          -0.058       8.658                          

 Data required time                                                  8.658                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  8.658                          
 Data arrival time                                                 -10.957                          
----------------------------------------------------------------------------------------------------
 Slack (VIOLATED)                                                   -2.299                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[23]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[27]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK
Endpoint    : l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS
Path Group  : sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred
Path Type   : min
Path Class  : async timing path
Clock Skew :    0.216  (Capture Clock Delay - Launch Clock Delay + Clock Pessimism Removal)
  Capture Clock Delay     :  3.922
  Launch Clock Delay      :  3.398
  Clock Pessimism Removal :  -0.308

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.781       0.874 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.874         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.041       0.915 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.265       1.180         _N7              
 PLL_82_319/CLK_OUT0               td                    0.339       1.519 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.587       2.106         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.106 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.292       3.398         ntclkbufg_1      
 CLMA_130_101/CLK                                                          r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/CLK

 CLMA_130_101/Q0                   tco                   0.198       3.596 r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/Q
                                   net (fanout=230)      0.841       4.437         l1/jtag_rst_n    
 CLMA_78_92/RSCO                   td                    0.100       4.537 f       l1/u_jtag_top/u_jtag_dm/sbcs[29]/opit_0_inv_L5Q_perm/RSOUT
                                   net (fanout=3)        0.000       4.537         _N37             
 CLMA_78_96/RSCI                                                           f       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/RS

 Data arrival time                                                   4.537         Logic Levels: 1  
                                                                                   Logic: 0.298ns(26.163%), Route: 0.841ns(73.837%)
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.508       3.922         ntclkbufg_1      
 CLMA_78_96/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/data0[29]/opit_0_inv_L5Q_perm/CLK
 clock pessimism                                        -0.308       3.614                          
 clock uncertainty                                       0.000       3.614                          

 Removal time                                            0.000       3.614                          

 Data required time                                                  3.614                          
----------------------------------------------------------------------------------------------------
 Data required time                                                  3.614                          
 Data arrival time                                                  -4.537                          
----------------------------------------------------------------------------------------------------
 Slack (MET)                                                         0.923                          
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[1] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.452       3.866         ntclkbufg_1      
 CLMA_54_176/CLK                                                           r       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/CLK

 CLMA_54_176/Q1                    tco                   0.206       4.072 f       l1/gpio_0/gpio_ctrl[2]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.758       5.830         l1/gpio_ctrl [2] 
 CLMA_82_112/Y2                    td                    0.295       6.125 f       l1/N103inv/gateop_perm/Z
                                   net (fanout=1)        1.189       7.314         l1/N103_inv      
 IOL_151_101/TO                    td                    0.081       7.395 f       l1.gpio_tri[1]/opit_1/T
                                   net (fanout=1)        0.000       7.395         l1.gpio_tri[1]/ntT
 IOBS_152_101/PAD                  tse                   2.049       9.444 f       l1.gpio_tri[1]/opit_0/IO
                                   net (fanout=1)        0.164       9.608         nt_gpio[1]       
 V11                                                                       f       gpio[1] (port)   

 Data arrival time                                                   9.608         Logic Levels: 3  
                                                                                   Logic: 2.631ns(45.820%), Route: 3.111ns(54.180%)
====================================================================================================

====================================================================================================

Startpoint  : l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK
Endpoint    : gpio[0] (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.516       3.930         ntclkbufg_1      
 CLMA_70_133/CLK                                                           r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/CLK

 CLMA_70_133/Q0                    tco                   0.209       4.139 r       l1/gpio_0/gpio_ctrl[0]/opit_0_L5Q_perm/Q
                                   net (fanout=3)        1.357       5.496         l1/gpio_ctrl [0] 
 CLMS_78_113/Y1                    td                    0.143       5.639 f       l1/N101inv/gateop_perm/Z
                                   net (fanout=1)        1.223       6.862         l1/N101_inv      
 IOL_151_102/TO                    td                    0.081       6.943 f       l1.gpio_tri[0]/opit_1/T
                                   net (fanout=1)        0.000       6.943         l1.gpio_tri[0]/ntT
 IOBD_152_102/PAD                  tse                   2.049       8.992 f       l1.gpio_tri[0]/opit_0/IO
                                   net (fanout=1)        0.157       9.149         nt_gpio[0]       
 U11                                                                       f       gpio[0] (port)   

 Data arrival time                                                   9.149         Logic Levels: 3  
                                                                                   Logic: 2.482ns(47.557%), Route: 2.737ns(52.443%)
====================================================================================================

====================================================================================================

Startpoint  : l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK
Endpoint    : halted_ind (port)
Path Group  : **default**
Path Type   : max
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------

 Clock sys_clk|pll1/u_pll_e1/CLKOUT0_Inferred (rising edge)
                                                         0.000       0.000 r                        
 B5                                                      0.000       0.000 r       clk (port)       
                                   net (fanout=1)        0.093       0.093         clk              
 IOBD_0_298/DIN                    td                    0.898       0.991 r       clk_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.991         clk_ibuf/ntD     
 IOL_7_298/INCK                    td                    0.047       1.038 r       clk_ibuf/opit_1/INCK
                                   net (fanout=1)        0.311       1.349         _N7              
 PLL_82_319/CLK_OUT0               td                    0.389       1.738 r       pll1/u_pll_e1/goppll/CLKOUT0
                                   net (fanout=1)        0.676       2.414         clkin1           
 USCM_74_104/CLK_USCM              td                    0.000       2.414 r       clkbufg_1/gopclkbufg/CLKOUT
                                   net (fanout=2699)     1.478       3.892         ntclkbufg_1      
 CLMA_58_88/CLK                                                            r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/CLK

 CLMA_58_88/Q0                     tco                   0.209       4.101 r       l1/u_jtag_top/u_jtag_dm/dm_halt_req/opit_0_inv_L5Q_perm/Q
                                   net (fanout=19)       0.994       5.095         l1/u_jtag_top/u_jtag_dm/dmstatus [9]
 CLMA_90_109/Y1                    td                    0.143       5.238 f       l1/N4/gateop_perm/Z
                                   net (fanout=1)        0.891       6.129         nt_halted_ind    
 IOL_151_114/DO                    td                    0.081       6.210 f       halted_ind_obuf/opit_1/O
                                   net (fanout=1)        0.000       6.210         halted_ind_obuf/ntO
 IOBD_152_114/PAD                  td                    2.049       8.259 f       halted_ind_obuf/opit_0/O
                                   net (fanout=1)        0.161       8.420         halted_ind       
 U10                                                                       f       halted_ind (port)

 Data arrival time                                                   8.420         Logic Levels: 3  
                                                                                   Logic: 2.482ns(54.814%), Route: 2.046ns(45.186%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[0].dp_is_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : rst_ext_i (port)
Endpoint    : l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 U12                                                     0.000       0.000 r       rst_ext_i (port) 
                                   net (fanout=1)        0.145       0.145         rst_ext_i        
 IOBD_152_106/DIN                  td                    0.781       0.926 r       rst_ext_i_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.926         rst_ext_i_ibuf/ntD
 IOL_151_106/RX_DATA_DD            td                    0.071       0.997 r       rst_ext_i_ibuf/opit_1/OUT
                                   net (fanout=2)        0.372       1.369         nt_rst_ext_i     
 CLMA_130_101/RS                                                           r       l1/u_rst_ctrl/ext_rst_sync/ticks_sync[1].dp_is_not_0.rst_0_dff/qout_r[0]/opit_0_inv/RS

 Data arrival time                                                   1.369         Logic Levels: 2  
                                                                                   Logic: 0.852ns(62.235%), Route: 0.517ns(37.765%)
====================================================================================================

====================================================================================================

Startpoint  : jtag_TMS (port)
Endpoint    : l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1
Path Group  : **default**
Path Type   : min
Path Class  : combinational timing path

 Location                          Delay Type             Incr        Path         Logical Resource 
----------------------------------------------------------------------------------------------------


 T18                                                     0.000       0.000 f       jtag_TMS (port)  
                                   net (fanout=1)        0.059       0.059         jtag_TMS         
 IOBD_152_74/DIN                   td                    0.834       0.893 f       jtag_TMS_ibuf/opit_0/O
                                   net (fanout=1)        0.000       0.893         jtag_TMS_ibuf/ntD
 IOL_151_74/RX_DATA_DD             td                    0.071       0.964 f       jtag_TMS_ibuf/opit_1/OUT
                                   net (fanout=16)       0.546       1.510         nt_jtag_TMS      
 CLMA_102_72/D1                                                            f       l1/u_jtag_top/u_jtag_driver/jtag_state_3/opit_0_inv_L5Q_perm/L1

 Data arrival time                                                   1.510         Logic Levels: 2  
                                                                                   Logic: 0.905ns(59.934%), Route: 0.605ns(40.066%)
====================================================================================================

====================================================================================================

0. checking no_clock
--------------------

1. checking virtual_clock
--------------------

2. checking unexpandable_clocks
--------------------

3. checking no_input_delay
--------------------

4. checking no_output_delay
--------------------

5. checking partial_input_delay
--------------------

6. checking partial_output_delay
--------------------

7. checking io_min_max_delay_consistency
--------------------

8. checking input_delay_assigned_to_clock
--------------------

9. checking loops
--------------------

10. checking latches
--------------------
Action report_timing: Real time elapsed is 30.000 sec
Action report_timing: CPU time elapsed is 20.516 sec
Current time: Sun Nov  6 16:53:09 2022
Action report_timing: Peak memory pool usage is 522,743,808 bytes
Report timing is finished successfully.
Process "Report Timing" done.


Process "Generate Bitstream" started.
Current time: Sun Nov  6 16:53:12 2022
Compiling architecture definition.
Compiling verification operator library.
Compiling common defs.
Compiling prim grid devices.
Compiling gate devices.
Compiling gate operators.
Building architecture model.
Loading device packaging model 'MBG324'.
Reading design from DB.
Start Generating Programming File...
Reading design from DB takes 3.515625 sec.
Generating architecture configuration.
The bitstream file is "D:/panguprj/tinydram/generate_bitstream/top.sbit"
Generate programming file takes 42.015625 sec.
Generating Programming File done.
Action gen_bit_stream: Real time elapsed is 79.000 sec
Action gen_bit_stream: CPU time elapsed is 47.250 sec
Current time: Sun Nov  6 16:54:32 2022
Action gen_bit_stream: Peak memory pool usage is 425,877,504 bytes
Process "Generate Bitstream" done.
