INFO: [VRFC 10-2263] Analyzing SystemVerilog file "C:/Users/HP/Desktop/lab2/lab2.srcs/sources_1/new/abc.sv" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module full_adder
INFO: [VRFC 10-311] analyzing module full_adder_tb
