// Seed: 3925108908
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  wire id_3, id_4;
  module_2 modCall_1 ();
endmodule
module module_1;
  wor id_1, id_2, id_3 = -1, id_4;
  module_0 modCall_1 (
      id_3,
      id_3
  );
  assign id_3 = id_4 == id_1;
endmodule
module module_2;
  assign id_1 = id_1;
  assign module_3.id_3 = 0;
  wire id_2;
endmodule
module module_3 (
    input  tri1 id_0,
    output tri1 id_1,
    input  tri1 id_2,
    output tri  id_3,
    input  tri0 id_4
);
  module_2 modCall_1 ();
endmodule
module module_4 (
    id_1
);
  output wire id_1;
  wire id_3, id_4, id_5, id_6;
  module_2 modCall_1 ();
endmodule
