

================================================================
== Vitis HLS Report for 'Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble'
================================================================
* Date:           Sat Mar 26 21:16:47 2022

* Version:        2021.2 (Build 3367213 on Tue Oct 19 02:48:09 MDT 2021)
* Project:        be_vhls_prj
* Solution:       IPXACTExport (Vivado IP Flow Target)
* Product family: zynq
* Target device:  xc7z020-clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  4.00 ns|  2.912 ns|     1.08 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |      273|      273|  1.092 us|  1.092 us|  273|  273|       no|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |                         |  Latency (cycles) | Iteration|  Initiation Interval  | Trip |          |
        |        Loop Name        |   min   |   max   |  Latency |  achieved |   target  | Count| Pipelined|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+
        |- realfft_be_descramble  |      271|      271|        17|          1|          1|   256|       yes|
        +-------------------------+---------+---------+----------+-----------+-----------+------+----------+



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-----+--------+-------+-----+
|       Name      | BRAM_18K| DSP |   FF   |  LUT  | URAM|
+-----------------+---------+-----+--------+-------+-----+
|DSP              |        -|    4|       -|      -|    -|
|Expression       |        -|    -|       0|    880|    -|
|FIFO             |        -|    -|       -|      -|    -|
|Instance         |        -|    -|       -|      -|    -|
|Memory           |        -|    -|       -|      -|    -|
|Multiplexer      |        -|    -|       -|     50|    -|
|Register         |        -|    -|    1432|    224|    -|
+-----------------+---------+-----+--------+-------+-----+
|Total            |        0|    4|    1432|   1154|    0|
+-----------------+---------+-----+--------+-------+-----+
|Available        |      280|  220|  106400|  53200|    0|
+-----------------+---------+-----+--------+-------+-----+
|Utilization (%)  |        0|    1|       1|      2|    0|
+-----------------+---------+-----+--------+-------+-----+

+ Detail: 
    * Instance: 
    N/A

    * DSP: 
    +------------------------------------+--------------------------------+--------------+
    |              Instance              |             Module             |  Expression  |
    +------------------------------------+--------------------------------+--------------+
    |mac_muladd_16s_15ns_31s_31_4_1_U11  |mac_muladd_16s_15ns_31s_31_4_1  |  i0 + i1 * i2|
    |mac_mulsub_16s_16s_31s_31_4_1_U12   |mac_mulsub_16s_16s_31s_31_4_1   |  i0 - i1 * i2|
    |mul_mul_16s_15ns_31_4_1_U9          |mul_mul_16s_15ns_31_4_1         |       i0 * i1|
    |mul_mul_16s_16s_31_4_1_U10          |mul_mul_16s_16s_31_4_1          |       i0 * i1|
    +------------------------------------+--------------------------------+--------------+

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +---------------------------+----------+----+---+----+------------+------------+
    |       Variable Name       | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +---------------------------+----------+----+---+----+------------+------------+
    |add_ln712_fu_508_p2        |         +|   0|  0|  23|          16|          16|
    |add_ln88_fu_221_p2         |         +|   0|  0|  14|           9|           1|
    |p_r_M_imag_V_1_fu_528_p2   |         +|   0|  0|  23|          16|          16|
    |p_r_M_real_V_1_fu_520_p2   |         +|   0|  0|  23|          16|          16|
    |ret_V_6_fu_322_p2          |         +|   0|  0|  24|          17|          17|
    |ret_V_7_fu_276_p2          |         +|   0|  0|  24|          17|          17|
    |r_V_5_fu_361_p2            |         -|   0|  0|  24|           1|          17|
    |ret_V_8_fu_270_p2          |         -|   0|  0|  24|          17|          17|
    |ret_V_9_fu_316_p2          |         -|   0|  0|  24|          17|          17|
    |sub_ln1201_10_fu_722_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_11_fu_644_p2    |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_12_fu_737_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_13_fu_678_p2    |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_14_fu_752_p2    |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_1_fu_465_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_2_fu_346_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_3_fu_430_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_4_fu_374_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_5_fu_444_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_6_fu_476_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_7_fu_576_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_8_fu_707_p2     |         -|   0|  0|  23|           1|          16|
    |sub_ln1201_9_fu_610_p2     |         -|   0|  0|  24|           1|          17|
    |sub_ln1201_fu_415_p2       |         -|   0|  0|  24|           1|          17|
    |sub_ln712_1_fu_259_p2      |         -|   0|  0|  23|           1|          16|
    |sub_ln712_2_fu_516_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln712_3_fu_524_p2      |         -|   0|  0|  23|          16|          16|
    |sub_ln712_4_fu_231_p2      |         -|   0|  0|  15|           1|           8|
    |sub_ln712_fu_512_p2        |         -|   0|  0|  23|          16|          16|
    |ap_block_pp0_stage0_01001  |       and|   0|  0|   2|           1|           1|
    |icmp_ln88_fu_215_p2        |      icmp|   0|  0|  11|           9|          10|
    |icmp_ln92_fu_254_p2        |      icmp|   0|  0|  11|           9|           1|
    |f_M_imag_V_fu_435_p3       |    select|   0|  0|  16|           1|          16|
    |f_M_real_V_fu_470_p3       |    select|   0|  0|  16|           1|          16|
    |g_M_imag_V_fu_481_p3       |    select|   0|  0|  16|           1|          16|
    |g_M_real_V_fu_389_p3       |    select|   0|  0|  16|           1|          16|
    |select_ln1201_3_fu_727_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1201_4_fu_742_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1201_5_fu_757_p3  |    select|   0|  0|  16|           1|          16|
    |select_ln1201_fu_712_p3    |    select|   0|  0|  16|           1|          16|
    |t_V_4_fu_547_p3            |    select|   0|  0|  16|           1|          16|
    |t_V_5_fu_542_p3            |    select|   0|  0|  16|           1|          16|
    |t_V_6_fu_537_p3            |    select|   0|  0|  16|           1|          16|
    |t_V_7_fu_532_p3            |    select|   0|  0|  16|           1|          16|
    |ap_enable_pp0              |       xor|   0|  0|   2|           1|           2|
    +---------------------------+----------+----+---+----+------------+------------+
    |Total                      |          |   0|  0| 880|         223|         659|
    +---------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +--------------------------+----+-----------+-----+-----------+
    |           Name           | LUT| Input Size| Bits| Total Bits|
    +--------------------------+----+-----------+-----+-----------+
    |ap_done_int               |   9|          2|    1|          2|
    |ap_enable_reg_pp0_iter1   |   9|          2|    1|          2|
    |ap_sig_allocacmp_i_2      |  14|          3|    9|         27|
    |i_fu_80                   |   9|          2|    9|         18|
    |real_spectrum_lo_i_blk_n  |   9|          2|    1|          2|
    +--------------------------+----+-----------+-----+-----------+
    |Total                     |  50|         11|   21|         51|
    +--------------------------+----+-----------+-----+-----------+

    * Register: 
    +------------------------------------------+----+----+-----+-----------+
    |                   Name                   | FF | LUT| Bits| Const Bits|
    +------------------------------------------+----+----+-----+-----------+
    |add_ln712_reg_1066                        |  16|   0|   16|          0|
    |add_ln88_reg_824                          |   9|   0|    9|          0|
    |ap_CS_fsm                                 |   1|   0|    1|          0|
    |ap_done_reg                               |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                  |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                   |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                   |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter10_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter11_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter12_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter13_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter14_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter15_reg         |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter1_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter2_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter3_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter4_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter5_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter6_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter7_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter8_reg          |   1|   0|    1|          0|
    |ap_loop_exit_ready_pp0_iter9_reg          |   1|   0|    1|          0|
    |descramble_buf_M_imag_V_1_load_1_reg_866  |  16|   0|   16|          0|
    |descramble_buf_M_imag_V_load_reg_876      |  16|   0|   16|          0|
    |descramble_buf_M_real_V_1_load_1_reg_913  |  16|   0|   16|          0|
    |descramble_buf_M_real_V_load_reg_906      |  16|   0|   16|          0|
    |f_M_imag_V_reg_998                        |  16|   0|   16|          0|
    |f_M_real_V_reg_1027                       |  16|   0|   16|          0|
    |g_M_imag_V_reg_1033                       |  16|   0|   16|          0|
    |g_M_real_V_reg_968                        |  16|   0|   16|          0|
    |i_2_reg_814                               |   9|   0|    9|          0|
    |i_fu_80                                   |   9|   0|    9|          0|
    |icmp_ln92_reg_883                         |   1|   0|    1|          0|
    |mul_ln1245_reg_1049                       |  31|   0|   31|          0|
    |p_r_M_imag_V_1_reg_1091                   |  16|   0|   16|          0|
    |p_r_M_real_V_1_reg_1081                   |  16|   0|   16|          0|
    |p_r_V_reg_1054                            |  16|   0|   16|          0|
    |r_V_2_reg_1044                            |  31|   0|   31|          0|
    |ret_V_6_reg_948                           |  17|   0|   17|          0|
    |ret_V_7_reg_923                           |  17|   0|   17|          0|
    |ret_V_8_reg_918                           |  17|   0|   17|          0|
    |ret_V_9_reg_943                           |  17|   0|   17|          0|
    |select_ln1201_3_reg_1161                  |  16|   0|   16|          0|
    |select_ln1201_4_reg_1166                  |  16|   0|   16|          0|
    |select_ln1201_5_reg_1171                  |  16|   0|   16|          0|
    |select_ln1201_reg_1156                    |  16|   0|   16|          0|
    |sext_ln1171_2_reg_1021                    |  31|   0|   31|          0|
    |sext_ln1171_2_reg_1021_pp0_iter8_reg      |  31|   0|   31|          0|
    |sub_ln712_1_reg_891                       |  16|   0|   16|          0|
    |sub_ln712_2_reg_1076                      |  16|   0|   16|          0|
    |sub_ln712_3_reg_1086                      |  16|   0|   16|          0|
    |sub_ln712_4_reg_834                       |   8|   0|    8|          0|
    |sub_ln712_reg_1071                        |  16|   0|   16|          0|
    |tmp_2_reg_928                             |   1|   0|    1|          0|
    |tmp_2_reg_928_pp0_iter6_reg               |   1|   0|    1|          0|
    |tmp_4_reg_973                             |   1|   0|    1|          0|
    |tmp_4_reg_973_pp0_iter7_reg               |   1|   0|    1|          0|
    |tmp_5_reg_1096                            |   1|   0|    1|          0|
    |tmp_6_reg_1111                            |   1|   0|    1|          0|
    |tmp_7_reg_1126                            |   1|   0|    1|          0|
    |tmp_8_reg_1141                            |   1|   0|    1|          0|
    |tmp_reg_953                               |   1|   0|    1|          0|
    |tmp_reg_953_pp0_iter7_reg                 |   1|   0|    1|          0|
    |trunc_ln1201_10_reg_1116                  |  16|   0|   16|          0|
    |trunc_ln1201_11_reg_1121                  |  15|   0|   15|          0|
    |trunc_ln1201_12_reg_1131                  |  16|   0|   16|          0|
    |trunc_ln1201_13_reg_1136                  |  15|   0|   15|          0|
    |trunc_ln1201_14_reg_1146                  |  16|   0|   16|          0|
    |trunc_ln1201_15_reg_1151                  |  15|   0|   15|          0|
    |trunc_ln1201_1_reg_993                    |  16|   0|   16|          0|
    |trunc_ln1201_2_reg_958                    |  16|   0|   16|          0|
    |trunc_ln1201_2_reg_958_pp0_iter7_reg      |  16|   0|   16|          0|
    |trunc_ln1201_3_reg_978                    |  16|   0|   16|          0|
    |trunc_ln1201_3_reg_978_pp0_iter7_reg      |  16|   0|   16|          0|
    |trunc_ln1201_4_reg_963                    |  16|   0|   16|          0|
    |trunc_ln1201_5_reg_933                    |  16|   0|   16|          0|
    |trunc_ln1201_5_reg_933_pp0_iter6_reg      |  16|   0|   16|          0|
    |trunc_ln1201_6_reg_1101                   |  16|   0|   16|          0|
    |trunc_ln1201_7_reg_938                    |  16|   0|   16|          0|
    |trunc_ln1201_9_reg_1106                   |  15|   0|   15|          0|
    |trunc_ln1201_s_reg_1010                   |  16|   0|   16|          0|
    |trunc_ln2_reg_1060                        |  16|   0|   16|          0|
    |trunc_ln88_reg_829                        |   8|   0|    8|          0|
    |trunc_ln88_reg_829_pp0_iter1_reg          |   8|   0|    8|          0|
    |w_M_imag_V_reg_988                        |  16|   0|   16|          0|
    |w_M_real_V_reg_983                        |  15|   0|   15|          0|
    |zext_ln1168_reg_1015                      |  15|   0|   31|         16|
    |zext_ln1168_reg_1015_pp0_iter8_reg        |  15|   0|   31|         16|
    |zext_ln712_reg_839                        |   8|   0|   64|         56|
    |zext_ln90_reg_851                         |   8|   0|   64|         56|
    |descramble_buf_M_imag_V_load_reg_876      |  64|  32|   16|          0|
    |descramble_buf_M_real_V_load_reg_906      |  64|  32|   16|          0|
    |f_M_imag_V_reg_998                        |  64|  32|   16|          0|
    |f_M_real_V_reg_1027                       |  64|  32|   16|          0|
    |i_2_reg_814                               |  64|  32|    9|          0|
    |icmp_ln92_reg_883                         |  64|  32|    1|          0|
    |zext_ln712_reg_839                        |  64|  32|   64|         56|
    +------------------------------------------+----+----+-----+-----------+
    |Total                                     |1432| 224| 1266|        200|
    +------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+----------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|                RTL Ports               | Dir | Bits|  Protocol  |                          Source Object                          |    C Type    |
+----------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+
|ap_clk                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|ap_rst                                  |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|ap_start                                |   in|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|ap_done                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|ap_idle                                 |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|ap_ready                                |  out|    1|  ap_ctrl_hs|  Loop_realfft_be_descramble_proc2_Pipeline_realfft_be_descramble|  return value|
|real_spectrum_lo_i_din                  |  out|   32|     ap_fifo|                                               real_spectrum_lo_i|       pointer|
|real_spectrum_lo_i_full_n               |   in|    1|     ap_fifo|                                               real_spectrum_lo_i|       pointer|
|real_spectrum_lo_i_write                |  out|    1|     ap_fifo|                                               real_spectrum_lo_i|       pointer|
|descramble_buf_M_real_V_address0        |  out|    8|   ap_memory|                                          descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_ce0             |  out|    1|   ap_memory|                                          descramble_buf_M_real_V|         array|
|descramble_buf_M_real_V_q0              |   in|   16|   ap_memory|                                          descramble_buf_M_real_V|         array|
|descramble_buf_M_imag_V_address0        |  out|    8|   ap_memory|                                          descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_ce0             |  out|    1|   ap_memory|                                          descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_q0              |   in|   16|   ap_memory|                                          descramble_buf_M_imag_V|         array|
|descramble_buf_M_imag_V_1_address0      |  out|    8|   ap_memory|                                        descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_ce0           |  out|    1|   ap_memory|                                        descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_imag_V_1_q0            |   in|   16|   ap_memory|                                        descramble_buf_M_imag_V_1|         array|
|descramble_buf_M_real_V_1_address0      |  out|    8|   ap_memory|                                        descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_ce0           |  out|    1|   ap_memory|                                        descramble_buf_M_real_V_1|         array|
|descramble_buf_M_real_V_1_q0            |   in|   16|   ap_memory|                                        descramble_buf_M_real_V_1|         array|
|twid_rom_M_real_V_address0              |  out|    8|   ap_memory|                                                twid_rom_M_real_V|         array|
|twid_rom_M_real_V_ce0                   |  out|    1|   ap_memory|                                                twid_rom_M_real_V|         array|
|twid_rom_M_real_V_q0                    |   in|   15|   ap_memory|                                                twid_rom_M_real_V|         array|
|twid_rom_M_imag_V_address0              |  out|    8|   ap_memory|                                                twid_rom_M_imag_V|         array|
|twid_rom_M_imag_V_ce0                   |  out|    1|   ap_memory|                                                twid_rom_M_imag_V|         array|
|twid_rom_M_imag_V_q0                    |   in|   16|   ap_memory|                                                twid_rom_M_imag_V|         array|
|descramble_buf_M_imag_V_1_load          |   in|   16|     ap_none|                                   descramble_buf_M_imag_V_1_load|        scalar|
|descramble_buf_M_real_V_1_load          |   in|   16|     ap_none|                                   descramble_buf_M_real_V_1_load|        scalar|
|real_spectrum_hi_buf_M_real_V_address0  |  out|    8|   ap_memory|                                    real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_ce0       |  out|    1|   ap_memory|                                    real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_we0       |  out|    1|   ap_memory|                                    real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_real_V_d0        |  out|   16|   ap_memory|                                    real_spectrum_hi_buf_M_real_V|         array|
|real_spectrum_hi_buf_M_imag_V_address0  |  out|    8|   ap_memory|                                    real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_ce0       |  out|    1|   ap_memory|                                    real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_we0       |  out|    1|   ap_memory|                                    real_spectrum_hi_buf_M_imag_V|         array|
|real_spectrum_hi_buf_M_imag_V_d0        |  out|   16|   ap_memory|                                    real_spectrum_hi_buf_M_imag_V|         array|
+----------------------------------------+-----+-----+------------+-----------------------------------------------------------------+--------------+

