library ieee;
use ieee.std_logic_1164.all;

entity mux4x1 is
		port (
				d0	: in std_logic_vector(3 downto 0);
				d1	: in std_logic_vector(3 downto 0);
				d2	: in std_logic_vector(3 downto 0);
				d3	: in std_logic_vector(3 downto 0);
				
				sel : in std_logic_vector(1 downto 0); 
				
				y : out std_logic_vector(3 downto 0)
				
			);
end mux4x1;

architecture behavior of mux4x1 is begin

with sel select 
	y <=  d0 when "00",
			d1 when "01",
			d2 when "10",
			d3 when "11",
			"0000" when others;
end behavior;