 
****************************************
Report : timing
        -path short
        -delay min
        -max_paths 10000
        -sort_by slack
Design : pStore
Version: J-2014.09-SP2
Date   : Wed Dec 19 17:08:17 2018
****************************************

Operating Conditions: tt_1p2v_25c   Library: scx3_cmos8rf_lpvt_tt_1p2v_25c
Wire Load Model Mode: top

  Startpoint: addWeight_31__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[254]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[254] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_30__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[246]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[246] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_29__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[238]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[238] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_24__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[198]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[198] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_23__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[190]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[190] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_22__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[182]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[182] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_21__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[174]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[174] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_20__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[166]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[166] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_19__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[158]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[158] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_18__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[150]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[150] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_17__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[142]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[142] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_16__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[134]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[134] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_15__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[126]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[126] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_14__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[118]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[118] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_13__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[110]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[110] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_12__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[102]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[102] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_9__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[78] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[78] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_8__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[70] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[70] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_7__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[62] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[62] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_6__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[54] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[54] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_5__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[46] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[46] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_4__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[38] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[38] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_3__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[30] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[30] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_2__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[22] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[22] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_1__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[14] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_6_/Q (DFFSRHQX4TS)               0.35       0.35 f
  sumOut[14] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_10__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[86] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[86] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_28__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[230]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[230] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_25__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[206]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[206] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_11__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[94] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_6_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[94] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_29__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[236]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_4_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[236] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_28__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[229]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_5_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[229] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_10__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[87] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_7_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[87] (out)                                        0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_27__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[223]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_7_/Q (DFFSRHQX4TS)              0.35       0.35 f
  sumOut[223] (out)                                       0.00       0.35 f
  data arrival time                                                  0.35

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.35
  --------------------------------------------------------------------------
  slack (MET)                                                        0.40


  Startpoint: addWeight_26__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[214]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[214] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_30__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[245]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[245] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_30__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[244]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[244] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_29__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[237]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[237] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_26__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[213]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[213] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_26__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[212]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[212] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_24__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[197]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[197] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_24__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[196]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[196] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_23__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[189]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[189] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_23__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[188]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[188] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_22__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[181]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[181] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_22__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[180]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[180] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_21__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[173]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[173] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_21__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[172]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[172] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_20__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[165]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[165] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_20__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[164]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[164] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_19__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[157]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[157] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_19__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[156]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[156] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_18__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[149]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[149] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_18__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[148]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[148] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_17__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[141]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[141] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_17__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[140]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[140] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_16__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[133]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[133] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_16__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[132]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[132] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_15__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[125]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[125] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_15__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[124]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[124] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_14__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[117]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[117] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_14__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[116]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[116] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_13__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[109]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[109] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_13__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[108]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[108] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_12__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[100]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[100] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_9__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[77] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[77] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_9__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[76] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[76] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_8__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[69] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[69] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_8__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[68] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[68] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_7__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[61] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[61] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_7__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[60] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[60] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_6__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[53] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[53] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_6__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[52] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[52] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_5__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[45] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[45] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_5__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[44] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[44] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_4__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[37] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[37] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_4__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[36] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[36] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_3__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[29] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[29] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_3__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[28] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[28] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_2__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[21] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[21] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_2__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[20] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[20] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_27__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[222]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_6_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[222] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_25__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[205]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[205] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_25__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[204]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[204] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_31__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[255]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[255] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_30__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[247]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[247] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_29__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[239]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[239] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_28__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[231]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[231] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_26__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[215]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[215] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_25__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[207]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[207] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_24__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[199]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[199] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_23__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[191]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[191] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_22__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[183]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[183] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_21__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[175]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[175] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_20__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[167]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[167] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_19__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[159]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[159] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_18__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[151]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[151] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_17__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[143]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[143] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_16__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[135]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[135] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_15__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[127]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[127] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_14__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[119]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[119] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_13__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[111]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[111] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_12__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[103]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[103] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_11__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[95] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_7_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[95] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_9__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[79] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[79] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_8__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[71] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[71] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_7__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[63] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[63] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_6__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[55] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[55] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_5__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[47] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[47] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_4__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[39] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[39] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_3__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[31] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[31] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_2__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[23] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[23] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_1__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[15] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[15] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[7] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_7_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[7] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_6_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[6] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_6_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[6] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_31__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[253]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[253] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_31__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[252]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[252] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_28__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[228]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_4_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[228] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_12__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[101]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[101] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_11__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[93] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[93] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_10__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[85] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_5_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[85] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_1__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[13] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[13] (out)                                        0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[5] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_5_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[5] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[4] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_4_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[4] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_0__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[0] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_0_/Q (DFFSRHQX4TS)               0.36       0.36 f
  sumOut[0] (out)                                         0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_19__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[153]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 f
  sumOut[153] (out)                                       0.00       0.36 f
  data arrival time                                                  0.36

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.36
  --------------------------------------------------------------------------
  slack (MET)                                                        0.41


  Startpoint: addWeight_31__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[250]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[250] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_30__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[242]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[242] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_24__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[194]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[194] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_23__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[186]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[186] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_22__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[178]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[178] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_21__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[170]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[170] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_20__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[162]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[162] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_0__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[2] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_2_/Q (DFFSRHQX4TS)               0.37       0.37 f
  sumOut[2] (out)                                         0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_26__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[210]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[210] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_1__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[12] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_4_/Q (DFFSRHQX4TS)               0.37       0.37 f
  sumOut[12] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_26__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[209]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[209] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_2__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[17] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 f
  sumOut[17] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_2__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[16] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 f
  sumOut[16] (out)                                        0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_27__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[218]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_2_/Q (DFFSRHQX4TS)              0.37       0.37 f
  sumOut[218] (out)                                       0.00       0.37 f
  data arrival time                                                  0.37

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.37
  --------------------------------------------------------------------------
  slack (MET)                                                        0.42


  Startpoint: addWeight_2__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[18] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[18] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_27__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[220]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_4_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[220] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_10__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[84] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_4_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[84] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_27__add_S_reg_5_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[221]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_5_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[221] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_28__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[226]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[226] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_18__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[146]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[146] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_17__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[138]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[138] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_16__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[130]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[130] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_15__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[122]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[122] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_14__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[114]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[114] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_13__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[106]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[106] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_12__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[98] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[98] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_11__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[90] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[90] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_9__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[74] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[74] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_8__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[66] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[66] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_7__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[58] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[58] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_6__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[50] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[50] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_5__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[42] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[42] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_4__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[34] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[34] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_3__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[26] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[26] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_1__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[10] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_2_/Q (DFFSRHQX4TS)               0.38       0.38 f
  sumOut[10] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_30__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[240]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[240] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_23__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[184]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[184] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_22__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[176]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[176] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_21__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[168]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[168] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_19__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[152]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[152] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_10__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[80] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[80] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_16__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[128]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[128] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_11__add_S_reg_4_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[92] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_4_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[92] (out)                                        0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_31__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[248]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[248] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_28__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[224]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[224] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_27__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[216]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[216] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_26__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[208]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_0_/Q (DFFSRHQX4TS)              0.38       0.38 f
  sumOut[208] (out)                                       0.00       0.38 f
  data arrival time                                                  0.38

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.38
  --------------------------------------------------------------------------
  slack (MET)                                                        0.43


  Startpoint: addWeight_27__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[217]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  sumOut[217] (out)                                       0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: addWeight_10__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[81] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  sumOut[81] (out)                                        0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: addWeight_28__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[225]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 f
  sumOut[225] (out)                                       0.00       0.39 f
  data arrival time                                                  0.39

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.39
  --------------------------------------------------------------------------
  slack (MET)                                                        0.44


  Startpoint: addWeight_25__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[203]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_3_/Q (DFFSRHQX4TS)              0.40       0.40 f
  sumOut[203] (out)                                       0.00       0.40 f
  data arrival time                                                  0.40

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.40
  --------------------------------------------------------------------------
  slack (MET)                                                        0.45


  Startpoint: weightsIn[60]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[60] (in)                                      0.03       0.08 r
  ...
  addWeight_12__add_S_reg_0_/D (DFFSRHQX4TS)              0.35       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.50


  Startpoint: weightsIn[85]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[85] (in)                                      0.03       0.08 r
  ...
  addWeight_17__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: weightsIn[45]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[45] (in)                                      0.03       0.08 r
  ...
  addWeight_9__add_S_reg_0_/D (DFFSRHQX4TS)               0.36       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: weightsIn[20]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[20] (in)                                      0.03       0.08 r
  ...
  addWeight_4__add_S_reg_0_/D (DFFSRHQX4TS)               0.36       0.44 r
  data arrival time                                                  0.44

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.44
  --------------------------------------------------------------------------
  slack (MET)                                                        0.51


  Startpoint: weightsIn[95]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[95] (in)                                      0.03       0.08 r
  ...
  addWeight_19__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[100]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[100] (in)                                     0.03       0.08 r
  ...
  addWeight_20__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[115]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[115] (in)                                     0.03       0.08 r
  ...
  addWeight_23__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[120]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[120] (in)                                     0.03       0.08 r
  ...
  addWeight_24__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[105]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[105] (in)                                     0.03       0.08 r
  ...
  addWeight_21__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[110]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[110] (in)                                     0.03       0.08 r
  ...
  addWeight_22__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[150]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[150] (in)                                     0.03       0.08 r
  ...
  addWeight_30__add_S_reg_0_/D (DFFSRHQX4TS)              0.36       0.43 r
  data arrival time                                                  0.43

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.43
  --------------------------------------------------------------------------
  slack (MET)                                                        0.52


  Startpoint: weightsIn[55]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[55] (in)                                      0.02       0.07 r
  ...
  addWeight_11__add_S_reg_0_/D (DFFSRHQX4TS)              0.40       0.47 r
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.53


  Startpoint: weightsIn[10]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[10] (in)                                      0.03       0.08 r
  ...
  addWeight_2__add_S_reg_0_/D (DFFSRHQX4TS)               0.38       0.46 r
  data arrival time                                                  0.46

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.46
  --------------------------------------------------------------------------
  slack (MET)                                                        0.54


  Startpoint: weightsIn[40]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[40] (in)                                      0.03       0.08 r
  ...
  addWeight_8__add_S_reg_0_/D (DFFSRHQX4TS)               0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[30] (in)                                      0.03       0.08 r
  ...
  addWeight_6__add_S_reg_0_/D (DFFSRHQX4TS)               0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[35]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[35] (in)                                      0.03       0.08 r
  ...
  addWeight_7__add_S_reg_0_/D (DFFSRHQX4TS)               0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[65]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[65] (in)                                      0.03       0.08 r
  ...
  addWeight_13__add_S_reg_0_/D (DFFSRHQX4TS)              0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[75]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[75] (in)                                      0.03       0.08 r
  ...
  addWeight_15__add_S_reg_0_/D (DFFSRHQX4TS)              0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[70]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[70] (in)                                      0.03       0.08 r
  ...
  addWeight_14__add_S_reg_0_/D (DFFSRHQX4TS)              0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[90]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[90] (in)                                      0.03       0.08 r
  ...
  addWeight_18__add_S_reg_0_/D (DFFSRHQX4TS)              0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[25]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[25] (in)                                      0.03       0.08 r
  ...
  addWeight_5__add_S_reg_0_/D (DFFSRHQX4TS)               0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: weightsIn[15]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[15] (in)                                      0.03       0.08 r
  ...
  addWeight_3__add_S_reg_0_/D (DFFSRHQX4TS)               0.40       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: addWeight_11__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[88] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[88] (out)                                        0.14       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.55


  Startpoint: addWeight_25__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[202]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[202] (out)                                       0.15       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_26__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[211]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_26__add_S_reg_3_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[211] (out)                                       0.14       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_12__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[97] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[97] (out)                                        0.15       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: weightsIn[145]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[145] (in)                                     0.02       0.07 r
  ...
  addWeight_29__add_S_reg_0_/D (DFFSRHQX4TS)              0.41       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: weightsIn[0]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[0] (in)                                       0.02       0.07 r
  ...
  addWeight_0__add_S_reg_0_/D (DFFSRHQX4TS)               0.41       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: addWeight_29__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[233]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[233] (out)                                       0.15       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: weightsIn[5]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[5] (in)                                       0.02       0.07 r
  ...
  addWeight_1__add_S_reg_0_/D (DFFSRHQX4TS)               0.43       0.50 r
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.56


  Startpoint: weightsIn[130]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[130] (in)                                     0.03       0.08 r
  ...
  addWeight_26__add_S_reg_0_/D (DFFSRHQX4TS)              0.41       0.48 r
  data arrival time                                                  0.48

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.48
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: weightsIn[97]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[97] (in)                                      0.04       0.09 f
  ...
  addWeight_19__add_S_reg_3_/D (DFFSRHQX4TS)              0.38       0.47 f
  data arrival time                                                  0.47

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.47
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_30__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[241]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[241] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_24__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[193]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[193] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_23__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[185]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[185] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_22__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[177]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[177] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_21__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[169]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[169] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_20__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[161]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[161] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_15__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[121]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_1_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[121] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_3__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[25] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[25] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_29__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[232]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_0_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[232] (out)                                       0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_0__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[1] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_1_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[1] (out)                                         0.16       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_18__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[144]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[144] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_17__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[136]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[136] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_15__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[120]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[120] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_14__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[112]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[112] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_13__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[104]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[104] (out)                                       0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_9__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[72] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[72] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_8__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[64] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[64] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_7__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[56] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[56] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_6__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[48] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[48] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_5__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[40] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[40] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_4__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[32] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[32] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_3__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[24] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_0_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[24] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_12__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[96] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[96] (out)                                        0.15       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_0__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[3] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_0__add_S_reg_3_/Q (DFFSRHQX4TS)               0.38       0.38 r
  ...
  sumOut[3] (out)                                         0.14       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.57


  Startpoint: addWeight_29__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[235]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[235] (out)                                       0.17       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_1__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[8] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_0_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_0_/Q (DFFSRHQX4TS)               0.35       0.35 r
  ...
  sumOut[8] (out)                                         0.18       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_16__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[129]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[129] (out)                                       0.16       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_27__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[219]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_27__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[219] (out)                                       0.17       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.58


  Startpoint: addWeight_14__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[113]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[113] (out)                                       0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_5__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[41] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[41] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: weightsIn[125]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[125] (in)                                     0.02       0.07 r
  ...
  addWeight_25__add_S_reg_0_/D (DFFSRHQX4TS)              0.44       0.51 r
  data arrival time                                                  0.51

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.51
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_19__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[154]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[154] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_10__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[82] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_2_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[82] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_11__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[89] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_1_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[89] (out)                                        0.17       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_1__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[9] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_1_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[9] (out)                                         0.17       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_31__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[251]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[251] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_30__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[243]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_30__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[243] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_28__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[227]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_28__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[227] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_24__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[195]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[195] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_23__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[187]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_23__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[187] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_22__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[179]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_22__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[179] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_21__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[171]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_21__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[171] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_20__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[163]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[163] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_19__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[155]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_19__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[155] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_18__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[147]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[147] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_17__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[139]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[139] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_16__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[131]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_16__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[131] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_15__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[123]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_15__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[123] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_14__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[115]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_14__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[115] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_13__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[107]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[107] (out)                                       0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_12__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[99] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_12__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[99] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_9__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[75] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[75] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_8__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[67] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[67] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_7__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[59] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[59] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_6__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[51] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[51] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_5__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[43] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_5__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[43] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_4__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[35] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[35] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_3__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[27] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_3__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[27] (out)                                        0.18       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_18__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[145]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_18__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[145] (out)                                       0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_17__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[137]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_17__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[137] (out)                                       0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_13__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[105]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_13__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[105] (out)                                       0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_9__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[73] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_9__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[73] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_8__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[65] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_8__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[65] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_7__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[57] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_7__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[57] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_6__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[49] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_6__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[49] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: addWeight_4__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[33] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_4__add_S_reg_1_/Q (DFFSRHQX4TS)               0.39       0.39 r
  ...
  sumOut[33] (out)                                        0.15       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.59


  Startpoint: weightsIn[102]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[102] (in)                                     0.04       0.09 f
  ...
  addWeight_20__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[107]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[107] (in)                                     0.04       0.09 f
  ...
  addWeight_21__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[112]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[112] (in)                                     0.04       0.09 f
  ...
  addWeight_22__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[117]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[117] (in)                                     0.04       0.09 f
  ...
  addWeight_23__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[122]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[122] (in)                                     0.04       0.09 f
  ...
  addWeight_24__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[152]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[152] (in)                                     0.04       0.09 f
  ...
  addWeight_30__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[157]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[157] (in)                                     0.04       0.09 f
  ...
  addWeight_31__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[52]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[52] (in)                                      0.04       0.09 f
  ...
  addWeight_10__add_S_reg_3_/D (DFFSRHQX4TS)              0.41       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[40]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[40] (in)                                      0.02       0.07 f
  ...
  addWeight_8__add_S_reg_1_/D (DFFSRHQX4TS)               0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.02       0.07 f
  ...
  addWeight_6__add_S_reg_1_/D (DFFSRHQX4TS)               0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[35]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[35] (in)                                      0.02       0.07 f
  ...
  addWeight_7__add_S_reg_1_/D (DFFSRHQX4TS)               0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[65]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[65] (in)                                      0.02       0.07 f
  ...
  addWeight_13__add_S_reg_1_/D (DFFSRHQX4TS)              0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[75]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[75] (in)                                      0.02       0.07 f
  ...
  addWeight_15__add_S_reg_1_/D (DFFSRHQX4TS)              0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[70]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[70] (in)                                      0.02       0.07 f
  ...
  addWeight_14__add_S_reg_1_/D (DFFSRHQX4TS)              0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[25]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[25] (in)                                      0.02       0.07 f
  ...
  addWeight_5__add_S_reg_1_/D (DFFSRHQX4TS)               0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[15]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[15] (in)                                      0.02       0.07 f
  ...
  addWeight_3__add_S_reg_1_/D (DFFSRHQX4TS)               0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[90]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[90] (in)                                      0.02       0.07 f
  ...
  addWeight_18__add_S_reg_1_/D (DFFSRHQX4TS)              0.43       0.49 f
  data arrival time                                                  0.49

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.49
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[130]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[130] (in)                                     0.02       0.07 f
  ...
  addWeight_26__add_S_reg_1_/D (DFFSRHQX4TS)              0.43       0.50 f
  data arrival time                                                  0.50

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.50
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: addWeight_11__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[91] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_3_/Q (DFFSRHQX4TS)              0.36       0.36 r
  ...
  sumOut[91] (out)                                        0.18       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: addWeight_1__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[11] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_1__add_S_reg_3_/Q (DFFSRHQX4TS)               0.36       0.36 r
  ...
  sumOut[11] (out)                                        0.18       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[50]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[50] (in)                                      0.02       0.07 r
  ...
  addWeight_10__add_S_reg_0_/D (DFFSRHQX4TS)              0.45       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: addWeight_31__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[249]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_31__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[249] (out)                                       0.17       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.60


  Startpoint: weightsIn[140]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[140] (in)                                     0.02       0.07 r
  ...
  addWeight_28__add_S_reg_0_/D (DFFSRHQX4TS)              0.45       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: weightsIn[155]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[155] (in)                                     0.02       0.07 r
  ...
  addWeight_31__add_S_reg_0_/D (DFFSRHQX4TS)              0.45       0.52 r
  data arrival time                                                  0.52

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.52
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_2__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[19] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  addWeight_2__add_S_reg_3_/Q (DFFSRHQX4TS)               0.37       0.37 r
  ...
  sumOut[19] (out)                                        0.18       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_10__add_S_reg_3_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[83] (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_10__add_S_reg_3_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[83] (out)                                        0.19       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_25__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[200]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[200] (out)                                       0.19       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: weightsIn[80]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[80] (in)                                      0.02       0.07 r
  ...
  addWeight_16__add_S_reg_0_/D (DFFSRHQX4TS)              0.46       0.53 r
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.08      -0.08
  data required time                                                -0.08
  --------------------------------------------------------------------------
  data required time                                                -0.08
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_24__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[192]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_24__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[192] (out)                                       0.19       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_20__add_S_reg_0_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[160]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_20__add_S_reg_0_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  sumOut[160] (out)                                       0.19       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_25__add_S_reg_1_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[201]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_25__add_S_reg_1_/Q (DFFSRHQX4TS)              0.39       0.39 r
  ...
  sumOut[201] (out)                                       0.18       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: weightsIn[147]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[147] (in)                                     0.03       0.08 r
  ...
  addWeight_29__add_S_reg_3_/D (DFFSRHQX4TS)              0.47       0.56 r
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.61


  Startpoint: addWeight_29__add_S_reg_2_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: sumOut[234]
            (output port clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_29__add_S_reg_2_/Q (DFFSRHQX4TS)              0.38       0.38 r
  ...
  sumOut[234] (out)                                       0.19       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  output external delay                                  -0.05      -0.05
  data required time                                                -0.05
  --------------------------------------------------------------------------
  data required time                                                -0.05
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.62


  Startpoint: weightsIn[60]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[60] (in)                                      0.02       0.07 f
  ...
  addWeight_12__add_S_reg_2_/D (DFFSRHQX4TS)              0.47       0.54 r
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[101]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[101] (in)                                     0.03       0.08 r
  ...
  addWeight_20__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[106]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[106] (in)                                     0.03       0.08 r
  ...
  addWeight_21__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[111]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[111] (in)                                     0.03       0.08 r
  ...
  addWeight_22__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[116]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[116] (in)                                     0.03       0.08 r
  ...
  addWeight_23__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[121]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[121] (in)                                     0.03       0.08 r
  ...
  addWeight_24__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[151]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[151] (in)                                     0.03       0.08 r
  ...
  addWeight_30__add_S_reg_2_/D (DFFSRHQX4TS)              0.45       0.53 f
  data arrival time                                                  0.53

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.53
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[76]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[76] (in)                                      0.03       0.08 f
  ...
  addWeight_15__add_S_reg_2_/D (DFFSRHQX4TS)              0.47       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[16]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[16] (in)                                      0.03       0.08 f
  ...
  addWeight_3__add_S_reg_2_/D (DFFSRHQX4TS)               0.47       0.55 r
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.63


  Startpoint: weightsIn[135]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_0_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[135] (in)                                     0.02       0.07 r
  ...
  addWeight_27__add_S_reg_0_/D (DFFSRHQX4TS)              0.47       0.54 f
  data arrival time                                                  0.54

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_0_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.54
  --------------------------------------------------------------------------
  slack (MET)                                                        0.64


  Startpoint: weightsIn[149]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[149] (in)                                     0.04       0.09 r
  ...
  addWeight_29__add_S_reg_7_/D (DFFSRHQX4TS)              0.50       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[101]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[101] (in)                                     0.03       0.08 r
  ...
  addWeight_20__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[151]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[151] (in)                                     0.03       0.08 r
  ...
  addWeight_30__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[116]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[116] (in)                                     0.03       0.08 r
  ...
  addWeight_23__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[121]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[121] (in)                                     0.03       0.08 r
  ...
  addWeight_24__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[111]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[111] (in)                                     0.03       0.08 r
  ...
  addWeight_22__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[106]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[106] (in)                                     0.03       0.08 r
  ...
  addWeight_21__add_S_reg_1_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[23]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[23] (in)                                      0.03       0.08 f
  ...
  addWeight_4__add_S_reg_3_/D (DFFSRHQX4TS)               0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[38]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[38] (in)                                      0.03       0.08 f
  ...
  addWeight_7__add_S_reg_3_/D (DFFSRHQX4TS)               0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[48]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[48] (in)                                      0.03       0.08 f
  ...
  addWeight_9__add_S_reg_3_/D (DFFSRHQX4TS)               0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[68]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[68] (in)                                      0.03       0.08 f
  ...
  addWeight_13__add_S_reg_3_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[83]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[83] (in)                                      0.03       0.08 f
  ...
  addWeight_16__add_S_reg_3_/D (DFFSRHQX4TS)              0.47       0.55 f
  data arrival time                                                  0.55

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.55
  --------------------------------------------------------------------------
  slack (MET)                                                        0.65


  Startpoint: weightsIn[85]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[85] (in)                                      0.02       0.07 f
  ...
  addWeight_17__add_S_reg_2_/D (DFFSRHQX4TS)              0.50       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[45]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[45] (in)                                      0.02       0.07 f
  ...
  addWeight_9__add_S_reg_2_/D (DFFSRHQX4TS)               0.50       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[20]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[20] (in)                                      0.02       0.07 f
  ...
  addWeight_4__add_S_reg_2_/D (DFFSRHQX4TS)               0.50       0.57 r
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[19]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[19] (in)                                      0.04       0.09 r
  ...
  addWeight_3__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[24] (in)                                      0.04       0.09 r
  ...
  addWeight_4__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[29]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[29] (in)                                      0.04       0.09 r
  ...
  addWeight_5__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[34]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[34] (in)                                      0.04       0.09 r
  ...
  addWeight_6__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[39]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[39] (in)                                      0.04       0.09 r
  ...
  addWeight_7__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[44]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[44] (in)                                      0.04       0.09 r
  ...
  addWeight_8__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[49]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[49] (in)                                      0.04       0.09 r
  ...
  addWeight_9__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[69]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[69] (in)                                      0.04       0.09 r
  ...
  addWeight_13__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[74]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[74] (in)                                      0.04       0.09 r
  ...
  addWeight_14__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[79]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[79] (in)                                      0.04       0.09 r
  ...
  addWeight_15__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[84]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[84] (in)                                      0.04       0.09 r
  ...
  addWeight_16__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[89]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[89] (in)                                      0.04       0.09 r
  ...
  addWeight_17__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[94]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[94] (in)                                      0.04       0.09 r
  ...
  addWeight_18__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[99]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[99] (in)                                      0.04       0.09 r
  ...
  addWeight_19__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[109]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[109] (in)                                     0.04       0.09 r
  ...
  addWeight_21__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[114]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[114] (in)                                     0.04       0.09 r
  ...
  addWeight_22__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[119]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[119] (in)                                     0.04       0.09 r
  ...
  addWeight_23__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[154]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[154] (in)                                     0.04       0.09 r
  ...
  addWeight_30__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[14]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[14] (in)                                      0.04       0.09 r
  ...
  addWeight_2__add_S_reg_7_/D (DFFSRHQX4TS)               0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[104]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[104] (in)                                     0.04       0.09 r
  ...
  addWeight_20__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[124]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[124] (in)                                     0.04       0.09 r
  ...
  addWeight_24__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[134]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[134] (in)                                     0.04       0.09 r
  ...
  addWeight_26__add_S_reg_7_/D (DFFSRHQX4TS)              0.51       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[156]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[156] (in)                                     0.03       0.08 r
  ...
  addWeight_31__add_S_reg_2_/D (DFFSRHQX4TS)              0.47       0.56 f
  data arrival time                                                  0.56

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.56
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[144]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[144] (in)                                     0.04       0.09 r
  ...
  addWeight_28__add_S_reg_7_/D (DFFSRHQX4TS)              0.52       0.61 r
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.66


  Startpoint: weightsIn[70]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[70] (in)                                      0.02       0.07 f
  ...
  addWeight_14__add_S_reg_2_/D (DFFSRHQX4TS)              0.51       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: weightsIn[90]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[90] (in)                                      0.02       0.07 f
  ...
  addWeight_18__add_S_reg_2_/D (DFFSRHQX4TS)              0.51       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: weightsIn[25]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[25] (in)                                      0.02       0.07 f
  ...
  addWeight_5__add_S_reg_2_/D (DFFSRHQX4TS)               0.51       0.58 r
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: weightsIn[138]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[138] (in)                                     0.03       0.08 f
  ...
  addWeight_27__add_S_reg_3_/D (DFFSRHQX4TS)              0.49       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.67


  Startpoint: weightsIn[80]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[80] (in)                                      0.02       0.07 r
  ...
  addWeight_16__add_S_reg_1_/D (DFFSRHQX4TS)              0.52       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[32]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[32] (in)                                      0.02       0.07 f
  ...
  addWeight_6__add_S_reg_3_/D (DFFSRHQX4TS)               0.50       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[42]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[42] (in)                                      0.02       0.07 f
  ...
  addWeight_8__add_S_reg_3_/D (DFFSRHQX4TS)               0.50       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[87]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[87] (in)                                      0.02       0.07 f
  ...
  addWeight_17__add_S_reg_3_/D (DFFSRHQX4TS)              0.50       0.57 f
  data arrival time                                                  0.57

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.57
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[64]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[64] (in)                                      0.04       0.09 r
  ...
  addWeight_12__add_S_reg_7_/D (DFFSRHQX4TS)              0.53       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[10]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[10] (in)                                      0.02       0.07 f
  ...
  addWeight_2__add_S_reg_1_/D (DFFSRHQX4TS)               0.51       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[50]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[50] (in)                                      0.02       0.07 r
  ...
  addWeight_10__add_S_reg_1_/D (DFFSRHQX4TS)              0.52       0.59 r
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[86]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[86] (in)                                      0.04       0.09 r
  ...
  addWeight_17__add_S_reg_1_/D (DFFSRHQX4TS)              0.48       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[46]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[46] (in)                                      0.04       0.09 r
  ...
  addWeight_9__add_S_reg_1_/D (DFFSRHQX4TS)               0.48       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[21]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[21] (in)                                      0.04       0.09 r
  ...
  addWeight_4__add_S_reg_1_/D (DFFSRHQX4TS)               0.48       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[103]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[103] (in)                                     0.04       0.09 r
  ...
  addWeight_20__add_S_reg_4_/D (DFFSRHQX4TS)              0.49       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[123]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[123] (in)                                     0.04       0.09 r
  ...
  addWeight_24__add_S_reg_4_/D (DFFSRHQX4TS)              0.49       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[23]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[23] (in)                                      0.04       0.09 r
  ...
  addWeight_4__add_S_reg_4_/D (DFFSRHQX4TS)               0.49       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[48]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[48] (in)                                      0.04       0.09 r
  ...
  addWeight_9__add_S_reg_4_/D (DFFSRHQX4TS)               0.49       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[156]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[156] (in)                                     0.03       0.08 r
  ...
  addWeight_31__add_S_reg_1_/D (DFFSRHQX4TS)              0.49       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[140]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[140] (in)                                     0.02       0.07 r
  ...
  addWeight_28__add_S_reg_1_/D (DFFSRHQX4TS)              0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[61]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[61] (in)                                      0.02       0.07 r
  ...
  addWeight_12__add_S_reg_1_/D (DFFSRHQX4TS)              0.51       0.58 f
  data arrival time                                                  0.58

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.58
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[127]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[127] (in)                                     0.03       0.08 f
  ...
  addWeight_25__add_S_reg_3_/D (DFFSRHQX4TS)              0.52       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[6]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[6] (in)                                       0.02       0.07 f
  ...
  addWeight_1__add_S_reg_2_/D (DFFSRHQX4TS)               0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[56]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[56] (in)                                      0.02       0.07 f
  ...
  addWeight_11__add_S_reg_2_/D (DFFSRHQX4TS)              0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.68


  Startpoint: weightsIn[4]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[4] (in)                                       0.04       0.09 r
  ...
  addWeight_0__add_S_reg_7_/D (DFFSRHQX4TS)               0.54       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[40]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[40] (in)                                      0.02       0.07 f
  ...
  addWeight_8__add_S_reg_2_/D (DFFSRHQX4TS)               0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[30]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[30] (in)                                      0.02       0.07 f
  ...
  addWeight_6__add_S_reg_2_/D (DFFSRHQX4TS)               0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[35]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[35] (in)                                      0.02       0.07 f
  ...
  addWeight_7__add_S_reg_2_/D (DFFSRHQX4TS)               0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[65]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[65] (in)                                      0.02       0.07 f
  ...
  addWeight_13__add_S_reg_2_/D (DFFSRHQX4TS)              0.53       0.60 r
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[159]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[159] (in)                                     0.04       0.09 r
  ...
  addWeight_31__add_S_reg_7_/D (DFFSRHQX4TS)              0.54       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[147]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[147] (in)                                     0.03       0.08 r
  ...
  addWeight_29__add_S_reg_2_/D (DFFSRHQX4TS)              0.51       0.59 f
  data arrival time                                                  0.59

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.59
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[2]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[2] (in)                                       0.02       0.07 r
  ...
  addWeight_0__add_S_reg_3_/D (DFFSRHQX4TS)               0.57       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.69


  Startpoint: weightsIn[9]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[9] (in)                                       0.04       0.09 r
  ...
  addWeight_1__add_S_reg_7_/D (DFFSRHQX4TS)               0.55       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_7_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: weightsIn[129]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[129] (in)                                     0.04       0.09 r
  ...
  addWeight_25__add_S_reg_7_/D (DFFSRHQX4TS)              0.52       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.70


  Startpoint: weightsIn[5]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[5] (in)                                       0.02       0.07 r
  ...
  addWeight_1__add_S_reg_1_/D (DFFSRHQX4TS)               0.55       0.62 r
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: weightsIn[57]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[57] (in)                                      0.02       0.07 r
  ...
  addWeight_11__add_S_reg_3_/D (DFFSRHQX4TS)              0.57       0.64 r
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.07      -0.07
  data required time                                                -0.07
  --------------------------------------------------------------------------
  data required time                                                -0.07
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: weightsIn[135]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[135] (in)                                     0.01       0.06 f
  ...
  addWeight_27__add_S_reg_1_/D (DFFSRHQX4TS)              0.55       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.71


  Startpoint: weightsIn[56]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[56] (in)                                      0.03       0.08 r
  ...
  addWeight_11__add_S_reg_1_/D (DFFSRHQX4TS)              0.54       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[95]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[95] (in)                                      0.02       0.07 f
  ...
  addWeight_19__add_S_reg_1_/D (DFFSRHQX4TS)              0.55       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[0]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[0] (in)                                       0.02       0.07 r
  ...
  addWeight_0__add_S_reg_1_/D (DFFSRHQX4TS)               0.56       0.63 r
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_1_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[134]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[134] (in)                                     0.04       0.09 r
  ...
  addWeight_26__add_S_reg_4_/D (DFFSRHQX4TS)              0.52       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[109]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[109] (in)                                     0.04       0.09 r
  ...
  addWeight_21__add_S_reg_4_/D (DFFSRHQX4TS)              0.52       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[64]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[64] (in)                                      0.04       0.09 r
  ...
  addWeight_12__add_S_reg_4_/D (DFFSRHQX4TS)              0.52       0.61 f
  data arrival time                                                  0.61

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.61
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: addWeight_11__add_S_reg_7_
              (rising edge-triggered flip-flop clocked by clk)
  Endpoint: addWeight_11__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  addWeight_11__add_S_reg_7_/Q (DFFSRHQX4TS)              0.37       0.37 r
  ...
  addWeight_11__add_S_reg_7_/D (DFFSRHQX4TS)              0.29       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[138]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[138] (in)                                     0.04       0.09 r
  ...
  addWeight_27__add_S_reg_4_/D (DFFSRHQX4TS)              0.51       0.60 f
  data arrival time                                                  0.60

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.60
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[51]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[51] (in)                                      0.03       0.08 r
  ...
  addWeight_10__add_S_reg_2_/D (DFFSRHQX4TS)              0.53       0.62 f
  data arrival time                                                  0.62

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.62
  --------------------------------------------------------------------------
  slack (MET)                                                        0.72


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  addWeight_10__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  addWeight_10__add_S_reg_7_/D (DFFSRHQX4TS)              0.55       0.63 f
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: weightsIn[159]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[159] (in)                                     0.04       0.09 r
  ...
  addWeight_31__add_S_reg_5_/D (DFFSRHQX4TS)              0.58       0.68 r
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: weightsIn[126]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[126] (in)                                     0.03       0.08 r
  ...
  addWeight_25__add_S_reg_1_/D (DFFSRHQX4TS)              0.55       0.63 f
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: weightsIn[142]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[142] (in)                                     0.02       0.07 r
  ...
  addWeight_28__add_S_reg_3_/D (DFFSRHQX4TS)              0.58       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.73


  Startpoint: weightsIn[97]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[97] (in)                                      0.05       0.10 r
  ...
  addWeight_19__add_S_reg_2_/D (DFFSRHQX4TS)              0.53       0.63 f
  data arrival time                                                  0.63

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.63
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: weightsIn[13]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[13] (in)                                      0.03       0.08 f
  ...
  addWeight_2__add_S_reg_3_/D (DFFSRHQX4TS)               0.57       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: weightsIn[7]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[7] (in)                                       0.02       0.07 r
  ...
  addWeight_1__add_S_reg_3_/D (DFFSRHQX4TS)               0.59       0.65 r
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: weightsIn[132]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[132] (in)                                     0.03       0.08 f
  ...
  addWeight_26__add_S_reg_3_/D (DFFSRHQX4TS)              0.57       0.64 f
  data arrival time                                                  0.64

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.64
  --------------------------------------------------------------------------
  slack (MET)                                                        0.74


  Startpoint: weightsIn[129]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[129] (in)                                     0.04       0.09 r
  ...
  addWeight_25__add_S_reg_4_/D (DFFSRHQX4TS)              0.55       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[54] (in)                                      0.04       0.09 r
  ...
  addWeight_10__add_S_reg_6_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[17]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[17] (in)                                      0.02       0.07 r
  ...
  addWeight_3__add_S_reg_3_/D (DFFSRHQX4TS)               0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[27]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[27] (in)                                      0.02       0.07 r
  ...
  addWeight_5__add_S_reg_3_/D (DFFSRHQX4TS)               0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_3_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[72]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[72] (in)                                      0.02       0.07 r
  ...
  addWeight_14__add_S_reg_3_/D (DFFSRHQX4TS)              0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[77]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[77] (in)                                      0.02       0.07 r
  ...
  addWeight_15__add_S_reg_3_/D (DFFSRHQX4TS)              0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[92]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[92] (in)                                      0.02       0.07 r
  ...
  addWeight_18__add_S_reg_3_/D (DFFSRHQX4TS)              0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[62]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_3_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[62] (in)                                      0.02       0.07 r
  ...
  addWeight_12__add_S_reg_3_/D (DFFSRHQX4TS)              0.60       0.66 r
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_3_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[146]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_1_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[146] (in)                                     0.02       0.07 r
  ...
  addWeight_29__add_S_reg_1_/D (DFFSRHQX4TS)              0.58       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_1_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[59]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[59] (in)                                      0.03       0.08 f
  ...
  addWeight_11__add_S_reg_4_/D (DFFSRHQX4TS)              0.59       0.67 r
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[9]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[9] (in)                                       0.04       0.09 r
  ...
  addWeight_1__add_S_reg_5_/D (DFFSRHQX4TS)               0.61       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[131]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[131] (in)                                     0.02       0.07 r
  ...
  addWeight_26__add_S_reg_2_/D (DFFSRHQX4TS)              0.58       0.65 f
  data arrival time                                                  0.65

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.65
  --------------------------------------------------------------------------
  slack (MET)                                                        0.75


  Startpoint: weightsIn[139]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_7_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[139] (in)                                     0.03       0.08 f
  ...
  addWeight_27__add_S_reg_7_/D (DFFSRHQX4TS)              0.62       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_7_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[159]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[159] (in)                                     0.04       0.09 r
  ...
  addWeight_31__add_S_reg_6_/D (DFFSRHQX4TS)              0.58       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[64]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[64] (in)                                      0.04       0.09 r
  ...
  addWeight_12__add_S_reg_5_/D (DFFSRHQX4TS)              0.57       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[4]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[4] (in)                                       0.04       0.09 r
  ...
  addWeight_0__add_S_reg_6_/D (DFFSRHQX4TS)               0.58       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[119]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[119] (in)                                     0.03       0.08 f
  ...
  addWeight_23__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[114]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[114] (in)                                     0.03       0.08 f
  ...
  addWeight_22__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[99]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[99] (in)                                      0.03       0.08 f
  ...
  addWeight_19__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[84]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[84] (in)                                      0.03       0.08 f
  ...
  addWeight_16__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[39]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[39] (in)                                      0.03       0.08 f
  ...
  addWeight_7__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[34]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[34] (in)                                      0.03       0.08 f
  ...
  addWeight_6__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[94]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[94] (in)                                      0.03       0.08 f
  ...
  addWeight_18__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[89]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[89] (in)                                      0.03       0.08 f
  ...
  addWeight_17__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[69]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[69] (in)                                      0.03       0.08 f
  ...
  addWeight_13__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[44]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[44] (in)                                      0.03       0.08 f
  ...
  addWeight_8__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[144]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[144] (in)                                     0.03       0.08 f
  ...
  addWeight_28__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[34]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[34] (in)                                      0.04       0.09 r
  ...
  addWeight_6__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[99]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[99] (in)                                      0.04       0.09 r
  ...
  addWeight_19__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[154]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[154] (in)                                     0.04       0.09 r
  ...
  addWeight_30__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[119]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[119] (in)                                     0.04       0.09 r
  ...
  addWeight_23__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[114]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[114] (in)                                     0.04       0.09 r
  ...
  addWeight_22__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[29]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[29] (in)                                      0.04       0.09 r
  ...
  addWeight_5__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[19]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[19] (in)                                      0.04       0.09 r
  ...
  addWeight_3__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[14]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[14] (in)                                      0.04       0.09 r
  ...
  addWeight_2__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[94]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[94] (in)                                      0.04       0.09 r
  ...
  addWeight_18__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[89]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[89] (in)                                      0.04       0.09 r
  ...
  addWeight_17__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[84]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[84] (in)                                      0.04       0.09 r
  ...
  addWeight_16__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[79]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[79] (in)                                      0.04       0.09 r
  ...
  addWeight_15__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[74]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[74] (in)                                      0.04       0.09 r
  ...
  addWeight_14__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[69]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[69] (in)                                      0.04       0.09 r
  ...
  addWeight_13__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[44]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[44] (in)                                      0.04       0.09 r
  ...
  addWeight_8__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[39]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[39] (in)                                      0.04       0.09 r
  ...
  addWeight_7__add_S_reg_4_/D (DFFSRHQX4TS)               0.57       0.66 f
  data arrival time                                                  0.66

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.66
  --------------------------------------------------------------------------
  slack (MET)                                                        0.76


  Startpoint: weightsIn[124]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[124] (in)                                     0.03       0.08 f
  ...
  addWeight_24__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[104]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[104] (in)                                     0.03       0.08 f
  ...
  addWeight_20__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[79]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[79] (in)                                      0.03       0.08 f
  ...
  addWeight_15__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[29]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[29] (in)                                      0.03       0.08 f
  ...
  addWeight_5__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[24] (in)                                      0.03       0.08 f
  ...
  addWeight_4__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[19]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[19] (in)                                      0.03       0.08 f
  ...
  addWeight_3__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[74]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[74] (in)                                      0.03       0.08 f
  ...
  addWeight_14__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[49]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[49] (in)                                      0.03       0.08 f
  ...
  addWeight_9__add_S_reg_5_/D (DFFSRHQX4TS)               0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[139]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[139] (in)                                     0.03       0.08 f
  ...
  addWeight_27__add_S_reg_5_/D (DFFSRHQX4TS)              0.63       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[149]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[149] (in)                                     0.04       0.09 r
  ...
  addWeight_29__add_S_reg_4_/D (DFFSRHQX4TS)              0.57       0.67 f
  data arrival time                                                  0.67

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.67
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[14]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[14] (in)                                      0.03       0.08 f
  ...
  addWeight_2__add_S_reg_5_/D (DFFSRHQX4TS)               0.64       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[154]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[154] (in)                                     0.03       0.08 f
  ...
  addWeight_30__add_S_reg_5_/D (DFFSRHQX4TS)              0.64       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[109]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[109] (in)                                     0.03       0.08 f
  ...
  addWeight_21__add_S_reg_5_/D (DFFSRHQX4TS)              0.64       0.71 r
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[59]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[59] (in)                                      0.04       0.09 r
  ...
  addWeight_11__add_S_reg_6_/D (DFFSRHQX4TS)              0.59       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[1]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[1] (in)                                       0.03       0.08 f
  ...
  addWeight_0__add_S_reg_2_/D (DFFSRHQX4TS)               0.61       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.77


  Startpoint: weightsIn[129]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[129] (in)                                     0.03       0.08 f
  ...
  addWeight_25__add_S_reg_5_/D (DFFSRHQX4TS)              0.61       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[134]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[134] (in)                                     0.03       0.08 f
  ...
  addWeight_26__add_S_reg_5_/D (DFFSRHQX4TS)              0.64       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[126]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[126] (in)                                     0.03       0.08 r
  ...
  addWeight_25__add_S_reg_2_/D (DFFSRHQX4TS)              0.60       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[9]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[9] (in)                                       0.03       0.08 f
  ...
  addWeight_1__add_S_reg_4_/D (DFFSRHQX4TS)               0.62       0.69 r
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[9]
              (input port clocked by clk)
  Endpoint: addWeight_1__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[9] (in)                                       0.04       0.09 r
  ...
  addWeight_1__add_S_reg_6_/D (DFFSRHQX4TS)               0.60       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_1__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[140]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[140] (in)                                     0.02       0.07 r
  ...
  addWeight_28__add_S_reg_2_/D (DFFSRHQX4TS)              0.61       0.68 f
  data arrival time                                                  0.68

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.68
  --------------------------------------------------------------------------
  slack (MET)                                                        0.78


  Startpoint: weightsIn[11]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[11] (in)                                      0.03       0.08 f
  ...
  addWeight_2__add_S_reg_2_/D (DFFSRHQX4TS)               0.62       0.70 r
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_2_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: weightsIn[4]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[4] (in)                                       0.04       0.09 r
  ...
  addWeight_0__add_S_reg_4_/D (DFFSRHQX4TS)               0.60       0.69 f
  data arrival time                                                  0.69

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_4_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.69
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: weightsIn[134]
              (input port clocked by clk)
  Endpoint: addWeight_26__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[134] (in)                                     0.04       0.09 r
  ...
  addWeight_26__add_S_reg_6_/D (DFFSRHQX4TS)              0.61       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_26__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.79


  Startpoint: weightsIn[59]
              (input port clocked by clk)
  Endpoint: addWeight_11__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[59] (in)                                      0.03       0.08 f
  ...
  addWeight_11__add_S_reg_5_/D (DFFSRHQX4TS)              0.66       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_11__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: weightsIn[149]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[149] (in)                                     0.04       0.09 r
  ...
  addWeight_29__add_S_reg_5_/D (DFFSRHQX4TS)              0.60       0.70 f
  data arrival time                                                  0.70

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.70
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: weightsIn[4]
              (input port clocked by clk)
  Endpoint: addWeight_0__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[4] (in)                                       0.03       0.08 f
  ...
  addWeight_0__add_S_reg_5_/D (DFFSRHQX4TS)               0.67       0.74 r
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_0__add_S_reg_5_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.80


  Startpoint: weightsIn[54]
              (input port clocked by clk)
  Endpoint: addWeight_10__add_S_reg_5_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[54] (in)                                      0.03       0.08 f
  ...
  addWeight_10__add_S_reg_5_/D (DFFSRHQX4TS)              0.67       0.75 r
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_10__add_S_reg_5_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: weightsIn[81]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[81] (in)                                      0.01       0.06 f
  ...
  addWeight_16__add_S_reg_2_/D (DFFSRHQX4TS)              0.66       0.72 r
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: weightsIn[135]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_2_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[135] (in)                                     0.01       0.06 f
  ...
  addWeight_27__add_S_reg_2_/D (DFFSRHQX4TS)              0.67       0.73 r
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_2_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.81


  Startpoint: weightsIn[104]
              (input port clocked by clk)
  Endpoint: addWeight_20__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[104] (in)                                     0.04       0.09 r
  ...
  addWeight_20__add_S_reg_6_/D (DFFSRHQX4TS)              0.64       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_20__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[124]
              (input port clocked by clk)
  Endpoint: addWeight_24__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[124] (in)                                     0.04       0.09 r
  ...
  addWeight_24__add_S_reg_6_/D (DFFSRHQX4TS)              0.64       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_24__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[149]
              (input port clocked by clk)
  Endpoint: addWeight_29__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[149] (in)                                     0.04       0.09 r
  ...
  addWeight_29__add_S_reg_6_/D (DFFSRHQX4TS)              0.64       0.73 f
  data arrival time                                                  0.73

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_29__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.73
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[144]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[144] (in)                                     0.04       0.09 r
  ...
  addWeight_28__add_S_reg_4_/D (DFFSRHQX4TS)              0.61       0.71 f
  data arrival time                                                  0.71

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.12      -0.12
  data required time                                                -0.12
  --------------------------------------------------------------------------
  data required time                                                -0.12
  data arrival time                                                 -0.71
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[159]
              (input port clocked by clk)
  Endpoint: addWeight_31__add_S_reg_4_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[159] (in)                                     0.04       0.09 r
  ...
  addWeight_31__add_S_reg_4_/D (DFFSRHQX4TS)              0.63       0.72 f
  data arrival time                                                  0.72

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_31__add_S_reg_4_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.72
  --------------------------------------------------------------------------
  slack (MET)                                                        0.82


  Startpoint: weightsIn[79]
              (input port clocked by clk)
  Endpoint: addWeight_15__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[79] (in)                                      0.04       0.09 r
  ...
  addWeight_15__add_S_reg_6_/D (DFFSRHQX4TS)              0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_15__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[74]
              (input port clocked by clk)
  Endpoint: addWeight_14__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[74] (in)                                      0.04       0.09 r
  ...
  addWeight_14__add_S_reg_6_/D (DFFSRHQX4TS)              0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_14__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[49]
              (input port clocked by clk)
  Endpoint: addWeight_9__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[49] (in)                                      0.04       0.09 r
  ...
  addWeight_9__add_S_reg_6_/D (DFFSRHQX4TS)               0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_9__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[29]
              (input port clocked by clk)
  Endpoint: addWeight_5__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[29] (in)                                      0.04       0.09 r
  ...
  addWeight_5__add_S_reg_6_/D (DFFSRHQX4TS)               0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_5__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[24]
              (input port clocked by clk)
  Endpoint: addWeight_4__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[24] (in)                                      0.04       0.09 r
  ...
  addWeight_4__add_S_reg_6_/D (DFFSRHQX4TS)               0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_4__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[19]
              (input port clocked by clk)
  Endpoint: addWeight_3__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[19] (in)                                      0.04       0.09 r
  ...
  addWeight_3__add_S_reg_6_/D (DFFSRHQX4TS)               0.65       0.74 f
  data arrival time                                                  0.74

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_3__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.74
  --------------------------------------------------------------------------
  slack (MET)                                                        0.83


  Startpoint: weightsIn[129]
              (input port clocked by clk)
  Endpoint: addWeight_25__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[129] (in)                                     0.04       0.09 r
  ...
  addWeight_25__add_S_reg_6_/D (DFFSRHQX4TS)              0.66       0.75 f
  data arrival time                                                  0.75

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_25__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.75
  --------------------------------------------------------------------------
  slack (MET)                                                        0.84


  Startpoint: weightsIn[153]
              (input port clocked by clk)
  Endpoint: addWeight_30__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[153] (in)                                     0.03       0.08 f
  ...
  addWeight_30__add_S_reg_6_/D (DFFSRHQX4TS)              0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_30__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.85


  Startpoint: weightsIn[13]
              (input port clocked by clk)
  Endpoint: addWeight_2__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[13] (in)                                      0.04       0.09 r
  ...
  addWeight_2__add_S_reg_6_/D (DFFSRHQX4TS)               0.67       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_2__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[113]
              (input port clocked by clk)
  Endpoint: addWeight_22__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[113] (in)                                     0.03       0.08 f
  ...
  addWeight_22__add_S_reg_6_/D (DFFSRHQX4TS)              0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_22__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[118]
              (input port clocked by clk)
  Endpoint: addWeight_23__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[118] (in)                                     0.03       0.08 f
  ...
  addWeight_23__add_S_reg_6_/D (DFFSRHQX4TS)              0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_23__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[93]
              (input port clocked by clk)
  Endpoint: addWeight_18__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[93] (in)                                      0.03       0.08 f
  ...
  addWeight_18__add_S_reg_6_/D (DFFSRHQX4TS)              0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_18__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[88]
              (input port clocked by clk)
  Endpoint: addWeight_17__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[88] (in)                                      0.03       0.08 f
  ...
  addWeight_17__add_S_reg_6_/D (DFFSRHQX4TS)              0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_17__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[43]
              (input port clocked by clk)
  Endpoint: addWeight_8__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[43] (in)                                      0.03       0.08 f
  ...
  addWeight_8__add_S_reg_6_/D (DFFSRHQX4TS)               0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_8__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[33]
              (input port clocked by clk)
  Endpoint: addWeight_6__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 f
  weightsIn[33] (in)                                      0.03       0.08 f
  ...
  addWeight_6__add_S_reg_6_/D (DFFSRHQX4TS)               0.72       0.80 r
  data arrival time                                                  0.80

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_6__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.06      -0.06
  data required time                                                -0.06
  --------------------------------------------------------------------------
  data required time                                                -0.06
  data arrival time                                                 -0.80
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[144]
              (input port clocked by clk)
  Endpoint: addWeight_28__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[144] (in)                                     0.04       0.09 r
  ...
  addWeight_28__add_S_reg_6_/D (DFFSRHQX4TS)              0.68       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_28__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.86


  Startpoint: weightsIn[139]
              (input port clocked by clk)
  Endpoint: addWeight_27__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[139] (in)                                     0.04       0.09 r
  ...
  addWeight_27__add_S_reg_6_/D (DFFSRHQX4TS)              0.67       0.77 f
  data arrival time                                                  0.77

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_27__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.10      -0.10
  data required time                                                -0.10
  --------------------------------------------------------------------------
  data required time                                                -0.10
  data arrival time                                                 -0.77
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[83]
              (input port clocked by clk)
  Endpoint: addWeight_16__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[83] (in)                                      0.04       0.09 r
  ...
  addWeight_16__add_S_reg_6_/D (DFFSRHQX4TS)              0.69       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_16__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[68]
              (input port clocked by clk)
  Endpoint: addWeight_13__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[68] (in)                                      0.04       0.09 r
  ...
  addWeight_13__add_S_reg_6_/D (DFFSRHQX4TS)              0.69       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_13__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[38]
              (input port clocked by clk)
  Endpoint: addWeight_7__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[38] (in)                                      0.04       0.09 r
  ...
  addWeight_7__add_S_reg_6_/D (DFFSRHQX4TS)               0.69       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_7__add_S_reg_6_/CK (DFFSRHQX4TS)              0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[64]
              (input port clocked by clk)
  Endpoint: addWeight_12__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[64] (in)                                      0.04       0.09 r
  ...
  addWeight_12__add_S_reg_6_/D (DFFSRHQX4TS)              0.69       0.78 f
  data arrival time                                                  0.78

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_12__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.78
  --------------------------------------------------------------------------
  slack (MET)                                                        0.87


  Startpoint: weightsIn[109]
              (input port clocked by clk)
  Endpoint: addWeight_21__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[109] (in)                                     0.04       0.09 r
  ...
  addWeight_21__add_S_reg_6_/D (DFFSRHQX4TS)              0.70       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_21__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


  Startpoint: weightsIn[99]
              (input port clocked by clk)
  Endpoint: addWeight_19__add_S_reg_6_
            (rising edge-triggered flip-flop clocked by clk)
  Path Group: clk
  Path Type: min

  Point                                                   Incr       Path
  --------------------------------------------------------------------------
  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  input external delay                                    0.05       0.05 r
  weightsIn[99] (in)                                      0.04       0.09 r
  ...
  addWeight_19__add_S_reg_6_/D (DFFSRHQX4TS)              0.70       0.79 f
  data arrival time                                                  0.79

  clock clk (rise edge)                                   0.00       0.00
  clock network delay (ideal)                             0.00       0.00
  addWeight_19__add_S_reg_6_/CK (DFFSRHQX4TS)             0.00       0.00 r
  library hold time                                      -0.09      -0.09
  data required time                                                -0.09
  --------------------------------------------------------------------------
  data required time                                                -0.09
  data arrival time                                                 -0.79
  --------------------------------------------------------------------------
  slack (MET)                                                        0.88


1
