// Seed: 4109988294
module module_0 (
    input tri0 id_0,
    input wire id_1,
    input tri0 id_2,
    input wire id_3,
    input wor  id_4
);
  wire id_6;
  assign module_2.id_2 = 0;
  assign module_1.id_4 = 0;
endmodule
module module_1 (
    input  uwire id_0,
    input  wire  id_1,
    output uwire id_2,
    input  tri0  id_3,
    output wor   id_4
);
  assign id_2 = id_0 - 1;
  wire id_6;
  xnor primCall (id_2, id_1, id_6, id_3);
  module_0 modCall_1 (
      id_3,
      id_0,
      id_0,
      id_1,
      id_0
  );
endmodule
module module_2 #(
    parameter id_6 = 32'd77
) (
    output wor id_0,
    input wor id_1,
    output supply0 id_2,
    output tri id_3,
    input tri0 id_4,
    input tri0 id_5,
    input tri0 _id_6,
    output wire id_7
);
  wire [-1 : id_6] id_9;
  module_0 modCall_1 (
      id_1,
      id_5,
      id_5,
      id_1,
      id_4
  );
endmodule
