@article{Matthews2017,
    author = {Eric Matthews, Lesley Shannon},
    title = {Taiga: A Configurabl RISC-V Soft-Processor Framework for Heterogeneous Computing Systems Research},
    journaltitle = {Simon Fraser University}
}

@article{Matthews2017b,
    author = {Eric Matthews, Lesley Shannon},
    title = {TAIGA: A new RISC-V soft-processor framework enabling high performance CPU architectural features},
    journaltitle = {2017 27th International Conference on Field Programmable Logic and Applications (FPL), Ghent, Belgium},
    year = {2017},
    doi = {10.23919/FPL.2017.8056766}
}

@online{ZipCPU.Pipeline,
    author = {Dan Gisselquist},
    title = {Strategies for Pipelining Logic},
    date = {2017-08-14},
    url = {https://zipcpu.com/blog/2017/08/14/strategies-for-pipelining.html},
}

@online{ZipCPU.Blog,
    author = {Dan Gisselquist},
    title = {The ZipCPU Blog},
    url = {https://zipcpu.com/blog/},
}

@article{Nicolaescu2005,
    author = {Dan Nicolaescu, Alexander Veidenbaum, Alexandru Nicolau},
    title = {Using a Way Cache to Improve Performance of Set-Associative Caches},
    doi = {10.1007/978-3-540-77704-5_8},
    publisher = {Springer, Berlin, Heidelberg},
    year = {2009}
}

@article{Yoon2016,
    author = {Hongil Yoon, Gurindar S. Sohi},
    title = {Revisiting Virtual L1 Caches:  A Practical Design Using Dynamic Synonym Remapping},
    doi = {10.1109/HPCA.2016.7446066},
    year = {2016},
    url = {https://ftp.cs.wisc.edu/sohi/papers/2016/HPCA_2016_VC_DSR.pdf}
}