Release 14.7 - xst P.20131013 (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.
--> Parameter TMPDIR set to xst/projnav.tmp


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Parameter xsthdpdir set to xst


Total REAL time to Xst completion: 0.00 secs
Total CPU time to Xst completion: 0.20 secs
 
--> Reading design: integration.prj

TABLE OF CONTENTS
  1) Synthesis Options Summary
  2) HDL Parsing
  3) HDL Elaboration
  4) HDL Synthesis
       4.1) HDL Synthesis Report
  5) Advanced HDL Synthesis
       5.1) Advanced HDL Synthesis Report
  6) Low Level Synthesis
  7) Partition Report
  8) Design Summary
       8.1) Primitive and Black Box Usage
       8.2) Device utilization summary
       8.3) Partition Resource Summary
       8.4) Timing Report
            8.4.1) Clock Information
            8.4.2) Asynchronous Control Signals Information
            8.4.3) Timing Summary
            8.4.4) Timing Details
            8.4.5) Cross Clock Domains Report


=========================================================================
*                      Synthesis Options Summary                        *
=========================================================================
---- Source Parameters
Input File Name                    : "integration.prj"
Ignore Synthesis Constraint File   : NO

---- Target Parameters
Output File Name                   : "integration"
Output Format                      : NGC
Target Device                      : xc6slx9-3-tqg144

---- Source Options
Top Module Name                    : integration
Automatic FSM Extraction           : YES
FSM Encoding Algorithm             : Auto
Safe Implementation                : No
FSM Style                          : LUT
RAM Extraction                     : Yes
RAM Style                          : Auto
ROM Extraction                     : Yes
Shift Register Extraction          : YES
ROM Style                          : Auto
Resource Sharing                   : YES
Asynchronous To Synchronous        : NO
Shift Register Minimum Size        : 2
Use DSP Block                      : Auto
Automatic Register Balancing       : No

---- Target Options
LUT Combining                      : Auto
Reduce Control Sets                : Auto
Add IO Buffers                     : YES
Global Maximum Fanout              : 100000
Add Generic Clock Buffer(BUFG)     : 16
Register Duplication               : YES
Optimize Instantiated Primitives   : NO
Use Clock Enable                   : Auto
Use Synchronous Set                : Auto
Use Synchronous Reset              : Auto
Pack IO Registers into IOBs        : Auto
Equivalent register Removal        : YES

---- General Options
Optimization Goal                  : Speed
Optimization Effort                : 1
Power Reduction                    : NO
Keep Hierarchy                     : No
Netlist Hierarchy                  : As_Optimized
RTL Output                         : Yes
Global Optimization                : AllClockNets
Read Cores                         : YES
Write Timing Constraints           : NO
Cross Clock Analysis               : NO
Hierarchy Separator                : /
Bus Delimiter                      : <>
Case Specifier                     : Maintain
Slice Utilization Ratio            : 100
BRAM Utilization Ratio             : 100
DSP48 Utilization Ratio            : 100
Auto BRAM Packing                  : NO
Slice Utilization Ratio Delta      : 5

=========================================================================


=========================================================================
*                          HDL Parsing                                  *
=========================================================================
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\clkdivh10.vf" into library work
Parsing module <FJKC_HXILINX_clkdivh10>.
Parsing module <clkdivh10>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\clkdiv20.vf" into library work
Parsing module <FJKC_HXILINX_clkdiv20>.
Parsing module <clkdiv20>.
Analyzing Verilog file "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf" into library work
Parsing module <FJKC_HXILINX_integration>.
Parsing module <clkdiv20_MUSER_integration>.
Parsing module <clkdivh10_MUSER_integration>.
Parsing module <integration>.

=========================================================================
*                            HDL Elaboration                            *
=========================================================================

Elaborating module <integration>.

Elaborating module <clkdivh10_MUSER_integration>.

Elaborating module <FJKC_HXILINX_integration>.

Elaborating module <VCC>.

Elaborating module <GND>.

Elaborating module <AND4B2>.

Elaborating module <clkdiv20_MUSER_integration>.
WARNING:HDLCompiler:552 - "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf" Line 106: Input port CLR is not connected on this instance
WARNING:HDLCompiler:552 - "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf" Line 293: Input port CLR is not connected on this instance

=========================================================================
*                           HDL Synthesis                               *
=========================================================================

Synthesizing Unit <integration>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf".
    Set property "HU_SET = XLXI_3_52" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_53" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_6_50" for instance <XLXI_6>.
    Set property "HU_SET = XLXI_7_51" for instance <XLXI_7>.
    Set property "HU_SET = XLXI_11_54" for instance <XLXI_11>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_11', is tied to GND.
    Summary:
	no macro.
Unit <integration> synthesized.

Synthesizing Unit <clkdivh10_MUSER_integration>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf".
    Set property "HU_SET = XLXI_1_40" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_3_41" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_11_42" for instance <XLXI_11>.
    Set property "HU_SET = XLXI_13_43" for instance <XLXI_13>.
    Set property "HU_SET = XLXI_15_44" for instance <XLXI_15>.
    Set property "HU_SET = XLXI_17_45" for instance <XLXI_17>.
    Set property "HU_SET = XLXI_19_46" for instance <XLXI_19>.
    Set property "HU_SET = XLXI_21_47" for instance <XLXI_21>.
    Set property "HU_SET = XLXI_23_48" for instance <XLXI_23>.
    Set property "HU_SET = XLXI_25_49" for instance <XLXI_25>.
    Summary:
	no macro.
Unit <clkdivh10_MUSER_integration> synthesized.

Synthesizing Unit <FJKC_HXILINX_integration>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf".
        INIT = 1'b0
    Found 1-bit register for signal <Q>.
    Summary:
	inferred   1 D-type flip-flop(s).
	inferred   2 Multiplexer(s).
Unit <FJKC_HXILINX_integration> synthesized.

Synthesizing Unit <clkdiv20_MUSER_integration>.
    Related source file is "D:\Classes-2024\Digital System Fundamentals\Labs\5\shitty-counter\integration.vf".
    Set property "HU_SET = XLXI_1_35" for instance <XLXI_1>.
    Set property "HU_SET = XLXI_2_36" for instance <XLXI_2>.
    Set property "HU_SET = XLXI_3_37" for instance <XLXI_3>.
    Set property "HU_SET = XLXI_4_38" for instance <XLXI_4>.
    Set property "HU_SET = XLXI_11_39" for instance <XLXI_11>.
WARNING:Xst:2898 - Port 'CLR', unconnected in block instance 'XLXI_11', is tied to GND.
    Summary:
	no macro.
Unit <clkdiv20_MUSER_integration> synthesized.

=========================================================================
HDL Synthesis Report

Macro Statistics
# Registers                                            : 30
 1-bit register                                        : 30
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 60

=========================================================================

=========================================================================
*                       Advanced HDL Synthesis                          *
=========================================================================


=========================================================================
Advanced HDL Synthesis Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30
# Multiplexers                                         : 60
 1-bit 2-to-1 multiplexer                              : 60

=========================================================================

=========================================================================
*                         Low Level Synthesis                           *
=========================================================================

Optimizing unit <integration> ...

Optimizing unit <clkdivh10_MUSER_integration> ...

Optimizing unit <FJKC_HXILINX_integration> ...

Mapping all equations...
Building and optimizing final netlist ...
Found area constraint ratio of 100 (+ 5) on block integration, actual ratio is 0.

Final Macro Processing ...

=========================================================================
Final Register Report

Macro Statistics
# Registers                                            : 30
 Flip-Flops                                            : 30

=========================================================================

=========================================================================
*                           Partition Report                            *
=========================================================================

Partition Implementation Status
-------------------------------

  No Partitions were found in this design.

-------------------------------

=========================================================================
*                            Design Summary                             *
=========================================================================

Top Level Output File Name         : integration.ngc

Primitive and Black Box Usage:
------------------------------
# BELS                             : 34
#      AND4B2                      : 2
#      GND                         : 1
#      INV                         : 30
#      VCC                         : 1
# FlipFlops/Latches                : 30
#      FDC                         : 30
# Clock Buffers                    : 1
#      BUFGP                       : 1
# IO Buffers                       : 8
#      OBUF                        : 8

Device utilization summary:
---------------------------

Selected Device : 6slx9tqg144-3 


Slice Logic Utilization: 
 Number of Slice Registers:              30  out of  11440     0%  
 Number of Slice LUTs:                   30  out of   5720     0%  
    Number used as Logic:                30  out of   5720     0%  

Slice Logic Distribution: 
 Number of LUT Flip Flop pairs used:     60
   Number with an unused Flip Flop:      30  out of     60    50%  
   Number with an unused LUT:            30  out of     60    50%  
   Number of fully used LUT-FF pairs:     0  out of     60     0%  
   Number of unique control sets:        30

IO Utilization: 
 Number of IOs:                           9
 Number of bonded IOBs:                   9  out of    102     8%  

Specific Feature Utilization:
 Number of BUFG/BUFGCTRLs:                1  out of     16     6%  

---------------------------
Partition Resource Summary:
---------------------------

  No Partitions were found in this design.

---------------------------


=========================================================================
Timing Report

NOTE: THESE TIMING NUMBERS ARE ONLY A SYNTHESIS ESTIMATE.
      FOR ACCURATE TIMING INFORMATION PLEASE REFER TO THE TRACE REPORT
      GENERATED AFTER PLACE-and-ROUTE.

Clock Information:
------------------
-----------------------------------+---------------------------+-------+
Clock Signal                       | Clock buffer(FF name)     | Load  |
-----------------------------------+---------------------------+-------+
XLXI_1/XLXI_23/Q                   | NONE(XLXI_1/XLXI_25/Q)    | 1     |
XLXI_1/XLXI_21/Q                   | NONE(XLXI_1/XLXI_23/Q)    | 1     |
XLXI_1/XLXI_19/Q                   | NONE(XLXI_1/XLXI_21/Q)    | 1     |
XLXI_1/XLXI_17/Q                   | NONE(XLXI_1/XLXI_19/Q)    | 1     |
XLXI_1/XLXI_15/Q                   | NONE(XLXI_1/XLXI_17/Q)    | 1     |
XLXI_1/XLXI_13/Q                   | NONE(XLXI_1/XLXI_15/Q)    | 1     |
XLXI_1/XLXI_11/Q                   | NONE(XLXI_1/XLXI_13/Q)    | 1     |
XLXI_1/XLXI_3/Q                    | NONE(XLXI_1/XLXI_11/Q)    | 1     |
XLXI_1/XLXI_1/Q                    | NONE(XLXI_1/XLXI_3/Q)     | 1     |
OSC_P123                           | BUFGP                     | 1     |
XLXI_2/XLXI_23/Q                   | NONE(XLXI_2/XLXI_25/Q)    | 1     |
XLXI_2/XLXI_21/Q                   | NONE(XLXI_2/XLXI_23/Q)    | 1     |
XLXI_2/XLXI_19/Q                   | NONE(XLXI_2/XLXI_21/Q)    | 1     |
XLXI_2/XLXI_17/Q                   | NONE(XLXI_2/XLXI_19/Q)    | 1     |
XLXI_2/XLXI_15/Q                   | NONE(XLXI_2/XLXI_17/Q)    | 1     |
XLXI_2/XLXI_13/Q                   | NONE(XLXI_2/XLXI_15/Q)    | 1     |
XLXI_2/XLXI_11/Q                   | NONE(XLXI_2/XLXI_13/Q)    | 1     |
XLXI_2/XLXI_3/Q                    | NONE(XLXI_2/XLXI_11/Q)    | 1     |
XLXI_2/XLXI_1/Q                    | NONE(XLXI_2/XLXI_3/Q)     | 1     |
XLXI_1/XLXI_25/Q                   | NONE(XLXI_2/XLXI_1/Q)     | 1     |
XLXI_19/XLXN_14(XLXI_19/XLXI_13:O) | NONE(*)(XLXI_19/XLXI_11/Q)| 1     |
XLXI_19/XLXI_3/Q                   | NONE(XLXI_19/XLXI_4/Q)    | 1     |
XLXI_19/XLXI_2/Q                   | NONE(XLXI_19/XLXI_3/Q)    | 1     |
XLXI_19/XLXI_1/Q                   | NONE(XLXI_19/XLXI_2/Q)    | 1     |
XLXI_2/XLXI_25/Q                   | NONE(XLXI_19/XLXI_1/Q)    | 2     |
LED1_P81_OBUF(XLXI_18:O)           | NONE(*)(XLXI_11/Q)        | 1     |
XLXI_3/Q                           | NONE(XLXI_4/Q)            | 1     |
XLXI_7/Q                           | NONE(XLXI_3/Q)            | 1     |
XLXI_6/Q                           | NONE(XLXI_7/Q)            | 1     |
-----------------------------------+---------------------------+-------+
(*) These 2 clock signal(s) are generated by combinatorial logic,
and XST is not able to identify which are the primary clock signals.
Please use the CLOCK_SIGNAL constraint to specify the clock signal(s) generated by combinatorial logic.
INFO:Xst:2169 - HDL ADVISOR - Some clock signals were not automatically buffered by XST with BUFG/BUFR resources. Please use the buffer_type constraint in order to insert these buffers to the clock signals to help prevent skew problems.

Asynchronous Control Signals Information:
----------------------------------------
No asynchronous control signals found in this design

Timing Summary:
---------------
Speed Grade: -3

   Minimum period: 2.871ns (Maximum Frequency: 348.274MHz)
   Minimum input arrival time before clock: No path found
   Maximum output required time after clock: 5.012ns
   Maximum combinational path delay: No path found

Timing Details:
---------------
All values displayed in nanoseconds (ns)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_23/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_25/Q (FF)
  Destination:       XLXI_1/XLXI_25/Q (FF)
  Source Clock:      XLXI_1/XLXI_23/Q rising
  Destination Clock: XLXI_1/XLXI_23/Q rising

  Data Path: XLXI_1/XLXI_25/Q to XLXI_1/XLXI_25/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_21/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_23/Q (FF)
  Destination:       XLXI_1/XLXI_23/Q (FF)
  Source Clock:      XLXI_1/XLXI_21/Q rising
  Destination Clock: XLXI_1/XLXI_21/Q rising

  Data Path: XLXI_1/XLXI_23/Q to XLXI_1/XLXI_23/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_19/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_21/Q (FF)
  Destination:       XLXI_1/XLXI_21/Q (FF)
  Source Clock:      XLXI_1/XLXI_19/Q rising
  Destination Clock: XLXI_1/XLXI_19/Q rising

  Data Path: XLXI_1/XLXI_21/Q to XLXI_1/XLXI_21/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_17/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_19/Q (FF)
  Destination:       XLXI_1/XLXI_19/Q (FF)
  Source Clock:      XLXI_1/XLXI_17/Q rising
  Destination Clock: XLXI_1/XLXI_17/Q rising

  Data Path: XLXI_1/XLXI_19/Q to XLXI_1/XLXI_19/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_15/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_17/Q (FF)
  Destination:       XLXI_1/XLXI_17/Q (FF)
  Source Clock:      XLXI_1/XLXI_15/Q rising
  Destination Clock: XLXI_1/XLXI_15/Q rising

  Data Path: XLXI_1/XLXI_17/Q to XLXI_1/XLXI_17/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_13/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_15/Q (FF)
  Destination:       XLXI_1/XLXI_15/Q (FF)
  Source Clock:      XLXI_1/XLXI_13/Q rising
  Destination Clock: XLXI_1/XLXI_13/Q rising

  Data Path: XLXI_1/XLXI_15/Q to XLXI_1/XLXI_15/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_11/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_13/Q (FF)
  Destination:       XLXI_1/XLXI_13/Q (FF)
  Source Clock:      XLXI_1/XLXI_11/Q rising
  Destination Clock: XLXI_1/XLXI_11/Q rising

  Data Path: XLXI_1/XLXI_13/Q to XLXI_1/XLXI_13/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_3/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_11/Q (FF)
  Destination:       XLXI_1/XLXI_11/Q (FF)
  Source Clock:      XLXI_1/XLXI_3/Q rising
  Destination Clock: XLXI_1/XLXI_3/Q rising

  Data Path: XLXI_1/XLXI_11/Q to XLXI_1/XLXI_11/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_1/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_3/Q (FF)
  Destination:       XLXI_1/XLXI_3/Q (FF)
  Source Clock:      XLXI_1/XLXI_1/Q rising
  Destination Clock: XLXI_1/XLXI_1/Q rising

  Data Path: XLXI_1/XLXI_3/Q to XLXI_1/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'OSC_P123'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_1/XLXI_1/Q (FF)
  Destination:       XLXI_1/XLXI_1/Q (FF)
  Source Clock:      OSC_P123 rising
  Destination Clock: OSC_P123 rising

  Data Path: XLXI_1/XLXI_1/Q to XLXI_1/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_23/Q'
  Clock period: 2.016ns (frequency: 495.933MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               2.016ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_25/Q (FF)
  Destination:       XLXI_2/XLXI_25/Q (FF)
  Source Clock:      XLXI_2/XLXI_23/Q rising
  Destination Clock: XLXI_2/XLXI_23/Q rising

  Data Path: XLXI_2/XLXI_25/Q to XLXI_2/XLXI_25/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      2.016ns (0.755ns logic, 1.261ns route)
                                       (37.4% logic, 62.6% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_21/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_23/Q (FF)
  Destination:       XLXI_2/XLXI_23/Q (FF)
  Source Clock:      XLXI_2/XLXI_21/Q rising
  Destination Clock: XLXI_2/XLXI_21/Q rising

  Data Path: XLXI_2/XLXI_23/Q to XLXI_2/XLXI_23/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_19/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_21/Q (FF)
  Destination:       XLXI_2/XLXI_21/Q (FF)
  Source Clock:      XLXI_2/XLXI_19/Q rising
  Destination Clock: XLXI_2/XLXI_19/Q rising

  Data Path: XLXI_2/XLXI_21/Q to XLXI_2/XLXI_21/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_17/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_19/Q (FF)
  Destination:       XLXI_2/XLXI_19/Q (FF)
  Source Clock:      XLXI_2/XLXI_17/Q rising
  Destination Clock: XLXI_2/XLXI_17/Q rising

  Data Path: XLXI_2/XLXI_19/Q to XLXI_2/XLXI_19/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_15/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_17/Q (FF)
  Destination:       XLXI_2/XLXI_17/Q (FF)
  Source Clock:      XLXI_2/XLXI_15/Q rising
  Destination Clock: XLXI_2/XLXI_15/Q rising

  Data Path: XLXI_2/XLXI_17/Q to XLXI_2/XLXI_17/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_13/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_15/Q (FF)
  Destination:       XLXI_2/XLXI_15/Q (FF)
  Source Clock:      XLXI_2/XLXI_13/Q rising
  Destination Clock: XLXI_2/XLXI_13/Q rising

  Data Path: XLXI_2/XLXI_15/Q to XLXI_2/XLXI_15/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_11/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_13/Q (FF)
  Destination:       XLXI_2/XLXI_13/Q (FF)
  Source Clock:      XLXI_2/XLXI_11/Q rising
  Destination Clock: XLXI_2/XLXI_11/Q rising

  Data Path: XLXI_2/XLXI_13/Q to XLXI_2/XLXI_13/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_3/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_11/Q (FF)
  Destination:       XLXI_2/XLXI_11/Q (FF)
  Source Clock:      XLXI_2/XLXI_3/Q rising
  Destination Clock: XLXI_2/XLXI_3/Q rising

  Data Path: XLXI_2/XLXI_11/Q to XLXI_2/XLXI_11/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_1/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_3/Q (FF)
  Destination:       XLXI_2/XLXI_3/Q (FF)
  Source Clock:      XLXI_2/XLXI_1/Q rising
  Destination Clock: XLXI_2/XLXI_1/Q rising

  Data Path: XLXI_2/XLXI_3/Q to XLXI_2/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_1/XLXI_25/Q'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_2/XLXI_1/Q (FF)
  Destination:       XLXI_2/XLXI_1/Q (FF)
  Source Clock:      XLXI_1/XLXI_25/Q rising
  Destination Clock: XLXI_1/XLXI_25/Q rising

  Data Path: XLXI_2/XLXI_1/Q to XLXI_2/XLXI_1/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXN_14'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_19/XLXI_11/Q (FF)
  Destination:       XLXI_19/XLXI_11/Q (FF)
  Source Clock:      XLXI_19/XLXN_14 rising
  Destination Clock: XLXI_19/XLXN_14 rising

  Data Path: XLXI_19/XLXI_11/Q to XLXI_19/XLXI_11/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_3/Q'
  Clock period: 2.775ns (frequency: 360.328MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.775ns (Levels of Logic = 2)
  Source:            XLXI_19/XLXI_4/Q (FF)
  Destination:       XLXI_19/XLXI_4/Q (FF)
  Source Clock:      XLXI_19/XLXI_3/Q rising
  Destination Clock: XLXI_19/XLXI_3/Q rising

  Data Path: XLXI_19/XLXI_4/Q to XLXI_19/XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.961  Q (Q)
     end scope: 'XLXI_19/XLXI_4:Q'
     AND4B2:I1->O          5   0.223   0.714  XLXI_19/XLXI_13 (XLXI_19/XLXN_14)
     begin scope: 'XLXI_19/XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.775ns (1.100ns logic, 1.675ns route)
                                       (39.6% logic, 60.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_2/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_19/XLXI_3/Q (FF)
  Destination:       XLXI_19/XLXI_3/Q (FF)
  Source Clock:      XLXI_19/XLXI_2/Q rising
  Destination Clock: XLXI_19/XLXI_2/Q rising

  Data Path: XLXI_19/XLXI_3/Q to XLXI_19/XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.879  Q (Q)
     end scope: 'XLXI_19/XLXI_3:Q'
     AND4B2:I3->O          5   0.339   0.714  XLXI_19/XLXI_13 (XLXI_19/XLXN_14)
     begin scope: 'XLXI_19/XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.216ns logic, 1.593ns route)
                                       (43.3% logic, 56.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_19/XLXI_1/Q'
  Clock period: 2.809ns (frequency: 355.967MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.809ns (Levels of Logic = 2)
  Source:            XLXI_19/XLXI_2/Q (FF)
  Destination:       XLXI_19/XLXI_2/Q (FF)
  Source Clock:      XLXI_19/XLXI_1/Q rising
  Destination Clock: XLXI_19/XLXI_1/Q rising

  Data Path: XLXI_19/XLXI_2/Q to XLXI_19/XLXI_2/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   0.898  Q (Q)
     end scope: 'XLXI_19/XLXI_2:Q'
     AND4B2:I2->O          5   0.320   0.714  XLXI_19/XLXI_13 (XLXI_19/XLXN_14)
     begin scope: 'XLXI_19/XLXI_2:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.809ns (1.197ns logic, 1.612ns route)
                                       (42.6% logic, 57.4% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_2/XLXI_25/Q'
  Clock period: 2.871ns (frequency: 348.274MHz)
  Total number of paths / destination ports: 4 / 4
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 2)
  Source:            XLXI_6/Q (FF)
  Destination:       XLXI_6/Q (FF)
  Source Clock:      XLXI_2/XLXI_25/Q rising
  Destination Clock: XLXI_2/XLXI_25/Q rising

  Data Path: XLXI_6/Q to XLXI_6/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  Q (Q)
     end scope: 'XLXI_6:Q'
     AND4B2:I1->O          6   0.223   0.744  XLXI_18 (LED1_P81_OBUF)
     begin scope: 'XLXI_6:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.871ns (1.100ns logic, 1.771ns route)
                                       (38.3% logic, 61.7% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'LED1_P81_OBUF'
  Clock period: 1.950ns (frequency: 512.794MHz)
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Delay:               1.950ns (Levels of Logic = 1)
  Source:            XLXI_11/Q (FF)
  Destination:       XLXI_11/Q (FF)
  Source Clock:      LED1_P81_OBUF rising
  Destination Clock: LED1_P81_OBUF rising

  Data Path: XLXI_11/Q to XLXI_11/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     INV:I->O              1   0.206   0.579  Mmux_Q_Q_MUX_3_o11_INV_0 (Q_Q_MUX_3_o)
     FDC:D                     0.102          Q
    ----------------------------------------
    Total                      1.950ns (0.755ns logic, 1.195ns route)
                                       (38.7% logic, 61.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_3/Q'
  Clock period: 2.839ns (frequency: 352.237MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.839ns (Levels of Logic = 2)
  Source:            XLXI_4/Q (FF)
  Destination:       XLXI_4/Q (FF)
  Source Clock:      XLXI_3/Q rising
  Destination Clock: XLXI_3/Q rising

  Data Path: XLXI_4/Q to XLXI_4/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  Q (Q)
     end scope: 'XLXI_4:Q'
     AND4B2:I0->O          6   0.203   0.744  XLXI_18 (LED1_P81_OBUF)
     begin scope: 'XLXI_4:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.839ns (1.080ns logic, 1.759ns route)
                                       (38.0% logic, 62.0% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_7/Q'
  Clock period: 2.871ns (frequency: 348.274MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 2)
  Source:            XLXI_3/Q (FF)
  Destination:       XLXI_3/Q (FF)
  Source Clock:      XLXI_7/Q rising
  Destination Clock: XLXI_7/Q rising

  Data Path: XLXI_3/Q to XLXI_3/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.931  Q (Q)
     end scope: 'XLXI_3:Q'
     AND4B2:I2->O          6   0.320   0.744  XLXI_18 (LED1_P81_OBUF)
     begin scope: 'XLXI_3:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.871ns (1.197ns logic, 1.674ns route)
                                       (41.7% logic, 58.3% route)

=========================================================================
Timing constraint: Default period analysis for Clock 'XLXI_6/Q'
  Clock period: 2.871ns (frequency: 348.274MHz)
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Delay:               2.871ns (Levels of Logic = 2)
  Source:            XLXI_7/Q (FF)
  Destination:       XLXI_7/Q (FF)
  Source Clock:      XLXI_6/Q rising
  Destination Clock: XLXI_6/Q rising

  Data Path: XLXI_7/Q to XLXI_7/Q
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  Q (Q)
     end scope: 'XLXI_7:Q'
     AND4B2:I3->O          6   0.339   0.744  XLXI_18 (LED1_P81_OBUF)
     begin scope: 'XLXI_7:CLR'
     FDC:CLR                   0.430          Q
    ----------------------------------------
    Total                      2.871ns (1.216ns logic, 1.655ns route)
                                       (42.4% logic, 57.6% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_19/XLXN_14'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 2)
  Source:            XLXI_19/XLXI_11/Q (FF)
  Destination:       LED0_P82 (PAD)
  Source Clock:      XLXI_19/XLXN_14 rising

  Data Path: XLXI_19/XLXI_11/Q to LED0_P82
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     end scope: 'XLXI_19/XLXI_11:Q'
     OBUF:I->O                 2.571          LED0_P82_OBUF (LED0_P82)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_3/Q'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              4.980ns (Levels of Logic = 3)
  Source:            XLXI_4/Q (FF)
  Destination:       LED1_P81 (PAD)
  Source Clock:      XLXI_3/Q rising

  Data Path: XLXI_4/Q to LED1_P81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              3   0.447   1.015  Q (Q)
     end scope: 'XLXI_4:Q'
     AND4B2:I0->O          6   0.203   0.744  XLXI_18 (LED1_P81_OBUF)
     OBUF:I->O                 2.571          LED1_P81_OBUF (LED1_P81)
    ----------------------------------------
    Total                      4.980ns (3.221ns logic, 1.759ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_25/Q'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 3)
  Source:            XLXI_6/Q (FF)
  Destination:       LED1_P81 (PAD)
  Source Clock:      XLXI_2/XLXI_25/Q rising

  Data Path: XLXI_6/Q to LED1_P81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   1.028  Q (Q)
     end scope: 'XLXI_6:Q'
     AND4B2:I1->O          6   0.223   0.744  XLXI_18 (LED1_P81_OBUF)
     OBUF:I->O                 2.571          LED1_P81_OBUF (LED1_P81)
    ----------------------------------------
    Total                      5.012ns (3.241ns logic, 1.771ns route)
                                       (64.7% logic, 35.3% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_7/Q'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 3)
  Source:            XLXI_3/Q (FF)
  Destination:       LED1_P81 (PAD)
  Source Clock:      XLXI_7/Q rising

  Data Path: XLXI_3/Q to LED1_P81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.931  Q (Q)
     end scope: 'XLXI_3:Q'
     AND4B2:I2->O          6   0.320   0.744  XLXI_18 (LED1_P81_OBUF)
     OBUF:I->O                 2.571          LED1_P81_OBUF (LED1_P81)
    ----------------------------------------
    Total                      5.012ns (3.338ns logic, 1.674ns route)
                                       (66.6% logic, 33.4% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_6/Q'
  Total number of paths / destination ports: 2 / 2
-------------------------------------------------------------------------
Offset:              5.012ns (Levels of Logic = 3)
  Source:            XLXI_7/Q (FF)
  Destination:       LED1_P81 (PAD)
  Source Clock:      XLXI_6/Q rising

  Data Path: XLXI_7/Q to LED1_P81
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.912  Q (Q)
     end scope: 'XLXI_7:Q'
     AND4B2:I3->O          6   0.339   0.744  XLXI_18 (LED1_P81_OBUF)
     OBUF:I->O                 2.571          LED1_P81_OBUF (LED1_P81)
    ----------------------------------------
    Total                      5.012ns (3.357ns logic, 1.655ns route)
                                       (67.0% logic, 33.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'LED1_P81_OBUF'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.634ns (Levels of Logic = 2)
  Source:            XLXI_11/Q (FF)
  Destination:       LED2_P80 (PAD)
  Source Clock:      LED1_P81_OBUF rising

  Data Path: XLXI_11/Q to LED2_P80
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              2   0.447   0.616  Q (Q)
     end scope: 'XLXI_11:Q'
     OBUF:I->O                 2.571          LED2_P80_OBUF (LED2_P80)
    ----------------------------------------
    Total                      3.634ns (3.018ns logic, 0.616ns route)
                                       (83.0% logic, 17.0% route)

=========================================================================
Timing constraint: Default OFFSET OUT AFTER for Clock 'XLXI_2/XLXI_23/Q'
  Total number of paths / destination ports: 1 / 1
-------------------------------------------------------------------------
Offset:              3.701ns (Levels of Logic = 2)
  Source:            XLXI_2/XLXI_25/Q (FF)
  Destination:       LED7_P67 (PAD)
  Source Clock:      XLXI_2/XLXI_23/Q rising

  Data Path: XLXI_2/XLXI_25/Q to LED7_P67
                                Gate     Net
    Cell:in->out      fanout   Delay   Delay  Logical Name (Net Name)
    ----------------------------------------  ------------
     FDC:C->Q              4   0.447   0.683  Q (Q)
     end scope: 'XLXI_2/XLXI_25:Q'
     OBUF:I->O                 2.571          LED7_P67_OBUF (LED7_P67)
    ----------------------------------------
    Total                      3.701ns (3.018ns logic, 0.683ns route)
                                       (81.6% logic, 18.4% route)

=========================================================================

Cross Clock Domains Report:
--------------------------

Clock to Setup on destination clock LED1_P81_OBUF
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
LED1_P81_OBUF  |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock OSC_P123
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
OSC_P123       |    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_1/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXI_1/Q|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_11/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_11/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_13/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_13/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_15/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_15/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_17/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_17/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_19/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_19/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_21/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_21/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_23/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_23/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_25/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_1/XLXI_25/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_1/XLXI_3/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_1/XLXI_3/Q|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_1/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_19/XLXI_1/Q|    2.809|         |         |         |
XLXI_19/XLXI_2/Q|    2.809|         |         |         |
XLXI_19/XLXI_3/Q|    2.775|         |         |         |
XLXI_2/XLXI_25/Q|    2.809|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_2/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_19/XLXI_1/Q|    2.809|         |         |         |
XLXI_19/XLXI_2/Q|    2.809|         |         |         |
XLXI_19/XLXI_3/Q|    2.775|         |         |         |
XLXI_2/XLXI_25/Q|    2.809|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXI_3/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_19/XLXI_1/Q|    2.809|         |         |         |
XLXI_19/XLXI_2/Q|    2.809|         |         |         |
XLXI_19/XLXI_3/Q|    2.775|         |         |         |
XLXI_2/XLXI_25/Q|    2.809|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_19/XLXN_14
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_19/XLXN_14|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_1/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXI_1/Q|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_11/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_11/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_13/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_13/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_15/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_15/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_17/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_17/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_19/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_19/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_21/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_21/Q|    1.950|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_23/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_23/Q|    2.016|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_25/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_19/XLXI_1/Q|    2.809|         |         |         |
XLXI_19/XLXI_2/Q|    2.809|         |         |         |
XLXI_19/XLXI_3/Q|    2.775|         |         |         |
XLXI_2/XLXI_25/Q|    2.871|         |         |         |
XLXI_3/Q        |    2.839|         |         |         |
XLXI_6/Q        |    2.871|         |         |         |
XLXI_7/Q        |    2.871|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_2/XLXI_3/Q
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
XLXI_2/XLXI_3/Q|    1.950|         |         |         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_3/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_25/Q|    2.871|         |         |         |
XLXI_3/Q        |    2.839|         |         |         |
XLXI_6/Q        |    2.871|         |         |         |
XLXI_7/Q        |    2.871|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_6/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_25/Q|    2.871|         |         |         |
XLXI_3/Q        |    2.839|         |         |         |
XLXI_6/Q        |    2.871|         |         |         |
XLXI_7/Q        |    2.871|         |         |         |
----------------+---------+---------+---------+---------+

Clock to Setup on destination clock XLXI_7/Q
----------------+---------+---------+---------+---------+
                | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock    |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
----------------+---------+---------+---------+---------+
XLXI_2/XLXI_25/Q|    2.871|         |         |         |
XLXI_3/Q        |    2.839|         |         |         |
XLXI_6/Q        |    2.871|         |         |         |
XLXI_7/Q        |    2.871|         |         |         |
----------------+---------+---------+---------+---------+

=========================================================================


Total REAL time to Xst completion: 3.00 secs
Total CPU time to Xst completion: 2.98 secs
 
--> 

Total memory usage is 4501604 kilobytes

Number of errors   :    0 (   0 filtered)
Number of warnings :    4 (   0 filtered)
Number of infos    :    1 (   0 filtered)

