module data_stream_ctr
                          #(parameter ADJUST_MODE = 1,
                            parameter BRAM_DEEPTH = 1280,
                            parameter DATA_WIDTH  = 8,
                            parameter INDEX_WIDTH = 11,
                            parameter INT_WIDTH   = 8,   // å®šç‚¹æ•°æ•´æ•°ä½å®?
                            parameter FIX_WIDTH   = 12)
                          (
                           input                            clk_i, 
                           input                            rst_i,
                           
                           input                            tvalid_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/
                           input[DATA_WIDTH-1:0]            tdata_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///image stream
                           output                           tready_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/
                           
                           
                           input[15 : 0]                    src_width_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                           input[15 : 0]                    src_height_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                           input[15 : 0]                    dest_width_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                           input[15 : 0]                    dest_height_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                                                     
                           
                           input[INDEX_WIDTH-1:0]           srcx_int_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/// å¯¹åº”åŸå›¾xåæ ‡æ•´æ•°éƒ¨åˆ† addr width
                           input[INDEX_WIDTH-1:0]           srcy_int_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/// å¯¹åº”åŸå›¾yåæ ‡æ•´æ•°éƒ¨åˆ† addr height                                                     
         
                           output[INDEX_WIDTH-1:0]          destx_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///current x location
                           output[INDEX_WIDTH-1:0]          desty_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///current y location
         
                           input[INT_WIDTH + FIX_WIDTH-1:0] scale_factorx_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/ // srcx_width / destx_width
                           input[INT_WIDTH + FIX_WIDTH-1:0] scale_factory_i/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/ // srcy_height / desty_height

                           output                           tvalid_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/
                           output[DATA_WIDTH-1:0]           tdata00_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                           output[DATA_WIDTH-1:0]           tdata01_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*/// 
                           output[DATA_WIDTH-1:0]           tdata10_o/*synthesis PAP_MARK_DEBUG="1"*/, /*synthesis PAP_MARK_DEBUG="1"*///
                           output[DATA_WIDTH-1:0]           tdata11_o /*synthesis PAP_MARK_DEBUG="1"*///                                                             
                           );

//----------------------------è‡?é€‚åº”å‚æ•°çš„ä½å®½è?¡ç®—å‡½æ•°-------------------------------------//   
//è®¡ç®—ä¸€ä¸?åè¿›åˆ¶æ•°å¯¹åº”äºŒè¿›åˆ¶çš„ä½å??                  
function integer clogb2 (input integer bit_depth);              
  begin                                                           
    for(clogb2=0; bit_depth>0; clogb2=clogb2+1)                   
      bit_depth = bit_depth >> 1;                                 
  end                                                           
endfunction                       
                      
localparam BRAM_ADDR_WIDTH  = clogb2(BRAM_DEEPTH - 1);         // BRANåœ°å€ä½å??
localparam BRAM_DATA_WIDTH  = DATA_WIDTH;                      // æ¯ä¸ªæ•°æ®çš„ä½å®½åº¦
localparam BRAM_MEMORY_SIZE = BRAM_DEEPTH * BRAM_DATA_WIDTH;   // æ‰€éœ€è¦çš„BRAMçš„é¢ç§?                        

wire scaler_done;
reg[15:0] r_row_pixel_cnt; /*synthesis PAP_MARK_DEBUG="1"*/ // è¯»åƒç´ è?¡æ•°
reg[15:0] r_row_cnt;       /*synthesis PAP_MARK_DEBUG="1"*/      // è¯»è?Œè?¡æ•°
reg[2:0] scaler_st;        /*synthesis PAP_MARK_DEBUG="1"*/        // ç¼©æ”¾çŠ¶æ€?
reg[1:0] delay_cnt;        /*synthesis PAP_MARK_DEBUG="1"*/       // å»¶è¿Ÿçš„èŠ‚æ‹æ•°

assign scaler_done = &scaler_st; // ä¸€å¸§ç¼©æ”¾å®Œæˆ?                   


//------------------------------------è¾“å…¥æ•°æ®è®¡æ•°----------------------------------------//
// åˆ—è?¡æ•°
reg[15:0] w_row_pixel_cnt; /*synthesis PAP_MARK_DEBUG="1"*/
always@(posedge clk_i) begin
  if(rst_i) begin
    w_row_pixel_cnt <= 16'd0;
  end else  begin
    if((w_row_pixel_cnt == src_width_i -1) & tvalid_i) begin // å­˜å®Œä¸€è¡Œåƒç´?
      w_row_pixel_cnt <= 16'd0;
    end 
    else if(tvalid_i) begin // åƒç´ æœ‰æ•ˆåˆ™è?¡æ•°+1
      w_row_pixel_cnt <= w_row_pixel_cnt + 16'd1; 
    end
  end
end


wire w_image_tlast;/*synthesis PAP_MARK_DEBUG="1"*///æ˜?å¦å­˜åˆ°æ¯è¡Œå›¾åƒçš„æœ?å°? image row end;
assign w_image_tlast = (w_row_pixel_cnt == src_width_i -1) & tvalid_i;//æ˜?å¦å­˜åˆ°æ¯è¡Œå›¾åƒçš„æœ?å°?


// è¾“å…¥è¡Œè?¡æ•°
reg[15:0] w_row_cnt;/*synthesis PAP_MARK_DEBUG="1"*/ 
always@(posedge clk_i)begin
  if(rst_i)begin
    w_row_cnt <= 16'd0;
  end else begin
    if(scaler_done)begin  // ç­‰å¾…ä¸€å¸§ç¼©æ”¾ç»“æŸæ‰èƒ½æ¸…é›?
      w_row_cnt <= 16'd0;
    end 
    else if(w_image_tlast) begin
      w_row_cnt <= w_row_cnt + 16'd1; // ä¸€è¡Œå­˜å®Œï¼Œ+1
    end 
    else begin
      w_row_cnt <= w_row_cnt;
    end
  end
end


//----------------------------------------å†™åœ°å€ï¼Œå†™ä½¿èƒ½ï¼Œå†™æ•°æ®-----------------------------------------------//
// ç”Ÿæˆå†™åœ°å€
reg[10:0] w_addr;/*synthesis PAP_MARK_DEBUG="1"*/ 
always@(posedge clk_i)begin
  if(rst_i)begin
    w_addr <= 16'd0;
  end else begin
    if((w_addr == {src_width_i,1'b0} - 1) & tvalid_i)begin // ä¸€ä¸ªramå­˜ä¸¤è¡Œåƒç´ ï¼Œå¦‚æœå†™åœ°å€å†™åˆ°äº†ramçš„æœ«å°¾ï¼Œæ¸…é›¶é‡å¤´å†æ¥
      w_addr <= 16'd0;
    end 
    else if(tvalid_i) begin
      w_addr <= w_addr + 16'd1; // åœ°å€è‡?å¢ï¼Œå­˜å…¥ä¸‹ä¸€ä¸?åƒç´ 
    end
  end
end


// å†™å…¥ramçš„æ•°æ?
wire[DATA_WIDTH-1:0] w_data;/*synthesis PAP_MARK_DEBUG="1"*/
assign w_data = tdata_i;

// å†™æ•°æ?ä½¿èƒ½
wire w_en; /*synthesis PAP_MARK_DEBUG="1"*/
assign w_en = tvalid_i;


//-----------------------------------------è¯?------------------------------------------------//
// æ§åˆ¶ä»€ä¹ˆæ—¶å€™è?? 

// reg[2:0] scaler_st; // ç¼©æ”¾çŠ¶æ€?
// reg[1:0] delay_cnt; // å»¶è¿Ÿçš„èŠ‚æ‹æ•°
always@(posedge clk_i)begin
  if(rst_i)begin
    scaler_st <= 3'd0;
    delay_cnt <= 3'd0;
  end else begin
    case(scaler_st)

    //æ§åˆ¶è¯»çš„æ—¶æœºï¼Œå½“å­˜åˆ°æˆ‘ä»¬è¦è?¡ç®—çš„è?Œæ‰è¯»ï¼Œæˆ–è€…åœ¨æ”¾å¤§æ—¶ï¼Œè¡Œéƒ½å·²ç»å­˜å®Œï¼Œå?¹åº”çš„åŸå›¾åæ ‡ä¸€ç›´åœ¨æœ€åä¸€è¡?
    3'd0:begin
      delay_cnt <= 0;
      if(w_row_cnt > srcy_int_i + 1'b1 || (srcy_int_i == src_height_i - 1'b1))begin 
        scaler_st <= 3'd1; // å?ä»¥å¼€å§‹è?»å­˜å¥½çš„é¢ä¸¤è¡Œè¿›è¡Œæ’å€?
      end 
      else begin
        scaler_st <= 3'd0; // ç»§ç»­å­˜æ•°æ?
      end    
    end
      
    //æ¯è?Œè?»çš„æ¬¡æ•°ç­‰äºç›?æ ‡å›¾å®½åº¦æ—¶ï¼Œè¯´æ˜æ–°ä¸€è¡Œç®—å®Œäº†
    // æ­¤æ—¶å¤„äºè¯»çš„çŠ¶æ€?
    3'd1:begin
      if(r_row_pixel_cnt == dest_width_i - 1'b1)begin 
        scaler_st <= 3'd2;
      end 
      else begin
        scaler_st <= 3'd1;
      end    
    end

    3'd2:begin
      if(r_row_cnt == 16'd0)begin //åŸå›¾çš„æ‰€æœ‰è?Œéƒ½è¯»è¿‡äº? read last row done 
        scaler_st <= 3'd4;
      end
      else begin // è¿˜æ²¡ç®—å®Œä¸€å¸?
        scaler_st <= 3'd3;
      end    
    end
    
    // è¿˜æ²¡è¯»å®Œä¸€å¸§ï¼Œæ‰“æ‹ä¹‹åç»§ç»­è¯?
    3'd3:begin
      delay_cnt <= delay_cnt + 1;
      if(delay_cnt == 2)begin  // æ¯è?»ä¸€ä¸?æ•°æ®è¦æ‰“æ‹ï¼Œå› ä¸ºè¦è·Ÿç³»æ•°è¾“å‡ºæ—¶æœºå¯¹é½
        scaler_st <= 3'd0;
      end 
      else begin
        scaler_st <= 3'd3;
      end        
    end    
    
    // è¾“å…¥çš„æ•°æ?éƒ½è?»å®Œäº†ï¼Œä½†æ˜¯æœ‰å¯èƒ½æ’å€¼è¿˜æ²¡ç»“æŸï¼Œæ¯”å?‚æ”¾å¤?
    3'd4:begin
      if(scale_factory_i[INT_WIDTH + FIX_WIDTH - 1 : FIX_WIDTH])begin //scaler down 
      // æ ¹æ®ç¼©æ”¾å› å­æ•´æ•°éƒ¨åˆ†ï¼Œåˆ¤æ–?æ˜?æ”¾å¤§è¿˜æ˜¯ç¼©å°ï¼?>1æ˜?æ”¾å¤§ï¼?<1æ˜?ç¼©å°
      // æ”¾å¤§ï¼šå­˜å‚¨ä¼šæ¯”è?¡ç®—æå‰ç»“æŸ
      // ç¼©å°ï¼šå­˜å‚¨ä¸è®¡ç®—ç»“æŸæ—¶æœºå·?ä¸å??
        scaler_st <= 3'd5; // æ”¾å¤§
      end 
      else begin 
        scaler_st <= 3'd6; // ç¼©å°
      end
    end 
      
    5:begin
      if(w_row_cnt == src_height_i)begin  // ä¸€å¸§æ‰€æœ‰æ•°æ?éƒ½å­˜è¿‡äº†
        scaler_st <= 3'd6;
      end 
      else begin
        scaler_st <= 3'd5;
      end         
    end   

    // ç›¸å½“äºæ‰“æ‹è¾“å‡?
    6:begin
      scaler_st <= 3'd7;        
    end
    
    7:begin
      scaler_st <= 3'd0;        
    end    
                               
    endcase
  end
end



wire scaler_valid;/*synthesis PAP_MARK_DEBUG="1"*/
assign scaler_valid = (scaler_st == 3'd1) ? 1'b1 : 1'b0; 
 
// è¯»å‡ºæ¯è?Œçš„åƒç´  åˆ—è?¡æ•°

always@(posedge clk_i)begin
  if(rst_i)begin
    r_row_pixel_cnt <= 16'd0;
  end else begin
    if((r_row_pixel_cnt == dest_width_i -1'b1) & scaler_valid)begin
      r_row_pixel_cnt <= 16'd0; // è¯»çš„æ¬¡æ•°ç­‰äºç›?æ ‡å›¾çš„ä¸€è¡Œï¼Œè¯´æ˜ä¸€è¡Œå·²ç»ç®—å®?
    end 
    else if(scaler_valid) begin
      r_row_pixel_cnt <= r_row_pixel_cnt + 16'd1;
    end
  end
end


// ç®—åˆ°æ¯è?Œæœ€åä¸€ä¸?åƒç´ æ—¶æ‹‰é«?
wire r_image_tlast;/*synthesis PAP_MARK_DEBUG="1"*/// è¯»åˆ°æœ€åæœ€åä¸€è¡? image row end;
assign r_image_tlast = (r_row_pixel_cnt == dest_width_i -1'b1) & scaler_valid;

// è¯»è?Œè?¡æ•°
always@(posedge clk_i)begin
  if(rst_i)begin
    r_row_cnt <= 16'd0;
  end else begin
    if(r_image_tlast)begin  //å¦‚æœç®—åˆ°æœ€åä¸€è¡Œï¼ŒåŒæ—¶ç®—å®Œæœ€åä¸€è¡Œçš„æœ€åä¸€ä¸?åƒç´ ï¼Œä¸€å¸§ç®—å®Œäº†
        if (r_row_cnt == dest_height_i -1'b1)
            r_row_cnt <= 16'd0;
        else
            r_row_cnt <= r_row_cnt + 16'd1;
    end else begin
      r_row_cnt <= r_row_cnt;
    end
  end
end


// æ›´æ–°è¯»åœ°å€
reg[10:0] r_addrb00 = 11'hfff;/*synthesis PAP_MARK_DEBUG="1"*/
reg[10:0] r_addrb01 = 11'hfff;/*synthesis PAP_MARK_DEBUG="1"*/
reg[10:0] r_addrb10 = 11'hfff;/*synthesis PAP_MARK_DEBUG="1"*/
reg[10:0] r_addrb11 = 11'hfff;/*synthesis PAP_MARK_DEBUG="1"*/
// åŸå›¾çš„å?‡æ•°è¡Œå­˜åœ¨ramçš„å‰åŠéƒ¨åˆ†ï¼Œå¶æ•°è¡Œå­˜åœ¨ramçš„ååŠéƒ¨åˆ?
// å¦‚æœè¯»å¶æ•°è?Œï¼Œç›¸é‚»ä¸¤è?Œå°±åˆšå¥½å­˜åœ¨ramçš„å‰åä¸¤éƒ¨åˆ†
// å¦‚æœè¯»å?‡æ•°è¡Œï¼Œramä¸?å­˜çš„è¡Œé¡ºåºæ˜¯åçš„ï¼Œå› ä¸ºä¸‹ä¸€è¡Œå·²ç»æŠŠåŸæ¥çš„ä¸Šä¸€è¡Œè?†ç›–æ‰äº†
always@(posedge clk_i)begin
  if(srcy_int_i[0])begin // å¦‚æœç®—çš„æ˜?å¥‡æ•°è¡Œï¼Œç›¸é‚»åä¸€è¡Œå­˜åœ¨ramçš„å‰åŠéƒ¨åˆ?
    if(srcx_int_i == src_width_i - 1) begin // last pixel in line
           // å¦‚æœè¯»å–çš„æ˜¯å¥‡æ•°è¡Œï¼Œå¹¶ä¸”è¿˜æ˜¯è¯¥è?Œçš„æœ€åä¸€ä¸?åƒç´ ï¼Œåä¸€è¡Œå­˜åœ¨ramçš„å‰åŠéƒ¨åˆ?
      r_addrb00 <= src_width_i + srcx_int_i - 1;
      r_addrb01 <= src_width_i + srcx_int_i;
      r_addrb10 <= srcx_int_i - 1;
      r_addrb11 <= srcx_int_i;
    end 
    else begin
      r_addrb00 <= src_width_i + srcx_int_i;
      r_addrb01 <= src_width_i + srcx_int_i + 1;
      r_addrb10 <= srcx_int_i;
      r_addrb11 <= srcx_int_i + 1;    
    end
  end 
  else begin // å¦‚æœè¯»å–çš„æ˜¯å¶æ•°è¡Œï¼Œåä¸€è¡Œå­˜åœ¨ramçš„ååŠéƒ¨åˆ?
    if(srcx_int_i == src_width_i - 1)begin  
      r_addrb00 <= srcx_int_i -1;
      r_addrb01 <= srcx_int_i;
      r_addrb10 <= src_width_i + srcx_int_i - 1;
      r_addrb11 <= src_width_i + srcx_int_i;
    end 
    else begin
      r_addrb00 <= srcx_int_i;
      r_addrb01 <= srcx_int_i + 1;
      r_addrb10 <= src_width_i + srcx_int_i;
      r_addrb11 <= src_width_i + srcx_int_i + 1;    
    end
  end
end


//------------------------ äº§ç”Ÿè¦è?¡ç®—çš„ç›®æ ‡å›¾åƒåƒç´ åæ ?-----------------------------------//
reg[INDEX_WIDTH-1:0] destx = 0;/*synthesis PAP_MARK_DEBUG="1"*///current x location
reg[INDEX_WIDTH-1:0] desty = 0;/*synthesis PAP_MARK_DEBUG="1"*///current y location


always@(*)begin
  destx = r_row_pixel_cnt;
  desty = r_row_cnt;  
end

//äº§ç”Ÿè¦è?¡ç®—çš„ç›®æ ‡å›¾åƒåƒç´ åæ ‡ä¹‹åè¾“å‡ºåˆ°ï¼Œcal_bilinear_srcxyä¸?è®¡ç®—è¯¥ç›®æ ‡åƒç´ å?¹åº”åœ¨çš„åŸå›¾ä¸?çš„åæ ?
assign destx_o = destx;
assign desty_o = desty;


reg[7:0] scaler_valid_d = 0;
always@(posedge clk_i)begin
  scaler_valid_d <= {scaler_valid_d[6:0],scaler_valid}; // ä¸æ–­å·¦ç§»
end

// scaler_stä¸€å˜æˆ1ï¼Œscaler_validé©?ä¸Šä¸º1ï¼?
//ä½†æ˜¯å¦‚æœæ­¤æ—¶æŠŠdata_valid
// å› ä¸ºå½“r_enä¸?1åï¼Œè¦å»¶è¿Ÿä¸€å‘¨æœŸæ‰ä»ramä¸?è¯»å–æ•°æ®
wire r_enb;/*synthesis PAP_MARK_DEBUG="1"*/
generate
  if(ADJUST_MODE == 0)begin//-------------normal mode: delay 1+2 clk-------------------------
                             
  assign tvalid_o = scaler_valid_d[3]; //æ‰“å››æ‹?
  assign r_enb    = scaler_valid_d[1];
  
  end 

  else begin//---------------adjust mode: delay 3+2 clk-------------------------
  
  assign tvalid_o = scaler_valid_d[5]; //æ‰“å…­æ‹?
  assign r_enb    = scaler_valid_d[3];
  
  end
endgenerate

wire[DATA_WIDTH -1:0] r_doutb00;/*synthesis PAP_MARK_DEBUG="1"*/
wire[DATA_WIDTH -1:0] r_doutb01;/*synthesis PAP_MARK_DEBUG="1"*/
wire[DATA_WIDTH -1:0] r_doutb10;/*synthesis PAP_MARK_DEBUG="1"*/
wire[DATA_WIDTH -1:0] r_doutb11;/*synthesis PAP_MARK_DEBUG="1"*/

reg[DATA_WIDTH -1:0] r_doutb00_d;/*synthesis PAP_MARK_DEBUG="1"*/
reg[DATA_WIDTH -1:0] r_doutb01_d;/*synthesis PAP_MARK_DEBUG="1"*/
reg[DATA_WIDTH -1:0] r_doutb10_d;/*synthesis PAP_MARK_DEBUG="1"*/
reg[DATA_WIDTH -1:0] r_doutb11_d;/*synthesis PAP_MARK_DEBUG="1"*/

// æ‰“ä¸€æ‹?
always@(posedge clk_i)begin//sync to weight
  r_doutb00_d <= r_doutb00;
  r_doutb01_d <= r_doutb01;
  r_doutb10_d <= r_doutb10;
  r_doutb11_d <= r_doutb11;
end

assign tdata00_o = r_doutb00_d;
assign tdata01_o = r_doutb01_d;
assign tdata10_o = r_doutb10_d;
assign tdata11_o = r_doutb11_d;

// æ˜?å¦å­˜å‚¨å®Œä¸€å¸?
wire wr_end;/*synthesis PAP_MARK_DEBUG="1"*/
assign wr_end = (w_row_cnt == src_height_i);

// æ˜?å¦æ¥å—å?–éƒ¨åƒç´ 
wire tready;/*synthesis PAP_MARK_DEBUG="1"*/
assign tready = (w_row_cnt < srcy_int_i + 2) ? 1: 0; // å‡å?‚å½“å‰å­˜çš„è?Œè¿˜ä¸å?Ÿï¼Œå…è?¸è¿›æ–°æ•°æ?; å‡å?‚å½“å‰å­˜çš„è?Œè¶³å¤Ÿç®—äº†ï¼Œä¸å…è®¸è¿›æ–°æ•°æ?0ï¼Œé˜²æ­¢è?†ç›–
assign tready_o = tready  && (!wr_end); // å¦‚æœå·²ç»å­˜å®Œä¸€å¸§ä¸­çš„æ‰€æœ‰è?Œï¼Œåœ¨æ’å€¼ç»“æŸä¹‹å‰ï¼Œä¸å…è®¸å†è¿›æ–°æ•°æ®ï¼Œå› ä¸ºå›¾åƒæ”¾å¤§ï¼Œå›¾åƒçš„å­˜å‚¨ä¼šæ¯”è?¡ç®—ç»“æŸçš„æ›´æ—?





// å››ä¸ªRAMå…¥ç›¸åŒçš„æ•°æ®
// åŒæ—¶è¯»å–å››ä¸ªç›¸é‚»ç‚?
scaler_ram u_scaler_ram00 (
  .a_addr(w_addr),          // input [10:0]
  .a_wr_data(w_data),    // input [7:0]
  .a_rd_data(),             // output [7:0]
  .a_wr_en(w_en),        // input
  .a_clk(clk_i),            // input
  .a_rst(0),            // input
  .b_addr(r_addrb00),          // input [10:0]
  .b_wr_data(),             // input [7:0]
  .b_rd_data(r_doutb00),    // output [7:0]
  .b_wr_en(~r_enb),          // input
  .b_clk(clk_i),            // input
  .b_rst(0)             // input
);
scaler_ram u_scaler_ram01 (
  .a_addr(w_addr),          // input [10:0]
  .a_wr_data(w_data),    // input [7:0]
  .a_rd_data(),    // output [7:0]
  .a_wr_en(w_en),        // input
  .a_clk(clk_i),            // input
  .a_rst(0),            // input

  .b_addr(r_addrb01),          // input [10:0]
  .b_wr_data(),    // input [7:0]
  .b_rd_data(r_doutb01),    // output [7:0]
  .b_wr_en(~r_enb),        // input
  .b_clk(clk_i),            // input
  .b_rst(0)             // input
);
scaler_ram u_scaler_ram10 (
  .a_addr(w_addr),      // input [10:0]
  .a_wr_data(w_data),   // input [7:0]
  .a_rd_data(),         // output [7:0]
  .a_wr_en(w_en),       // input
  .a_clk(clk_i),        // input
  .a_rst(0),            // input

  .b_addr(r_addrb10),          // input [10:0]
  .b_wr_data(),    // input [7:0]
  .b_rd_data(r_doutb10),    // output [7:0]
  .b_wr_en(~r_enb),        // input
  .b_clk(clk_i),            // input
  .b_rst(0)             // input
);
scaler_ram u_scaler_ram11 (
  .a_addr(w_addr),          // input [10:0]
  .a_wr_data(w_data),    // input [7:0]
  .a_rd_data(),    // output [7:0]
  .a_wr_en(w_en),        // input
  .a_clk(clk_i),            // input
  .a_rst(0),            // input

  .b_addr(r_addrb11),          // input [10:0]
  .b_wr_data(),    // input [7:0]
  .b_rd_data(r_doutb11),    // output [7:0]
  .b_wr_en(~r_enb),        // input
  .b_clk(clk_i),            // input
  .b_rst(0)             // input
);





// // xpm_memory_sdpram: Simple Dual Port RAM
// // Xilinx Parameterized Macro, version 2019.1
// // | MEMORY_PRIMITIVE     | String             | Allowed values: auto, block, distributed, ultra. Default value = auto.  |
// // |---------------------------------------------------------------------------------------------------------------------|
// // | Designate the memory primitive (resource type) to use.                                                              |
// // |                                                                                                                     |
// // |   "auto"- Allow Vivado Synthesis to choose                                                                          |
// // |   "distributed"- Distributed memory                                                                                 |
// // |   "block"- Block memory                                                                                             |
// // |   "ultra"- Ultra RAM memory                                                                                         |
// // |                                                                                                                     |
// // | NOTE: There may be a behavior mismatch if Block RAM or Ultra RAM specific features, like ECC or Asymmetry, are selected with MEMORY_PRIMITIVE set to "auto".|

//    xpm_memory_sdpram #(
//                        .ADDR_WIDTH_A(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .ADDR_WIDTH_B(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .AUTO_SLEEP_TIME(0),            // DECIMAL
//                        .BYTE_WRITE_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .CASCADE_HEIGHT(0),             // DECIMAL
//                        .CLOCKING_MODE("common_clock"), // String
//                        .ECC_MODE("no_ecc"),            // String
//                        .MEMORY_INIT_FILE("none"), // String  w_table.mem
//                        .MEMORY_INIT_PARAM(""),        // String
//                        .MEMORY_OPTIMIZATION("true"),   // String
//                        .MEMORY_PRIMITIVE("block"),     // String
//                        .MEMORY_SIZE(BRAM_MEMORY_SIZE),      // DECIMAL
//                        .MESSAGE_CONTROL(0),            // DECIMAL
//                        .READ_DATA_WIDTH_B(BRAM_DATA_WIDTH),         // DECIMAL
//                        .READ_LATENCY_B(1),             // DECIMAL
//                        .READ_RESET_VALUE_B("0"),       // String
//                        .RST_MODE_A("SYNC"),            // String
//                        .RST_MODE_B("SYNC"),            // String
//                        .SIM_ASSERT_CHK(1),             // DECIMAL; 0=disable simulation messages, 1=enable simulation messages
//                        .USE_EMBEDDED_CONSTRAINT(0),    // DECIMAL
//                        .USE_MEM_INIT(0),               // DECIMAL
//                        .WAKEUP_TIME("disable_sleep"),  // String
//                        .WRITE_DATA_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .WRITE_MODE_B("read_first")      // String
//                        )
                       
//                        xpm_memory_sdpram00 (
//                                                .clkb(clk_i),                      // 1-bit input: Clock signal for port B when parameter CLOCKING_MODE is
//                                                                                 // "independent_clock". Unused when parameter CLOCKING_MODE is
//                                                                                 // "common_clock".        

//                                                .enb(r_enb),                  // 1-bit input: Memory enable signal for port B. Must be high on clock
//                                                                              // cycles when read operations are initiated. Pipelined internally.
//                                                .addrb(r_addrb00),              // ADDR_WIDTH_B-bit input: Address for port B read operations.
//                                                .doutb(r_doutb00),              // READ_DATA_WIDTH_B-bit output: Data output for port B read operations.

//                                                .injectdbiterra(0),              // 1-bit input: Controls double bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .injectsbiterra(0),              // 1-bit input: Controls single bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .regceb(0),                      // 1-bit input: Clock Enable for the last register stage on the output
//                                                                                 // data path.

//                                                .rstb(0),                        // 1-bit input: Reset signal for the final port B output register stage.
//                                                                                 // Synchronously resets output port doutb to the value specified by
//                                                                                 // parameter READ_RESET_VALUE_B.

//                                                .sleep(0),                       // 1-bit input: sleep signal to enable the dynamic power saving feature.
                                               
//                                                .clka(clk_i),                      // 1-bit input: Clock signal for port A. Also clocks port B when
//                                                                                 // parameter CLOCKING_MODE is "common_clock".                                       
//                                                .addra(w_addr),             // ADDR_WIDTH_A-bit input: Address for port A write operations.
                                               
//                                                .dina(w_data),              // WRITE_DATA_WIDTH_A-bit input: Data input for port A write operations.
                                               
//                                                .ena(w_en),                   // 1-bit input: Memory enable signal for port A. Must be high on clock
//                                                                                 // cycles when write operations are initiated. Pipelined internally.      
//                                                .wea(1'b1)                     // WRITE_DATA_WIDTH_A-bit input: Write enable vector for port A input
//                                                                                 // data port dina. 1 bit wide when word-wide writes are used. In
//                                                                                 // byte-wide write configurations, each bit controls the writing one
//                                                                                 // byte of dina to address addra. For example, to synchronously write
//                                                                                 // only bits [15-8] of dina when WRITE_DATA_WIDTH_A is 32, wea would be
//                                                                                 // 4'b0010.

//                                                );
                                               
// // xpm_memory_sdpram: Simple Dual Port RAM
// // Xilinx Parameterized Macro, version 2019.1
// // | MEMORY_PRIMITIVE     | String             | Allowed values: auto, block, distributed, ultra. Default value = auto.  |
// // |---------------------------------------------------------------------------------------------------------------------|
// // | Designate the memory primitive (resource type) to use.                                                              |
// // |                                                                                                                     |
// // |   "auto"- Allow Vivado Synthesis to choose                                                                          |
// // |   "distributed"- Distributed memory                                                                                 |
// // |   "block"- Block memory                                                                                             |
// // |   "ultra"- Ultra RAM memory                                                                                         |
// // |                                                                                                                     |
// // | NOTE: There may be a behavior mismatch if Block RAM or Ultra RAM specific features, like ECC or Asymmetry, are selected with MEMORY_PRIMITIVE set to "auto".|

//    xpm_memory_sdpram #(
//                        .ADDR_WIDTH_A(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .ADDR_WIDTH_B(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .AUTO_SLEEP_TIME(0),            // DECIMAL
//                        .BYTE_WRITE_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .CASCADE_HEIGHT(0),             // DECIMAL
//                        .CLOCKING_MODE("common_clock"), // String
//                        .ECC_MODE("no_ecc"),            // String
//                        .MEMORY_INIT_FILE("none"), // String  w_table.mem
//                        .MEMORY_INIT_PARAM(""),        // String
//                        .MEMORY_OPTIMIZATION("true"),   // String
//                        .MEMORY_PRIMITIVE("block"),     // String
//                        .MEMORY_SIZE(BRAM_MEMORY_SIZE),      // DECIMAL
//                        .MESSAGE_CONTROL(0),            // DECIMAL
//                        .READ_DATA_WIDTH_B(BRAM_DATA_WIDTH),         // DECIMAL
//                        .READ_LATENCY_B(1),             // DECIMAL
//                        .READ_RESET_VALUE_B("0"),       // String
//                        .RST_MODE_A("SYNC"),            // String
//                        .RST_MODE_B("SYNC"),            // String
//                        .SIM_ASSERT_CHK(1),             // DECIMAL; 0=disable simulation messages, 1=enable simulation messages
//                        .USE_EMBEDDED_CONSTRAINT(0),    // DECIMAL
//                        .USE_MEM_INIT(0),               // DECIMAL
//                        .WAKEUP_TIME("disable_sleep"),  // String
//                        .WRITE_DATA_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .WRITE_MODE_B("read_first")      // String
//                        )
                       
//                        xpm_memory_sdpram01 (
//                                                .clkb(clk_i),                      // 1-bit input: Clock signal for port B when parameter CLOCKING_MODE is
//                                                                                 // "independent_clock". Unused when parameter CLOCKING_MODE is
//                                                                                 // "common_clock".        

//                                                .enb(r_enb),                  // 1-bit input: Memory enable signal for port B. Must be high on clock
//                                                                              // cycles when read operations are initiated. Pipelined internally.
//                                                .addrb(r_addrb01),              // ADDR_WIDTH_B-bit input: Address for port B read operations.
//                                                .doutb(r_doutb01),            // READ_DATA_WIDTH_B-bit output: Data output for port B read operations.

//                                                .injectdbiterra(0),              // 1-bit input: Controls double bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .injectsbiterra(0),              // 1-bit input: Controls single bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .regceb(0),                      // 1-bit input: Clock Enable for the last register stage on the output
//                                                                                 // data path.

//                                                .rstb(0),                        // 1-bit input: Reset signal for the final port B output register stage.
//                                                                                 // Synchronously resets output port doutb to the value specified by
//                                                                                 // parameter READ_RESET_VALUE_B.

//                                                .sleep(0),                       // 1-bit input: sleep signal to enable the dynamic power saving feature.
                                               
//                                                .clka(clk_i),                      // 1-bit input: Clock signal for port A. Also clocks port B when
//                                                                                 // parameter CLOCKING_MODE is "common_clock".                                       
//                                                .addra(w_addr),             // ADDR_WIDTH_A-bit input: Address for port A write operations.
                                               
//                                                .dina(w_data),              // WRITE_DATA_WIDTH_A-bit input: Data input for port A write operations.
                                               
//                                                .ena(w_en),                   // 1-bit input: Memory enable signal for port A. Must be high on clock
//                                                                                 // cycles when write operations are initiated. Pipelined internally.      
//                                                .wea(1'b1)                     // WRITE_DATA_WIDTH_A-bit input: Write enable vector for port A input
//                                                                                 // data port dina. 1 bit wide when word-wide writes are used. In
//                                                                                 // byte-wide write configurations, each bit controls the writing one
//                                                                                 // byte of dina to address addra. For example, to synchronously write
//                                                                                 // only bits [15-8] of dina when WRITE_DATA_WIDTH_A is 32, wea would be
//                                                                                 // 4'b0010.

//                                                );
                                               
                                               
// // xpm_memory_sdpram: Simple Dual Port RAM
// // Xilinx Parameterized Macro, version 2019.1
// // | MEMORY_PRIMITIVE     | String             | Allowed values: auto, block, distributed, ultra. Default value = auto.  |
// // |---------------------------------------------------------------------------------------------------------------------|
// // | Designate the memory primitive (resource type) to use.                                                              |
// // |                                                                                                                     |
// // |   "auto"- Allow Vivado Synthesis to choose                                                                          |
// // |   "distributed"- Distributed memory                                                                                 |
// // |   "block"- Block memory                                                                                             |
// // |   "ultra"- Ultra RAM memory                                                                                         |
// // |                                                                                                                     |
// // | NOTE: There may be a behavior mismatch if Block RAM or Ultra RAM specific features, like ECC or Asymmetry, are selected with MEMORY_PRIMITIVE set to "auto".|

//    xpm_memory_sdpram #(
//                        .ADDR_WIDTH_A(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .ADDR_WIDTH_B(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .AUTO_SLEEP_TIME(0),            // DECIMAL
//                        .BYTE_WRITE_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .CASCADE_HEIGHT(0),             // DECIMAL
//                        .CLOCKING_MODE("common_clock"), // String
//                        .ECC_MODE("no_ecc"),            // String
//                        .MEMORY_INIT_FILE("none"), // String  w_table.mem
//                        .MEMORY_INIT_PARAM(""),        // String
//                        .MEMORY_OPTIMIZATION("true"),   // String
//                        .MEMORY_PRIMITIVE("block"),     // String
//                        .MEMORY_SIZE(BRAM_MEMORY_SIZE),      // DECIMAL
//                        .MESSAGE_CONTROL(0),            // DECIMAL
//                        .READ_DATA_WIDTH_B(BRAM_DATA_WIDTH),         // DECIMAL
//                        .READ_LATENCY_B(1),             // DECIMAL
//                        .READ_RESET_VALUE_B("0"),       // String
//                        .RST_MODE_A("SYNC"),            // String
//                        .RST_MODE_B("SYNC"),            // String
//                        .SIM_ASSERT_CHK(1),             // DECIMAL; 0=disable simulation messages, 1=enable simulation messages
//                        .USE_EMBEDDED_CONSTRAINT(0),    // DECIMAL
//                        .USE_MEM_INIT(0),               // DECIMAL
//                        .WAKEUP_TIME("disable_sleep"),  // String
//                        .WRITE_DATA_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .WRITE_MODE_B("read_first")      // String
//                        )
                       
//                        xpm_memory_sdpram10 (
//                                                .clkb(clk_i),                      // 1-bit input: Clock signal for port B when parameter CLOCKING_MODE is
//                                                                                 // "independent_clock". Unused when parameter CLOCKING_MODE is
//                                                                                 // "common_clock".        

//                                                .enb(r_enb),                  // 1-bit input: Memory enable signal for port B. Must be high on clock
//                                                                              // cycles when read operations are initiated. Pipelined internally.
//                                                .addrb(r_addrb10),              // ADDR_WIDTH_B-bit input: Address for port B read operations.
//                                                .doutb(r_doutb10),              // READ_DATA_WIDTH_B-bit output: Data output for port B read operations.

//                                                .injectdbiterra(0),              // 1-bit input: Controls double bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .injectsbiterra(0),              // 1-bit input: Controls single bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .regceb(0),                      // 1-bit input: Clock Enable for the last register stage on the output
//                                                                                 // data path.

//                                                .rstb(0),                        // 1-bit input: Reset signal for the final port B output register stage.
//                                                                                 // Synchronously resets output port doutb to the value specified by
//                                                                                 // parameter READ_RESET_VALUE_B.

//                                                .sleep(0),                       // 1-bit input: sleep signal to enable the dynamic power saving feature.
                                               
//                                                .clka(clk_i),                      // 1-bit input: Clock signal for port A. Also clocks port B when
//                                                                                 // parameter CLOCKING_MODE is "common_clock".                                       
//                                                .addra(w_addr),             // ADDR_WIDTH_A-bit input: Address for port A write operations.
                                               
//                                                .dina(w_data),              // WRITE_DATA_WIDTH_A-bit input: Data input for port A write operations.
                                               
//                                                .ena(w_en),                   // 1-bit input: Memory enable signal for port A. Must be high on clock
//                                                                                 // cycles when write operations are initiated. Pipelined internally.      
//                                                .wea(1'b1)                     // WRITE_DATA_WIDTH_A-bit input: Write enable vector for port A input
//                                                                                 // data port dina. 1 bit wide when word-wide writes are used. In
//                                                                                 // byte-wide write configurations, each bit controls the writing one
//                                                                                 // byte of dina to address addra. For example, to synchronously write
//                                                                                 // only bits [15-8] of dina when WRITE_DATA_WIDTH_A is 32, wea would be
//                                                                                 // 4'b0010.

//                                                ); 
                                               
                                               
// // xpm_memory_sdpram: Simple Dual Port RAM
// // Xilinx Parameterized Macro, version 2019.1
// // | MEMORY_PRIMITIVE     | String             | Allowed values: auto, block, distributed, ultra. Default value = auto.  |
// // |---------------------------------------------------------------------------------------------------------------------|
// // | Designate the memory primitive (resource type) to use.                                                              |
// // |                                                                                                                     |
// // |   "auto"- Allow Vivado Synthesis to choose                                                                          |
// // |   "distributed"- Distributed memory                                                                                 |
// // |   "block"- Block memory                                                                                             |
// // |   "ultra"- Ultra RAM memory                                                                                         |
// // |                                                                                                                     |
// // | NOTE: There may be a behavior mismatch if Block RAM or Ultra RAM specific features, like ECC or Asymmetry, are selected with MEMORY_PRIMITIVE set to "auto".|

//    xpm_memory_sdpram #(
//                        .ADDR_WIDTH_A(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .ADDR_WIDTH_B(BRAM_ADDR_WIDTH),               // DECIMAL
//                        .AUTO_SLEEP_TIME(0),            // DECIMAL
//                        .BYTE_WRITE_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .CASCADE_HEIGHT(0),             // DECIMAL
//                        .CLOCKING_MODE("common_clock"), // String
//                        .ECC_MODE("no_ecc"),            // String
//                        .MEMORY_INIT_FILE("none"), // String  w_table.mem
//                        .MEMORY_INIT_PARAM(""),        // String
//                        .MEMORY_OPTIMIZATION("true"),   // String
//                        .MEMORY_PRIMITIVE("block"),     // String
//                        .MEMORY_SIZE(BRAM_MEMORY_SIZE),      // DECIMAL
//                        .MESSAGE_CONTROL(0),            // DECIMAL
//                        .READ_DATA_WIDTH_B(BRAM_DATA_WIDTH),         // DECIMAL
//                        .READ_LATENCY_B(1),             // DECIMAL
//                        .READ_RESET_VALUE_B("0"),       // String
//                        .RST_MODE_A("SYNC"),            // String
//                        .RST_MODE_B("SYNC"),            // String
//                        .SIM_ASSERT_CHK(1),             // DECIMAL; 0=disable simulation messages, 1=enable simulation messages
//                        .USE_EMBEDDED_CONSTRAINT(0),    // DECIMAL
//                        .USE_MEM_INIT(0),               // DECIMAL
//                        .WAKEUP_TIME("disable_sleep"),  // String
//                        .WRITE_DATA_WIDTH_A(BRAM_DATA_WIDTH),        // DECIMAL
//                        .WRITE_MODE_B("read_first")      // String
//                        )
                       
//                        xpm_memory_sdpram11 (
//                                                .clkb(clk_i),                      // 1-bit input: Clock signal for port B when parameter CLOCKING_MODE is
//                                                                                 // "independent_clock". Unused when parameter CLOCKING_MODE is
//                                                                                 // "common_clock".        

//                                                .enb(r_enb),                  // 1-bit input: Memory enable signal for port B. Must be high on clock
//                                                                              // cycles when read operations are initiated. Pipelined internally.
//                                                .addrb(r_addrb11),              // ADDR_WIDTH_B-bit input: Address for port B read operations.
//                                                .doutb(r_doutb11),              // READ_DATA_WIDTH_B-bit output: Data output for port B read operations.

//                                                .injectdbiterra(0),              // 1-bit input: Controls double bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .injectsbiterra(0),              // 1-bit input: Controls single bit error injection on input data when
//                                                                                 // ECC enabled (Error injection capability is not available in
//                                                                                 // "decode_only" mode).

//                                                .regceb(0),                      // 1-bit input: Clock Enable for the last register stage on the output
//                                                                                 // data path.

//                                                .rstb(0),                        // 1-bit input: Reset signal for the final port B output register stage.
//                                                                                 // Synchronously resets output port doutb to the value specified by
//                                                                                 // parameter READ_RESET_VALUE_B.

//                                                .sleep(0),                       // 1-bit input: sleep signal to enable the dynamic power saving feature.
                                               
//                                                .clka(clk_i),                      // 1-bit input: Clock signal for port A. Also clocks port B when
//                                                                                 // parameter CLOCKING_MODE is "common_clock".                                       
//                                                .addra(w_addr),             // ADDR_WIDTH_A-bit input: Address for port A write operations.
                                               
//                                                .dina(w_data),              // WRITE_DATA_WIDTH_A-bit input: Data input for port A write operations.
                                               
//                                                .ena(w_en),                   // 1-bit input: Memory enable signal for port A. Must be high on clock
//                                                                                 // cycles when write operations are initiated. Pipelined internally.      
//                                                .wea(1'b1)                     // WRITE_DATA_WIDTH_A-bit input: Write enable vector for port A input
//                                                                                 // data port dina. 1 bit wide when word-wide writes are used. In
//                                                                                 // byte-wide write configurations, each bit controls the writing one
//                                                                                 // byte of dina to address addra. For example, to synchronously write
//                                                                                 // only bits [15-8] of dina when WRITE_DATA_WIDTH_A is 32, wea would be
//                                                                                 // 4'b0010.

//                                                );                                                                                                                                            

endmodule