// Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
// --------------------------------------------------------------------------------
// Tool Version: Vivado v.2019.1.3 (win64) Build 2644227 Wed Sep  4 09:45:24 MDT 2019
// Date        : Thu Oct 29 12:36:35 2020
// Host        : LAPTOP-D823LPN1 running 64-bit major release  (build 9200)
// Command     : write_verilog -force -mode synth_stub -rename_top decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix -prefix
//               decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix_ S7_PHS_regs_0_0_stub.v
// Design      : S7_PHS_regs_0_0
// Purpose     : Stub declaration of top-level module interface
// Device      : xc7s100fgga676-1
// --------------------------------------------------------------------------------

// This empty module with port declaration file causes synthesis tools to infer a black box for IP.
// The synthesis directives are for Synopsys Synplify support to prevent IO buffer insertion.
// Please paste the declaration into a Verilog source file or add the file as an additional source.
(* x_core_info = "PHS_regs_v1_0,Vivado 2019.1.3" *)
module decalper_eb_ot_sdeen_pot_pi_dehcac_xnilix(PHS0_pwm_val, PHS0_status, PHS0_irq_mask, 
  PHS0_irq0_L2S, PHS0_irq1_S2L, PHS0_irq0_clr, PHS0_irq1_clr, PHS0_vld_out, PHS0_vld_in, 
  PHS1_pwm_val, PHS1_status, PHS1_irq_mask, PHS1_irq0_L2S, PHS1_irq1_S2L, PHS1_irq0_clr, 
  PHS1_irq1_clr, PHS1_vld_out, PHS1_vld_in, PHS2_pwm_val, PHS2_status, PHS2_irq_mask, 
  PHS2_irq0_L2S, PHS2_irq1_S2L, PHS2_irq0_clr, PHS2_irq1_clr, PHS2_vld_out, PHS2_vld_in, 
  PHS3_pwm_val, PHS3_status, PHS3_irq_mask, PHS3_irq0_L2S, PHS3_irq1_S2L, PHS3_irq0_clr, 
  PHS3_irq1_clr, PHS3_vld_out, PHS3_vld_in, PHS4_pwm_val, PHS4_status, PHS4_irq_mask, 
  PHS4_irq0_L2S, PHS4_irq1_S2L, PHS4_irq0_clr, PHS4_irq1_clr, PHS4_vld_out, PHS4_vld_in, 
  PHS5_pwm_val, PHS5_status, PHS5_irq_mask, PHS5_irq0_L2S, PHS5_irq1_S2L, PHS5_irq0_clr, 
  PHS5_irq1_clr, PHS5_vld_out, PHS5_vld_in, PHS6_pwm_val, PHS6_status, PHS6_irq_mask, 
  PHS6_irq0_L2S, PHS6_irq1_S2L, PHS6_irq0_clr, PHS6_irq1_clr, PHS6_vld_out, PHS6_vld_in, 
  PHS7_pwm_val, PHS7_status, PHS7_irq_mask, PHS7_irq0_L2S, PHS7_irq1_S2L, PHS7_irq0_clr, 
  PHS7_irq1_clr, PHS7_vld_out, PHS7_vld_in, PHS8_pwm_val, PHS8_status, PHS8_irq_mask, 
  PHS8_irq0_L2S, PHS8_irq1_S2L, PHS8_irq0_clr, PHS8_irq1_clr, PHS8_vld_out, PHS8_vld_in, 
  PHS9_pwm_val, PHS9_status, PHS9_irq_mask, PHS9_irq0_L2S, PHS9_irq1_S2L, PHS9_irq0_clr, 
  PHS9_irq1_clr, PHS9_vld_out, PHS9_vld_in, PHS10_pwm_val, PHS10_status, PHS10_irq_mask, 
  PHS10_irq0_L2S, PHS10_irq1_S2L, PHS10_irq0_clr, PHS10_irq1_clr, PHS10_vld_out, 
  PHS10_vld_in, PHS11_pwm_val, PHS11_status, PHS11_irq_mask, PHS11_irq0_L2S, PHS11_irq1_S2L, 
  PHS11_irq0_clr, PHS11_irq1_clr, PHS11_vld_out, PHS11_vld_in, PHS12_pwm_val, PHS12_status, 
  PHS12_irq_mask, PHS12_irq0_L2S, PHS12_irq1_S2L, PHS12_irq0_clr, PHS12_irq1_clr, 
  PHS13_irq1_clr, PHS12_vld_out, PHS12_vld_in, PHS13_pwm_val, PHS13_status, PHS13_irq_mask, 
  PHS13_irq0_L2S, PHS13_irq1_S2L, PHS13_irq0_clr, PHS13_vld_out, PHS13_vld_in, PHS14_pwm_val, 
  PHS14_status, PHS14_irq_mask, PHS14_irq0_L2S, PHS14_irq1_S2L, PHS14_irq0_clr, 
  PHS14_irq1_clr, PHS14_vld_out, PHS14_vld_in, PHS15_pwm_val, PHS15_status, PHS15_irq_mask, 
  PHS15_irq0_L2S, PHS15_irq1_S2L, PHS15_irq0_clr, PHS15_irq1_clr, PHS15_vld_out, 
  PHS15_vld_in, PHS16_pwm_val, PHS16_status, PHS16_irq_mask, PHS16_irq0_L2S, PHS16_irq1_S2L, 
  PHS16_irq0_clr, PHS16_irq1_clr, PHS16_vld_out, PHS16_vld_in, PHS17_pwm_val, PHS17_status, 
  PHS17_irq_mask, PHS17_irq0_L2S, PHS17_irq1_S2L, PHS17_irq0_clr, PHS17_irq1_clr, 
  PHS17_vld_out, PHS17_vld_in, PHS18_pwm_val, PHS18_status, PHS18_irq_mask, PHS18_irq0_L2S, 
  PHS18_irq1_S2L, PHS18_irq0_clr, PHS18_irq1_clr, PHS18_vld_out, PHS18_vld_in, PHS19_pwm_val, 
  PHS19_status, PHS19_irq_mask, PHS19_irq0_L2S, PHS19_irq1_S2L, PHS19_irq0_clr, 
  PHS19_irq1_clr, PHS19_vld_out, PHS19_vld_in, PHS20_pwm_val, PHS20_status, PHS20_irq_mask, 
  PHS20_irq0_L2S, PHS20_irq1_S2L, PHS20_irq0_clr, PHS20_irq1_clr, PHS20_vld_out, 
  PHS20_vld_in, PHS21_pwm_val, PHS21_status, PHS21_irq_mask, PHS21_irq0_L2S, PHS21_irq1_S2L, 
  PHS21_irq0_clr, PHS21_irq1_clr, PHS21_vld_out, PHS21_vld_in, PHS22_pwm_val, PHS22_status, 
  PHS22_irq_mask, PHS22_irq0_L2S, PHS22_irq1_S2L, PHS22_irq0_clr, PHS22_irq1_clr, 
  PHS22_vld_out, PHS22_vld_in, PHS23_pwm_val, PHS23_status, PHS23_irq_mask, PHS23_irq0_L2S, 
  PHS23_irq1_S2L, PHS23_irq0_clr, PHS23_irq1_clr, PHS23_vld_out, PHS23_vld_in, PHS24_pwm_val, 
  PHS24_status, PHS24_irq_mask, PHS24_irq0_L2S, PHS24_irq1_S2L, PHS24_irq0_clr, 
  PHS24_irq1_clr, PHS24_vld_out, PHS24_vld_in, PHS25_pwm_val, PHS25_status, PHS25_irq_mask, 
  PHS25_irq0_L2S, PHS25_irq1_S2L, PHS25_irq0_clr, PHS25_irq1_clr, PHS25_vld_out, 
  PHS25_vld_in, PHS26_pwm_val, PHS26_status, PHS26_irq_mask, PHS26_irq0_L2S, PHS26_irq1_S2L, 
  PHS26_irq0_clr, PHS26_irq1_clr, PHS26_vld_out, PHS26_vld_in, PHS27_pwm_val, PHS27_status, 
  PHS27_irq_mask, PHS27_irq0_L2S, PHS27_irq1_S2L, PHS27_irq0_clr, PHS27_irq1_clr, 
  PHS27_vld_out, PHS27_vld_in, PHS28_pwm_val, PHS28_status, PHS28_irq_mask, PHS28_irq0_L2S, 
  PHS28_irq1_S2L, PHS28_irq0_clr, PHS28_irq1_clr, PHS28_vld_out, PHS28_vld_in, PHS29_pwm_val, 
  PHS29_status, PHS29_irq_mask, PHS29_irq0_L2S, PHS29_irq1_S2L, PHS29_irq0_clr, 
  PHS29_irq1_clr, PHS29_vld_out, PHS29_vld_in, PHS30_pwm_val, PHS30_status, PHS30_irq_mask, 
  PHS30_irq0_L2S, PHS30_irq1_S2L, PHS30_irq0_clr, PHS30_irq1_clr, PHS30_vld_out, 
  PHS30_vld_in, PHS31_pwm_val, PHS31_status, PHS31_irq_mask, PHS31_irq0_L2S, PHS31_irq1_S2L, 
  PHS31_irq0_clr, PHS31_irq1_clr, PHS31_vld_out, PHS31_vld_in, PHS32_pwm_val, PHS32_status, 
  PHS32_irq_mask, PHS32_irq0_L2S, PHS32_irq1_S2L, PHS32_irq0_clr, PHS32_irq1_clr, 
  PHS32_vld_out, PHS32_vld_in, PHS33_pwm_val, PHS33_status, PHS33_irq_mask, PHS33_irq0_L2S, 
  PHS33_irq1_S2L, PHS33_irq0_clr, PHS33_irq1_clr, PHS33_vld_out, PHS33_vld_in, PHS34_pwm_val, 
  PHS34_status, PHS34_irq_mask, PHS34_irq0_L2S, PHS34_irq1_S2L, PHS34_irq0_clr, 
  PHS34_irq1_clr, PHS34_vld_out, PHS34_vld_in, PHS35_pwm_val, PHS35_status, PHS35_irq_mask, 
  PHS35_irq0_L2S, PHS35_irq1_S2L, PHS35_irq0_clr, PHS35_irq1_clr, PHS35_vld_out, 
  PHS35_vld_in, PHS36_pwm_val, PHS36_status, PHS36_irq_mask, PHS36_irq0_L2S, PHS36_irq1_S2L, 
  PHS36_irq0_clr, PHS36_irq1_clr, PHS36_vld_out, PHS36_vld_in, PHS37_pwm_val, PHS37_status, 
  PHS37_irq_mask, PHS37_irq0_L2S, PHS37_irq1_S2L, PHS37_irq0_clr, PHS37_irq1_clr, 
  PHS37_vld_out, PHS37_vld_in, PHS38_pwm_val, PHS38_status, PHS38_irq_mask, PHS38_irq0_L2S, 
  PHS38_irq1_S2L, PHS38_irq0_clr, PHS38_irq1_clr, PHS38_vld_out, PHS38_vld_in, PHS39_pwm_val, 
  PHS39_status, PHS39_irq_mask, PHS39_irq0_L2S, PHS39_irq1_S2L, PHS39_irq0_clr, 
  PHS39_irq1_clr, PHS39_vld_out, PHS39_vld_in, PHS40_pwm_val, PHS40_status, PHS40_irq_mask, 
  PHS40_irq0_L2S, PHS40_irq1_S2L, PHS40_irq0_clr, PHS40_irq1_clr, PHS40_vld_out, 
  PHS40_vld_in, PHS41_pwm_val, PHS41_status, PHS41_irq_mask, PHS41_irq0_L2S, PHS41_irq1_S2L, 
  PHS41_irq0_clr, PHS41_irq1_clr, PHS41_vld_out, PHS41_vld_in, PHS42_pwm_val, PHS42_status, 
  PHS42_irq_mask, PHS42_irq0_L2S, PHS42_irq1_S2L, PHS42_irq0_clr, PHS42_irq1_clr, 
  PHS42_vld_out, PHS42_vld_in, PHS43_pwm_val, PHS43_status, PHS43_irq_mask, PHS43_irq0_L2S, 
  PHS43_irq1_S2L, PHS43_irq0_clr, PHS43_irq1_clr, PHS43_vld_out, PHS43_vld_in, PHS44_pwm_val, 
  PHS44_status, PHS44_irq_mask, PHS44_irq0_L2S, PHS44_irq1_S2L, PHS44_irq0_clr, 
  PHS44_irq1_clr, PHS44_vld_out, PHS44_vld_in, PHS45_pwm_val, PHS45_status, PHS45_irq_mask, 
  PHS45_irq0_L2S, PHS45_irq1_S2L, PHS45_irq0_clr, PHS45_irq1_clr, PHS45_vld_out, 
  PHS45_vld_in, PHS46_pwm_val, PHS46_status, PHS46_irq_mask, PHS46_irq0_L2S, PHS46_irq1_S2L, 
  PHS46_irq0_clr, PHS46_irq1_clr, PHS46_vld_out, PHS46_vld_in, PHS47_pwm_val, PHS47_status, 
  PHS47_irq_mask, PHS47_irq0_L2S, PHS47_irq1_S2L, PHS47_irq0_clr, PHS47_irq1_clr, 
  PHS47_vld_out, PHS47_vld_in, PHS48_pwm_val, PHS48_status, PHS48_irq_mask, PHS48_irq0_L2S, 
  PHS48_irq1_S2L, PHS48_irq0_clr, PHS48_irq1_clr, PHS48_vld_out, PHS48_vld_in, PHS49_pwm_val, 
  PHS49_status, PHS49_irq_mask, PHS49_irq0_L2S, PHS49_irq1_S2L, PHS49_irq0_clr, 
  PHS49_irq1_clr, PHS49_vld_out, PHS49_vld_in, PHS_irqs_L2S_0, PHS_irqs_L2S_1, PHS_irq_L2S_0, 
  PHS_irq_L2S_1, PHS_irqs_S2L_0, PHS_irqs_S2L_1, PHS_irq_S2L_0, PHS_irq_S2L_1, 
  s00_axi_awaddr, s00_axi_awprot, s00_axi_awvalid, s00_axi_awready, s00_axi_wdata, 
  s00_axi_wstrb, s00_axi_wvalid, s00_axi_wready, s00_axi_bresp, s00_axi_bvalid, 
  s00_axi_bready, s00_axi_araddr, s00_axi_arprot, s00_axi_arvalid, s00_axi_arready, 
  s00_axi_rdata, s00_axi_rresp, s00_axi_rvalid, s00_axi_rready, s00_axi_aclk, 
  s00_axi_aresetn)
/* synthesis syn_black_box black_box_pad_pin="PHS0_pwm_val[9:0],PHS0_status,PHS0_irq_mask[1:0],PHS0_irq0_L2S,PHS0_irq1_S2L,PHS0_irq0_clr,PHS0_irq1_clr,PHS0_vld_out,PHS0_vld_in,PHS1_pwm_val[9:0],PHS1_status,PHS1_irq_mask[1:0],PHS1_irq0_L2S,PHS1_irq1_S2L,PHS1_irq0_clr,PHS1_irq1_clr,PHS1_vld_out,PHS1_vld_in,PHS2_pwm_val[9:0],PHS2_status,PHS2_irq_mask[1:0],PHS2_irq0_L2S,PHS2_irq1_S2L,PHS2_irq0_clr,PHS2_irq1_clr,PHS2_vld_out,PHS2_vld_in,PHS3_pwm_val[9:0],PHS3_status,PHS3_irq_mask[1:0],PHS3_irq0_L2S,PHS3_irq1_S2L,PHS3_irq0_clr,PHS3_irq1_clr,PHS3_vld_out,PHS3_vld_in,PHS4_pwm_val[9:0],PHS4_status,PHS4_irq_mask[1:0],PHS4_irq0_L2S,PHS4_irq1_S2L,PHS4_irq0_clr,PHS4_irq1_clr,PHS4_vld_out,PHS4_vld_in,PHS5_pwm_val[9:0],PHS5_status,PHS5_irq_mask[1:0],PHS5_irq0_L2S,PHS5_irq1_S2L,PHS5_irq0_clr,PHS5_irq1_clr,PHS5_vld_out,PHS5_vld_in,PHS6_pwm_val[9:0],PHS6_status,PHS6_irq_mask[1:0],PHS6_irq0_L2S,PHS6_irq1_S2L,PHS6_irq0_clr,PHS6_irq1_clr,PHS6_vld_out,PHS6_vld_in,PHS7_pwm_val[9:0],PHS7_status,PHS7_irq_mask[1:0],PHS7_irq0_L2S,PHS7_irq1_S2L,PHS7_irq0_clr,PHS7_irq1_clr,PHS7_vld_out,PHS7_vld_in,PHS8_pwm_val[9:0],PHS8_status,PHS8_irq_mask[1:0],PHS8_irq0_L2S,PHS8_irq1_S2L,PHS8_irq0_clr,PHS8_irq1_clr,PHS8_vld_out,PHS8_vld_in,PHS9_pwm_val[9:0],PHS9_status,PHS9_irq_mask[1:0],PHS9_irq0_L2S,PHS9_irq1_S2L,PHS9_irq0_clr,PHS9_irq1_clr,PHS9_vld_out,PHS9_vld_in,PHS10_pwm_val[9:0],PHS10_status,PHS10_irq_mask[1:0],PHS10_irq0_L2S,PHS10_irq1_S2L,PHS10_irq0_clr,PHS10_irq1_clr,PHS10_vld_out,PHS10_vld_in,PHS11_pwm_val[9:0],PHS11_status,PHS11_irq_mask[1:0],PHS11_irq0_L2S,PHS11_irq1_S2L,PHS11_irq0_clr,PHS11_irq1_clr,PHS11_vld_out,PHS11_vld_in,PHS12_pwm_val[9:0],PHS12_status,PHS12_irq_mask[1:0],PHS12_irq0_L2S,PHS12_irq1_S2L,PHS12_irq0_clr,PHS12_irq1_clr,PHS13_irq1_clr,PHS12_vld_out,PHS12_vld_in,PHS13_pwm_val[9:0],PHS13_status,PHS13_irq_mask[1:0],PHS13_irq0_L2S,PHS13_irq1_S2L,PHS13_irq0_clr,PHS13_vld_out,PHS13_vld_in,PHS14_pwm_val[9:0],PHS14_status,PHS14_irq_mask[1:0],PHS14_irq0_L2S,PHS14_irq1_S2L,PHS14_irq0_clr,PHS14_irq1_clr,PHS14_vld_out,PHS14_vld_in,PHS15_pwm_val[9:0],PHS15_status,PHS15_irq_mask[1:0],PHS15_irq0_L2S,PHS15_irq1_S2L,PHS15_irq0_clr,PHS15_irq1_clr,PHS15_vld_out,PHS15_vld_in,PHS16_pwm_val[9:0],PHS16_status,PHS16_irq_mask[1:0],PHS16_irq0_L2S,PHS16_irq1_S2L,PHS16_irq0_clr,PHS16_irq1_clr,PHS16_vld_out,PHS16_vld_in,PHS17_pwm_val[9:0],PHS17_status,PHS17_irq_mask[1:0],PHS17_irq0_L2S,PHS17_irq1_S2L,PHS17_irq0_clr,PHS17_irq1_clr,PHS17_vld_out,PHS17_vld_in,PHS18_pwm_val[9:0],PHS18_status,PHS18_irq_mask[1:0],PHS18_irq0_L2S,PHS18_irq1_S2L,PHS18_irq0_clr,PHS18_irq1_clr,PHS18_vld_out,PHS18_vld_in,PHS19_pwm_val[9:0],PHS19_status,PHS19_irq_mask[1:0],PHS19_irq0_L2S,PHS19_irq1_S2L,PHS19_irq0_clr,PHS19_irq1_clr,PHS19_vld_out,PHS19_vld_in,PHS20_pwm_val[9:0],PHS20_status,PHS20_irq_mask[1:0],PHS20_irq0_L2S,PHS20_irq1_S2L,PHS20_irq0_clr,PHS20_irq1_clr,PHS20_vld_out,PHS20_vld_in,PHS21_pwm_val[9:0],PHS21_status,PHS21_irq_mask[1:0],PHS21_irq0_L2S,PHS21_irq1_S2L,PHS21_irq0_clr,PHS21_irq1_clr,PHS21_vld_out,PHS21_vld_in,PHS22_pwm_val[9:0],PHS22_status,PHS22_irq_mask[1:0],PHS22_irq0_L2S,PHS22_irq1_S2L,PHS22_irq0_clr,PHS22_irq1_clr,PHS22_vld_out,PHS22_vld_in,PHS23_pwm_val[9:0],PHS23_status,PHS23_irq_mask[1:0],PHS23_irq0_L2S,PHS23_irq1_S2L,PHS23_irq0_clr,PHS23_irq1_clr,PHS23_vld_out,PHS23_vld_in,PHS24_pwm_val[9:0],PHS24_status,PHS24_irq_mask[1:0],PHS24_irq0_L2S,PHS24_irq1_S2L,PHS24_irq0_clr,PHS24_irq1_clr,PHS24_vld_out,PHS24_vld_in,PHS25_pwm_val[9:0],PHS25_status,PHS25_irq_mask[1:0],PHS25_irq0_L2S,PHS25_irq1_S2L,PHS25_irq0_clr,PHS25_irq1_clr,PHS25_vld_out,PHS25_vld_in,PHS26_pwm_val[9:0],PHS26_status,PHS26_irq_mask[1:0],PHS26_irq0_L2S,PHS26_irq1_S2L,PHS26_irq0_clr,PHS26_irq1_clr,PHS26_vld_out,PHS26_vld_in,PHS27_pwm_val[9:0],PHS27_status,PHS27_irq_mask[1:0],PHS27_irq0_L2S,PHS27_irq1_S2L,PHS27_irq0_clr,PHS27_irq1_clr,PHS27_vld_out,PHS27_vld_in,PHS28_pwm_val[9:0],PHS28_status,PHS28_irq_mask[1:0],PHS28_irq0_L2S,PHS28_irq1_S2L,PHS28_irq0_clr,PHS28_irq1_clr,PHS28_vld_out,PHS28_vld_in,PHS29_pwm_val[9:0],PHS29_status,PHS29_irq_mask[1:0],PHS29_irq0_L2S,PHS29_irq1_S2L,PHS29_irq0_clr,PHS29_irq1_clr,PHS29_vld_out,PHS29_vld_in,PHS30_pwm_val[9:0],PHS30_status,PHS30_irq_mask[1:0],PHS30_irq0_L2S,PHS30_irq1_S2L,PHS30_irq0_clr,PHS30_irq1_clr,PHS30_vld_out,PHS30_vld_in,PHS31_pwm_val[9:0],PHS31_status,PHS31_irq_mask[1:0],PHS31_irq0_L2S,PHS31_irq1_S2L,PHS31_irq0_clr,PHS31_irq1_clr,PHS31_vld_out,PHS31_vld_in,PHS32_pwm_val[9:0],PHS32_status,PHS32_irq_mask[1:0],PHS32_irq0_L2S,PHS32_irq1_S2L,PHS32_irq0_clr,PHS32_irq1_clr,PHS32_vld_out,PHS32_vld_in,PHS33_pwm_val[9:0],PHS33_status,PHS33_irq_mask[1:0],PHS33_irq0_L2S,PHS33_irq1_S2L,PHS33_irq0_clr,PHS33_irq1_clr,PHS33_vld_out,PHS33_vld_in,PHS34_pwm_val[9:0],PHS34_status,PHS34_irq_mask[1:0],PHS34_irq0_L2S,PHS34_irq1_S2L,PHS34_irq0_clr,PHS34_irq1_clr,PHS34_vld_out,PHS34_vld_in,PHS35_pwm_val[9:0],PHS35_status,PHS35_irq_mask[1:0],PHS35_irq0_L2S,PHS35_irq1_S2L,PHS35_irq0_clr,PHS35_irq1_clr,PHS35_vld_out,PHS35_vld_in,PHS36_pwm_val[9:0],PHS36_status,PHS36_irq_mask[1:0],PHS36_irq0_L2S,PHS36_irq1_S2L,PHS36_irq0_clr,PHS36_irq1_clr,PHS36_vld_out,PHS36_vld_in,PHS37_pwm_val[9:0],PHS37_status,PHS37_irq_mask[1:0],PHS37_irq0_L2S,PHS37_irq1_S2L,PHS37_irq0_clr,PHS37_irq1_clr,PHS37_vld_out,PHS37_vld_in,PHS38_pwm_val[9:0],PHS38_status,PHS38_irq_mask[1:0],PHS38_irq0_L2S,PHS38_irq1_S2L,PHS38_irq0_clr,PHS38_irq1_clr,PHS38_vld_out,PHS38_vld_in,PHS39_pwm_val[9:0],PHS39_status,PHS39_irq_mask[1:0],PHS39_irq0_L2S,PHS39_irq1_S2L,PHS39_irq0_clr,PHS39_irq1_clr,PHS39_vld_out,PHS39_vld_in,PHS40_pwm_val[9:0],PHS40_status,PHS40_irq_mask[1:0],PHS40_irq0_L2S,PHS40_irq1_S2L,PHS40_irq0_clr,PHS40_irq1_clr,PHS40_vld_out,PHS40_vld_in,PHS41_pwm_val[9:0],PHS41_status,PHS41_irq_mask[1:0],PHS41_irq0_L2S,PHS41_irq1_S2L,PHS41_irq0_clr,PHS41_irq1_clr,PHS41_vld_out,PHS41_vld_in,PHS42_pwm_val[9:0],PHS42_status,PHS42_irq_mask[1:0],PHS42_irq0_L2S,PHS42_irq1_S2L,PHS42_irq0_clr,PHS42_irq1_clr,PHS42_vld_out,PHS42_vld_in,PHS43_pwm_val[9:0],PHS43_status,PHS43_irq_mask[1:0],PHS43_irq0_L2S,PHS43_irq1_S2L,PHS43_irq0_clr,PHS43_irq1_clr,PHS43_vld_out,PHS43_vld_in,PHS44_pwm_val[9:0],PHS44_status,PHS44_irq_mask[1:0],PHS44_irq0_L2S,PHS44_irq1_S2L,PHS44_irq0_clr,PHS44_irq1_clr,PHS44_vld_out,PHS44_vld_in,PHS45_pwm_val[9:0],PHS45_status,PHS45_irq_mask[1:0],PHS45_irq0_L2S,PHS45_irq1_S2L,PHS45_irq0_clr,PHS45_irq1_clr,PHS45_vld_out,PHS45_vld_in,PHS46_pwm_val[9:0],PHS46_status,PHS46_irq_mask[1:0],PHS46_irq0_L2S,PHS46_irq1_S2L,PHS46_irq0_clr,PHS46_irq1_clr,PHS46_vld_out,PHS46_vld_in,PHS47_pwm_val[9:0],PHS47_status,PHS47_irq_mask[1:0],PHS47_irq0_L2S,PHS47_irq1_S2L,PHS47_irq0_clr,PHS47_irq1_clr,PHS47_vld_out,PHS47_vld_in,PHS48_pwm_val[9:0],PHS48_status,PHS48_irq_mask[1:0],PHS48_irq0_L2S,PHS48_irq1_S2L,PHS48_irq0_clr,PHS48_irq1_clr,PHS48_vld_out,PHS48_vld_in,PHS49_pwm_val[9:0],PHS49_status,PHS49_irq_mask[1:0],PHS49_irq0_L2S,PHS49_irq1_S2L,PHS49_irq0_clr,PHS49_irq1_clr,PHS49_vld_out,PHS49_vld_in,PHS_irqs_L2S_0[24:0],PHS_irqs_L2S_1[24:0],PHS_irq_L2S_0,PHS_irq_L2S_1,PHS_irqs_S2L_0[24:0],PHS_irqs_S2L_1[24:0],PHS_irq_S2L_0,PHS_irq_S2L_1,s00_axi_awaddr[9:0],s00_axi_awprot[2:0],s00_axi_awvalid,s00_axi_awready,s00_axi_wdata[31:0],s00_axi_wstrb[3:0],s00_axi_wvalid,s00_axi_wready,s00_axi_bresp[1:0],s00_axi_bvalid,s00_axi_bready,s00_axi_araddr[9:0],s00_axi_arprot[2:0],s00_axi_arvalid,s00_axi_arready,s00_axi_rdata[31:0],s00_axi_rresp[1:0],s00_axi_rvalid,s00_axi_rready,s00_axi_aclk,s00_axi_aresetn" */;
  output [9:0]PHS0_pwm_val;
  input PHS0_status;
  output [1:0]PHS0_irq_mask;
  input PHS0_irq0_L2S;
  input PHS0_irq1_S2L;
  output PHS0_irq0_clr;
  output PHS0_irq1_clr;
  output PHS0_vld_out;
  input PHS0_vld_in;
  output [9:0]PHS1_pwm_val;
  input PHS1_status;
  output [1:0]PHS1_irq_mask;
  input PHS1_irq0_L2S;
  input PHS1_irq1_S2L;
  output PHS1_irq0_clr;
  output PHS1_irq1_clr;
  output PHS1_vld_out;
  input PHS1_vld_in;
  output [9:0]PHS2_pwm_val;
  input PHS2_status;
  output [1:0]PHS2_irq_mask;
  input PHS2_irq0_L2S;
  input PHS2_irq1_S2L;
  output PHS2_irq0_clr;
  output PHS2_irq1_clr;
  output PHS2_vld_out;
  input PHS2_vld_in;
  output [9:0]PHS3_pwm_val;
  input PHS3_status;
  output [1:0]PHS3_irq_mask;
  input PHS3_irq0_L2S;
  input PHS3_irq1_S2L;
  output PHS3_irq0_clr;
  output PHS3_irq1_clr;
  output PHS3_vld_out;
  input PHS3_vld_in;
  output [9:0]PHS4_pwm_val;
  input PHS4_status;
  output [1:0]PHS4_irq_mask;
  input PHS4_irq0_L2S;
  input PHS4_irq1_S2L;
  output PHS4_irq0_clr;
  output PHS4_irq1_clr;
  output PHS4_vld_out;
  input PHS4_vld_in;
  output [9:0]PHS5_pwm_val;
  input PHS5_status;
  output [1:0]PHS5_irq_mask;
  input PHS5_irq0_L2S;
  input PHS5_irq1_S2L;
  output PHS5_irq0_clr;
  output PHS5_irq1_clr;
  output PHS5_vld_out;
  input PHS5_vld_in;
  output [9:0]PHS6_pwm_val;
  input PHS6_status;
  output [1:0]PHS6_irq_mask;
  input PHS6_irq0_L2S;
  input PHS6_irq1_S2L;
  output PHS6_irq0_clr;
  output PHS6_irq1_clr;
  output PHS6_vld_out;
  input PHS6_vld_in;
  output [9:0]PHS7_pwm_val;
  input PHS7_status;
  output [1:0]PHS7_irq_mask;
  input PHS7_irq0_L2S;
  input PHS7_irq1_S2L;
  output PHS7_irq0_clr;
  output PHS7_irq1_clr;
  output PHS7_vld_out;
  input PHS7_vld_in;
  output [9:0]PHS8_pwm_val;
  input PHS8_status;
  output [1:0]PHS8_irq_mask;
  input PHS8_irq0_L2S;
  input PHS8_irq1_S2L;
  output PHS8_irq0_clr;
  output PHS8_irq1_clr;
  output PHS8_vld_out;
  input PHS8_vld_in;
  output [9:0]PHS9_pwm_val;
  input PHS9_status;
  output [1:0]PHS9_irq_mask;
  input PHS9_irq0_L2S;
  input PHS9_irq1_S2L;
  output PHS9_irq0_clr;
  output PHS9_irq1_clr;
  output PHS9_vld_out;
  input PHS9_vld_in;
  output [9:0]PHS10_pwm_val;
  input PHS10_status;
  output [1:0]PHS10_irq_mask;
  input PHS10_irq0_L2S;
  input PHS10_irq1_S2L;
  output PHS10_irq0_clr;
  output PHS10_irq1_clr;
  output PHS10_vld_out;
  input PHS10_vld_in;
  output [9:0]PHS11_pwm_val;
  input PHS11_status;
  output [1:0]PHS11_irq_mask;
  input PHS11_irq0_L2S;
  input PHS11_irq1_S2L;
  output PHS11_irq0_clr;
  output PHS11_irq1_clr;
  output PHS11_vld_out;
  input PHS11_vld_in;
  output [9:0]PHS12_pwm_val;
  input PHS12_status;
  output [1:0]PHS12_irq_mask;
  input PHS12_irq0_L2S;
  input PHS12_irq1_S2L;
  output PHS12_irq0_clr;
  output PHS12_irq1_clr;
  output PHS13_irq1_clr;
  output PHS12_vld_out;
  input PHS12_vld_in;
  output [9:0]PHS13_pwm_val;
  input PHS13_status;
  output [1:0]PHS13_irq_mask;
  input PHS13_irq0_L2S;
  input PHS13_irq1_S2L;
  output PHS13_irq0_clr;
  output PHS13_vld_out;
  input PHS13_vld_in;
  output [9:0]PHS14_pwm_val;
  input PHS14_status;
  output [1:0]PHS14_irq_mask;
  input PHS14_irq0_L2S;
  input PHS14_irq1_S2L;
  output PHS14_irq0_clr;
  output PHS14_irq1_clr;
  output PHS14_vld_out;
  input PHS14_vld_in;
  output [9:0]PHS15_pwm_val;
  input PHS15_status;
  output [1:0]PHS15_irq_mask;
  input PHS15_irq0_L2S;
  input PHS15_irq1_S2L;
  output PHS15_irq0_clr;
  output PHS15_irq1_clr;
  output PHS15_vld_out;
  input PHS15_vld_in;
  output [9:0]PHS16_pwm_val;
  input PHS16_status;
  output [1:0]PHS16_irq_mask;
  input PHS16_irq0_L2S;
  input PHS16_irq1_S2L;
  output PHS16_irq0_clr;
  output PHS16_irq1_clr;
  output PHS16_vld_out;
  input PHS16_vld_in;
  output [9:0]PHS17_pwm_val;
  input PHS17_status;
  output [1:0]PHS17_irq_mask;
  input PHS17_irq0_L2S;
  input PHS17_irq1_S2L;
  output PHS17_irq0_clr;
  output PHS17_irq1_clr;
  output PHS17_vld_out;
  input PHS17_vld_in;
  output [9:0]PHS18_pwm_val;
  input PHS18_status;
  output [1:0]PHS18_irq_mask;
  input PHS18_irq0_L2S;
  input PHS18_irq1_S2L;
  output PHS18_irq0_clr;
  output PHS18_irq1_clr;
  output PHS18_vld_out;
  input PHS18_vld_in;
  output [9:0]PHS19_pwm_val;
  input PHS19_status;
  output [1:0]PHS19_irq_mask;
  input PHS19_irq0_L2S;
  input PHS19_irq1_S2L;
  output PHS19_irq0_clr;
  output PHS19_irq1_clr;
  output PHS19_vld_out;
  input PHS19_vld_in;
  output [9:0]PHS20_pwm_val;
  input PHS20_status;
  output [1:0]PHS20_irq_mask;
  input PHS20_irq0_L2S;
  input PHS20_irq1_S2L;
  output PHS20_irq0_clr;
  output PHS20_irq1_clr;
  output PHS20_vld_out;
  input PHS20_vld_in;
  output [9:0]PHS21_pwm_val;
  input PHS21_status;
  output [1:0]PHS21_irq_mask;
  input PHS21_irq0_L2S;
  input PHS21_irq1_S2L;
  output PHS21_irq0_clr;
  output PHS21_irq1_clr;
  output PHS21_vld_out;
  input PHS21_vld_in;
  output [9:0]PHS22_pwm_val;
  input PHS22_status;
  output [1:0]PHS22_irq_mask;
  input PHS22_irq0_L2S;
  input PHS22_irq1_S2L;
  output PHS22_irq0_clr;
  output PHS22_irq1_clr;
  output PHS22_vld_out;
  input PHS22_vld_in;
  output [9:0]PHS23_pwm_val;
  input PHS23_status;
  output [1:0]PHS23_irq_mask;
  input PHS23_irq0_L2S;
  input PHS23_irq1_S2L;
  output PHS23_irq0_clr;
  output PHS23_irq1_clr;
  output PHS23_vld_out;
  input PHS23_vld_in;
  output [9:0]PHS24_pwm_val;
  input PHS24_status;
  output [1:0]PHS24_irq_mask;
  input PHS24_irq0_L2S;
  input PHS24_irq1_S2L;
  output PHS24_irq0_clr;
  output PHS24_irq1_clr;
  output PHS24_vld_out;
  input PHS24_vld_in;
  output [9:0]PHS25_pwm_val;
  input PHS25_status;
  output [1:0]PHS25_irq_mask;
  input PHS25_irq0_L2S;
  input PHS25_irq1_S2L;
  output PHS25_irq0_clr;
  output PHS25_irq1_clr;
  output PHS25_vld_out;
  input PHS25_vld_in;
  output [9:0]PHS26_pwm_val;
  input PHS26_status;
  output [1:0]PHS26_irq_mask;
  input PHS26_irq0_L2S;
  input PHS26_irq1_S2L;
  output PHS26_irq0_clr;
  output PHS26_irq1_clr;
  output PHS26_vld_out;
  input PHS26_vld_in;
  output [9:0]PHS27_pwm_val;
  input PHS27_status;
  output [1:0]PHS27_irq_mask;
  input PHS27_irq0_L2S;
  input PHS27_irq1_S2L;
  output PHS27_irq0_clr;
  output PHS27_irq1_clr;
  output PHS27_vld_out;
  input PHS27_vld_in;
  output [9:0]PHS28_pwm_val;
  input PHS28_status;
  output [1:0]PHS28_irq_mask;
  input PHS28_irq0_L2S;
  input PHS28_irq1_S2L;
  output PHS28_irq0_clr;
  output PHS28_irq1_clr;
  output PHS28_vld_out;
  input PHS28_vld_in;
  output [9:0]PHS29_pwm_val;
  input PHS29_status;
  output [1:0]PHS29_irq_mask;
  input PHS29_irq0_L2S;
  input PHS29_irq1_S2L;
  output PHS29_irq0_clr;
  output PHS29_irq1_clr;
  output PHS29_vld_out;
  input PHS29_vld_in;
  output [9:0]PHS30_pwm_val;
  input PHS30_status;
  output [1:0]PHS30_irq_mask;
  input PHS30_irq0_L2S;
  input PHS30_irq1_S2L;
  output PHS30_irq0_clr;
  output PHS30_irq1_clr;
  output PHS30_vld_out;
  input PHS30_vld_in;
  output [9:0]PHS31_pwm_val;
  input PHS31_status;
  output [1:0]PHS31_irq_mask;
  input PHS31_irq0_L2S;
  input PHS31_irq1_S2L;
  output PHS31_irq0_clr;
  output PHS31_irq1_clr;
  output PHS31_vld_out;
  input PHS31_vld_in;
  output [9:0]PHS32_pwm_val;
  input PHS32_status;
  output [1:0]PHS32_irq_mask;
  input PHS32_irq0_L2S;
  input PHS32_irq1_S2L;
  output PHS32_irq0_clr;
  output PHS32_irq1_clr;
  output PHS32_vld_out;
  input PHS32_vld_in;
  output [9:0]PHS33_pwm_val;
  input PHS33_status;
  output [1:0]PHS33_irq_mask;
  input PHS33_irq0_L2S;
  input PHS33_irq1_S2L;
  output PHS33_irq0_clr;
  output PHS33_irq1_clr;
  output PHS33_vld_out;
  input PHS33_vld_in;
  output [9:0]PHS34_pwm_val;
  input PHS34_status;
  output [1:0]PHS34_irq_mask;
  input PHS34_irq0_L2S;
  input PHS34_irq1_S2L;
  output PHS34_irq0_clr;
  output PHS34_irq1_clr;
  output PHS34_vld_out;
  input PHS34_vld_in;
  output [9:0]PHS35_pwm_val;
  input PHS35_status;
  output [1:0]PHS35_irq_mask;
  input PHS35_irq0_L2S;
  input PHS35_irq1_S2L;
  output PHS35_irq0_clr;
  output PHS35_irq1_clr;
  output PHS35_vld_out;
  input PHS35_vld_in;
  output [9:0]PHS36_pwm_val;
  input PHS36_status;
  output [1:0]PHS36_irq_mask;
  input PHS36_irq0_L2S;
  input PHS36_irq1_S2L;
  output PHS36_irq0_clr;
  output PHS36_irq1_clr;
  output PHS36_vld_out;
  input PHS36_vld_in;
  output [9:0]PHS37_pwm_val;
  input PHS37_status;
  output [1:0]PHS37_irq_mask;
  input PHS37_irq0_L2S;
  input PHS37_irq1_S2L;
  output PHS37_irq0_clr;
  output PHS37_irq1_clr;
  output PHS37_vld_out;
  input PHS37_vld_in;
  output [9:0]PHS38_pwm_val;
  input PHS38_status;
  output [1:0]PHS38_irq_mask;
  input PHS38_irq0_L2S;
  input PHS38_irq1_S2L;
  output PHS38_irq0_clr;
  output PHS38_irq1_clr;
  output PHS38_vld_out;
  input PHS38_vld_in;
  output [9:0]PHS39_pwm_val;
  input PHS39_status;
  output [1:0]PHS39_irq_mask;
  input PHS39_irq0_L2S;
  input PHS39_irq1_S2L;
  output PHS39_irq0_clr;
  output PHS39_irq1_clr;
  output PHS39_vld_out;
  input PHS39_vld_in;
  output [9:0]PHS40_pwm_val;
  input PHS40_status;
  output [1:0]PHS40_irq_mask;
  input PHS40_irq0_L2S;
  input PHS40_irq1_S2L;
  output PHS40_irq0_clr;
  output PHS40_irq1_clr;
  output PHS40_vld_out;
  input PHS40_vld_in;
  output [9:0]PHS41_pwm_val;
  input PHS41_status;
  output [1:0]PHS41_irq_mask;
  input PHS41_irq0_L2S;
  input PHS41_irq1_S2L;
  output PHS41_irq0_clr;
  output PHS41_irq1_clr;
  output PHS41_vld_out;
  input PHS41_vld_in;
  output [9:0]PHS42_pwm_val;
  input PHS42_status;
  output [1:0]PHS42_irq_mask;
  input PHS42_irq0_L2S;
  input PHS42_irq1_S2L;
  output PHS42_irq0_clr;
  output PHS42_irq1_clr;
  output PHS42_vld_out;
  input PHS42_vld_in;
  output [9:0]PHS43_pwm_val;
  input PHS43_status;
  output [1:0]PHS43_irq_mask;
  input PHS43_irq0_L2S;
  input PHS43_irq1_S2L;
  output PHS43_irq0_clr;
  output PHS43_irq1_clr;
  output PHS43_vld_out;
  input PHS43_vld_in;
  output [9:0]PHS44_pwm_val;
  input PHS44_status;
  output [1:0]PHS44_irq_mask;
  input PHS44_irq0_L2S;
  input PHS44_irq1_S2L;
  output PHS44_irq0_clr;
  output PHS44_irq1_clr;
  output PHS44_vld_out;
  input PHS44_vld_in;
  output [9:0]PHS45_pwm_val;
  input PHS45_status;
  output [1:0]PHS45_irq_mask;
  input PHS45_irq0_L2S;
  input PHS45_irq1_S2L;
  output PHS45_irq0_clr;
  output PHS45_irq1_clr;
  output PHS45_vld_out;
  input PHS45_vld_in;
  output [9:0]PHS46_pwm_val;
  input PHS46_status;
  output [1:0]PHS46_irq_mask;
  input PHS46_irq0_L2S;
  input PHS46_irq1_S2L;
  output PHS46_irq0_clr;
  output PHS46_irq1_clr;
  output PHS46_vld_out;
  input PHS46_vld_in;
  output [9:0]PHS47_pwm_val;
  input PHS47_status;
  output [1:0]PHS47_irq_mask;
  input PHS47_irq0_L2S;
  input PHS47_irq1_S2L;
  output PHS47_irq0_clr;
  output PHS47_irq1_clr;
  output PHS47_vld_out;
  input PHS47_vld_in;
  output [9:0]PHS48_pwm_val;
  input PHS48_status;
  output [1:0]PHS48_irq_mask;
  input PHS48_irq0_L2S;
  input PHS48_irq1_S2L;
  output PHS48_irq0_clr;
  output PHS48_irq1_clr;
  output PHS48_vld_out;
  input PHS48_vld_in;
  output [9:0]PHS49_pwm_val;
  input PHS49_status;
  output [1:0]PHS49_irq_mask;
  input PHS49_irq0_L2S;
  input PHS49_irq1_S2L;
  output PHS49_irq0_clr;
  output PHS49_irq1_clr;
  output PHS49_vld_out;
  input PHS49_vld_in;
  output [24:0]PHS_irqs_L2S_0;
  output [24:0]PHS_irqs_L2S_1;
  output PHS_irq_L2S_0;
  output PHS_irq_L2S_1;
  output [24:0]PHS_irqs_S2L_0;
  output [24:0]PHS_irqs_S2L_1;
  output PHS_irq_S2L_0;
  output PHS_irq_S2L_1;
  input [9:0]s00_axi_awaddr;
  input [2:0]s00_axi_awprot;
  input s00_axi_awvalid;
  output s00_axi_awready;
  input [31:0]s00_axi_wdata;
  input [3:0]s00_axi_wstrb;
  input s00_axi_wvalid;
  output s00_axi_wready;
  output [1:0]s00_axi_bresp;
  output s00_axi_bvalid;
  input s00_axi_bready;
  input [9:0]s00_axi_araddr;
  input [2:0]s00_axi_arprot;
  input s00_axi_arvalid;
  output s00_axi_arready;
  output [31:0]s00_axi_rdata;
  output [1:0]s00_axi_rresp;
  output s00_axi_rvalid;
  input s00_axi_rready;
  input s00_axi_aclk;
  input s00_axi_aresetn;
endmodule
