// Seed: 3128146317
macromodule module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  input wire id_5;
  inout wire id_4;
  input wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_4.id_5 = id_5 && id_5 - 1;
  wire id_6;
  wire id_7;
  wire id_8;
  reg  id_9;
  assign id_7 = 1'b0;
  wire id_10;
  always id_9 <= 1;
endmodule
module module_1 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  output wire id_9;
  input wire id_8;
  output wire id_7;
  inout wire id_6;
  inout wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  inout wire id_1;
  assign id_2[1] = 1;
  assign id_1 = {1};
  wire id_10;
  module_0(
      id_10, id_6, id_5, id_10, id_5
  );
  assign id_5 = id_5;
endmodule
