Info: Starting: Create block symbol file (.bsf)
Info: qsys-generate /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys --block-symbol-file --output-directory=/home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading labProject/NIOS2_QSYS.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 15.1]
Progress: Parameterizing module CPU
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding PLL [altpll 15.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM_ctrl
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: NIOS2_QSYS.CPU: Nios II Classic cores are no longer recommended for new projects
Info: NIOS2_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: NIOS2_QSYS.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit.
Warning: NIOS2_QSYS.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit.
Warning: NIOS2_QSYS.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit.
Info: qsys-generate succeeded.
Info: Finished: Create block symbol file (.bsf)
Info: 
Info: Starting: Create HDL design files for synthesis
Info: qsys-generate /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS.qsys --synthesis=VHDL --output-directory=/home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis --family="Cyclone IV E" --part=EP4CE30F23C7
Progress: Loading labProject/NIOS2_QSYS.qsys
Progress: Reading input file
Progress: Adding CPU [altera_nios2_qsys 15.1]
Progress: Parameterizing module CPU
Progress: Adding LEDs [altera_avalon_pio 15.1]
Progress: Parameterizing module LEDs
Progress: Adding PLL [altpll 15.1]
Progress: Parameterizing module PLL
Progress: Adding SDRAM_ctrl [altera_avalon_new_sdram_controller 15.1]
Progress: Parameterizing module SDRAM_ctrl
Progress: Adding clk_0 [clock_source 15.1]
Progress: Parameterizing module clk_0
Progress: Adding jtag_uart [altera_avalon_jtag_uart 15.1]
Progress: Parameterizing module jtag_uart
Progress: Adding sysid [altera_avalon_sysid_qsys 15.1]
Progress: Parameterizing module sysid
Progress: Building connections
Progress: Parameterizing connections
Progress: Validating
Progress: Done reading input file
Warning: NIOS2_QSYS.CPU: Nios II Classic cores are no longer recommended for new projects
Info: NIOS2_QSYS.sysid: System ID is not assigned automatically. Edit the System ID parameter to provide a unique ID
Info: NIOS2_QSYS.sysid: Time stamp will be automatically updated when this component is generated.
Warning: NIOS2_QSYS.PLL: PLL.areset_conduit must be exported, or connected to a matching conduit.
Warning: NIOS2_QSYS.PLL: PLL.locked_conduit must be exported, or connected to a matching conduit.
Warning: NIOS2_QSYS.PLL: PLL.phasedone_conduit must be exported, or connected to a matching conduit.
Info: NIOS2_QSYS: Generating NIOS2_QSYS "NIOS2_QSYS" for QUARTUS_SYNTH
Info: Inserting clock-crossing logic between cmd_demux.src3 and cmd_mux_003.sink0
Info: Inserting clock-crossing logic between rsp_demux_003.src0 and rsp_mux.sink3
Info: CPU: Starting RTL generation for module 'NIOS2_QSYS_CPU'
Info: CPU:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/eperlcmd -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/cpu_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/nios_lib -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -I /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2 -- /opt/altera_lite/15.1/quartus/../ip/altera/nios2_ip/altera_nios2/generate_rtl.epl --name=NIOS2_QSYS_CPU --dir=/tmp/alt6898_4848289196265452455.dir/0001_CPU_gen/ --quartus_bindir=/opt/altera_lite/15.1/quartus/linux64 --verilog --config=/tmp/alt6898_4848289196265452455.dir/0001_CPU_gen//NIOS2_QSYS_CPU_processor_configuration.pl  --do_build_sim=0  ]
Info: CPU: # 2016.04.07 15:54:00 (*) Starting Nios II generation
Info: CPU: # 2016.04.07 15:54:00 (*)   Checking for plaintext license.
Info: CPU: # 2016.04.07 15:54:04 (*)   Plaintext license not found.
Info: CPU: # 2016.04.07 15:54:04 (*)   Checking for encrypted license (non-evaluation).
Info: CPU: # 2016.04.07 15:54:09 (*)   Encrypted license not found.  Defaulting to OCP evaluation license (produces a time-limited SOF)
Info: CPU: # 2016.04.07 15:54:09 (*)   Elaborating CPU configuration settings
Info: CPU: # 2016.04.07 15:54:09 (*)   Creating all objects for CPU
Info: CPU: # 2016.04.07 15:54:09 (*)     Testbench
Info: CPU: # 2016.04.07 15:54:09 (*)     Instruction decoding
Info: CPU: # 2016.04.07 15:54:09 (*)       Instruction fields
Info: CPU: # 2016.04.07 15:54:09 (*)       Instruction decodes
Info: CPU: # 2016.04.07 15:54:09 (*)       Signals for RTL simulation waveforms
Info: CPU: # 2016.04.07 15:54:09 (*)       Instruction controls
Info: CPU: # 2016.04.07 15:54:10 (*)     Pipeline frontend
Info: CPU: # 2016.04.07 15:54:10 (*)     Pipeline backend
Info: CPU: # 2016.04.07 15:54:11 (*)   Generating RTL from CPU objects
Info: CPU: # 2016.04.07 15:54:13 (*)   Creating encrypted RTL
Info: CPU: # 2016.04.07 15:54:14 (*) Done Nios II generation
Info: CPU: Done RTL generation for module 'NIOS2_QSYS_CPU'
Info: CPU: "NIOS2_QSYS" instantiated altera_nios2_qsys "CPU"
Info: LEDs: Starting RTL generation for module 'NIOS2_QSYS_LEDs'
Info: LEDs:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_pio/generate_rtl.pl --name=NIOS2_QSYS_LEDs --dir=/tmp/alt6898_4848289196265452455.dir/0002_LEDs_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_4848289196265452455.dir/0002_LEDs_gen//NIOS2_QSYS_LEDs_component_configuration.pl  --do_build_sim=0  ]
Info: LEDs: Done RTL generation for module 'NIOS2_QSYS_LEDs'
Info: LEDs: "NIOS2_QSYS" instantiated altera_avalon_pio "LEDs"
Info: PLL: "NIOS2_QSYS" instantiated altpll "PLL"
Info: SDRAM_ctrl: Starting RTL generation for module 'NIOS2_QSYS_SDRAM_ctrl'
Info: SDRAM_ctrl:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_new_sdram_controller/generate_rtl.pl --name=NIOS2_QSYS_SDRAM_ctrl --dir=/tmp/alt6898_4848289196265452455.dir/0005_SDRAM_ctrl_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_4848289196265452455.dir/0005_SDRAM_ctrl_gen//NIOS2_QSYS_SDRAM_ctrl_component_configuration.pl  --do_build_sim=0  ]
Info: SDRAM_ctrl: Done RTL generation for module 'NIOS2_QSYS_SDRAM_ctrl'
Info: SDRAM_ctrl: "NIOS2_QSYS" instantiated altera_avalon_new_sdram_controller "SDRAM_ctrl"
Info: jtag_uart: Starting RTL generation for module 'NIOS2_QSYS_jtag_uart'
Info: jtag_uart:   Generation command is [exec /opt/altera_lite/15.1/quartus/linux64/perl/bin/perl -I /opt/altera_lite/15.1/quartus/linux64/perl/lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/europa -I /opt/altera_lite/15.1/quartus/sopc_builder/bin/perl_lib -I /opt/altera_lite/15.1/quartus/sopc_builder/bin -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/common -I /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart -- /opt/altera_lite/15.1/quartus/../ip/altera/sopc_builder_ip/altera_avalon_jtag_uart/generate_rtl.pl --name=NIOS2_QSYS_jtag_uart --dir=/tmp/alt6898_4848289196265452455.dir/0006_jtag_uart_gen/ --quartus_dir=/opt/altera_lite/15.1/quartus --verilog --config=/tmp/alt6898_4848289196265452455.dir/0006_jtag_uart_gen//NIOS2_QSYS_jtag_uart_component_configuration.pl  --do_build_sim=0  ]
Info: jtag_uart: Done RTL generation for module 'NIOS2_QSYS_jtag_uart'
Info: jtag_uart: "NIOS2_QSYS" instantiated altera_avalon_jtag_uart "jtag_uart"
Info: sysid: "NIOS2_QSYS" instantiated altera_avalon_sysid_qsys "sysid"
Info: avalon_st_adapter: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_001: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_002: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_003: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_004: Inserting error_adapter: error_adapter_0
Info: avalon_st_adapter_005: Inserting error_adapter: error_adapter_0
Info: mm_interconnect_0: "NIOS2_QSYS" instantiated altera_mm_interconnect "mm_interconnect_0"
Info: irq_mapper: "NIOS2_QSYS" instantiated altera_irq_mapper "irq_mapper"
Info: rst_controller: "NIOS2_QSYS" instantiated altera_reset_controller "rst_controller"
Info: CPU_data_master_translator: "mm_interconnect_0" instantiated altera_merlin_master_translator "CPU_data_master_translator"
Info: jtag_uart_avalon_jtag_slave_translator: "mm_interconnect_0" instantiated altera_merlin_slave_translator "jtag_uart_avalon_jtag_slave_translator"
Info: CPU_data_master_agent: "mm_interconnect_0" instantiated altera_merlin_master_agent "CPU_data_master_agent"
Info: jtag_uart_avalon_jtag_slave_agent: "mm_interconnect_0" instantiated altera_merlin_slave_agent "jtag_uart_avalon_jtag_slave_agent"
Info: jtag_uart_avalon_jtag_slave_agent_rsp_fifo: "mm_interconnect_0" instantiated altera_avalon_sc_fifo "jtag_uart_avalon_jtag_slave_agent_rsp_fifo"
Info: router: "mm_interconnect_0" instantiated altera_merlin_router "router"
Info: router_001: "mm_interconnect_0" instantiated altera_merlin_router "router_001"
Info: router_002: "mm_interconnect_0" instantiated altera_merlin_router "router_002"
Info: router_004: "mm_interconnect_0" instantiated altera_merlin_router "router_004"
Info: router_006: "mm_interconnect_0" instantiated altera_merlin_router "router_006"
Info: CPU_data_master_limiter: "mm_interconnect_0" instantiated altera_merlin_traffic_limiter "CPU_data_master_limiter"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_avalon_sc_fifo.v
Info: SDRAM_ctrl_s1_burst_adapter: "mm_interconnect_0" instantiated altera_merlin_burst_adapter "SDRAM_ctrl_s1_burst_adapter"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: cmd_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux"
Info: cmd_demux_001: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "cmd_demux_001"
Info: cmd_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux"
Info: cmd_mux_002: "mm_interconnect_0" instantiated altera_merlin_multiplexer "cmd_mux_002"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_demux: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux"
Info: rsp_demux_002: "mm_interconnect_0" instantiated altera_merlin_demultiplexer "rsp_demux_002"
Info: rsp_mux: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: rsp_mux_001: "mm_interconnect_0" instantiated altera_merlin_multiplexer "rsp_mux_001"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_merlin_arbitrator.sv
Info: SDRAM_ctrl_s1_rsp_width_adapter: "mm_interconnect_0" instantiated altera_merlin_width_adapter "SDRAM_ctrl_s1_rsp_width_adapter"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_merlin_address_alignment.sv
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_merlin_burst_uncompressor.sv
Info: crosser: "mm_interconnect_0" instantiated altera_avalon_st_handshake_clock_crosser "crosser"
Info: Reusing file /home/mgehrig2/MSE/EmbHw/labProject/NIOS2_QSYS/synthesis/submodules/altera_avalon_st_pipeline_base.v
Info: avalon_st_adapter: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter"
Info: avalon_st_adapter_004: "mm_interconnect_0" instantiated altera_avalon_st_adapter "avalon_st_adapter_004"
Info: error_adapter_0: "avalon_st_adapter" instantiated error_adapter "error_adapter_0"
Info: error_adapter_0: "avalon_st_adapter_004" instantiated error_adapter "error_adapter_0"
Info: NIOS2_QSYS: Done "NIOS2_QSYS" with 36 modules, 69 files
Info: qsys-generate succeeded.
Info: Finished: Create HDL design files for synthesis
