

================================================================
== Vitis HLS Report for 'generic_tanh_double_s'
================================================================
* Date:           Thu Jan 15 17:49:10 2026

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:45 MST 2020)
* Project:        PBDHLS
* Solution:       solution1 (Vivado IP Flow Target)
* Product family: virtex7
* Target device:  xc7vx485t-ffg1157-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+----------+-----------+------------+
    |  Clock |  Target  | Estimated | Uncertainty|
    +--------+----------+-----------+------------+
    |ap_clk  |  20.00 ns|  14.489 ns|     5.40 ns|
    +--------+----------+-----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+----------+----------+-----+-----+---------+
    |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
    |   min   |   max   |    min   |    max   | min | max |   Type  |
    +---------+---------+----------+----------+-----+-----+---------+
    |       38|       38|  0.760 us|  0.760 us|    1|    1|      yes|
    +---------+---------+----------+----------+-----+-----+---------+

    + Detail: 
        * Instance: 
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |                                |                      |  Latency (cycles) |  Latency (absolute) |  Interval | Pipeline|
        |            Instance            |        Module        |   min   |   max   |    min   |    max   | min | max |   Type  |
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+
        |grp_exp_generic_double_s_fu_87  |exp_generic_double_s  |        9|        9|  0.180 us|  0.180 us|    1|    1|      yes|
        +--------------------------------+----------------------+---------+---------+----------+----------+-----+-----+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+------+--------+--------+-----+
|       Name      | BRAM_18K|  DSP |   FF   |   LUT  | URAM|
+-----------------+---------+------+--------+--------+-----+
|DSP              |        -|     -|       -|       -|    -|
|Expression       |        -|     -|       0|     480|    -|
|FIFO             |        -|     -|       -|       -|    -|
|Instance         |        5|    35|    4002|    7677|    -|
|Memory           |        -|     -|       -|       -|    -|
|Multiplexer      |        -|     -|       -|      76|    -|
|Register         |        -|     -|    4923|     384|    -|
+-----------------+---------+------+--------+--------+-----+
|Total            |        5|    35|    8925|    8617|    0|
+-----------------+---------+------+--------+--------+-----+
|Available        |     2060|  2800|  607200|  303600|    0|
+-----------------+---------+------+--------+--------+-----+
|Utilization (%)  |       ~0|     1|       1|       2|    0|
+-----------------+---------+------+--------+--------+-----+

+ Detail: 
    * Instance: 
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |              Instance              |             Module             | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |dadd_64ns_64ns_64_4_full_dsp_1_U15  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U17  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U18  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |dadd_64ns_64ns_64_4_full_dsp_1_U19  |dadd_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |dcmp_64ns_64ns_1_2_no_dsp_1_U23     |dcmp_64ns_64ns_1_2_no_dsp_1     |        0|   0|     0|     0|    0|
    |ddiv_64ns_64ns_64_13_no_dsp_1_U22   |ddiv_64ns_64ns_64_13_no_dsp_1   |        0|   0|     0|     0|    0|
    |dmul_64ns_64ns_64_4_max_dsp_1_U21   |dmul_64ns_64ns_64_4_max_dsp_1   |        0|  11|   275|   182|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U16  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |dsub_64ns_64ns_64_4_full_dsp_1_U20  |dsub_64ns_64ns_64_4_full_dsp_1  |        0|   3|   433|   761|    0|
    |grp_exp_generic_double_s_fu_87      |exp_generic_double_s            |        5|   6|  1129|  2929|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+
    |Total                               |                                |        5|  35|  4002|  7677|    0|
    +------------------------------------+--------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    +--------------------------------------+----------+----+---+----+------------+------------+
    |             Variable Name            | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |and_ln75_fu_218_p2                    |       and|   0|  0|   2|           1|           1|
    |ap_condition_1021                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1118                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1126                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1139                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1155                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_1900                     |       and|   0|  0|   2|           1|           1|
    |ap_condition_957                      |       and|   0|  0|   2|           1|           1|
    |ap_condition_981                      |       and|   0|  0|   2|           1|           1|
    |ap_predicate_op56_dcmp_state1         |       and|   0|  0|   2|           1|           1|
    |grp_fu_143_p2                         |      icmp|   0|  0|  11|          11|           1|
    |icmp_ln824_1_fu_206_p2                |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln824_2_fu_212_p2                |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln824_fu_194_p2                  |      icmp|   0|  0|  11|          11|           2|
    |icmp_ln828_fu_224_p2                  |      icmp|   0|  0|  24|          52|           1|
    |icmp_ln832_fu_289_p2                  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln840_1_fu_230_p2                |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln840_fu_200_p2                  |      icmp|   0|  0|  11|          11|          10|
    |icmp_ln844_fu_277_p2                  |      icmp|   0|  0|  11|          11|          10|
    |ap_condition_623                      |        or|   0|  0|   2|           1|           1|
    |ap_condition_664                      |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op90_call_state6         |        or|   0|  0|   2|           1|           1|
    |ap_predicate_op90_call_state6_state5  |        or|   0|  0|   2|           1|           1|
    |ap_return                             |    select|   0|  0|  64|           1|          64|
    |select_ln67_fu_315_p3                 |    select|   0|  0|  63|           1|          63|
    |x_3_fu_247_p3                         |    select|   0|  0|  64|           1|          64|
    |ap_enable_pp0                         |       xor|   0|  0|   2|           1|           2|
    |xor_ln10_fu_283_p2                    |       xor|   0|  0|   2|           1|           1|
    |xor_ln112_fu_326_p2                   |       xor|   0|  0|  65|          64|          65|
    |xor_ln95_fu_305_p2                    |       xor|   0|  0|  65|          64|          65|
    |xor_ln9_fu_295_p2                     |       xor|   0|  0|   2|           1|           1|
    +--------------------------------------+----------+----+---+----+------------+------------+
    |Total                                 |          |   0|  0| 480|         329|         394|
    +--------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +----------------------------------------+----+-----------+-----+-----------+
    |                  Name                  | LUT| Input Size| Bits| Total Bits|
    +----------------------------------------+----+-----------+-----+-----------+
    |ap_phi_mux_resultf_3_phi_fu_74_p10      |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter18_expx_reg_58       |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_70   |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_70  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_70  |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter5_expx_reg_58        |   9|          2|   64|        128|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_70   |   9|          2|   64|        128|
    |grp_fu_133_p0                           |  13|          3|   64|        192|
    +----------------------------------------+----+-----------+-----+-----------+
    |Total                                   |  76|         17|  512|       1088|
    +----------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +---------------------------------------------+----+----+-----+-----------+
    |                     Name                    | FF | LUT| Bits| Const Bits|
    +---------------------------------------------+----+----+-----+-----------+
    |abst_in_reg_358                              |  63|   0|   64|          1|
    |add2_reg_438                                 |  64|   0|   64|          0|
    |add_reg_399                                  |  64|   0|   64|          0|
    |and_ln75_reg_376                             |   1|   0|    1|          0|
    |ap_CS_fsm                                    |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter1                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter10                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter11                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter12                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter13                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter14                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter15                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter16                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter17                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter18                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter19                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter2                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter20                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter21                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter22                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter23                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter24                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter25                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter26                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter27                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter28                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter29                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter3                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter30                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter31                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter32                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter33                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter34                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter35                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter36                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter37                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter38                     |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter4                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter5                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter6                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter7                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter8                      |   1|   0|    1|          0|
    |ap_enable_reg_pp0_iter9                      |   1|   0|    1|          0|
    |ap_phi_reg_pp0_iter10_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter10_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter11_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter12_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter13_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter14_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter15_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter16_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter17_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_expx_reg_58            |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter18_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter19_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter1_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter20_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter21_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter22_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter23_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter24_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter25_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter26_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter27_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter28_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter29_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter2_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter30_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter31_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter32_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter33_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter34_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter35_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter36_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter37_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter38_resultf_3_reg_70       |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter3_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter4_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter5_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter6_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter7_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter8_resultf_3_reg_70        |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_expx_reg_58             |  64|   0|   64|          0|
    |ap_phi_reg_pp0_iter9_resultf_3_reg_70        |  64|   0|   64|          0|
    |expx_reg_58                                  |  64|   0|   64|          0|
    |grp_exp_generic_double_s_fu_87_ap_start_reg  |   1|   0|    1|          0|
    |icmp_ln824_reg_368                           |   1|   0|    1|          0|
    |icmp_ln828_reg_380                           |   1|   0|    1|          0|
    |icmp_ln840_1_reg_389                         |   1|   0|    1|          0|
    |icmp_ln840_reg_372                           |   1|   0|    1|          0|
    |p_Result_1_reg_353                           |  63|   0|   63|          0|
    |p_Result_2_reg_411                           |   1|   0|    1|          0|
    |p_Result_s_reg_343                           |   1|   0|    1|          0|
    |reg_148                                      |  64|   0|   64|          0|
    |tmp_5_reg_385                                |   1|   0|    1|          0|
    |tmp_7_reg_348                                |  11|   0|   11|          0|
    |x_3_reg_404                                  |  64|   0|   64|          0|
    |xor_ln10_reg_415                             |   1|   0|    1|          0|
    |xor_ln95_reg_443                             |  64|   0|   64|          0|
    |xor_ln9_reg_419                              |   1|   0|    1|          0|
    |abst_in_reg_358                              |  64|  32|   64|          1|
    |and_ln75_reg_376                             |  64|  32|    1|          0|
    |expx_reg_58                                  |  64|  32|   64|          0|
    |icmp_ln824_reg_368                           |  64|  32|    1|          0|
    |icmp_ln828_reg_380                           |  64|  32|    1|          0|
    |icmp_ln840_1_reg_389                         |  64|  32|    1|          0|
    |icmp_ln840_reg_372                           |  64|  32|    1|          0|
    |p_Result_2_reg_411                           |  64|  32|    1|          0|
    |p_Result_s_reg_343                           |  64|  32|    1|          0|
    |tmp_5_reg_385                                |  64|  32|    1|          0|
    |xor_ln10_reg_415                             |  64|  32|    1|          0|
    |xor_ln9_reg_419                              |  64|  32|    1|          0|
    +---------------------------------------------+----+----+-----+-----------+
    |Total                                        |4923| 384| 4294|          2|
    +---------------------------------------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+----------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |     Source Object    |    C Type    |
+-----------+-----+-----+------------+----------------------+--------------+
|ap_clk     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_rst     |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_start   |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_done    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_idle    |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ready   |  out|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_ce      |   in|    1|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|ap_return  |  out|   64|  ap_ctrl_hs|  generic_tanh<double>|  return value|
|t_in       |   in|   64|     ap_none|                  t_in|        scalar|
+-----------+-----+-----+------------+----------------------+--------------+

