/* VIIM */
void allegrex_instruction_template_s< 0xdf000000, 0xff800000 >::interpret(processor_s &processor, u32 opcode)
{
}
