# sv

This example folder would contain systemVerilog source files.