#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:49:42 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Sun Jun 11 15:36:13 2023
# Process ID: 24112
# Current directory: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1
# Command line: vivado.exe -log audio_testbench.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source audio_testbench.tcl
# Log file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/audio_testbench.vds
# Journal file: C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1\vivado.jou
#-----------------------------------------------------------
source audio_testbench.tcl -notrace
Command: synth_design -top audio_testbench -part xc7z020clg484-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7z020'
INFO: [Device 21-403] Loading part xc7z020clg484-1
INFO: Launching helper process for spawning children vivado processes
INFO: Helper process launched with PID 22464 
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 717.699 ; gain = 177.176
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'audio_testbench' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:79]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:150]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:153]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:154]
INFO: [Synth 8-5534] Detected attribute (* keep = "true" *) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:154]
INFO: [Synth 8-3491] module 'top_structure_for_oled_and_stuff' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:9' bound to instance 'oled_and_stuff' of component 'top_structure_for_oled_and_stuff' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:193]
INFO: [Synth 8-638] synthesizing module 'top_structure_for_oled_and_stuff' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:28]
WARNING: [Synth 8-5640] Port 'encout' is missing in component declaration [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:29]
INFO: [Synth 8-3491] module 'PmodENC' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/PmodENC_1.vhd:8' bound to instance 'encoder' of component 'PmodENC' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:56]
INFO: [Synth 8-638] synthesizing module 'PmodENC' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/PmodENC_1.vhd:22]
INFO: [Synth 8-3491] module 'Debouncer' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Debouncer_1.vhd:8' bound to instance 'C0' of component 'Debouncer' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/PmodENC_1.vhd:52]
INFO: [Synth 8-638] synthesizing module 'Debouncer' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Debouncer_1.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'Debouncer' (1#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Debouncer_1.vhd:19]
INFO: [Synth 8-3491] module 'Encoder' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:7' bound to instance 'C1' of component 'Encoder' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/PmodENC_1.vhd:53]
INFO: [Synth 8-638] synthesizing module 'Encoder' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'Encoder' (2#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:25]
INFO: [Synth 8-256] done synthesizing module 'PmodENC' (3#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/PmodENC_1.vhd:22]
INFO: [Synth 8-3491] module 'oled_ctrl' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:14' bound to instance 'oled_control' of component 'oled_ctrl' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:65]
INFO: [Synth 8-638] synthesizing module 'oled_ctrl' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:28]
INFO: [Synth 8-3491] module 'oled_init' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_init.vhd:13' bound to instance 'Initialize' of component 'oled_init' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:74]
INFO: [Synth 8-638] synthesizing module 'oled_init' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_init.vhd:92]
INFO: [Synth 8-638] synthesizing module 'spi_ctrl' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/spi_ctrl.vhd:24]
INFO: [Synth 8-256] done synthesizing module 'spi_ctrl' (4#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/spi_ctrl.vhd:24]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_init.vhd:100]
INFO: [Synth 8-638] synthesizing module 'delay' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'delay' (5#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/delay.vhd:21]
INFO: [Synth 8-256] done synthesizing module 'oled_init' (6#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_init.vhd:26]
INFO: [Synth 8-3491] module 'oled_ex' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:16' bound to instance 'Example' of component 'oled_ex' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:85]
INFO: [Synth 8-638] synthesizing module 'oled_ex' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:29]
INFO: [Synth 8-3491] module 'spi_ctrl' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/spi_ctrl.vhd:14' bound to instance 'spi_comp' of component 'spi_ctrl' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:160]
INFO: [Synth 8-3491] module 'delay' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/delay.vhd:13' bound to instance 'delay_comp' of component 'delay' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:169]
INFO: [Synth 8-3491] module 'ascii_rom' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/ascii_rom.vhd:12' bound to instance 'char_lib_comp' of component 'ascii_rom' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:176]
INFO: [Synth 8-638] synthesizing module 'ascii_rom' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/ascii_rom.vhd:18]
INFO: [Synth 8-256] done synthesizing module 'ascii_rom' (7#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/ascii_rom.vhd:18]
WARNING: [Synth 8-6014] Unused sequential element s_reg was removed.  [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:202]
WARNING: [Synth 8-6014] Unused sequential element n_reg was removed.  [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:203]
INFO: [Synth 8-256] done synthesizing module 'oled_ex' (8#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ex.vhd:29]
INFO: [Synth 8-226] default block is never used [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:112]
INFO: [Synth 8-256] done synthesizing module 'oled_ctrl' (9#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/oled_ctrl.vhd:28]
INFO: [Synth 8-256] done synthesizing module 'top_structure_for_oled_and_stuff' (10#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/new/top_structure_for_oled_and_stuff.vhd:28]
INFO: [Synth 8-3491] module 'audio_top' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_top.vhd:45' bound to instance 'i_audio' of component 'audio_top' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:210]
INFO: [Synth 8-638] synthesizing module 'audio_top' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'clocking' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:30' bound to instance 'i_clocking' of component 'clocking' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_top.vhd:124]
INFO: [Synth 8-638] synthesizing module 'clocking' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:42]
	Parameter CAPACITANCE bound to: DONT_CARE - type: string 
	Parameter IBUF_DELAY_VALUE bound to: 0 - type: string 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
INFO: [Synth 8-113] binding component instance 'clkin1_buf' to cell 'IBUFG' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:57]
	Parameter BANDWIDTH bound to: OPTIMIZED - type: string 
	Parameter CLKFBOUT_MULT_F bound to: 49.500000 - type: float 
	Parameter CLKFBOUT_PHASE bound to: 0.000000 - type: float 
	Parameter CLKFBOUT_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKIN1_PERIOD bound to: 10.000000 - type: float 
	Parameter CLKIN2_PERIOD bound to: 0.000000 - type: float 
	Parameter CLKOUT0_DIVIDE_F bound to: 20.625000 - type: float 
	Parameter CLKOUT0_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT0_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT0_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT1_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT1_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT1_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT1_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT2_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT2_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT2_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT2_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT3_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT3_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT3_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT3_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT4_CASCADE bound to: 0 - type: bool 
	Parameter CLKOUT4_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT4_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT4_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT4_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT5_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT5_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT5_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT5_USE_FINE_PS bound to: 0 - type: bool 
	Parameter CLKOUT6_DIVIDE bound to: 1 - type: integer 
	Parameter CLKOUT6_DUTY_CYCLE bound to: 0.500000 - type: float 
	Parameter CLKOUT6_PHASE bound to: 0.000000 - type: float 
	Parameter CLKOUT6_USE_FINE_PS bound to: 0 - type: bool 
	Parameter COMPENSATION bound to: INTERNAL - type: string 
	Parameter DIVCLK_DIVIDE bound to: 5 - type: integer 
	Parameter IS_CLKINSEL_INVERTED bound to: 1'b0 
	Parameter IS_PSEN_INVERTED bound to: 1'b0 
	Parameter IS_PSINCDEC_INVERTED bound to: 1'b0 
	Parameter IS_PWRDWN_INVERTED bound to: 1'b0 
	Parameter IS_RST_INVERTED bound to: 1'b0 
	Parameter REF_JITTER1 bound to: 0.010000 - type: float 
	Parameter REF_JITTER2 bound to: 0.000000 - type: float 
	Parameter SS_EN bound to: FALSE - type: string 
	Parameter SS_MODE bound to: CENTER_HIGH - type: string 
	Parameter SS_MOD_PERIOD bound to: 10000 - type: integer 
	Parameter STARTUP_WAIT bound to: 0 - type: bool 
INFO: [Synth 8-113] binding component instance 'mmcm_adv_inst' to cell 'MMCME2_ADV' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:68]
INFO: [Synth 8-113] binding component instance 'clkout1_buf' to cell 'BUFG' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:130]
INFO: [Synth 8-256] done synthesizing module 'clocking' (11#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/clocking.vhd:42]
INFO: [Synth 8-3491] module 'adau1761_izedboard' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:26' bound to instance 'Inst_adau1761_izedboard' of component 'adau1761_izedboard' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_top.vhd:131]
INFO: [Synth 8-638] synthesizing module 'adau1761_izedboard' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
	Parameter DRIVE bound to: 12 - type: integer 
	Parameter IBUF_LOW_PWR bound to: 1 - type: bool 
	Parameter IOSTANDARD bound to: DEFAULT - type: string 
	Parameter SLEW bound to: SLOW - type: string 
INFO: [Synth 8-113] binding component instance 'i_i2s_sda_obuf' to cell 'IOBUF' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:132]
INFO: [Synth 8-3491] module 'i2c' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2c.vhd:9' bound to instance 'Inst_i2c' of component 'i2c' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:140]
INFO: [Synth 8-638] synthesizing module 'i2c' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'adau1761_configuraiton_data' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:13' bound to instance 'Inst_adau1761_configuraiton_data' of component 'adau1761_configuraiton_data' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2c.vhd:56]
INFO: [Synth 8-638] synthesizing module 'adau1761_configuraiton_data' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
INFO: [Synth 8-256] done synthesizing module 'adau1761_configuraiton_data' (12#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_configuraiton_data.vhd:19]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-3491] module 'i3c2' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i3c2.vhd:18' bound to instance 'Inst_i3c2' of component 'i3c2' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2c.vhd:62]
INFO: [Synth 8-638] synthesizing module 'i3c2' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i3c2.vhd:38]
	Parameter clk_divide bound to: 8'b01111000 
INFO: [Synth 8-256] done synthesizing module 'i3c2' (13#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i3c2.vhd:38]
INFO: [Synth 8-256] done synthesizing module 'i2c' (14#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2c.vhd:19]
INFO: [Synth 8-3491] module 'ADAU1761_interface' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:11' bound to instance 'i_ADAU1761_interface' of component 'ADAU1761_interface' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:150]
INFO: [Synth 8-638] synthesizing module 'ADAU1761_interface' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-256] done synthesizing module 'ADAU1761_interface' (15#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/ADAU1761_interface.vhd:16]
INFO: [Synth 8-3491] module 'i2s_data_interface' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:13' bound to instance 'Inst_i2s_data_interface' of component 'i2s_data_interface' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:155]
INFO: [Synth 8-638] synthesizing module 'i2s_data_interface' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'i2s_data_interface' (16#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i2s_data_interface.vhd:26]
INFO: [Synth 8-256] done synthesizing module 'adau1761_izedboard' (17#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/adau1761_izedboard.vhd:47]
INFO: [Synth 8-256] done synthesizing module 'audio_top' (18#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_top.vhd:74]
INFO: [Synth 8-3491] module 'equalizer_top' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:33' bound to instance 'equalizer_left' of component 'equalizer_top' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:235]
INFO: [Synth 8-638] synthesizing module 'equalizer_top' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:56]
INFO: [Synth 8-3491] module 'fir_compiler_0' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_0_stub.vhdl:5' bound to instance 'filter0' of component 'fir_compiler_0' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:204]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_0' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_0_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_1' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_1_stub.vhdl:5' bound to instance 'filter1' of component 'fir_compiler_1' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:213]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_1' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_1_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_2' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_2_stub.vhdl:5' bound to instance 'filter2' of component 'fir_compiler_2' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:223]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_2' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_2_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_3' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_3_stub.vhdl:5' bound to instance 'filter3' of component 'fir_compiler_3' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:233]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_3' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_3_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_4' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_4_stub.vhdl:5' bound to instance 'filter4' of component 'fir_compiler_4' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:243]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_4' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_4_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_5' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_5_stub.vhdl:5' bound to instance 'filter5' of component 'fir_compiler_5' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:253]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_5' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_5_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_6' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_6_stub.vhdl:5' bound to instance 'filter6' of component 'fir_compiler_6' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:263]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_6' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_6_stub.vhdl:17]
INFO: [Synth 8-3491] module 'fir_compiler_7' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_7_stub.vhdl:5' bound to instance 'filter7' of component 'fir_compiler_7' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:273]
INFO: [Synth 8-638] synthesizing module 'fir_compiler_7' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/.Xil/Vivado-24112-DESKTOP-L3VUCB2/realtime/fir_compiler_7_stub.vhdl:17]
INFO: [Synth 8-256] done synthesizing module 'equalizer_top' (19#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:56]
INFO: [Synth 8-3491] module 'equalizer_top' declared at 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/filter_ip_5/filter_ip_5.srcs/sources_1/new/equalizer_top.vhd:33' bound to instance 'equalizer_right' of component 'equalizer_top' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:249]
INFO: [Synth 8-113] binding component instance 'BUFG_inst' to cell 'BUFG' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:323]
INFO: [Synth 8-256] done synthesizing module 'audio_testbench' (20#1) [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:79]
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
WARNING: [Synth 8-3331] design ascii_rom has unconnected port addr[10]
WARNING: [Synth 8-3331] design Encoder has unconnected port EncO[4]
WARNING: [Synth 8-3331] design Encoder has unconnected port EncO[3]
WARNING: [Synth 8-3331] design Encoder has unconnected port EncO[2]
WARNING: [Synth 8-3331] design Encoder has unconnected port EncO[1]
WARNING: [Synth 8-3331] design Encoder has unconnected port EncO[0]
WARNING: [Synth 8-3331] design PmodENC has unconnected port EncOut[4]
WARNING: [Synth 8-3331] design PmodENC has unconnected port EncOut[3]
WARNING: [Synth 8-3331] design PmodENC has unconnected port EncOut[2]
WARNING: [Synth 8-3331] design PmodENC has unconnected port EncOut[1]
WARNING: [Synth 8-3331] design PmodENC has unconnected port EncOut[0]
WARNING: [Synth 8-3331] design PmodENC has unconnected port JA[7]
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 786.898 ; gain = 246.375
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 786.898 ; gain = 246.375
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 786.898 ; gain = 246.375
---------------------------------------------------------------------------------
INFO: [Netlist 29-17] Analyzing 3 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'equalizer_left/filter0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'equalizer_left/filter0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'equalizer_right/filter0'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_0/fir_compiler_0/fir_compiler_0_in_context.xdc] for cell 'equalizer_right/filter0'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'equalizer_left/filter1'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'equalizer_left/filter1'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'equalizer_right/filter1'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_1/fir_compiler_1/fir_compiler_1_in_context.xdc] for cell 'equalizer_right/filter1'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2/fir_compiler_2_in_context.xdc] for cell 'equalizer_left/filter2'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2/fir_compiler_2_in_context.xdc] for cell 'equalizer_left/filter2'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2/fir_compiler_2_in_context.xdc] for cell 'equalizer_right/filter2'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_2/fir_compiler_2/fir_compiler_2_in_context.xdc] for cell 'equalizer_right/filter2'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3/fir_compiler_3_in_context.xdc] for cell 'equalizer_left/filter3'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3/fir_compiler_3_in_context.xdc] for cell 'equalizer_left/filter3'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3/fir_compiler_3_in_context.xdc] for cell 'equalizer_right/filter3'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_3/fir_compiler_3/fir_compiler_3_in_context.xdc] for cell 'equalizer_right/filter3'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4/fir_compiler_4_in_context.xdc] for cell 'equalizer_left/filter4'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4/fir_compiler_4_in_context.xdc] for cell 'equalizer_left/filter4'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4/fir_compiler_4_in_context.xdc] for cell 'equalizer_right/filter4'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_4/fir_compiler_4/fir_compiler_4_in_context.xdc] for cell 'equalizer_right/filter4'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5/fir_compiler_5_in_context.xdc] for cell 'equalizer_left/filter5'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5/fir_compiler_5_in_context.xdc] for cell 'equalizer_left/filter5'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5/fir_compiler_5_in_context.xdc] for cell 'equalizer_right/filter5'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_5/fir_compiler_5/fir_compiler_5_in_context.xdc] for cell 'equalizer_right/filter5'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6/fir_compiler_6_in_context.xdc] for cell 'equalizer_left/filter6'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6/fir_compiler_6_in_context.xdc] for cell 'equalizer_left/filter6'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6/fir_compiler_6_in_context.xdc] for cell 'equalizer_right/filter6'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_6/fir_compiler_6/fir_compiler_6_in_context.xdc] for cell 'equalizer_right/filter6'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7/fir_compiler_7_in_context.xdc] for cell 'equalizer_left/filter7'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7/fir_compiler_7_in_context.xdc] for cell 'equalizer_left/filter7'
Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7/fir_compiler_7_in_context.xdc] for cell 'equalizer_right/filter7'
Finished Parsing XDC File [c:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/ip/fir_compiler_7/fir_compiler_7/fir_compiler_7_in_context.xdc] for cell 'equalizer_right/filter7'
Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Timing 38-2] Deriving generated clocks [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:4]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 33]]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:76]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 35]]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:138]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 13]]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:140]
WARNING: [Vivado 12-584] No ports matched '[get_ports -of_objects [get_iobanks 34]]'. [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc:141]
Finished Parsing XDC File [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/constrs_1/imports/constraints/zed_audio.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/audio_testbench_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/audio_testbench_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 936.004 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 2 instances were transformed.
  IBUFG => IBUF: 1 instances
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.032 . Memory (MB): peak = 936.004 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7z020clg484-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:17 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property DONT_TOUCH = true for equalizer_left/filter0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter0. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter1. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter2. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter3. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter4. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter5. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter6. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_left/filter7. (constraint file  auto generated constraint, line ).
Applied set_property DONT_TOUCH = true for equalizer_right/filter7. (constraint file  auto generated constraint, line ).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:16 ; elapsed = 00:00:17 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-5818] HDL ADVISOR - The operator resource <adder> is shared. To prevent sharing consider applying a KEEP on the output of the operator [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/new/Encoder_1.vhd:49]
INFO: [Synth 8-802] inferred FSM for state register 'curState_reg' in module 'Encoder'
INFO: [Synth 8-5544] ROM "LED" won't be mapped to Block RAM because address size (4) smaller than threshold (5)
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'spi_ctrl'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'delay'
INFO: [Synth 8-802] inferred FSM for state register 'current_state_reg' in module 'oled_ctrl'
INFO: [Synth 8-4471] merging register 'debug_scl_reg' into 'i2c_scl_reg' [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/i3c2.vhd:129]
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_top__xdcDup__1'
INFO: [Synth 8-802] inferred FSM for state register 'state_reg' in module 'equalizer_top'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                        000000001 |                             0000
                      r1 |                        000000010 |                             0001
                      r2 |                        000000100 |                             0010
                      r3 |                        000001000 |                             0011
                     add |                        000010000 |                             0111
                      l1 |                        000100000 |                             0100
                      l2 |                        001000000 |                             0101
                      l3 |                        010000000 |                             0110
                     sub |                        100000000 |                             1000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'curState_reg' using encoding 'one-hot' in module 'Encoder'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    send |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'spi_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
                    hold |                             0010 |                               01
                    done |                             0100 |                               10
                  iSTATE |                             1000 |                               11
*
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'delay'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                    idle |                             0001 |                               00
          oledinitialize |                             0010 |                               01
             oledexample |                             0100 |                               10
                    done |                             1000 |                               11
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'current_state_reg' using encoding 'one-hot' in module 'oled_ctrl'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 | 00000000000000000000000000000001
                 iSTATE2 |                             0010 | 00000000000000000000000000000010
                 iSTATE0 |                             0100 | 00000000000000000000000000000011
*
                  iSTATE |                             1000 | 00000000000000000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'equalizer_top__xdcDup__1'
---------------------------------------------------------------------------------------------------
                   State |                     New Encoding |                Previous Encoding 
---------------------------------------------------------------------------------------------------
                 iSTATE1 |                             0001 | 00000000000000000000000000000001
                 iSTATE2 |                             0010 | 00000000000000000000000000000010
                 iSTATE0 |                             0100 | 00000000000000000000000000000011
*
                  iSTATE |                             1000 | 00000000000000000000000000000000
---------------------------------------------------------------------------------------------------
INFO: [Synth 8-3354] encoded FSM with state register 'state_reg' using encoding 'one-hot' in module 'equalizer_top'
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:18 ; elapsed = 00:00:20 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
	   8 Input     27 Bit       Adders := 2     
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      7 Bit       Adders := 1     
	   3 Input      5 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 11    
	   2 Input      4 Bit       Adders := 4     
	   2 Input      2 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               27 Bit    Registers := 2     
	               24 Bit    Registers := 24    
	               16 Bit    Registers := 2     
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	               10 Bit    Registers := 2     
	                9 Bit    Registers := 2     
	                8 Bit    Registers := 40    
	                7 Bit    Registers := 1     
	                5 Bit    Registers := 19    
	                4 Bit    Registers := 5     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 43    
+---ROMs : 
	                              ROMs := 2     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	  26 Input     11 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 15    
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 4     
	  26 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      7 Bit        Muxes := 1     
	   2 Input      5 Bit        Muxes := 75    
	  28 Input      5 Bit        Muxes := 1     
	  26 Input      5 Bit        Muxes := 3     
	   3 Input      4 Bit        Muxes := 3     
	   9 Input      4 Bit        Muxes := 2     
	   4 Input      4 Bit        Muxes := 6     
	   2 Input      4 Bit        Muxes := 63    
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   3 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	  25 Input      2 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 11    
	   2 Input      1 Bit        Muxes := 66    
	   4 Input      1 Bit        Muxes := 7     
	  28 Input      1 Bit        Muxes := 10    
	  26 Input      1 Bit        Muxes := 42    
	  25 Input      1 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Hierarchical Component Statistics 
---------------------------------------------------------------------------------
Hierarchical RTL Component report 
Module audio_testbench 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     32 Bit       Adders := 1     
+---Registers : 
	                1 Bit    Registers := 1     
Module Debouncer 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      7 Bit       Adders := 1     
+---Registers : 
	                7 Bit    Registers := 1     
	                1 Bit    Registers := 4     
Module Encoder 
Detailed RTL Component Info : 
+---Adders : 
	   3 Input      5 Bit       Adders := 8     
	   2 Input      5 Bit       Adders := 1     
+---Registers : 
	                5 Bit    Registers := 9     
+---Muxes : 
	   9 Input      9 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 14    
	   2 Input      5 Bit        Muxes := 10    
	   3 Input      4 Bit        Muxes := 1     
	   9 Input      4 Bit        Muxes := 2     
	   3 Input      3 Bit        Muxes := 4     
	   3 Input      2 Bit        Muxes := 2     
	   9 Input      2 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 9     
	   2 Input      1 Bit        Muxes := 1     
Module spi_ctrl 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 1     
	                1 Bit    Registers := 2     
+---Muxes : 
	   2 Input      8 Bit        Muxes := 1     
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   3 Input      1 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 7     
Module delay 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   4 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 2     
Module oled_init 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
	                5 Bit    Registers := 2     
	                1 Bit    Registers := 7     
+---Muxes : 
	   2 Input      7 Bit        Muxes := 1     
	  28 Input      5 Bit        Muxes := 1     
	  28 Input      1 Bit        Muxes := 10    
Module ascii_rom 
Detailed RTL Component Info : 
+---Registers : 
	                8 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module oled_ex 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input      5 Bit       Adders := 8     
	   2 Input      4 Bit       Adders := 1     
	   2 Input      2 Bit       Adders := 1     
+---Registers : 
	               12 Bit    Registers := 1     
	               11 Bit    Registers := 1     
	                8 Bit    Registers := 34    
	                5 Bit    Registers := 5     
	                4 Bit    Registers := 1     
	                2 Bit    Registers := 1     
	                1 Bit    Registers := 3     
+---Muxes : 
	  26 Input     11 Bit        Muxes := 1     
	  26 Input      8 Bit        Muxes := 1     
	   4 Input      8 Bit        Muxes := 8     
	  26 Input      5 Bit        Muxes := 3     
	   2 Input      5 Bit        Muxes := 65    
	   2 Input      4 Bit        Muxes := 50    
	  25 Input      2 Bit        Muxes := 1     
	  26 Input      1 Bit        Muxes := 42    
	   2 Input      1 Bit        Muxes := 3     
	  25 Input      1 Bit        Muxes := 1     
Module oled_ctrl 
Detailed RTL Component Info : 
+---Muxes : 
	   4 Input      4 Bit        Muxes := 1     
	   2 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 3     
	   4 Input      1 Bit        Muxes := 1     
Module adau1761_configuraiton_data 
Detailed RTL Component Info : 
+---Registers : 
	                9 Bit    Registers := 1     
+---ROMs : 
	                              ROMs := 1     
Module i3c2 
Detailed RTL Component Info : 
+---Adders : 
	   2 Input     16 Bit       Adders := 1     
	   2 Input     10 Bit       Adders := 1     
	   2 Input      8 Bit       Adders := 1     
	   2 Input      4 Bit       Adders := 1     
+---XORs : 
	   2 Input      1 Bit         XORs := 1     
+---Registers : 
	               16 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                9 Bit    Registers := 1     
	                8 Bit    Registers := 2     
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 2     
	                1 Bit    Registers := 8     
+---Muxes : 
	  21 Input     16 Bit        Muxes := 1     
	   2 Input     16 Bit        Muxes := 2     
	   6 Input     16 Bit        Muxes := 1     
	  13 Input     16 Bit        Muxes := 1     
	   2 Input     10 Bit        Muxes := 2     
	   6 Input     10 Bit        Muxes := 1     
	  13 Input     10 Bit        Muxes := 1     
	   2 Input      9 Bit        Muxes := 1     
	   6 Input      9 Bit        Muxes := 1     
	  13 Input      9 Bit        Muxes := 1     
	   6 Input      8 Bit        Muxes := 1     
	   2 Input      8 Bit        Muxes := 2     
	   2 Input      4 Bit        Muxes := 8     
	   4 Input      4 Bit        Muxes := 1     
	   7 Input      4 Bit        Muxes := 1     
	   6 Input      4 Bit        Muxes := 2     
	  13 Input      4 Bit        Muxes := 1     
	   2 Input      2 Bit        Muxes := 1     
	  13 Input      1 Bit        Muxes := 6     
	  19 Input      1 Bit        Muxes := 1     
	   8 Input      1 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 29    
	   6 Input      1 Bit        Muxes := 14    
	  14 Input      1 Bit        Muxes := 1     
	   7 Input      1 Bit        Muxes := 1     
	   5 Input      1 Bit        Muxes := 1     
Module ADAU1761_interface 
Detailed RTL Component Info : 
+---Registers : 
	                1 Bit    Registers := 1     
Module i2s_data_interface 
Detailed RTL Component Info : 
+---Registers : 
	              127 Bit    Registers := 1     
	               64 Bit    Registers := 1     
	               24 Bit    Registers := 2     
	               10 Bit    Registers := 1     
	                1 Bit    Registers := 4     
+---Muxes : 
	   2 Input     64 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
Module audio_top 
Detailed RTL Component Info : 
+---Registers : 
	               24 Bit    Registers := 4     
	                1 Bit    Registers := 9     
Module equalizer_top__xdcDup__1 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
Module equalizer_top 
Detailed RTL Component Info : 
+---Adders : 
	   8 Input     27 Bit       Adders := 1     
+---Registers : 
	               27 Bit    Registers := 1     
	               24 Bit    Registers := 9     
	                1 Bit    Registers := 1     
+---Muxes : 
	   3 Input      4 Bit        Muxes := 1     
	   2 Input      1 Bit        Muxes := 4     
	   4 Input      1 Bit        Muxes := 1     
---------------------------------------------------------------------------------
Finished RTL Hierarchical Component Statistics
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 220 (col length:60)
BRAMs: 280 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
Warning: Parallel synthesis criteria is not met 
WARNING: [Synth 8-6040] Register temp_addr_reg driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-6040] Register Inst_adau1761_izedboard/Inst_i2c/Inst_i3c2/pcnext_reg_rep driving address of a ROM cannot be packed in BRAM/URAM because of presence of initial value.
WARNING: [Synth 8-3331] design audio_top has unconnected port hphone_r_valid_dummy
WARNING: [Synth 8-3331] design top_structure_for_oled_and_stuff has unconnected port JA[7]
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,7][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,7][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,7][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,7][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,7][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,7][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,7][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,7][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,7][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,6][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,6][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,6][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,6][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,6][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,6][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,6][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,6][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,6][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,6][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,6][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,6][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,5][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,5][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,5][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,5][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,5][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,5][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,5][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,5][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,5][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,5][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,5][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,5][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,4][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,4][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,4][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,4][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,4][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,4][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,4][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,4][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,4][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,4][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,4][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,4][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,3][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,3][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,3][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,3][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,3][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,3][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,3][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,3][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,3][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,2][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,2][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,2][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,2][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,2][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,2][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,2][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,2][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,2][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,1][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,1][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,1][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,1][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,1][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,1][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,1][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,1][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,1][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[0,0][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[0,0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[0,0][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[1,0][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[1,0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[1,0][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[2,0][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[2,0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[2,0][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/current_screen_reg[3,0][7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/current_screen_reg[3,0][6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/current_screen_reg[3,0][6] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[0]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[1]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[2]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/after_char_state_reg[3]' (FDE_1) to 'oled_and_stuff/oled_control/Example/after_char_state_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/after_update_state_reg[3] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/after_update_state_reg[4]' (FDSE_1) to 'oled_and_stuff/oled_control/Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/after_update_state_reg[2]' (FDSE_1) to 'oled_and_stuff/oled_control/Example/after_update_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/after_update_state_reg[1]' (FDSE_1) to 'oled_and_stuff/oled_control/Example/after_update_state_reg[0]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/after_char_state_reg[1] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled_and_stuff/\oled_control/Example/after_update_state_reg[0] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[3]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[4]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[5]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[11]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[6]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[7]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[8]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[9]' (FDE_1) to 'oled_and_stuff/oled_control/Example/temp_delay_ms_reg[10]'
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled_and_stuff/\oled_control/Example/temp_delay_ms_reg[10] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/temp_delay_ms_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Initialize/temp_dc_reg )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[0]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/temp_char_reg[6] )
INFO: [Synth 8-3333] propagating constant 1 across sequential element (oled_and_stuff/\oled_control/Example/after_page_state_reg[2] )
INFO: [Synth 8-3886] merging instance 'oled_and_stuff/oled_control/Example/after_page_state_reg[1]' (FDE_1) to 'oled_and_stuff/oled_control/Example/after_page_state_reg[0]'
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[1]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (oled_and_stuff/\oled_control/Example/temp_addr_reg[9] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[2]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[3]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[4]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[5]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6] )
INFO: [Synth 8-3886] merging instance 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[6]' (FDE) to 'i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (i_audio/\Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_out_reg[7] )
WARNING: [Synth 8-3332] Sequential element (oled_control/Initialize/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_structure_for_oled_and_stuff.
WARNING: [Synth 8-3332] Sequential element (oled_control/Initialize/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_structure_for_oled_and_stuff.
WARNING: [Synth 8-3332] Sequential element (oled_control/Example/spi_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_structure_for_oled_and_stuff.
WARNING: [Synth 8-3332] Sequential element (oled_control/Example/delay_comp/FSM_onehot_current_state_reg[3]) is unused and will be removed from module top_structure_for_oled_and_stuff.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module equalizer_top__xdcDup__1.
WARNING: [Synth 8-3332] Sequential element (FSM_onehot_state_reg[3]) is unused and will be removed from module equalizer_top.
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

ROM:
+---------------------------------+----------------------------------------------------------------------------+---------------+----------------+
|Module Name                      | RTL Object                                                                 | Depth x Width | Implemented As | 
+---------------------------------+----------------------------------------------------------------------------+---------------+----------------+
|oled_init                        | after_state                                                                | 32x1          | LUT            | 
|oled_init                        | after_state                                                                | 32x5          | LUT            | 
|oled_init                        | temp_sdata                                                                 | 32x1          | LUT            | 
|oled_init                        | temp_sdata                                                                 | 32x8          | LUT            | 
|oled_ex                          | after_state                                                                | 32x1          | LUT            | 
|oled_ex                          | temp_addr                                                                  | 32x1          | LUT            | 
|oled_ex                          | after_state                                                                | 32x1          | LUT            | 
|oled_ex                          | temp_addr                                                                  | 32x1          | LUT            | 
|oled_ex                          | char_lib_comp/dout_reg                                                     | 1024x8        | Block RAM      | 
|top_structure_for_oled_and_stuff | oled_control/Initialize/after_state                                        | 32x5          | LUT            | 
|top_structure_for_oled_and_stuff | oled_control/Initialize/temp_sdata                                         | 32x8          | LUT            | 
|top_structure_for_oled_and_stuff | oled_control/Initialize/after_state                                        | 32x1          | LUT            | 
|top_structure_for_oled_and_stuff | oled_control/Initialize/temp_sdata                                         | 32x1          | LUT            | 
|audio_top                        | Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg | 1024x9        | Block RAM      | 
+---------------------------------+----------------------------------------------------------------------------+---------------+----------------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
INFO: [Synth 8-6837] The timing for the instance oled_and_stuff/oled_control/Example/i_/i___0/oled_control/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_audio/i_0/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:41 ; elapsed = 00:00:43 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:42 ; elapsed = 00:00:44 . Memory (MB): peak = 936.004 ; gain = 395.480
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
WARNING: [Synth 8-3332] Sequential element (equalizer_right/FSM_onehot_state_reg[2]) is unused and will be removed from module audio_testbench.
INFO: [Synth 8-6837] The timing for the instance oled_control/Example/char_lib_comp/dout_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
INFO: [Synth 8-6837] The timing for the instance i_audio/Inst_adau1761_izedboard/Inst_i2c/Inst_adau1761_configuraiton_data/data_reg (implemented as a Block RAM) might be sub-optimal as no optional output register could be merged into the block ram. Providing additional output register may help in improving timing.
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:44 ; elapsed = 00:00:46 . Memory (MB): peak = 953.613 ; gain = 413.090
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
WARNING: [Synth 8-5410] Found another clock driver BUFG_inst:O [C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.srcs/sources_1/imports/Vivado_projects/april10th/april10th.srcs/sources_1/imports/hdl/audio_testbench.vhd:323]
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------

Report Check Netlist: 
+------+------------------+-------+---------+-------+------------------+
|      |Item              |Errors |Warnings |Status |Description       |
+------+------------------+-------+---------+-------+------------------+
|1     |multi_driven_nets |      0|        0|Passed |Multi driven nets |
+------+------------------+-------+---------+-------+------------------+
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:46 ; elapsed = 00:00:48 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------

Report RTL Partitions: 
+-+--------------+------------+----------+
| |RTL Partition |Replication |Instances |
+-+--------------+------------+----------+
+-+--------------+------------+----------+
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:47 ; elapsed = 00:00:48 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------

Static Shift Register Report:
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|Module Name     | RTL Name                                                                  | Length | Width | Reset Signal | Pull out first Reg | Pull out last Reg | SRL16E | SRLC32E | 
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/bclk_delay_reg[1] | 6      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/sample_clk_48k_d3_48_reg                                          | 3      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[103]    | 9      | 1     | NO           | NO                 | YES               | 1      | 0       | 
|audio_testbench | i_audio/Inst_adau1761_izedboard/Inst_i2s_data_interface/sr_in_reg[71]     | 72     | 1     | NO           | NO                 | YES               | 0      | 3       | 
+----------------+---------------------------------------------------------------------------+--------+-------+--------------+--------------------+-------------------+--------+---------+

---------------------------------------------------------------------------------
Finished ROM, RAM, DSP and Shift Register Reporting
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+---------------+----------+
|      |BlackBox name  |Instances |
+------+---------------+----------+
|1     |fir_compiler_0 |         2|
|2     |fir_compiler_1 |         2|
|3     |fir_compiler_2 |         2|
|4     |fir_compiler_3 |         2|
|5     |fir_compiler_4 |         2|
|6     |fir_compiler_5 |         2|
|7     |fir_compiler_6 |         2|
|8     |fir_compiler_7 |         2|
+------+---------------+----------+

Report Cell Usage: 
+------+-------------------------+------+
|      |Cell                     |Count |
+------+-------------------------+------+
|1     |fir_compiler_0_bbox_0    |     1|
|2     |fir_compiler_0_bbox_0__2 |     1|
|3     |fir_compiler_1_bbox_1    |     1|
|4     |fir_compiler_1_bbox_1__2 |     1|
|5     |fir_compiler_2_bbox_2    |     1|
|6     |fir_compiler_2_bbox_2__2 |     1|
|7     |fir_compiler_3_bbox_3    |     1|
|8     |fir_compiler_3_bbox_3__2 |     1|
|9     |fir_compiler_4_bbox_4    |     1|
|10    |fir_compiler_4_bbox_4__2 |     1|
|11    |fir_compiler_5_bbox_5    |     1|
|12    |fir_compiler_5_bbox_5__2 |     1|
|13    |fir_compiler_6_bbox_6    |     1|
|14    |fir_compiler_6_bbox_6__2 |     1|
|15    |fir_compiler_7_bbox_7    |     1|
|16    |fir_compiler_7_bbox_7__2 |     1|
|17    |BUFG                     |     4|
|18    |CARRY4                   |    80|
|19    |LUT1                     |    33|
|20    |LUT2                     |    49|
|21    |LUT3                     |   409|
|22    |LUT4                     |   239|
|23    |LUT5                     |   468|
|24    |LUT6                     |   893|
|25    |MMCME2_ADV               |     1|
|26    |MUXF7                    |    24|
|27    |MUXF8                    |     1|
|28    |RAMB18E1                 |     1|
|29    |RAMB18E1_1               |     1|
|30    |SRL16E                   |     3|
|31    |SRLC32E                  |     3|
|32    |FDCE                     |    53|
|33    |FDPE                     |     1|
|34    |FDRE                     |  1226|
|35    |FDSE                     |     9|
|36    |IBUF                     |    16|
|37    |IBUFG                    |     1|
|38    |IOBUF                    |     1|
|39    |OBUF                     |    58|
+------+-------------------------+------+

Report Instance Areas: 
+------+-----------------------------------------+---------------------------------+------+
|      |Instance                                 |Module                           |Cells |
+------+-----------------------------------------+---------------------------------+------+
|1     |top                                      |                                 |  3990|
|2     |  equalizer_left                         |equalizer_top__xdcDup__1         |  1123|
|3     |  equalizer_right                        |equalizer_top                    |  1119|
|4     |  i_audio                                |audio_top                        |   551|
|5     |    Inst_adau1761_izedboard              |adau1761_izedboard               |   443|
|6     |      Inst_i2c                           |i2c                              |   223|
|7     |        Inst_adau1761_configuraiton_data |adau1761_configuraiton_data      |    54|
|8     |        Inst_i3c2                        |i3c2                             |   169|
|9     |      Inst_i2s_data_interface            |i2s_data_interface               |   217|
|10    |      i_ADAU1761_interface               |ADAU1761_interface               |     2|
|11    |    i_clocking                           |clocking                         |     3|
|12    |  oled_and_stuff                         |top_structure_for_oled_and_stuff |  1060|
|13    |    encoder                              |PmodENC                          |   420|
|14    |      C0                                 |Debouncer                        |    29|
|15    |      C1                                 |Encoder                          |   391|
|16    |    oled_control                         |oled_ctrl                        |   640|
|17    |      Example                            |oled_ex                          |   476|
|18    |        delay_comp                       |delay_0                          |    56|
|19    |        spi_comp                         |spi_ctrl_1                       |    49|
|20    |      Initialize                         |oled_init                        |   160|
|21    |        delay_comp                       |delay                            |    58|
|22    |        spi_comp                         |spi_ctrl                         |    49|
+------+-----------------------------------------+---------------------------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 958.047 ; gain = 417.523
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 12 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:36 ; elapsed = 00:00:45 . Memory (MB): peak = 958.047 ; gain = 268.418
Synthesis Optimization Complete : Time (s): cpu = 00:00:47 ; elapsed = 00:00:49 . Memory (MB): peak = 958.047 ; gain = 417.523
INFO: [Project 1-571] Translating synthesized netlist
INFO: [Netlist 29-17] Analyzing 110 Unisim elements for replacement
WARNING: [Netlist 29-432] The IBUFG primitive 'i_audio/i_clocking/clkin1_buf' has been retargeted to an IBUF primitive only. No BUFG will be added. If a global buffer is intended, please instantiate an available global clock primitive from the current architecture.
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-570] Preparing netlist for logic optimization
WARNING: [Opt 31-32] Removing redundant IBUF since it is not being driven by a top-level port. i_audio/i_clocking/clkin1_buf 
Resolution: The tool has removed redundant IBUF. To resolve this warning, check for redundant IBUF in the input design.
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 958.047 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 1 instances were transformed.
  IOBUF => IOBUF (IBUF, OBUFT): 1 instances

INFO: [Common 17-83] Releasing license: Synthesis
233 Infos, 35 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:55 ; elapsed = 00:00:58 . Memory (MB): peak = 958.047 ; gain = 667.613
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.002 . Memory (MB): peak = 958.047 ; gain = 0.000
WARNING: [Constraints 18-5210] No constraints selected for write.
Resolution: This message can indicate that there are no constraints for the design, or it can indicate that the used_in flags are set such that the constraints are ignored. This later case is used when running synth_design to not write synthesis constraints to the resulting checkpoint. Instead, project constraints are read when the synthesized design is opened.
INFO: [Common 17-1381] The checkpoint 'C:/Users/OWNER/Desktop/Vivado_projects/connect_stuff_hopefully/connect_stuff_hopefully.runs/synth_1/audio_testbench.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file audio_testbench_utilization_synth.rpt -pb audio_testbench_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Sun Jun 11 15:37:18 2023...
