

================================================================
== Vitis HLS Report for 'kernel0_x1'
================================================================
* Date:           Sun Sep 18 14:00:13 2022

* Version:        2020.2 (Build 3064766 on Wed Nov 18 09:12:47 MST 2020)
* Project:        top
* Solution:       solution (Vitis Kernel Flow Target)
* Product family: virtexuplus
* Target device:  xcu250-figd2104-2L-e


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  |  3.33 ns|  2.433 ns|     0.90 ns|
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +------------+------------+-----------+-----------+------------+------------+----------+
    |     Latency (cycles)    |   Latency (absolute)  |         Interval        | Pipeline |
    |     min    |     max    |    min    |    max    |     min    |     max    |   Type   |
    +------------+------------+-----------+-----------+------------+------------+----------+
    |  1369449261|  1230403781|  4.564 sec|  4.101 sec|  4155921874|  4155921874|  dataflow|
    +------------+------------+-----------+-----------+------------+------------+----------+

    + Detail: 
        * Instance: 
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |                                            |                                         |     Latency (cycles)    |    Latency (absolute)   |         Interval        | Pipeline|
        |                  Instance                  |                  Module                 |     min    |     max    |     min    |     max    |     min    |     max    |   Type  |
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+
        |A_IO_L2_in_1_x1_U0                          |A_IO_L2_in_1_x1                          |     9547778|    59885570|   31.823 ms|   0.200 sec|     9547778|    59885570|     none|
        |A_IO_L2_in_2_x1_U0                          |A_IO_L2_in_2_x1                          |     6392834|    56730626|   21.307 ms|   0.189 sec|     6392834|    56730626|     none|
        |A_IO_L2_in_0_x1_U0                          |A_IO_L2_in_0_x1                          |    12702722|    63040514|   42.338 ms|   0.210 sec|    12702722|    63040514|     none|
        |A_IO_L2_in_boundary_x1_U0                   |A_IO_L2_in_boundary_x1                   |     3231746|    53569538|   10.771 ms|   0.179 sec|     3231746|    53569538|     none|
        |PE_wrapper_0_2_x1_U0                        |PE_wrapper_0_2_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_3_x1_U0                        |PE_wrapper_0_3_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_2_x1_U0                        |PE_wrapper_1_2_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_4_x1_U0                        |PE_wrapper_0_4_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_3_x1_U0                        |PE_wrapper_1_3_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_2_x1_U0                        |PE_wrapper_2_2_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_5_x1_U0                        |PE_wrapper_0_5_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_4_x1_U0                        |PE_wrapper_1_4_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_3_x1_U0                        |PE_wrapper_2_3_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_2_x1_U0                        |PE_wrapper_3_2_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_6_x1_U0                        |PE_wrapper_0_6_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_5_x1_U0                        |PE_wrapper_1_5_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_4_x1_U0                        |PE_wrapper_2_4_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_3_x1_U0                        |PE_wrapper_3_3_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_7_x1_U0                        |PE_wrapper_0_7_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_6_x1_U0                        |PE_wrapper_1_6_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_5_x1_U0                        |PE_wrapper_2_5_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_4_x1_U0                        |PE_wrapper_3_4_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_1_7_x1_U0                        |PE_wrapper_1_7_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_6_x1_U0                        |PE_wrapper_2_6_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_5_x1_U0                        |PE_wrapper_3_5_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_2_7_x1_U0                        |PE_wrapper_2_7_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_6_x1_U0                        |PE_wrapper_3_6_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_3_7_x1_U0                        |PE_wrapper_3_7_x1                        |          57|  4155921873|    0.190 us|  13.852 sec|          57|  4155921873|     none|
        |PE_wrapper_0_0_x1_U0                        |PE_wrapper_0_0_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_0_1_x1_U0                        |PE_wrapper_0_1_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_1_0_x1_U0                        |PE_wrapper_1_0_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_1_1_x1_U0                        |PE_wrapper_1_1_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_2_0_x1_U0                        |PE_wrapper_2_0_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_2_1_x1_U0                        |PE_wrapper_2_1_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_3_0_x1_U0                        |PE_wrapper_3_0_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |PE_wrapper_3_1_x1_U0                        |PE_wrapper_3_1_x1                        |  4155921873|  4155921873|  13.852 sec|  13.852 sec|  4155921873|  4155921873|     none|
        |B_IO_L2_in_boundary_x1_U0                   |B_IO_L2_in_boundary_x1                   |      157888|   255379648|    0.526 ms|   0.851 sec|      157888|   255379648|     none|
        |C_IO_L2_in_0_x1_U0                          |C_IO_L2_in_0_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_1_x1_U0                          |C_IO_L2_in_1_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_2_x1_U0                          |C_IO_L2_in_2_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_3_x1_U0                          |C_IO_L2_in_3_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_4_x1_U0                          |C_IO_L2_in_4_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_5_x1_U0                          |C_IO_L2_in_5_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_6_x1_U0                          |C_IO_L2_in_6_x1                          |     3152380|    78695932|   10.507 ms|   0.262 sec|     3152380|    78695932|     none|
        |C_IO_L2_in_boundary_x1_U0                   |C_IO_L2_in_boundary_x1                   |     1245259|    31136227|    4.150 ms|   0.104 sec|     1245259|    31136227|     none|
        |B_IO_L2_in_1_x1_U0                          |B_IO_L2_in_1_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_2_x1_U0                          |B_IO_L2_in_2_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_3_x1_U0                          |B_IO_L2_in_3_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_4_x1_U0                          |B_IO_L2_in_4_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_5_x1_U0                          |B_IO_L2_in_5_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_6_x1_U0                          |B_IO_L2_in_6_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |B_IO_L2_in_0_x1_U0                          |B_IO_L2_in_0_x1                          |       52227|    25313283|    0.174 ms|   84.369 ms|       52227|    25313283|     none|
        |D_drain_IO_L3_out_serialize_x1_U0           |D_drain_IO_L3_out_serialize_x1           |        4167|        4167|   13.889 us|   13.889 us|        4167|        4167|     none|
        |C_IO_L3_in_serialize_x1_U0                  |C_IO_L3_in_serialize_x1                  |        3143|        3143|   10.476 us|   10.476 us|        3143|        3143|     none|
        |D_drain_IO_L1_out_wrapper_2_2_x1_U0         |D_drain_IO_L1_out_wrapper_2_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_2_1_x1_U0         |D_drain_IO_L1_out_wrapper_2_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_3_2_x1_U0         |D_drain_IO_L1_out_wrapper_3_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_3_1_x1_U0         |D_drain_IO_L1_out_wrapper_3_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_4_2_x1_U0         |D_drain_IO_L1_out_wrapper_4_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_4_1_x1_U0         |D_drain_IO_L1_out_wrapper_4_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_5_2_x1_U0         |D_drain_IO_L1_out_wrapper_5_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_5_1_x1_U0         |D_drain_IO_L1_out_wrapper_5_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_6_2_x1_U0         |D_drain_IO_L1_out_wrapper_6_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_6_1_x1_U0         |D_drain_IO_L1_out_wrapper_6_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_7_2_x1_U0         |D_drain_IO_L1_out_wrapper_7_2_x1         |          49|        4873|    0.163 us|   16.242 us|          49|        4873|     none|
        |D_drain_IO_L1_out_wrapper_7_1_x1_U0         |D_drain_IO_L1_out_wrapper_7_1_x1         |          49|        5713|    0.163 us|   19.041 us|          49|        5713|     none|
        |D_drain_IO_L1_out_wrapper_2_0_x1_U0         |D_drain_IO_L1_out_wrapper_2_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_3_0_x1_U0         |D_drain_IO_L1_out_wrapper_3_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_4_0_x1_U0         |D_drain_IO_L1_out_wrapper_4_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_5_0_x1_U0         |D_drain_IO_L1_out_wrapper_5_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_6_0_x1_U0         |D_drain_IO_L1_out_wrapper_6_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_7_0_x1_U0         |D_drain_IO_L1_out_wrapper_7_0_x1         |          49|        6553|    0.163 us|   21.841 us|          49|        6553|     none|
        |D_drain_IO_L1_out_wrapper_0_2_x1_U0         |D_drain_IO_L1_out_wrapper_0_2_x1         |        4873|        4873|   16.242 us|   16.242 us|        4873|        4873|     none|
        |D_drain_IO_L1_out_wrapper_0_1_x1_U0         |D_drain_IO_L1_out_wrapper_0_1_x1         |        5713|        5713|   19.041 us|   19.041 us|        5713|        5713|     none|
        |D_drain_IO_L1_out_wrapper_1_2_x1_U0         |D_drain_IO_L1_out_wrapper_1_2_x1         |        4873|        4873|   16.242 us|   16.242 us|        4873|        4873|     none|
        |D_drain_IO_L1_out_wrapper_1_1_x1_U0         |D_drain_IO_L1_out_wrapper_1_1_x1         |        5713|        5713|   19.041 us|   19.041 us|        5713|        5713|     none|
        |D_drain_IO_L1_out_wrapper_0_0_x1_U0         |D_drain_IO_L1_out_wrapper_0_0_x1         |        6553|        6553|   21.841 us|   21.841 us|        6553|        6553|     none|
        |D_drain_IO_L1_out_wrapper_1_0_x1_U0         |D_drain_IO_L1_out_wrapper_1_0_x1         |        6553|        6553|   21.841 us|   21.841 us|        6553|        6553|     none|
        |D_drain_IO_L1_out_boundary_wrapper_2_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_2_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_3_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_3_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_4_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_4_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_5_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_5_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_6_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_6_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_7_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_7_x1  |          49|        3985|    0.163 us|   13.282 us|          49|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_0_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_0_x1  |        3985|        3985|   13.282 us|   13.282 us|        3985|        3985|     none|
        |D_drain_IO_L1_out_boundary_wrapper_1_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_1_x1  |        3985|        3985|   13.282 us|   13.282 us|        3985|        3985|     none|
        |B_IO_L3_in_x1_U0                            |B_IO_L3_in_x1                            |       49154|       49154|    0.164 ms|    0.164 ms|       49154|       49154|     none|
        |B_IO_L3_in_serialize_x1_U0                  |B_IO_L3_in_serialize_x1                  |        6145|        6145|   20.481 us|   20.481 us|        6145|        6145|     none|
        |D_drain_IO_L2_out_6_x1_U0                   |D_drain_IO_L2_out_6_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_5_x1_U0                   |D_drain_IO_L2_out_5_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_4_x1_U0                   |D_drain_IO_L2_out_4_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_3_x1_U0                   |D_drain_IO_L2_out_3_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_2_x1_U0                   |D_drain_IO_L2_out_2_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_1_x1_U0                   |D_drain_IO_L2_out_1_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |D_drain_IO_L2_out_0_x1_U0                   |D_drain_IO_L2_out_0_x1                   |        6337|       25201|   21.121 us|   83.995 us|        6337|       25201|     none|
        |A_IO_L3_in_serialize_x1_U0                  |A_IO_L3_in_serialize_x1                  |        3073|        3073|   10.242 us|   10.242 us|        3073|        3073|     none|
        |C_IO_L3_in_x1_U0                            |C_IO_L3_in_x1                            |        3193|       25201|   10.642 us|   83.995 us|        3193|       25201|     none|
        |D_drain_IO_L3_out_x1_U0                     |D_drain_IO_L3_out_x1                     |        3193|       25201|   10.642 us|   83.995 us|        3193|       25201|     none|
        |B_PE_dummy_in_2_x1_U0                       |B_PE_dummy_in_2_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_2_x1_U0                       |C_PE_dummy_in_2_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_3_x1_U0                       |B_PE_dummy_in_3_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_3_x1_U0                       |C_PE_dummy_in_3_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_0_x1_U0                       |A_PE_dummy_in_0_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_4_x1_U0                       |B_PE_dummy_in_4_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_4_x1_U0                       |C_PE_dummy_in_4_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_1_x1_U0                       |A_PE_dummy_in_1_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_5_x1_U0                       |B_PE_dummy_in_5_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_5_x1_U0                       |C_PE_dummy_in_5_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_2_x1_U0                       |A_PE_dummy_in_2_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_6_x1_U0                       |B_PE_dummy_in_6_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_6_x1_U0                       |C_PE_dummy_in_6_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |A_PE_dummy_in_3_x1_U0                       |A_PE_dummy_in_3_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |B_PE_dummy_in_7_x1_U0                       |B_PE_dummy_in_7_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |C_PE_dummy_in_7_x1_U0                       |C_PE_dummy_in_7_x1                       |          49|    25165897|    0.163 us|   83.878 ms|          49|    25165897|     none|
        |D_drain_IO_L2_out_boundary_x1_U0            |D_drain_IO_L2_out_boundary_x1            |          49|        3145|    0.163 us|   10.482 us|          49|        3145|     none|
        |B_PE_dummy_in_0_x1_U0                       |B_PE_dummy_in_0_x1                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |C_PE_dummy_in_0_x1_U0                       |C_PE_dummy_in_0_x1                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |B_PE_dummy_in_1_x1_U0                       |B_PE_dummy_in_1_x1                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |C_PE_dummy_in_1_x1_U0                       |C_PE_dummy_in_1_x1                       |    25165826|    25165826|   83.878 ms|   83.878 ms|    25165826|    25165826|     none|
        |A_IO_L3_in_x1_U0                            |A_IO_L3_in_x1                            |     6291458|     6291458|   20.969 ms|   20.969 ms|     6291458|     6291458|     none|
        |kernel0_x1_entry8_U0                        |kernel0_x1_entry8                        |           0|           0|        0 ns|        0 ns|           0|           0|     none|
        |kernel0_x1_entry19_U0                       |kernel0_x1_entry19                       |           0|           0|        0 ns|        0 ns|           0|           0|     none|
        +--------------------------------------------+-----------------------------------------+------------+------------+------------+------------+------------+------------+---------+

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+---------------------+---------+-------+---------+---------+------+
|         Name        | BRAM_18K|  DSP  |    FF   |   LUT   | URAM |
+---------------------+---------+-------+---------+---------+------+
|DSP                  |        -|      -|        -|        -|     -|
|Expression           |        -|      -|        0|      260|     -|
|FIFO                 |        0|      -|    74418|    38476|     -|
|Instance             |      432|    160|   126416|   115315|     -|
|Memory               |        -|      -|        -|        -|     -|
|Multiplexer          |        -|      -|        -|       36|     -|
|Register             |        -|      -|      122|        -|     -|
+---------------------+---------+-------+---------+---------+------+
|Total                |      432|    160|   200956|   154087|     0|
+---------------------+---------+-------+---------+---------+------+
|Available SLR        |     1344|   3072|   864000|   432000|   320|
+---------------------+---------+-------+---------+---------+------+
|Utilization SLR (%)  |       32|      5|       23|       35|     0|
+---------------------+---------+-------+---------+---------+------+
|Available            |     5376|  12288|  3456000|  1728000|  1280|
+---------------------+---------+-------+---------+---------+------+
|Utilization (%)      |        8|      1|        5|        8|     0|
+---------------------+---------+-------+---------+---------+------+

+ Detail: 
    * Instance: 
    +--------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |                  Instance                  |                  Module                 | BRAM_18K| DSP|  FF  |  LUT | URAM|
    +--------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |A_IO_L2_in_0_x1_U0                          |A_IO_L2_in_0_x1                          |       16|   0|  2649|  3013|    0|
    |A_IO_L2_in_1_x1_U0                          |A_IO_L2_in_1_x1                          |       16|   0|  2643|  3013|    0|
    |A_IO_L2_in_2_x1_U0                          |A_IO_L2_in_2_x1                          |       16|   0|  2643|  3013|    0|
    |A_IO_L2_in_boundary_x1_U0                   |A_IO_L2_in_boundary_x1                   |       16|   0|  2591|  2824|    0|
    |A_IO_L3_in_serialize_x1_U0                  |A_IO_L3_in_serialize_x1                  |        0|   0|   146|    85|    0|
    |A_IO_L3_in_x1_U0                            |A_IO_L3_in_x1                            |        0|   0|    30|   126|    0|
    |A_PE_dummy_in_0_x1_U0                       |A_PE_dummy_in_0_x1                       |        0|   0|    45|   196|    0|
    |A_PE_dummy_in_1_x1_U0                       |A_PE_dummy_in_1_x1                       |        0|   0|    45|   196|    0|
    |A_PE_dummy_in_2_x1_U0                       |A_PE_dummy_in_2_x1                       |        0|   0|    45|   196|    0|
    |A_PE_dummy_in_3_x1_U0                       |A_PE_dummy_in_3_x1                       |        0|   0|    45|   196|    0|
    |B_IO_L2_in_0_x1_U0                          |B_IO_L2_in_0_x1                          |       16|   0|  1054|  2668|    0|
    |B_IO_L2_in_1_x1_U0                          |B_IO_L2_in_1_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_2_x1_U0                          |B_IO_L2_in_2_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_3_x1_U0                          |B_IO_L2_in_3_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_4_x1_U0                          |B_IO_L2_in_4_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_5_x1_U0                          |B_IO_L2_in_5_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_6_x1_U0                          |B_IO_L2_in_6_x1                          |       16|   0|  1046|  2650|    0|
    |B_IO_L2_in_boundary_x1_U0                   |B_IO_L2_in_boundary_x1                   |        0|   0|  2749|  1539|    0|
    |B_IO_L3_in_serialize_x1_U0                  |B_IO_L3_in_serialize_x1                  |        0|   0|   152|   147|    0|
    |B_IO_L3_in_x1_U0                            |B_IO_L3_in_x1                            |        0|   0|   107|   564|    0|
    |B_PE_dummy_in_0_x1_U0                       |B_PE_dummy_in_0_x1                       |        0|   0|    32|   119|    0|
    |B_PE_dummy_in_1_x1_U0                       |B_PE_dummy_in_1_x1                       |        0|   0|    32|   119|    0|
    |B_PE_dummy_in_2_x1_U0                       |B_PE_dummy_in_2_x1                       |        0|   0|    45|   196|    0|
    |B_PE_dummy_in_3_x1_U0                       |B_PE_dummy_in_3_x1                       |        0|   0|    45|   196|    0|
    |B_PE_dummy_in_4_x1_U0                       |B_PE_dummy_in_4_x1                       |        0|   0|    45|   196|    0|
    |B_PE_dummy_in_5_x1_U0                       |B_PE_dummy_in_5_x1                       |        0|   0|    45|   196|    0|
    |B_PE_dummy_in_6_x1_U0                       |B_PE_dummy_in_6_x1                       |        0|   0|    45|   196|    0|
    |B_PE_dummy_in_7_x1_U0                       |B_PE_dummy_in_7_x1                       |        0|   0|    45|   196|    0|
    |C_IO_L2_in_0_x1_U0                          |C_IO_L2_in_0_x1                          |       16|   0|  1494|  2687|    0|
    |C_IO_L2_in_1_x1_U0                          |C_IO_L2_in_1_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_2_x1_U0                          |C_IO_L2_in_2_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_3_x1_U0                          |C_IO_L2_in_3_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_4_x1_U0                          |C_IO_L2_in_4_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_5_x1_U0                          |C_IO_L2_in_5_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_6_x1_U0                          |C_IO_L2_in_6_x1                          |       16|   0|  1481|  2669|    0|
    |C_IO_L2_in_boundary_x1_U0                   |C_IO_L2_in_boundary_x1                   |       16|   0|  1220|  2003|    0|
    |C_IO_L3_in_serialize_x1_U0                  |C_IO_L3_in_serialize_x1                  |        0|   0|   667|   430|    0|
    |C_IO_L3_in_x1_U0                            |C_IO_L3_in_x1                            |        0|   0|    44|   230|    0|
    |C_PE_dummy_in_0_x1_U0                       |C_PE_dummy_in_0_x1                       |        0|   0|    32|   119|    0|
    |C_PE_dummy_in_1_x1_U0                       |C_PE_dummy_in_1_x1                       |        0|   0|    32|   119|    0|
    |C_PE_dummy_in_2_x1_U0                       |C_PE_dummy_in_2_x1                       |        0|   0|    45|   196|    0|
    |C_PE_dummy_in_3_x1_U0                       |C_PE_dummy_in_3_x1                       |        0|   0|    45|   196|    0|
    |C_PE_dummy_in_4_x1_U0                       |C_PE_dummy_in_4_x1                       |        0|   0|    45|   196|    0|
    |C_PE_dummy_in_5_x1_U0                       |C_PE_dummy_in_5_x1                       |        0|   0|    45|   196|    0|
    |C_PE_dummy_in_6_x1_U0                       |C_PE_dummy_in_6_x1                       |        0|   0|    45|   196|    0|
    |C_PE_dummy_in_7_x1_U0                       |C_PE_dummy_in_7_x1                       |        0|   0|    45|   196|    0|
    |D_drain_IO_L1_out_boundary_wrapper_0_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_0_x1  |        4|   0|   453|   398|    0|
    |D_drain_IO_L1_out_boundary_wrapper_1_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_1_x1  |        4|   0|   453|   398|    0|
    |D_drain_IO_L1_out_boundary_wrapper_2_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_2_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_boundary_wrapper_3_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_3_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_boundary_wrapper_4_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_4_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_boundary_wrapper_5_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_5_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_boundary_wrapper_6_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_6_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_boundary_wrapper_7_x1_U0  |D_drain_IO_L1_out_boundary_wrapper_7_x1  |        4|   0|   459|   444|    0|
    |D_drain_IO_L1_out_wrapper_0_0_x1_U0         |D_drain_IO_L1_out_wrapper_0_0_x1         |        4|   0|   475|   518|    0|
    |D_drain_IO_L1_out_wrapper_0_1_x1_U0         |D_drain_IO_L1_out_wrapper_0_1_x1         |        4|   0|   472|   518|    0|
    |D_drain_IO_L1_out_wrapper_0_2_x1_U0         |D_drain_IO_L1_out_wrapper_0_2_x1         |        4|   0|   472|   518|    0|
    |D_drain_IO_L1_out_wrapper_1_0_x1_U0         |D_drain_IO_L1_out_wrapper_1_0_x1         |        4|   0|   475|   518|    0|
    |D_drain_IO_L1_out_wrapper_1_1_x1_U0         |D_drain_IO_L1_out_wrapper_1_1_x1         |        4|   0|   472|   518|    0|
    |D_drain_IO_L1_out_wrapper_1_2_x1_U0         |D_drain_IO_L1_out_wrapper_1_2_x1         |        4|   0|   472|   518|    0|
    |D_drain_IO_L1_out_wrapper_2_0_x1_U0         |D_drain_IO_L1_out_wrapper_2_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_2_1_x1_U0         |D_drain_IO_L1_out_wrapper_2_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_2_2_x1_U0         |D_drain_IO_L1_out_wrapper_2_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_3_0_x1_U0         |D_drain_IO_L1_out_wrapper_3_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_3_1_x1_U0         |D_drain_IO_L1_out_wrapper_3_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_3_2_x1_U0         |D_drain_IO_L1_out_wrapper_3_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_4_0_x1_U0         |D_drain_IO_L1_out_wrapper_4_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_4_1_x1_U0         |D_drain_IO_L1_out_wrapper_4_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_4_2_x1_U0         |D_drain_IO_L1_out_wrapper_4_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_5_0_x1_U0         |D_drain_IO_L1_out_wrapper_5_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_5_1_x1_U0         |D_drain_IO_L1_out_wrapper_5_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_5_2_x1_U0         |D_drain_IO_L1_out_wrapper_5_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_6_0_x1_U0         |D_drain_IO_L1_out_wrapper_6_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_6_1_x1_U0         |D_drain_IO_L1_out_wrapper_6_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_6_2_x1_U0         |D_drain_IO_L1_out_wrapper_6_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_7_0_x1_U0         |D_drain_IO_L1_out_wrapper_7_0_x1         |        4|   0|   482|   564|    0|
    |D_drain_IO_L1_out_wrapper_7_1_x1_U0         |D_drain_IO_L1_out_wrapper_7_1_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L1_out_wrapper_7_2_x1_U0         |D_drain_IO_L1_out_wrapper_7_2_x1         |        4|   0|   479|   564|    0|
    |D_drain_IO_L2_out_0_x1_U0                   |D_drain_IO_L2_out_0_x1                   |        0|   0|    56|   325|    0|
    |D_drain_IO_L2_out_1_x1_U0                   |D_drain_IO_L2_out_1_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_2_x1_U0                   |D_drain_IO_L2_out_2_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_3_x1_U0                   |D_drain_IO_L2_out_3_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_4_x1_U0                   |D_drain_IO_L2_out_4_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_5_x1_U0                   |D_drain_IO_L2_out_5_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_6_x1_U0                   |D_drain_IO_L2_out_6_x1                   |        0|   0|    52|   316|    0|
    |D_drain_IO_L2_out_boundary_x1_U0            |D_drain_IO_L2_out_boundary_x1            |        0|   0|    32|   195|    0|
    |D_drain_IO_L3_out_serialize_x1_U0           |D_drain_IO_L3_out_serialize_x1           |        0|   0|   671|   469|    0|
    |D_drain_IO_L3_out_x1_U0                     |D_drain_IO_L3_out_x1                     |        0|   0|    44|   230|    0|
    |PE_wrapper_0_0_x1_U0                        |PE_wrapper_0_0_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_0_1_x1_U0                        |PE_wrapper_0_1_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_0_2_x1_U0                        |PE_wrapper_0_2_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_0_3_x1_U0                        |PE_wrapper_0_3_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_0_4_x1_U0                        |PE_wrapper_0_4_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_0_5_x1_U0                        |PE_wrapper_0_5_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_0_6_x1_U0                        |PE_wrapper_0_6_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_0_7_x1_U0                        |PE_wrapper_0_7_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_0_x1_U0                        |PE_wrapper_1_0_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_1_1_x1_U0                        |PE_wrapper_1_1_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_1_2_x1_U0                        |PE_wrapper_1_2_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_3_x1_U0                        |PE_wrapper_1_3_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_4_x1_U0                        |PE_wrapper_1_4_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_5_x1_U0                        |PE_wrapper_1_5_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_6_x1_U0                        |PE_wrapper_1_6_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_1_7_x1_U0                        |PE_wrapper_1_7_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_0_x1_U0                        |PE_wrapper_2_0_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_2_1_x1_U0                        |PE_wrapper_2_1_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_2_2_x1_U0                        |PE_wrapper_2_2_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_3_x1_U0                        |PE_wrapper_2_3_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_4_x1_U0                        |PE_wrapper_2_4_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_5_x1_U0                        |PE_wrapper_2_5_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_6_x1_U0                        |PE_wrapper_2_6_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_2_7_x1_U0                        |PE_wrapper_2_7_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_0_x1_U0                        |PE_wrapper_3_0_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_3_1_x1_U0                        |PE_wrapper_3_1_x1                        |        0|   5|  2373|  1161|    0|
    |PE_wrapper_3_2_x1_U0                        |PE_wrapper_3_2_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_3_x1_U0                        |PE_wrapper_3_3_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_4_x1_U0                        |PE_wrapper_3_4_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_5_x1_U0                        |PE_wrapper_3_5_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_6_x1_U0                        |PE_wrapper_3_6_x1                        |        0|   5|  2374|  1177|    0|
    |PE_wrapper_3_7_x1_U0                        |PE_wrapper_3_7_x1                        |        0|   5|  2374|  1177|    0|
    |kernel0_x1_entry19_U0                       |kernel0_x1_entry19                       |        0|   0|     2|    47|    0|
    |kernel0_x1_entry8_U0                        |kernel0_x1_entry8                        |        0|   0|     2|    29|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+------+------+-----+
    |Total                                       |                                         |      432| 160|126416|115315|    0|
    +--------------------------------------------+-----------------------------------------+---------+----+------+------+-----+

    * DSP: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |                      Name                     | BRAM_18K|  FF  | LUT| URAM| Depth| Bits| Size:D*B|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |C_c1_U                                         |        0|   133|   0|    -|     2|   64|      128|
    |C_c_U                                          |        0|   133|   0|    -|     2|   64|      128|
    |D_c2_U                                         |        0|   133|   0|    -|     2|   64|      128|
    |D_c_U                                          |        0|   211|   0|    -|    29|   64|     1856|
    |fifo_A_A_IO_L2_in_0_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_1_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_2_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L2_in_3_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_A_IO_L3_in_serialize_x1_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_A_PE_0_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_0_8_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_1_8_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_2_8_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_A_PE_3_8_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_0_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_1_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_2_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_3_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_4_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_5_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_6_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L2_in_7_x1_U                       |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_B_IO_L3_in_serialize_x1_U               |        0|   516|   0|    -|     2|  256|      512|
    |fifo_B_PE_0_0_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_1_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_2_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_3_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_4_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_5_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_6_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_0_7_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_0_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_1_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_2_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_3_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_4_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_5_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_6_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_1_7_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_0_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_1_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_2_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_3_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_4_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_5_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_6_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_2_7_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_0_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_1_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_2_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_3_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_4_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_5_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_6_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_3_7_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_0_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_1_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_2_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_3_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_4_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_5_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_6_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_B_PE_4_7_x1_U                             |        0|    68|   0|    -|     2|   32|       64|
    |fifo_C_C_IO_L2_in_0_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_1_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_2_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_3_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_4_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_5_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_6_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L2_in_7_x1_U                       |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_C_IO_L3_in_serialize_x1_U               |        0|  1028|   0|    -|     2|  512|     1024|
    |fifo_C_PE_0_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_0_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_1_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_2_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_3_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_0_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_1_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_2_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_3_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_4_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_5_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_6_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_C_PE_4_7_x1_U                             |        0|   516|   0|    -|     2|  256|      512|
    |fifo_D_drain_D_drain_IO_L1_out_0_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_0_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_1_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_2_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_3_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_4_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_5_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_6_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_0_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_1_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_2_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L1_out_7_3_x1_U        |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_0_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_1_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_2_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_3_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_4_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_5_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_6_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L2_out_7_x1_U          |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_D_drain_IO_L3_out_serialize_x1_U  |        0|   260|   0|    -|     2|  128|      256|
    |fifo_D_drain_PE_0_0_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_1_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_2_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_3_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_4_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_5_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_6_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_0_7_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_0_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_1_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_2_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_3_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_4_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_5_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_6_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_1_7_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_0_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_1_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_2_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_3_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_4_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_5_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_6_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_2_7_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_0_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_1_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_2_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_3_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_4_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_5_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_6_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    |fifo_D_drain_PE_3_7_x1_U                       |        0|    68|   0|    -|     2|   32|       64|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+
    |Total                                          |        0| 74418|   0|    0|   459|36736|    75200|
    +-----------------------------------------------+---------+------+----+-----+------+-----+---------+

    * Expression: 
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |                    Variable Name                    | Operation| DSP| FF| LUT| Bitwidth P0| Bitwidth P1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |A_IO_L3_in_serialize_x1_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |B_IO_L3_in_serialize_x1_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |C_IO_L3_in_serialize_x1_U0_ap_start                  |       and|   0|  0|   2|           1|           1|
    |ap_idle                                              |       and|   0|  0|   2|           1|           1|
    |ap_sync_continue                                     |       and|   0|  0|   2|           1|           1|
    |ap_sync_done                                         |       and|   0|  0|   2|           1|           1|
    |ap_sync_ready                                        |       and|   0|  0|   2|           1|           1|
    |kernel0_x1_entry8_U0_ap_start                        |       and|   0|  0|   2|           1|           1|
    |A_IO_L2_in_0_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_1_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_2_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |A_IO_L2_in_boundary_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |A_IO_L3_in_x1_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_0_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_1_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_2_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |A_PE_dummy_in_3_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_0_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_1_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_2_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_3_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_4_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_5_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_6_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |B_IO_L2_in_boundary_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |B_IO_L3_in_x1_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_0_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_1_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_2_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_3_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_4_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_5_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_6_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |B_PE_dummy_in_7_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_0_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_1_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_2_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_3_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_4_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_5_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_6_x1_U0_ap_start                          |        or|   0|  0|   2|           1|           1|
    |C_IO_L2_in_boundary_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |C_IO_L3_in_x1_U0_ap_start                            |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_0_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_1_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_2_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_3_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_4_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_5_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_6_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |C_PE_dummy_in_7_x1_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_0_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_1_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_2_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_3_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_4_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_5_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_6_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_boundary_wrapper_7_x1_U0_ap_start  |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_0_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_1_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_2_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_3_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_4_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_5_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_6_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_0_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_1_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L1_out_wrapper_7_2_x1_U0_ap_start         |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_0_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_1_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_2_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_3_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_4_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_5_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_6_x1_U0_ap_start                   |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L2_out_boundary_x1_U0_ap_start            |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L3_out_serialize_x1_U0_ap_start           |        or|   0|  0|   2|           1|           1|
    |D_drain_IO_L3_out_x1_U0_ap_start                     |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_0_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_1_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_2_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_3_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_4_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_5_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_6_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_0_7_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_0_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_1_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_2_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_3_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_4_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_5_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_6_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_1_7_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_0_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_1_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_2_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_3_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_4_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_5_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_6_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_2_7_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_0_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_1_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_2_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_3_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_4_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_5_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_6_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |PE_wrapper_3_7_x1_U0_ap_start                        |        or|   0|  0|   2|           1|           1|
    |ap_sync_A_IO_L3_in_serialize_x1_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_B_IO_L3_in_serialize_x1_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_C_IO_L3_in_serialize_x1_U0_ap_ready          |        or|   0|  0|   2|           1|           1|
    |ap_sync_kernel0_x1_entry8_U0_ap_ready                |        or|   0|  0|   2|           1|           1|
    |kernel0_x1_entry19_U0_ap_start                       |        or|   0|  0|   2|           1|           1|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+
    |Total                                                |          |   0|  0| 260|         130|         130|
    +-----------------------------------------------------+----------+----+---+----+------------+------------+

    * Multiplexer: 
    +-------------------------------------------------+----+-----------+-----+-----------+
    |                       Name                      | LUT| Input Size| Bits| Total Bits|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |ap_sync_reg_A_IO_L3_in_serialize_x1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_B_IO_L3_in_serialize_x1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_C_IO_L3_in_serialize_x1_U0_ap_ready  |   9|          2|    1|          2|
    |ap_sync_reg_kernel0_x1_entry8_U0_ap_ready        |   9|          2|    1|          2|
    +-------------------------------------------------+----+-----------+-----+-----------+
    |Total                                            |  36|          8|    4|          8|
    +-------------------------------------------------+----+-----------+-----+-----------+

    * Register: 
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |                               Name                              | FF| LUT| Bits| Const Bits|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |ap_sync_reg_A_IO_L2_in_0_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_1_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_2_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L2_in_boundary_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_serialize_x1_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_A_IO_L3_in_x1_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_0_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_1_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_2_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_A_PE_dummy_in_3_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_0_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_1_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_2_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_3_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_4_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_5_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_6_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L2_in_boundary_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_serialize_x1_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_B_IO_L3_in_x1_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_0_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_1_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_2_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_3_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_4_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_5_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_6_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_B_PE_dummy_in_7_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_0_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_1_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_2_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_3_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_4_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_5_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_6_x1_U0_ap_start                          |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L2_in_boundary_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L3_in_serialize_x1_U0_ap_ready                  |  1|   0|    1|          0|
    |ap_sync_reg_C_IO_L3_in_x1_U0_ap_start                            |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_0_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_1_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_2_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_3_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_4_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_5_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_6_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_C_PE_dummy_in_7_x1_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_0_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_1_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_2_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_3_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_4_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_5_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_6_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_boundary_wrapper_7_x1_U0_ap_start  |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_0_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_1_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_2_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_3_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_4_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_5_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_6_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_0_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_1_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L1_out_wrapper_7_2_x1_U0_ap_start         |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_0_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_1_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_2_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_3_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_4_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_5_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_6_x1_U0_ap_start                   |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L2_out_boundary_x1_U0_ap_start            |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L3_out_serialize_x1_U0_ap_start           |  1|   0|    1|          0|
    |ap_sync_reg_D_drain_IO_L3_out_x1_U0_ap_start                     |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_0_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_1_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_2_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_3_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_4_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_5_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_6_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_0_7_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_0_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_1_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_2_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_3_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_4_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_5_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_6_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_1_7_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_0_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_1_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_2_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_3_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_4_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_5_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_6_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_2_7_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_0_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_1_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_2_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_3_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_4_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_5_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_6_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_PE_wrapper_3_7_x1_U0_ap_start                        |  1|   0|    1|          0|
    |ap_sync_reg_kernel0_x1_entry19_U0_ap_start                       |  1|   0|    1|          0|
    |ap_sync_reg_kernel0_x1_entry8_U0_ap_ready                        |  1|   0|    1|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+
    |Total                                                            |122|   0|  122|          0|
    +-----------------------------------------------------------------+---+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------------------+-----+-----+------------+--------------+--------------+
|       RTL Ports       | Dir | Bits|  Protocol  | Source Object|    C Type    |
+-----------------------+-----+-----+------------+--------------+--------------+
|m_axi_gmem_C_AWVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLEN     |  out|   32|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_AWUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WVALID    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WREADY    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WDATA     |  out|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WSTRB     |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WLAST     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WID       |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_WUSER     |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARVALID   |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREADY   |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARADDR    |  out|   64|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARID      |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLEN     |  out|   32|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARSIZE    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARBURST   |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARLOCK    |  out|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARCACHE   |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARPROT    |  out|    3|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARQOS     |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARREGION  |  out|    4|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_ARUSER    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RDATA     |   in|  512|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RLAST     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_RRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BVALID    |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BREADY    |  out|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BRESP     |   in|    2|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BID       |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_C_BUSER     |   in|    1|       m_axi|        gmem_C|       pointer|
|m_axi_gmem_D_AWVALID   |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWREADY   |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWADDR    |  out|   64|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWID      |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWLEN     |  out|   32|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWSIZE    |  out|    3|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWBURST   |  out|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWLOCK    |  out|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWCACHE   |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWPROT    |  out|    3|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWQOS     |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWREGION  |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_AWUSER    |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WVALID    |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WREADY    |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WDATA     |  out|  512|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WSTRB     |  out|   64|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WLAST     |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WID       |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_WUSER     |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARVALID   |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARREADY   |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARADDR    |  out|   64|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARID      |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARLEN     |  out|   32|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARSIZE    |  out|    3|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARBURST   |  out|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARLOCK    |  out|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARCACHE   |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARPROT    |  out|    3|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARQOS     |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARREGION  |  out|    4|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_ARUSER    |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RVALID    |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RREADY    |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RDATA     |   in|  512|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RLAST     |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RID       |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RUSER     |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_RRESP     |   in|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BVALID    |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BREADY    |  out|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BRESP     |   in|    2|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BID       |   in|    1|       m_axi|        gmem_D|       pointer|
|m_axi_gmem_D_BUSER     |   in|    1|       m_axi|        gmem_D|       pointer|
|A_address0             |  out|   12|   ap_memory|             A|         array|
|A_ce0                  |  out|    1|   ap_memory|             A|         array|
|A_d0                   |  out|  119|   ap_memory|             A|         array|
|A_q0                   |   in|  119|   ap_memory|             A|         array|
|A_we0                  |  out|    1|   ap_memory|             A|         array|
|A_address1             |  out|   12|   ap_memory|             A|         array|
|A_ce1                  |  out|    1|   ap_memory|             A|         array|
|A_d1                   |  out|  119|   ap_memory|             A|         array|
|A_q1                   |   in|  119|   ap_memory|             A|         array|
|A_we1                  |  out|    1|   ap_memory|             A|         array|
|B_address0             |  out|   12|   ap_memory|             B|         array|
|B_ce0                  |  out|    1|   ap_memory|             B|         array|
|B_d0                   |  out|  119|   ap_memory|             B|         array|
|B_q0                   |   in|  119|   ap_memory|             B|         array|
|B_we0                  |  out|    1|   ap_memory|             B|         array|
|B_address1             |  out|   12|   ap_memory|             B|         array|
|B_ce1                  |  out|    1|   ap_memory|             B|         array|
|B_d1                   |  out|  119|   ap_memory|             B|         array|
|B_q1                   |   in|  119|   ap_memory|             B|         array|
|B_we1                  |  out|    1|   ap_memory|             B|         array|
|C                      |   in|   64|     ap_none|             C|        scalar|
|C_ap_vld               |   in|    1|     ap_none|             C|        scalar|
|D                      |   in|   64|     ap_none|             D|        scalar|
|D_ap_vld               |   in|    1|     ap_none|             D|        scalar|
|ap_clk                 |   in|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_rst                 |   in|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_start               |   in|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_done                |  out|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_ready               |  out|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_idle                |  out|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
|ap_continue            |   in|    1|  ap_ctrl_hs|    kernel0_x1|  return value|
+-----------------------+-----+-----+------------+--------------+--------------+

