<node id="C2C_INTF">  
  <!-- DRP 0x0 to 0x3FF -> 0x0 to 0x3FF-->
  <node id="DRP"               address="0x000" fwinfo="type=mem16_0x400" module="file://DRP_USP_GTH.xml"/>
  <!-- STATUS 0x0 to 0x0 -> 0x400 to 0x400 -->
  <node id="STATUS"            address="0x400" module="file://CM_C2C_Status.xml"/>
  <!-- DEBUG 0x0 to 0x5 -> 0x404 to 0x409 -->
  <node id="DEBUG"             address="0x404" module="file://MGT_DEBUG_USP.xml"/>
  <!-- COUNTERS 0x0 to 0xA  -> 0x410 to 0x41A -->
  <node id="COUNTERS"          address="0x410" module="file://CM_C2C_CNT.xml"/>

  <node id="USER_FREQ"         address="0x420" permission="r" mask="0xFFFFFFFF" description="Measured Freq of clock" parameters="Table=CLOCKING;Column=FREQ;Row=_1_2_3;Status=3;Show=nz;Format=m_1_1_1000000_1_0_1" />
  <node id="ENABLE_PHY_CTRL"   address="0x421" mask="0x01000000"  permission="rw" description="phy_lane_control is enabled"                   parameters="Table=C2C;Column=_1_2;Row=_3;Status=1;show=nz;default=0x1"/>
  <node id="PHY_READ_TIME"     address="0x421" mask="0x00FFFFFF"  permission="rw" description="Time spent waiting for phylane to stabilize"   parameters="default=0x4C4B40"/> <!-- 100ms default -->       
  <node id="PHY_LANE_STABLE"   address="0x422" mask="0x000FFFFF"  permission="rw" description="Contious phy_lane_up signals required to lock phylane control" parameters="default=0xFF"/>
  <node id="PHY_LANE_ERRORS_TO_RESET"   address="0x423" mask="0x000000FF"  permission="rw" description="Number of failures before we reset the pma" parameters="default=0xFF"/>
  <node id="PHY_MAX_SINGLE_BIT_ERROR_RATE"   address="0x424" mask="0xFFFFFFFF"  permission="rw" description="Max single bit error rate" parameters="default=0xFFFF"/>
  <node id="PHY_MAX_MULTI_BIT_ERROR_RATE"    address="0x425" mask="0xFFFFFFFF"  permission="rw" description="Max multi bit error rate" parameters="default=0xFFFF"/>
  <!--<node id="CLK_CNT"           address="0x426" permission="r" mask="0xFFFFFFFF" description="Clock count of 50MHz clock"/>-->
  <!--<node id="TEST_CONST"        address="0x427" permission="r" mask="0xFFFFFFFF" description="Test for CLK_CNT, should output 0xBEEFBEEF"/>-->
  <!--<node id="LF_X12_R0_CLK"        address="0x428" permission="r" mask="0xFFFFFFFF" description="Left X12 R0 clock count"/>-->
  <!--<node id="LF_X4_R0_CLK"        address="0x429" permission="r" mask="0xFFFFFFFF" description="Left X4 R0 clock count"/>-->
  <!--<node id="RT_X12_R0_CLK"        address="0x42A" permission="r" mask="0xFFFFFFFF" description="Right X12 R0 clock count"/>-->
  <!--<node id="RT_X4_R0_CLK"        address="0x42B" permission="r" mask="0xFFFFFFFF" description="Right X4 R0 clock count"/>-->

</node>
