* D:\Usuário\Documents\GitHub\EEL7303\Laboratorios\LAB08\Simulação\Lab08.asc
Q2 N005 N002 0 0 CA3046
V1 Vcc 0 10V
Q5 N002 N002 0 0 CA3046
Q1 N004 N002 0 0 CA3046
Q3 N006 N002 0 0 CA3046
R5 Vcc N002 12k
R1 Vcc N004 12k
R2 Vcc N005 12k
R3 Vcc N006 12k
Q4 N011 N013 0 0 CA3046
Q6 N009 N013 0 0 CA3046
Q7 N010 N013 0 0 CA3046
Q8 N012 N013 0 0 CA3046
R4 Vcc N009 12k
R6 Vcc N010 12k
R7 Vcc N011 12k
R8 Vcc N012 12k
Q9 Vcc N009 N013 0 CA3046
Q11 N001 N007 0 0 CA3046
Q13 N003 N007 N008 0 CA3046
R9 Vcc N001 12k
R12 Vcc N003 12k
Q14 Vcc N001 N007 0 CA3046
R10 N008 0 10k
.model NPN NPN
.model PNP PNP
.lib D:\Usuário\Documents\LTspiceXVII\lib\cmp\standard.bjt
.op
* Universidade Federal de Santa Catarina - UFSC\nEngenharia Eletrônica - EEL7303 - Circuitos Eletrônicos Analógicos\nExp08 - ESPELHOS E FONTE DE CORRENTE WIDLAR COM TRANSISTORES BIPOLARES\nGustavo Simas e André Mattos
.lib D:\Usuário\Documents\LTspiceXVII\lib\CA3046.lib
.backanno
.end
