<!DOCTYPE html>

<html class="NDPage NDContentPage"><head><meta http-equiv="Content-Type" content="text/html; charset=UTF-8" /><meta http-equiv="X-UA-Compatible" content="IE=edge"><title>system_wrapper</title><link rel="stylesheet" type="text/css" href="../../styles/main.css" /><script type="text/javascript" src="../../styles/main.js"></script><script type="text/javascript">NDLoader.LoadJS("Content", "../../styles/");</script></head>

<!-- Generated by Natural Docs, version 2.3 -->

<!-- saved from url=(0016)http://localhost -->

<body onload="NDLoader.OnLoad('Content');">

<script type="text/javascript">var q = window.location.search;if (q.startsWith("?Theme=")){var t = q.slice(7);var e = t.indexOf(";");if (e != -1){  t = t.slice(0, e);  }document.documentElement.classList.add(t + "Theme")}</script>

<a name="Topic147"></a><div class="CTopic TModule LSystemVerilog first">
 <div class="CTitle">system_wrapper</div>
 <div id="NDPrototype147" class="NDPrototype WideForm"><div class="PSection PParameterSection CStyle"><div class="PParameterCells" data-WideColumnCount="6" data-NarrowColumnCount="5"><div class="PBeforeParameters" data-WideGridArea="1/1/8/2" data-NarrowGridArea="1/1/2/6" style="grid-area:1/1/8/2"><span class="SHKeyword">module</span> system_wrapper #(</div><div class="PType InFirstParameterColumn" data-WideGridArea="1/2/2/3" data-NarrowGridArea="2/1/3/2" style="grid-area:1/2/2/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="1/3/2/4" data-NarrowGridArea="2/2/3/3" style="grid-area:1/3/2/4">FPGA_TECHNOLOGY</div><div class="PDefaultValueSeparator" data-WideGridArea="1/4/2/5" data-NarrowGridArea="2/3/3/4" style="grid-area:1/4/2/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="1/5/2/6" data-NarrowGridArea="2/4/3/5" style="grid-area:1/5/2/6"><span class="SHNumber">103</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="2/2/3/3" data-NarrowGridArea="3/1/4/2" style="grid-area:2/2/3/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="2/3/3/4" data-NarrowGridArea="3/2/4/3" style="grid-area:2/3/3/4">FPGA_FAMILY</div><div class="PDefaultValueSeparator" data-WideGridArea="2/4/3/5" data-NarrowGridArea="3/3/4/4" style="grid-area:2/4/3/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="2/5/3/6" data-NarrowGridArea="3/4/4/5" style="grid-area:2/5/3/6"><span class="SHNumber">1</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="3/2/4/3" data-NarrowGridArea="4/1/5/2" style="grid-area:3/2/4/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="3/3/4/4" data-NarrowGridArea="4/2/5/3" style="grid-area:3/3/4/4">SPEED_GRADE</div><div class="PDefaultValueSeparator" data-WideGridArea="3/4/4/5" data-NarrowGridArea="4/3/5/4" style="grid-area:3/4/4/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="3/5/4/6" data-NarrowGridArea="4/4/5/5" style="grid-area:3/5/4/6"><span class="SHNumber">2</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="4/2/5/3" data-NarrowGridArea="5/1/6/2" style="grid-area:4/2/5/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="4/3/5/4" data-NarrowGridArea="5/2/6/3" style="grid-area:4/3/5/4">DEV_PACKAGE</div><div class="PDefaultValueSeparator" data-WideGridArea="4/4/5/5" data-NarrowGridArea="5/3/6/4" style="grid-area:4/4/5/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="4/5/5/6" data-NarrowGridArea="5/4/6/5" style="grid-area:4/5/5/6"><span class="SHNumber">3</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="5/2/6/3" data-NarrowGridArea="6/1/7/2" style="grid-area:5/2/6/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="5/3/6/4" data-NarrowGridArea="6/2/7/3" style="grid-area:5/3/6/4">DELAY_REFCLK_FREQUENCY</div><div class="PDefaultValueSeparator" data-WideGridArea="5/4/6/5" data-NarrowGridArea="6/3/7/4" style="grid-area:5/4/6/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="5/5/6/6" data-NarrowGridArea="6/4/7/5" style="grid-area:5/5/6/6"><span class="SHNumber">200</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="6/2/7/3" data-NarrowGridArea="7/1/8/2" style="grid-area:6/2/7/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="6/3/7/4" data-NarrowGridArea="7/2/8/3" style="grid-area:6/3/7/4">ADC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="6/4/7/5" data-NarrowGridArea="7/3/8/4" style="grid-area:6/4/7/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="6/5/7/6" data-NarrowGridArea="7/4/8/5" style="grid-area:6/5/7/6"><span class="SHNumber">23</span>,</div><div class="PType InFirstParameterColumn" data-WideGridArea="7/2/8/3" data-NarrowGridArea="8/1/9/2" style="grid-area:7/2/8/3"><span class="SHKeyword">parameter</span>&nbsp;</div><div class="PName" data-WideGridArea="7/3/8/4" data-NarrowGridArea="8/2/9/3" style="grid-area:7/3/8/4">DAC_INIT_DELAY</div><div class="PDefaultValueSeparator" data-WideGridArea="7/4/8/5" data-NarrowGridArea="8/3/9/4" style="grid-area:7/4/8/5">&nbsp=&nbsp;</div><div class="PDefaultValue InLastParameterColumn" data-WideGridArea="7/5/8/6" data-NarrowGridArea="8/4/9/5" style="grid-area:7/5/8/6"><span class="SHNumber">0</span></div><div class="PAfterParameters NegativeLeftSpaceOnWide" data-WideGridArea="7/6/8/7" data-NarrowGridArea="9/1/10/6" style="grid-area:7/6/8/7">) ( <span class="SHKeyword">input</span> sys_clk, <span class="SHKeyword">input</span> sys_resetn, <span class="SHKeyword">input</span> hps_ddr_ref_clk, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_clk_p, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_clk_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">16</span>:<span class="SHNumber">0</span>] hps_ddr_a, <span class="SHKeyword">output</span> [ <span class="SHNumber">1</span>:<span class="SHNumber">0</span>] hps_ddr_ba, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_bg, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_cke, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_cs_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_odt, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_reset_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_act_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_par, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_ddr_alert_n, <span class="SHKeyword">inout</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_ddr_dqs_p, <span class="SHKeyword">inout</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_ddr_dqs_n, <span class="SHKeyword">inout</span> [ <span class="SHNumber">31</span>:<span class="SHNumber">0</span>] hps_ddr_dq, <span class="SHKeyword">inout</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_ddr_dbi_n, <span class="SHKeyword">input</span> hps_ddr_rzq, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_rxclk, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_rxctl, <span class="SHKeyword">input</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_eth_rxd, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_txclk, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_txctl, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_eth_txd, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_mdc, <span class="SHKeyword">inout</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_eth_mdio, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_sdio_clk, <span class="SHKeyword">inout</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_sdio_cmd, <span class="SHKeyword">inout</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] hps_sdio_d, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_usb_clk, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_usb_dir, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_usb_nxt, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_usb_stp, <span class="SHKeyword">inout</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] hps_usb_d, <span class="SHKeyword">input</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_uart_rx, <span class="SHKeyword">output</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_uart_tx, <span class="SHKeyword">inout</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_i2c_sda, <span class="SHKeyword">inout</span> [ <span class="SHNumber">0</span>:<span class="SHNumber">0</span>] hps_i2c_scl, <span class="SHKeyword">inout</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] hps_gpio, <span class="SHKeyword">input</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] gpio_bd_i, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] gpio_bd_o, <span class="SHKeyword">input</span> rx_clk_in, <span class="SHKeyword">input</span> rx_frame_in_p, <span class="SHKeyword">input</span> rx_frame_in_n, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_p, <span class="SHKeyword">input</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] rx_data_in_n, <span class="SHKeyword">output</span> tx_clk_out_p, <span class="SHKeyword">output</span> tx_clk_out_n, <span class="SHKeyword">output</span> tx_frame_out_p, <span class="SHKeyword">output</span> tx_frame_out_n, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_p, <span class="SHKeyword">output</span> [ <span class="SHNumber">5</span>:<span class="SHNumber">0</span>] tx_data_out_n, <span class="SHKeyword">output</span> enable, <span class="SHKeyword">output</span> txnrx, <span class="SHKeyword">output</span> gpio_resetb, <span class="SHKeyword">output</span> gpio_sync, <span class="SHKeyword">output</span> gpio_en_agc, <span class="SHKeyword">output</span> [ <span class="SHNumber">3</span>:<span class="SHNumber">0</span>] gpio_ctl, <span class="SHKeyword">input</span> [ <span class="SHNumber">7</span>:<span class="SHNumber">0</span>] gpio_status, <span class="SHKeyword">output</span> spi_csn, <span class="SHKeyword">output</span> spi_clk, <span class="SHKeyword">output</span> spi_mosi, <span class="SHKeyword">input</span> spi_miso )</div></div></div></div>
 <div class="CBody"><p>System wrapper for pl and ps for arria10soc board.</p><div class="CHeading">Parameters</div><table class="CDefinitionList"><tr><td class="CDLEntry">FPGA_TECHNOLOGY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Type of FPGA, such as Ultrascale, Arria 10. 103 is for Arria 10.</p></td></tr><tr><td class="CDLEntry">FPGA_FAMILY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Sub type of fpga, such as GX, SX, etc. 1 is for SX</p></td></tr><tr><td class="CDLEntry">SPEED_GRADE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Number that corresponds to the ships recommeneded speed. 2 is for 2.</p></td></tr><tr><td class="CDLEntry">DEV_PACKAGE<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Specify a number that is equal to the manufactures package. 3 is for FBGA.</p></td></tr><tr><td class="CDLEntry">DELAY_REFCLK_FREQUENCY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Reference clock frequency used for ad_data_in instances</p></td></tr><tr><td class="CDLEntry">ADC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the ADC</p></td></tr><tr><td class="CDLEntry">DAC_INIT_DELAY<div class="CDLParameterType"><span class="SHKeyword">parameter</span></div></td><td class="CDLDefinition"><p>Initial Delay for the DAC</p></td></tr></table><div class="CHeading">Ports</div><table class="CDefinitionList"><tr><td class="CDLEntry">sys_clk</td><td class="CDLDefinition"><p>Input clock for all clocks</p></td></tr><tr><td class="CDLEntry">sys_resetn</td><td class="CDLDefinition"><p>Input reset for all resets</p></td></tr><tr><td class="CDLEntry">hps_ddr_ref_clk</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_clk_p</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_clk_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_a</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_ba</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_bg</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_cke</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_cs_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_odt</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_reset_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_act_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_par</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_alert_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_dqs_p</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_dqs_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_dq</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_dbi_n</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_ddr_rzq</td><td class="CDLDefinition"><p>DDR port</p></td></tr><tr><td class="CDLEntry">hps_eth_rxclk</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_rxctl</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_rxd</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_txclk</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_txctl</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_txd</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_mdc</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_eth_mdio</td><td class="CDLDefinition"><p>Ethernet Device</p></td></tr><tr><td class="CDLEntry">hps_sdio_clk</td><td class="CDLDefinition"><p>SD card interface</p></td></tr><tr><td class="CDLEntry">hps_sdio_cmd</td><td class="CDLDefinition"><p>SD card interface</p></td></tr><tr><td class="CDLEntry">hps_sdio_d</td><td class="CDLDefinition"><p>SD card interface</p></td></tr><tr><td class="CDLEntry">hps_usb_clk</td><td class="CDLDefinition"><p>USB interface</p></td></tr><tr><td class="CDLEntry">hps_usb_dir</td><td class="CDLDefinition"><p>USB interface</p></td></tr><tr><td class="CDLEntry">hps_usb_nxt</td><td class="CDLDefinition"><p>USB interface</p></td></tr><tr><td class="CDLEntry">hps_usb_stp</td><td class="CDLDefinition"><p>USB interface</p></td></tr><tr><td class="CDLEntry">hps_usb_d</td><td class="CDLDefinition"><p>USB interface</p></td></tr><tr><td class="CDLEntry">hps_uart_rx</td><td class="CDLDefinition"><p>UART interface</p></td></tr><tr><td class="CDLEntry">hps_uart_tx</td><td class="CDLDefinition"><p>UART interface</p></td></tr><tr><td class="CDLEntry">hps_i2c_sda</td><td class="CDLDefinition"><p>i2c interface</p></td></tr><tr><td class="CDLEntry">hps_i2c_scl</td><td class="CDLDefinition"><p>i2c interface</p></td></tr><tr><td class="CDLEntry">hps_gpio</td><td class="CDLDefinition"><p>GPIO interface</p></td></tr><tr><td class="CDLEntry">gpio_bd_i</td><td class="CDLDefinition"><p>fmcomms2-3 gpio</p></td></tr><tr><td class="CDLEntry">gpio_bd_o</td><td class="CDLDefinition"><p>fmcomms2-3 gpio</p></td></tr><tr><td class="CDLEntry">rx_clk_in</td><td class="CDLDefinition"><p>fmcomms2-3 receive clock in</p></td></tr><tr><td class="CDLEntry">rx_frame_in_p</td><td class="CDLDefinition"><p>fmcomms2-3 receive frame</p></td></tr><tr><td class="CDLEntry">rx_frame_in_n</td><td class="CDLDefinition"><p>fmcomms2-3 receive frame</p></td></tr><tr><td class="CDLEntry">rx_data_in_p</td><td class="CDLDefinition"><p>fmcomms2-3 receive lvds data</p></td></tr><tr><td class="CDLEntry">rx_data_in_n</td><td class="CDLDefinition"><p>fmcomms2-3 receive lvds data</p></td></tr><tr><td class="CDLEntry">tx_clk_out_p</td><td class="CDLDefinition"><p>fmcomms2-3 transmit clock</p></td></tr><tr><td class="CDLEntry">tx_clk_out_n</td><td class="CDLDefinition"><p>fmcomms2-3 transmit clock</p></td></tr><tr><td class="CDLEntry">tx_frame_out_p</td><td class="CDLDefinition"><p>fmcomms2-3 transmit frame</p></td></tr><tr><td class="CDLEntry">tx_frame_out_n</td><td class="CDLDefinition"><p>fmcomms2-3 transmit frame</p></td></tr><tr><td class="CDLEntry">tx_data_out_p</td><td class="CDLDefinition"><p>fmcomms2-3 transmit lvds data</p></td></tr><tr><td class="CDLEntry">tx_data_out_n</td><td class="CDLDefinition"><p>fmcomms2-3 transmit lvds data</p></td></tr><tr><td class="CDLEntry">enable</td><td class="CDLDefinition"><p>fmcomms2-3 enable</p></td></tr><tr><td class="CDLEntry">txnrx</td><td class="CDLDefinition"><p>fmcomms2-3 txnrx select</p></td></tr><tr><td class="CDLEntry">gpio_resetb</td><td class="CDLDefinition"><p>fmcomms2-3 gpio reset</p></td></tr><tr><td class="CDLEntry">gpio_sync</td><td class="CDLDefinition"><p>fmcomms2-3 gpio sync</p></td></tr><tr><td class="CDLEntry">gpio_en_agc</td><td class="CDLDefinition"><p>fmcomms2-3 gpio enable agc</p></td></tr><tr><td class="CDLEntry">gpio_ctl</td><td class="CDLDefinition"><p>fmcomms2-3 control</p></td></tr><tr><td class="CDLEntry">gpio_status</td><td class="CDLDefinition"><p>fmcomms2-3 status</p></td></tr><tr><td class="CDLEntry">spi_csn</td><td class="CDLDefinition"><p>fmcomms2-3 spi select</p></td></tr><tr><td class="CDLEntry">spi_clk</td><td class="CDLDefinition"><p>fmcomms2-3 spi clk</p></td></tr><tr><td class="CDLEntry">spi_mosi</td><td class="CDLDefinition"><p>fmcomms2-3 spi output</p></td></tr><tr><td class="CDLEntry">spi_miso</td><td class="CDLDefinition"><p>fmcomms2-3 spi input</p></td></tr></table></div>
</div>

</body></html>