Analysis & Synthesis report for proj0
Sat Oct 09 14:56:08 2021
Quartus Prime Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Parallel Compilation
  5. Analysis & Synthesis Source Files Read
  6. Analysis & Synthesis Resource Usage Summary
  7. Analysis & Synthesis Resource Utilization by Entity
  8. Registers Removed During Synthesis
  9. General Register Statistics
 10. Inverted Register Statistics
 11. Multiplexer Restructuring Statistics (Restructuring Performed)
 12. Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component
 13. Parameter Settings for User Entity Instance: vga_controller:U2
 14. Parameter Settings for User Entity Instance: hw_image_generator:U3
 15. altpll Parameter Settings by Entity Instance
 16. Port Connectivity Checks: "vga_controller:U2"
 17. Post-Synthesis Netlist Statistics for Top Partition
 18. Elapsed Time Per Partition
 19. Analysis & Synthesis Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 2020  Intel Corporation. All rights reserved.
Your use of Intel Corporation's design tools, logic functions 
and other software and tools, and any partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Intel Program License 
Subscription Agreement, the Intel Quartus Prime License Agreement,
the Intel FPGA IP License Agreement, or other applicable license
agreement, including, without limitation, that your use is for
the sole purpose of programming logic devices manufactured by
Intel and sold by Intel or its authorized distributors.  Please
refer to the applicable agreement for further details, at
https://fpgasoftware.intel.com/eula.



+----------------------------------------------------------------------------------+
; Analysis & Synthesis Summary                                                     ;
+------------------------------------+---------------------------------------------+
; Analysis & Synthesis Status        ; Successful - Sat Oct 09 14:56:08 2021       ;
; Quartus Prime Version              ; 20.1.1 Build 720 11/11/2020 SJ Lite Edition ;
; Revision Name                      ; proj0                                       ;
; Top-level Entity Name              ; proj0                                       ;
; Family                             ; MAX 10                                      ;
; Total logic elements               ; 286                                         ;
;     Total combinational functions  ; 267                                         ;
;     Dedicated logic registers      ; 75                                          ;
; Total registers                    ; 75                                          ;
; Total pins                         ; 88                                          ;
; Total virtual pins                 ; 0                                           ;
; Total memory bits                  ; 0                                           ;
; Embedded Multiplier 9-bit elements ; 0                                           ;
; Total PLLs                         ; 1                                           ;
; UFM blocks                         ; 0                                           ;
; ADC blocks                         ; 0                                           ;
+------------------------------------+---------------------------------------------+


+------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                              ;
+------------------------------------------------------------------+--------------------+--------------------+
; Option                                                           ; Setting            ; Default Value      ;
+------------------------------------------------------------------+--------------------+--------------------+
; Device                                                           ; 10M50DAF484C7G     ;                    ;
; Top-level entity name                                            ; proj0              ; proj0              ;
; Family name                                                      ; MAX 10             ; Cyclone V          ;
; Use smart compilation                                            ; Off                ; Off                ;
; Enable parallel Assembler and Timing Analyzer during compilation ; On                 ; On                 ;
; Enable compact report table                                      ; Off                ; Off                ;
; Restructure Multiplexers                                         ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                              ; Off                ; Off                ;
; Preserve fewer node names                                        ; On                 ; On                 ;
; Intel FPGA IP Evaluation Mode                                    ; Enable             ; Enable             ;
; Verilog Version                                                  ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                     ; VHDL_1993          ; VHDL_1993          ;
; State Machine Processing                                         ; Auto               ; Auto               ;
; Safe State Machine                                               ; Off                ; Off                ;
; Extract Verilog State Machines                                   ; On                 ; On                 ;
; Extract VHDL State Machines                                      ; On                 ; On                 ;
; Ignore Verilog initial constructs                                ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                       ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                   ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                          ; On                 ; On                 ;
; Infer RAMs from Raw Logic                                        ; On                 ; On                 ;
; Parallel Synthesis                                               ; On                 ; On                 ;
; DSP Block Balancing                                              ; Auto               ; Auto               ;
; NOT Gate Push-Back                                               ; On                 ; On                 ;
; Power-Up Don't Care                                              ; On                 ; On                 ;
; Remove Redundant Logic Cells                                     ; Off                ; Off                ;
; Remove Duplicate Registers                                       ; On                 ; On                 ;
; Ignore CARRY Buffers                                             ; Off                ; Off                ;
; Ignore CASCADE Buffers                                           ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                            ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                        ; Off                ; Off                ;
; Ignore LCELL Buffers                                             ; Off                ; Off                ;
; Ignore SOFT Buffers                                              ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                   ; Off                ; Off                ;
; Optimization Technique                                           ; Balanced           ; Balanced           ;
; Carry Chain Length                                               ; 70                 ; 70                 ;
; Auto Carry Chains                                                ; On                 ; On                 ;
; Auto Open-Drain Pins                                             ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                            ; Off                ; Off                ;
; Auto ROM Replacement                                             ; On                 ; On                 ;
; Auto RAM Replacement                                             ; On                 ; On                 ;
; Auto DSP Block Replacement                                       ; On                 ; On                 ;
; Auto Shift Register Replacement                                  ; Auto               ; Auto               ;
; Allow Shift Register Merging across Hierarchies                  ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                    ; On                 ; On                 ;
; Strict RAM Replacement                                           ; Off                ; Off                ;
; Allow Synchronous Control Signals                                ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                           ; Off                ; Off                ;
; Auto RAM Block Balancing                                         ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                                ; Off                ; Off                ;
; Auto Resource Sharing                                            ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                               ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                               ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                    ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing              ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives                ; Off                ; Off                ;
; Timing-Driven Synthesis                                          ; On                 ; On                 ;
; Report Parameter Settings                                        ; On                 ; On                 ;
; Report Source Assignments                                        ; On                 ; On                 ;
; Report Connectivity Checks                                       ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                               ; Off                ; Off                ;
; Synchronization Register Chain Length                            ; 2                  ; 2                  ;
; Power Optimization During Synthesis                              ; Normal compilation ; Normal compilation ;
; HDL message level                                                ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                  ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report         ; 5000               ; 5000               ;
; Number of Swept Nodes Reported in Synthesis Report               ; 5000               ; 5000               ;
; Number of Inverted Registers Reported in Synthesis Report        ; 100                ; 100                ;
; Clock MUX Protection                                             ; On                 ; On                 ;
; Auto Gated Clock Conversion                                      ; Off                ; Off                ;
; Block Design Naming                                              ; Auto               ; Auto               ;
; SDC constraint protection                                        ; Off                ; Off                ;
; Synthesis Effort                                                 ; Auto               ; Auto               ;
; Shift Register Replacement - Allow Asynchronous Clear Signal     ; On                 ; On                 ;
; Pre-Mapping Resynthesis Optimization                             ; Off                ; Off                ;
; Analysis & Synthesis Message Level                               ; Medium             ; Medium             ;
; Disable Register Merging Across Hierarchies                      ; Auto               ; Auto               ;
; Resource Aware Inference For Block RAM                           ; On                 ; On                 ;
+------------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------+
; Parallel Compilation                     ;
+----------------------------+-------------+
; Processors                 ; Number      ;
+----------------------------+-------------+
; Number detected on machine ; 4           ;
; Maximum allowed            ; 2           ;
;                            ;             ;
; Average used               ; 1.00        ;
; Maximum used               ; 2           ;
;                            ;             ;
; Usage by Processor         ; % Time Used ;
;     Processor 1            ; 100.0%      ;
;     Processor 2            ;   0.0%      ;
+----------------------------+-------------+


+---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                                                                      ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                                                  ; Library ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+
; vga_pll_25_175.vhd               ; yes             ; User Wizard-Generated File   ; C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd         ;         ;
; vga_controller.vhd               ; yes             ; User VHDL File               ; C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd         ;         ;
; hw_image_generator.vhd           ; yes             ; User VHDL File               ; C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd     ;         ;
; proj0.vhd                        ; yes             ; User VHDL File               ; C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd                  ;         ;
; altpll.tdf                       ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf                             ;         ;
; aglobal201.inc                   ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/aglobal201.inc                         ;         ;
; stratix_pll.inc                  ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratix_pll.inc                        ;         ;
; stratixii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/stratixii_pll.inc                      ;         ;
; cycloneii_pll.inc                ; yes             ; Megafunction                 ; c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/cycloneii_pll.inc                      ;         ;
; db/vga_pll_25_175_altpll.v       ; yes             ; Auto-Generated Megafunction  ; C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/db/vga_pll_25_175_altpll.v ;         ;
+----------------------------------+-----------------+------------------------------+-----------------------------------------------------------------------------------------------+---------+


+-----------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary                                                                                                   ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Resource                                    ; Usage                                                                                           ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+
; Estimated Total logic elements              ; 286                                                                                             ;
;                                             ;                                                                                                 ;
; Total combinational functions               ; 267                                                                                             ;
; Logic element usage by number of LUT inputs ;                                                                                                 ;
;     -- 4 input functions                    ; 134                                                                                             ;
;     -- 3 input functions                    ; 28                                                                                              ;
;     -- <=2 input functions                  ; 105                                                                                             ;
;                                             ;                                                                                                 ;
; Logic elements by mode                      ;                                                                                                 ;
;     -- normal mode                          ; 218                                                                                             ;
;     -- arithmetic mode                      ; 49                                                                                              ;
;                                             ;                                                                                                 ;
; Total registers                             ; 75                                                                                              ;
;     -- Dedicated logic registers            ; 75                                                                                              ;
;     -- I/O registers                        ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; I/O pins                                    ; 88                                                                                              ;
;                                             ;                                                                                                 ;
; Embedded Multiplier 9-bit elements          ; 0                                                                                               ;
;                                             ;                                                                                                 ;
; Total PLLs                                  ; 1                                                                                               ;
;     -- PLLs                                 ; 1                                                                                               ;
;                                             ;                                                                                                 ;
; Maximum fan-out node                        ; vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated|wire_pll1_clk[0] ;
; Maximum fan-out                             ; 43                                                                                              ;
; Total fan-out                               ; 1179                                                                                            ;
; Average fan-out                             ; 2.27                                                                                            ;
+---------------------------------------------+-------------------------------------------------------------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                 ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; Compilation Hierarchy Node                      ; Combinational ALUTs ; Dedicated Logic Registers ; Memory Bits ; UFM Blocks ; DSP Elements ; DSP 9x9 ; DSP 18x18 ; Pins ; Virtual Pins ; ADC blocks ; Full Hierarchy Name                                                                   ; Entity Name           ; Library Name ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
; |proj0                                          ; 267 (0)             ; 75 (0)                    ; 0           ; 0          ; 0            ; 0       ; 0         ; 88   ; 0            ; 0          ; |proj0                                                                                ; proj0                 ; work         ;
;    |hw_image_generator:U3|                      ; 213 (213)           ; 33 (33)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|hw_image_generator:U3                                                          ; hw_image_generator    ; work         ;
;    |vga_controller:U2|                          ; 54 (54)             ; 42 (42)                   ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_controller:U2                                                              ; vga_controller        ; work         ;
;    |vga_pll_25_175:U1|                          ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1                                                              ; vga_pll_25_175        ; work         ;
;       |altpll:altpll_component|                 ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1|altpll:altpll_component                                      ; altpll                ; work         ;
;          |vga_pll_25_175_altpll:auto_generated| ; 0 (0)               ; 0 (0)                     ; 0           ; 0          ; 0            ; 0       ; 0         ; 0    ; 0            ; 0          ; |proj0|vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated ; vga_pll_25_175_altpll ; work         ;
+-------------------------------------------------+---------------------+---------------------------+-------------+------------+--------------+---------+-----------+------+--------------+------------+---------------------------------------------------------------------------------------+-----------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+---------------------------------------------------------------------------------+
; Registers Removed During Synthesis                                              ;
+----------------------------------------+----------------------------------------+
; Register name                          ; Reason for Removal                     ;
+----------------------------------------+----------------------------------------+
; vga_controller:U2|column[10..30]       ; Stuck at GND due to stuck port data_in ;
; vga_controller:U2|row[9..31]           ; Stuck at GND due to stuck port data_in ;
; vga_controller:U2|column[31]           ; Stuck at GND due to stuck port data_in ;
; Total Number of Removed Registers = 45 ;                                        ;
+----------------------------------------+----------------------------------------+


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 75    ;
; Number of registers using Synchronous Clear  ; 0     ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 42    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 52    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------+
; Inverted Register Statistics                     ;
+----------------------------------------+---------+
; Inverted Register                      ; Fan out ;
+----------------------------------------+---------+
; vga_controller:U2|h_sync               ; 1       ;
; vga_controller:U2|v_sync               ; 1       ;
; hw_image_generator:U3|Lives[1]         ; 5       ;
; hw_image_generator:U3|Lives[0]         ; 4       ;
; Total number of inverted registers = 4 ;         ;
+----------------------------------------+---------+


+------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                 ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output       ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+
; 3:1                ; 10 bits   ; 20 LEs        ; 20 LEs               ; 0 LEs                  ; No         ; |proj0|vga_controller:U2|v_count ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+----------------------------------+


+----------------------------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_pll_25_175:U1|altpll:altpll_component ;
+-------------------------------+----------------------------------+---------------------+
; Parameter Name                ; Value                            ; Type                ;
+-------------------------------+----------------------------------+---------------------+
; OPERATION_MODE                ; NORMAL                           ; Untyped             ;
; PLL_TYPE                      ; AUTO                             ; Untyped             ;
; LPM_HINT                      ; CBX_MODULE_PREFIX=vga_pll_25_175 ; Untyped             ;
; QUALIFY_CONF_DONE             ; OFF                              ; Untyped             ;
; COMPENSATE_CLOCK              ; CLK0                             ; Untyped             ;
; SCAN_CHAIN                    ; LONG                             ; Untyped             ;
; PRIMARY_CLOCK                 ; INCLK0                           ; Untyped             ;
; INCLK0_INPUT_FREQUENCY        ; 20000                            ; Signed Integer      ;
; INCLK1_INPUT_FREQUENCY        ; 0                                ; Untyped             ;
; GATE_LOCK_SIGNAL              ; NO                               ; Untyped             ;
; GATE_LOCK_COUNTER             ; 0                                ; Untyped             ;
; LOCK_HIGH                     ; 1                                ; Untyped             ;
; LOCK_LOW                      ; 1                                ; Untyped             ;
; VALID_LOCK_MULTIPLIER         ; 1                                ; Untyped             ;
; INVALID_LOCK_MULTIPLIER       ; 5                                ; Untyped             ;
; SWITCH_OVER_ON_LOSSCLK        ; OFF                              ; Untyped             ;
; SWITCH_OVER_ON_GATED_LOCK     ; OFF                              ; Untyped             ;
; ENABLE_SWITCH_OVER_COUNTER    ; OFF                              ; Untyped             ;
; SKIP_VCO                      ; OFF                              ; Untyped             ;
; SWITCH_OVER_COUNTER           ; 0                                ; Untyped             ;
; SWITCH_OVER_TYPE              ; AUTO                             ; Untyped             ;
; FEEDBACK_SOURCE               ; EXTCLK0                          ; Untyped             ;
; BANDWIDTH                     ; 0                                ; Untyped             ;
; BANDWIDTH_TYPE                ; AUTO                             ; Untyped             ;
; SPREAD_FREQUENCY              ; 0                                ; Untyped             ;
; DOWN_SPREAD                   ; 0                                ; Untyped             ;
; SELF_RESET_ON_GATED_LOSS_LOCK ; OFF                              ; Untyped             ;
; SELF_RESET_ON_LOSS_LOCK       ; OFF                              ; Untyped             ;
; CLK9_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK8_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK7_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK6_MULTIPLY_BY              ; 0                                ; Untyped             ;
; CLK5_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK4_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK3_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK2_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK1_MULTIPLY_BY              ; 1                                ; Untyped             ;
; CLK0_MULTIPLY_BY              ; 74                               ; Signed Integer      ;
; CLK9_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK8_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK7_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK6_DIVIDE_BY                ; 0                                ; Untyped             ;
; CLK5_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK4_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK3_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK2_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK1_DIVIDE_BY                ; 1                                ; Untyped             ;
; CLK0_DIVIDE_BY                ; 147                              ; Signed Integer      ;
; CLK9_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK8_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK7_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK6_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK4_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK3_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK2_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK1_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK0_PHASE_SHIFT              ; 0                                ; Untyped             ;
; CLK5_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK4_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK3_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK2_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK1_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK0_TIME_DELAY               ; 0                                ; Untyped             ;
; CLK9_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK8_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK7_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK6_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK5_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK4_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK3_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK2_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK1_DUTY_CYCLE               ; 50                               ; Untyped             ;
; CLK0_DUTY_CYCLE               ; 50                               ; Signed Integer      ;
; CLK9_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_MODE    ; OFF                              ; Untyped             ;
; CLK9_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK8_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK7_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK6_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK5_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK4_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK3_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK2_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK1_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; CLK0_USE_EVEN_COUNTER_VALUE   ; OFF                              ; Untyped             ;
; LOCK_WINDOW_UI                ;  0.05                            ; Untyped             ;
; LOCK_WINDOW_UI_BITS           ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_LOW_BITS   ; UNUSED                           ; Untyped             ;
; VCO_RANGE_DETECTOR_HIGH_BITS  ; UNUSED                           ; Untyped             ;
; DPA_MULTIPLY_BY               ; 0                                ; Untyped             ;
; DPA_DIVIDE_BY                 ; 1                                ; Untyped             ;
; DPA_DIVIDER                   ; 0                                ; Untyped             ;
; EXTCLK3_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK2_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK1_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK0_MULTIPLY_BY           ; 1                                ; Untyped             ;
; EXTCLK3_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK2_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK1_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK0_DIVIDE_BY             ; 1                                ; Untyped             ;
; EXTCLK3_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK2_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK1_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK0_PHASE_SHIFT           ; 0                                ; Untyped             ;
; EXTCLK3_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK2_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK1_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK0_TIME_DELAY            ; 0                                ; Untyped             ;
; EXTCLK3_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK2_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK1_DUTY_CYCLE            ; 50                               ; Untyped             ;
; EXTCLK0_DUTY_CYCLE            ; 50                               ; Untyped             ;
; VCO_MULTIPLY_BY               ; 0                                ; Untyped             ;
; VCO_DIVIDE_BY                 ; 0                                ; Untyped             ;
; SCLKOUT0_PHASE_SHIFT          ; 0                                ; Untyped             ;
; SCLKOUT1_PHASE_SHIFT          ; 0                                ; Untyped             ;
; VCO_MIN                       ; 0                                ; Untyped             ;
; VCO_MAX                       ; 0                                ; Untyped             ;
; VCO_CENTER                    ; 0                                ; Untyped             ;
; PFD_MIN                       ; 0                                ; Untyped             ;
; PFD_MAX                       ; 0                                ; Untyped             ;
; M_INITIAL                     ; 0                                ; Untyped             ;
; M                             ; 0                                ; Untyped             ;
; N                             ; 1                                ; Untyped             ;
; M2                            ; 1                                ; Untyped             ;
; N2                            ; 1                                ; Untyped             ;
; SS                            ; 1                                ; Untyped             ;
; C0_HIGH                       ; 0                                ; Untyped             ;
; C1_HIGH                       ; 0                                ; Untyped             ;
; C2_HIGH                       ; 0                                ; Untyped             ;
; C3_HIGH                       ; 0                                ; Untyped             ;
; C4_HIGH                       ; 0                                ; Untyped             ;
; C5_HIGH                       ; 0                                ; Untyped             ;
; C6_HIGH                       ; 0                                ; Untyped             ;
; C7_HIGH                       ; 0                                ; Untyped             ;
; C8_HIGH                       ; 0                                ; Untyped             ;
; C9_HIGH                       ; 0                                ; Untyped             ;
; C0_LOW                        ; 0                                ; Untyped             ;
; C1_LOW                        ; 0                                ; Untyped             ;
; C2_LOW                        ; 0                                ; Untyped             ;
; C3_LOW                        ; 0                                ; Untyped             ;
; C4_LOW                        ; 0                                ; Untyped             ;
; C5_LOW                        ; 0                                ; Untyped             ;
; C6_LOW                        ; 0                                ; Untyped             ;
; C7_LOW                        ; 0                                ; Untyped             ;
; C8_LOW                        ; 0                                ; Untyped             ;
; C9_LOW                        ; 0                                ; Untyped             ;
; C0_INITIAL                    ; 0                                ; Untyped             ;
; C1_INITIAL                    ; 0                                ; Untyped             ;
; C2_INITIAL                    ; 0                                ; Untyped             ;
; C3_INITIAL                    ; 0                                ; Untyped             ;
; C4_INITIAL                    ; 0                                ; Untyped             ;
; C5_INITIAL                    ; 0                                ; Untyped             ;
; C6_INITIAL                    ; 0                                ; Untyped             ;
; C7_INITIAL                    ; 0                                ; Untyped             ;
; C8_INITIAL                    ; 0                                ; Untyped             ;
; C9_INITIAL                    ; 0                                ; Untyped             ;
; C0_MODE                       ; BYPASS                           ; Untyped             ;
; C1_MODE                       ; BYPASS                           ; Untyped             ;
; C2_MODE                       ; BYPASS                           ; Untyped             ;
; C3_MODE                       ; BYPASS                           ; Untyped             ;
; C4_MODE                       ; BYPASS                           ; Untyped             ;
; C5_MODE                       ; BYPASS                           ; Untyped             ;
; C6_MODE                       ; BYPASS                           ; Untyped             ;
; C7_MODE                       ; BYPASS                           ; Untyped             ;
; C8_MODE                       ; BYPASS                           ; Untyped             ;
; C9_MODE                       ; BYPASS                           ; Untyped             ;
; C0_PH                         ; 0                                ; Untyped             ;
; C1_PH                         ; 0                                ; Untyped             ;
; C2_PH                         ; 0                                ; Untyped             ;
; C3_PH                         ; 0                                ; Untyped             ;
; C4_PH                         ; 0                                ; Untyped             ;
; C5_PH                         ; 0                                ; Untyped             ;
; C6_PH                         ; 0                                ; Untyped             ;
; C7_PH                         ; 0                                ; Untyped             ;
; C8_PH                         ; 0                                ; Untyped             ;
; C9_PH                         ; 0                                ; Untyped             ;
; L0_HIGH                       ; 1                                ; Untyped             ;
; L1_HIGH                       ; 1                                ; Untyped             ;
; G0_HIGH                       ; 1                                ; Untyped             ;
; G1_HIGH                       ; 1                                ; Untyped             ;
; G2_HIGH                       ; 1                                ; Untyped             ;
; G3_HIGH                       ; 1                                ; Untyped             ;
; E0_HIGH                       ; 1                                ; Untyped             ;
; E1_HIGH                       ; 1                                ; Untyped             ;
; E2_HIGH                       ; 1                                ; Untyped             ;
; E3_HIGH                       ; 1                                ; Untyped             ;
; L0_LOW                        ; 1                                ; Untyped             ;
; L1_LOW                        ; 1                                ; Untyped             ;
; G0_LOW                        ; 1                                ; Untyped             ;
; G1_LOW                        ; 1                                ; Untyped             ;
; G2_LOW                        ; 1                                ; Untyped             ;
; G3_LOW                        ; 1                                ; Untyped             ;
; E0_LOW                        ; 1                                ; Untyped             ;
; E1_LOW                        ; 1                                ; Untyped             ;
; E2_LOW                        ; 1                                ; Untyped             ;
; E3_LOW                        ; 1                                ; Untyped             ;
; L0_INITIAL                    ; 1                                ; Untyped             ;
; L1_INITIAL                    ; 1                                ; Untyped             ;
; G0_INITIAL                    ; 1                                ; Untyped             ;
; G1_INITIAL                    ; 1                                ; Untyped             ;
; G2_INITIAL                    ; 1                                ; Untyped             ;
; G3_INITIAL                    ; 1                                ; Untyped             ;
; E0_INITIAL                    ; 1                                ; Untyped             ;
; E1_INITIAL                    ; 1                                ; Untyped             ;
; E2_INITIAL                    ; 1                                ; Untyped             ;
; E3_INITIAL                    ; 1                                ; Untyped             ;
; L0_MODE                       ; BYPASS                           ; Untyped             ;
; L1_MODE                       ; BYPASS                           ; Untyped             ;
; G0_MODE                       ; BYPASS                           ; Untyped             ;
; G1_MODE                       ; BYPASS                           ; Untyped             ;
; G2_MODE                       ; BYPASS                           ; Untyped             ;
; G3_MODE                       ; BYPASS                           ; Untyped             ;
; E0_MODE                       ; BYPASS                           ; Untyped             ;
; E1_MODE                       ; BYPASS                           ; Untyped             ;
; E2_MODE                       ; BYPASS                           ; Untyped             ;
; E3_MODE                       ; BYPASS                           ; Untyped             ;
; L0_PH                         ; 0                                ; Untyped             ;
; L1_PH                         ; 0                                ; Untyped             ;
; G0_PH                         ; 0                                ; Untyped             ;
; G1_PH                         ; 0                                ; Untyped             ;
; G2_PH                         ; 0                                ; Untyped             ;
; G3_PH                         ; 0                                ; Untyped             ;
; E0_PH                         ; 0                                ; Untyped             ;
; E1_PH                         ; 0                                ; Untyped             ;
; E2_PH                         ; 0                                ; Untyped             ;
; E3_PH                         ; 0                                ; Untyped             ;
; M_PH                          ; 0                                ; Untyped             ;
; C1_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C2_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C3_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C4_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C5_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C6_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C7_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C8_USE_CASC_IN                ; OFF                              ; Untyped             ;
; C9_USE_CASC_IN                ; OFF                              ; Untyped             ;
; CLK0_COUNTER                  ; G0                               ; Untyped             ;
; CLK1_COUNTER                  ; G0                               ; Untyped             ;
; CLK2_COUNTER                  ; G0                               ; Untyped             ;
; CLK3_COUNTER                  ; G0                               ; Untyped             ;
; CLK4_COUNTER                  ; G0                               ; Untyped             ;
; CLK5_COUNTER                  ; G0                               ; Untyped             ;
; CLK6_COUNTER                  ; E0                               ; Untyped             ;
; CLK7_COUNTER                  ; E1                               ; Untyped             ;
; CLK8_COUNTER                  ; E2                               ; Untyped             ;
; CLK9_COUNTER                  ; E3                               ; Untyped             ;
; L0_TIME_DELAY                 ; 0                                ; Untyped             ;
; L1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G0_TIME_DELAY                 ; 0                                ; Untyped             ;
; G1_TIME_DELAY                 ; 0                                ; Untyped             ;
; G2_TIME_DELAY                 ; 0                                ; Untyped             ;
; G3_TIME_DELAY                 ; 0                                ; Untyped             ;
; E0_TIME_DELAY                 ; 0                                ; Untyped             ;
; E1_TIME_DELAY                 ; 0                                ; Untyped             ;
; E2_TIME_DELAY                 ; 0                                ; Untyped             ;
; E3_TIME_DELAY                 ; 0                                ; Untyped             ;
; M_TIME_DELAY                  ; 0                                ; Untyped             ;
; N_TIME_DELAY                  ; 0                                ; Untyped             ;
; EXTCLK3_COUNTER               ; E3                               ; Untyped             ;
; EXTCLK2_COUNTER               ; E2                               ; Untyped             ;
; EXTCLK1_COUNTER               ; E1                               ; Untyped             ;
; EXTCLK0_COUNTER               ; E0                               ; Untyped             ;
; ENABLE0_COUNTER               ; L0                               ; Untyped             ;
; ENABLE1_COUNTER               ; L0                               ; Untyped             ;
; CHARGE_PUMP_CURRENT           ; 2                                ; Untyped             ;
; LOOP_FILTER_R                 ;  1.000000                        ; Untyped             ;
; LOOP_FILTER_C                 ; 5                                ; Untyped             ;
; CHARGE_PUMP_CURRENT_BITS      ; 9999                             ; Untyped             ;
; LOOP_FILTER_R_BITS            ; 9999                             ; Untyped             ;
; LOOP_FILTER_C_BITS            ; 9999                             ; Untyped             ;
; VCO_POST_SCALE                ; 0                                ; Untyped             ;
; CLK2_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK1_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; CLK0_OUTPUT_FREQUENCY         ; 0                                ; Untyped             ;
; INTENDED_DEVICE_FAMILY        ; MAX 10                           ; Untyped             ;
; PORT_CLKENA0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA4                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKENA5                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLKENA0               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA1               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA2               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLKENA3               ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_EXTCLK0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK2                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_EXTCLK3                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD0                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKBAD1                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK0                     ; PORT_USED                        ; Untyped             ;
; PORT_CLK1                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK2                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK3                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK4                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK5                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK6                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK7                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK8                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLK9                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATA                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDATAOUT              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANDONE                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCLKOUT1                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_SCLKOUT0                 ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ACTIVECLOCK              ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKLOSS                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK1                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_INCLK0                   ; PORT_USED                        ; Untyped             ;
; PORT_FBIN                     ; PORT_UNUSED                      ; Untyped             ;
; PORT_PLLENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CLKSWITCH                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ARESET                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_PFDENA                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLK                  ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANACLR                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANREAD                 ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANWRITE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_ENABLE0                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_ENABLE1                  ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_LOCKED                   ; PORT_UNUSED                      ; Untyped             ;
; PORT_CONFIGUPDATE             ; PORT_UNUSED                      ; Untyped             ;
; PORT_FBOUT                    ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_PHASEDONE                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASESTEP                ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASEUPDOWN              ; PORT_UNUSED                      ; Untyped             ;
; PORT_SCANCLKENA               ; PORT_UNUSED                      ; Untyped             ;
; PORT_PHASECOUNTERSELECT       ; PORT_UNUSED                      ; Untyped             ;
; PORT_VCOOVERRANGE             ; PORT_CONNECTIVITY                ; Untyped             ;
; PORT_VCOUNDERRANGE            ; PORT_CONNECTIVITY                ; Untyped             ;
; M_TEST_SOURCE                 ; 5                                ; Untyped             ;
; C0_TEST_SOURCE                ; 5                                ; Untyped             ;
; C1_TEST_SOURCE                ; 5                                ; Untyped             ;
; C2_TEST_SOURCE                ; 5                                ; Untyped             ;
; C3_TEST_SOURCE                ; 5                                ; Untyped             ;
; C4_TEST_SOURCE                ; 5                                ; Untyped             ;
; C5_TEST_SOURCE                ; 5                                ; Untyped             ;
; C6_TEST_SOURCE                ; 5                                ; Untyped             ;
; C7_TEST_SOURCE                ; 5                                ; Untyped             ;
; C8_TEST_SOURCE                ; 5                                ; Untyped             ;
; C9_TEST_SOURCE                ; 5                                ; Untyped             ;
; CBXI_PARAMETER                ; vga_pll_25_175_altpll            ; Untyped             ;
; VCO_FREQUENCY_CONTROL         ; AUTO                             ; Untyped             ;
; VCO_PHASE_SHIFT_STEP          ; 0                                ; Untyped             ;
; WIDTH_CLOCK                   ; 5                                ; Signed Integer      ;
; WIDTH_PHASECOUNTERSELECT      ; 4                                ; Untyped             ;
; USING_FBMIMICBIDIR_PORT       ; OFF                              ; Untyped             ;
; DEVICE_FAMILY                 ; MAX 10                           ; Untyped             ;
; SCAN_CHAIN_MIF_FILE           ; UNUSED                           ; Untyped             ;
; SIM_GATE_LOCK_DEVICE_BEHAVIOR ; OFF                              ; Untyped             ;
; AUTO_CARRY_CHAINS             ; ON                               ; AUTO_CARRY          ;
; IGNORE_CARRY_BUFFERS          ; OFF                              ; IGNORE_CARRY        ;
; AUTO_CASCADE_CHAINS           ; ON                               ; AUTO_CASCADE        ;
; IGNORE_CASCADE_BUFFERS        ; OFF                              ; IGNORE_CASCADE      ;
+-------------------------------+----------------------------------+---------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------+
; Parameter Settings for User Entity Instance: vga_controller:U2 ;
+----------------+-------+---------------------------------------+
; Parameter Name ; Value ; Type                                  ;
+----------------+-------+---------------------------------------+
; h_pulse        ; 96    ; Signed Integer                        ;
; h_bp           ; 48    ; Signed Integer                        ;
; h_pixels       ; 640   ; Signed Integer                        ;
; h_fp           ; 16    ; Signed Integer                        ;
; h_pol          ; '0'   ; Enumerated                            ;
; v_pulse        ; 2     ; Signed Integer                        ;
; v_bp           ; 33    ; Signed Integer                        ;
; v_pixels       ; 480   ; Signed Integer                        ;
; v_fp           ; 10    ; Signed Integer                        ;
; v_pol          ; '0'   ; Enumerated                            ;
+----------------+-------+---------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+--------------------------------------------------------------------+
; Parameter Settings for User Entity Instance: hw_image_generator:U3 ;
+------------------------+-------+-----------------------------------+
; Parameter Name         ; Value ; Type                              ;
+------------------------+-------+-----------------------------------+
; topBar                 ; 60    ; Signed Integer                    ;
; Top_Line_Top_Row       ; 61    ; Signed Integer                    ;
; Top_Line_Bottom_Row    ; 64    ; Signed Integer                    ;
; Bottom_Line_Top_Row    ; 421   ; Signed Integer                    ;
; Bottom_Line_Bottom_Row ; 424   ; Signed Integer                    ;
; playField              ; 420   ; Signed Integer                    ;
; bottomBar              ; 480   ; Signed Integer                    ;
; leftShipRowTop         ; 20    ; Signed Integer                    ;
; middleShipRowTop       ; 20    ; Signed Integer                    ;
; rightShipRowTop        ; 20    ; Signed Integer                    ;
; leftShipRowBottom      ; 50    ; Signed Integer                    ;
; middleShipRowBottom    ; 50    ; Signed Integer                    ;
; rightShipRowBottom     ; 50    ; Signed Integer                    ;
; leftShipColumnStart    ; 30    ; Signed Integer                    ;
; leftShipColumnEnd      ; 60    ; Signed Integer                    ;
; middleShipColumnStart  ; 70    ; Signed Integer                    ;
; middleShipColumnEnd    ; 100   ; Signed Integer                    ;
; rightShipColumnStart   ; 110   ; Signed Integer                    ;
; rightShipColumnEnd     ; 140   ; Signed Integer                    ;
; score_letter_5_left    ; 380   ; Signed Integer                    ;
; score_letter_5_right   ; 410   ; Signed Integer                    ;
; score_letter_4_left    ; 420   ; Signed Integer                    ;
; score_letter_4_right   ; 450   ; Signed Integer                    ;
; score_letter_3_left    ; 460   ; Signed Integer                    ;
; score_letter_3_right   ; 490   ; Signed Integer                    ;
; score_letter_2_left    ; 500   ; Signed Integer                    ;
; score_letter_2_right   ; 530   ; Signed Integer                    ;
; score_letter_1_left    ; 540   ; Signed Integer                    ;
; score_letter_1_right   ; 570   ; Signed Integer                    ;
; score_letter_0_left    ; 580   ; Signed Integer                    ;
; score_letter_0_right   ; 610   ; Signed Integer                    ;
+------------------------+-------+-----------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------+
; altpll Parameter Settings by Entity Instance                              ;
+-------------------------------+-------------------------------------------+
; Name                          ; Value                                     ;
+-------------------------------+-------------------------------------------+
; Number of entity instances    ; 1                                         ;
; Entity Instance               ; vga_pll_25_175:U1|altpll:altpll_component ;
;     -- OPERATION_MODE         ; NORMAL                                    ;
;     -- PLL_TYPE               ; AUTO                                      ;
;     -- PRIMARY_CLOCK          ; INCLK0                                    ;
;     -- INCLK0_INPUT_FREQUENCY ; 20000                                     ;
;     -- INCLK1_INPUT_FREQUENCY ; 0                                         ;
;     -- VCO_MULTIPLY_BY        ; 0                                         ;
;     -- VCO_DIVIDE_BY          ; 0                                         ;
+-------------------------------+-------------------------------------------+


+-------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "vga_controller:U2"                                                                     ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; Port    ; Type   ; Severity ; Details                                                                             ;
+---------+--------+----------+-------------------------------------------------------------------------------------+
; n_blank ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
; n_sync  ; Output ; Info     ; Connected to dangling logic. Logic that only feeds a dangling port will be removed. ;
+---------+--------+----------+-------------------------------------------------------------------------------------+


+-----------------------------------------------------+
; Post-Synthesis Netlist Statistics for Top Partition ;
+-----------------------+-----------------------------+
; Type                  ; Count                       ;
+-----------------------+-----------------------------+
; boundary_port         ; 88                          ;
; cycloneiii_ff         ; 75                          ;
;     CLR               ; 23                          ;
;     ENA               ; 33                          ;
;     ENA CLR           ; 19                          ;
; cycloneiii_lcell_comb ; 271                         ;
;     arith             ; 49                          ;
;         2 data inputs ; 49                          ;
;     normal            ; 222                         ;
;         0 data inputs ; 2                           ;
;         1 data inputs ; 5                           ;
;         2 data inputs ; 53                          ;
;         3 data inputs ; 28                          ;
;         4 data inputs ; 134                         ;
; cycloneiii_pll        ; 1                           ;
;                       ;                             ;
; Max LUT depth         ; 9.00                        ;
; Average LUT depth     ; 6.07                        ;
+-----------------------+-----------------------------+


+-------------------------------+
; Elapsed Time Per Partition    ;
+----------------+--------------+
; Partition Name ; Elapsed Time ;
+----------------+--------------+
; Top            ; 00:00:01     ;
+----------------+--------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus Prime Analysis & Synthesis
    Info: Version 20.1.1 Build 720 11/11/2020 SJ Lite Edition
    Info: Processing started: Sat Oct 09 14:55:53 2021
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off proj0 -c proj0
Warning (18236): Number of processors has not been specified which may cause overloading on shared machines.  Set the global assignment NUM_PARALLEL_PROCESSORS in your QSF to an appropriate value for best performance.
Info (20030): Parallel compilation is enabled and will use 2 of the 2 processors detected
Info (12021): Found 2 design units, including 1 entities, in source file bin2bcd_6digits.vhd
    Info (12022): Found design unit 1: Bin2BCD_6Digits-BEHAVIOURAL File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/Bin2BCD_6Digits.vhd Line: 15
    Info (12023): Found entity 1: Bin2BCD_6Digits File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/Bin2BCD_6Digits.vhd Line: 5
Info (12021): Found 2 design units, including 1 entities, in source file vga_pll_25_175.vhd
    Info (12022): Found design unit 1: vga_pll_25_175-SYN File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd Line: 51
    Info (12023): Found entity 1: vga_pll_25_175 File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd Line: 42
Info (12021): Found 2 design units, including 1 entities, in source file vga_controller.vhd
    Info (12022): Found design unit 1: vga_controller-behavior File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 52
    Info (12023): Found entity 1: vga_controller File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 28
Info (12021): Found 2 design units, including 1 entities, in source file hw_image_generator.vhd
    Info (12022): Found design unit 1: hw_image_generator-behavior File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 85
    Info (12023): Found entity 1: hw_image_generator File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 32
Info (12021): Found 2 design units, including 1 entities, in source file proj0.vhd
    Info (12022): Found design unit 1: proj0-arch File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 48
    Info (12023): Found entity 1: proj0 File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 6
Info (12127): Elaborating entity "proj0" for the top level hierarchy
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(22): used explicit default value for signal "dFix" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(23): used explicit default value for signal "ledFix" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(28): used explicit default value for signal "hex5" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(29): used explicit default value for signal "hex4" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(31): used explicit default value for signal "hex3" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(33): used explicit default value for signal "hex2" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(34): used explicit default value for signal "hex1" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
Warning (10540): VHDL Signal Declaration warning at proj0.vhd(35): used explicit default value for signal "hex0" because signal was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
Info (12128): Elaborating entity "vga_pll_25_175" for hierarchy "vga_pll_25_175:U1" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 103
Info (12128): Elaborating entity "altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd Line: 133
Info (12130): Elaborated megafunction instantiation "vga_pll_25_175:U1|altpll:altpll_component" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd Line: 133
Info (12133): Instantiated megafunction "vga_pll_25_175:U1|altpll:altpll_component" with the following parameter: File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_pll_25_175.vhd Line: 133
    Info (12134): Parameter "bandwidth_type" = "AUTO"
    Info (12134): Parameter "clk0_divide_by" = "147"
    Info (12134): Parameter "clk0_duty_cycle" = "50"
    Info (12134): Parameter "clk0_multiply_by" = "74"
    Info (12134): Parameter "clk0_phase_shift" = "0"
    Info (12134): Parameter "compensate_clock" = "CLK0"
    Info (12134): Parameter "inclk0_input_frequency" = "20000"
    Info (12134): Parameter "intended_device_family" = "MAX 10"
    Info (12134): Parameter "lpm_hint" = "CBX_MODULE_PREFIX=vga_pll_25_175"
    Info (12134): Parameter "lpm_type" = "altpll"
    Info (12134): Parameter "operation_mode" = "NORMAL"
    Info (12134): Parameter "pll_type" = "AUTO"
    Info (12134): Parameter "port_activeclock" = "PORT_UNUSED"
    Info (12134): Parameter "port_areset" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkbad1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkloss" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkswitch" = "PORT_UNUSED"
    Info (12134): Parameter "port_configupdate" = "PORT_UNUSED"
    Info (12134): Parameter "port_fbin" = "PORT_UNUSED"
    Info (12134): Parameter "port_inclk0" = "PORT_USED"
    Info (12134): Parameter "port_inclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_locked" = "PORT_UNUSED"
    Info (12134): Parameter "port_pfdena" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasecounterselect" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasedone" = "PORT_UNUSED"
    Info (12134): Parameter "port_phasestep" = "PORT_UNUSED"
    Info (12134): Parameter "port_phaseupdown" = "PORT_UNUSED"
    Info (12134): Parameter "port_pllena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanaclr" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclk" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanclkena" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandata" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandataout" = "PORT_UNUSED"
    Info (12134): Parameter "port_scandone" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanread" = "PORT_UNUSED"
    Info (12134): Parameter "port_scanwrite" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk0" = "PORT_USED"
    Info (12134): Parameter "port_clk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clk5" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena0" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena1" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena2" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena3" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena4" = "PORT_UNUSED"
    Info (12134): Parameter "port_clkena5" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk0" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk1" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk2" = "PORT_UNUSED"
    Info (12134): Parameter "port_extclk3" = "PORT_UNUSED"
    Info (12134): Parameter "width_clock" = "5"
Info (12021): Found 1 design units, including 1 entities, in source file db/vga_pll_25_175_altpll.v
    Info (12023): Found entity 1: vga_pll_25_175_altpll File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/db/vga_pll_25_175_altpll.v Line: 30
Info (12128): Elaborating entity "vga_pll_25_175_altpll" for hierarchy "vga_pll_25_175:U1|altpll:altpll_component|vga_pll_25_175_altpll:auto_generated" File: c:/intelfpga_lite/20.1/quartus/libraries/megafunctions/altpll.tdf Line: 898
Info (12128): Elaborating entity "vga_controller" for hierarchy "vga_controller:U2" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 104
Info (12128): Elaborating entity "hw_image_generator" for hierarchy "hw_image_generator:U3" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 105
Warning (10036): Verilog HDL or VHDL warning at hw_image_generator.vhd(103): object "Paused" assigned a value but never read File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 103
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(168): used initial value expression for variable "startWord" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 168
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(170): used initial value expression for variable "colLength" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 170
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(171): used initial value expression for variable "row_A_top" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 171
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(172): used initial value expression for variable "row_A_bot" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 172
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(173): used initial value expression for variable "row_B_top" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 173
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(174): used initial value expression for variable "row_B_bot" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 174
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(175): used initial value expression for variable "row_C_top" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 175
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(176): used initial value expression for variable "row_C_bot" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 176
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(179): used initial value expression for variable "T1topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 179
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(180): used initial value expression for variable "T1topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 180
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(181): used initial value expression for variable "NLtopStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 181
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(182): used initial value expression for variable "NLtopEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 182
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(183): used initial value expression for variable "NRtopStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 183
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(184): used initial value expression for variable "NRtopEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 184
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(185): used initial value expression for variable "T2topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 185
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(186): used initial value expression for variable "T2topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 186
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(187): used initial value expression for variable "E1topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 187
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(188): used initial value expression for variable "E1topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 188
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(189): used initial value expression for variable "C1topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 189
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(190): used initial value expression for variable "C1topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 190
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(191): used initial value expression for variable "HLtopStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 191
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(192): used initial value expression for variable "HLtopEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 192
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(193): used initial value expression for variable "HRtopStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 193
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(194): used initial value expression for variable "HRtopEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 194
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(195): used initial value expression for variable "E2topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 195
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(196): used initial value expression for variable "E2topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 196
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(197): used initial value expression for variable "C2topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 197
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(198): used initial value expression for variable "C2topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 198
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(199): used initial value expression for variable "E3topStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 199
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(200): used initial value expression for variable "E3topEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 200
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(203): used initial value expression for variable "T1midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 203
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(204): used initial value expression for variable "T1midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 204
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(205): used initial value expression for variable "NLmidStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 205
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(206): used initial value expression for variable "NLmidEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 206
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(207): used initial value expression for variable "NRmidStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 207
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(208): used initial value expression for variable "NRmidEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 208
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(210): used initial value expression for variable "T2midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 210
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(211): used initial value expression for variable "T2midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 211
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(212): used initial value expression for variable "E1midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 212
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(213): used initial value expression for variable "E1midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 213
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(214): used initial value expression for variable "C1midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 214
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(215): used initial value expression for variable "C1midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 215
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(216): used initial value expression for variable "HmidStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 216
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(217): used initial value expression for variable "HmidEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 217
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(218): used initial value expression for variable "E2midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 218
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(219): used initial value expression for variable "E2midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 219
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(220): used initial value expression for variable "C2midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 220
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(221): used initial value expression for variable "C2midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 221
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(222): used initial value expression for variable "E3midStart" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 222
Warning (10542): VHDL Variable Declaration warning at hw_image_generator.vhd(223): used initial value expression for variable "E3midEnd" because variable was never assigned a value File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 223
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(248): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 248
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(253): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 253
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(258): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 258
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(269): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 269
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(274): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 274
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(280): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 280
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(285): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 285
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(291): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 291
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(296): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 296
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(523): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 523
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(523): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 523
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(525): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 525
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(525): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 525
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(527): signal "Game_Over" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 527
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(527): signal "key" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 527
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(531): signal "Lives" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 531
Warning (10492): VHDL Process Statement warning at hw_image_generator.vhd(535): signal "SW0" is read inside the Process Statement but isn't in the Process Statement's sensitivity list File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/hw_image_generator.vhd Line: 535
Info (13000): Registers with preset signals will power-up high File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 43
Info (13003): DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back
Warning (13024): Output pins are stuck at VCC or GND
    Warning (13410): Pin "dFix[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "dFix[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "dFix[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "dFix[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "dFix[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "dFix[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 22
    Warning (13410): Pin "ledFix[0]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[1]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[2]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[3]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[4]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[5]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[6]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[7]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[8]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "ledFix[9]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 23
    Warning (13410): Pin "hex5[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex5[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 28
    Warning (13410): Pin "hex4[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex4[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 29
    Warning (13410): Pin "hex3[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex3[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 31
    Warning (13410): Pin "hex2[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex2[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 33
    Warning (13410): Pin "hex1[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex1[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 34
    Warning (13410): Pin "hex0[0]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[1]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[2]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[3]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[4]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[5]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "hex0[6]" is stuck at VCC File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 35
    Warning (13410): Pin "red_m[0]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[1]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[2]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[3]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[4]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[5]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[6]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
    Warning (13410): Pin "red_m[7]" is stuck at GND File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 39
Info (286030): Timing-Driven Synthesis is running
Critical Warning (18061): Ignored Power-Up Level option on the following registers
    Critical Warning (18010): Register vga_controller:U2|row[0] will power up to Low File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|row[31] will power up to Low File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[31] will power up to Low File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 65
    Critical Warning (18010): Register vga_controller:U2|column[0] will power up to Low File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/vga_controller.vhd Line: 65
Warning (20013): Ignored 24 assignments for entity "ADXL345_Driver" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity ADXL345_Driver -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity ADXL345_Driver -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "accelerometer_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity accelerometer_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity accelerometer_top -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw8p3" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw8p3 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw8p3 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw9p1" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw9p1 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw9p1 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "hw9p2" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity hw9p2 -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity hw9p2 -section_id Top was ignored
Warning (20013): Ignored 24 assignments for entity "vga_top" -- entity does not exist in design
    Warning (20014): Assignment for entity set_instance_assignment -name PARTITION_HIERARCHY root_partition -to | -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_NETLIST_TYPE SOURCE -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_FITTER_PRESERVATION_LEVEL PLACEMENT_AND_ROUTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_PRESERVE_HIGH_SPEED_TILES ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IGNORE_SOURCE_FILE_CHANGES OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ALWAYS_USE_QXP_NETLIST OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_COLOR 16764057 -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_ASSIGNMENTS REPLACE_CONFLICTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_EXISTING_LOGICLOCK_REGIONS UPDATE_CONFLICTING -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PIN_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_IMPORT_PROMOTE_ASSIGNMENTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_TYPE STANDARD_PARTITION -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ALLOW_MULTIPLE_PERSONAS OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ASD_REGION_ID 1 -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name CROSS_BOUNDARY_OPTIMIZATIONS OFF -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_CONSTANTS_ON_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PROPAGATE_INVERSIONS_ON_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name REMOVE_LOGIC_ON_UNCONNECTED_OUTPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name MERGE_EQUIVALENT_BIDIRS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name ABSORB_PATHS_FROM_OUTPUTS_TO_INPUTS ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_EXTRACT_HARD_BLOCK_NODES ON -entity vga_top -section_id Top was ignored
    Warning (20014): Assignment for entity set_global_assignment -name PARTITION_ENABLE_STRICT_PRESERVATION OFF -entity vga_top -section_id Top was ignored
Info (16010): Generating hard_block partition "hard_block:auto_generated_inst"
    Info (16011): Adding 1 node(s), including 0 DDIO, 1 PLL, 0 transceiver and 0 LCELL
Warning (21074): Design contains 1 input pin(s) that do not drive logic
    Warning (15610): No output dependent on input pin "SW0" File: C:/Users/Tyler McCormick/Desktop/ECE 4110/Project/ECE-4110-Project/proj0.vhd Line: 12
Info (21057): Implemented 395 device resources after synthesis - the final resource count might be different
    Info (21058): Implemented 4 input pins
    Info (21059): Implemented 84 output pins
    Info (21061): Implemented 306 logic cells
    Info (21065): Implemented 1 PLLs
Info: Quartus Prime Analysis & Synthesis was successful. 0 errors, 301 warnings
    Info: Peak virtual memory: 4790 megabytes
    Info: Processing ended: Sat Oct 09 14:56:08 2021
    Info: Elapsed time: 00:00:15
    Info: Total CPU time (on all processors): 00:00:31


