[
  {
    "description": "empty_circuit",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[1];\n",
    "expected_minimal_gates": 0,
    "expected_minimal_depth": 0,
    "expected_minimal_gates_at_minimal_depth": 0,
    "expected_minimal_two_qubit_gates": 0,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 0
  },
  {
    "description": "switched_cnot",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[2];h q; cx q[1], q[0];h q;\n",
    "expected_minimal_gates": 1,
    "expected_minimal_depth": 1,
    "expected_minimal_gates_at_minimal_depth": 1,
    "expected_minimal_two_qubit_gates": 1,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 1
  },
  {
    "description": "h_h_h_h",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[1];h q;h q;h q;h q;\n",
    "expected_minimal_gates": 0,
    "expected_minimal_depth": 0,
    "expected_minimal_gates_at_minimal_depth": 0,
    "expected_minimal_two_qubit_gates": 0,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 0
  },
  {
    "description": "swap_cx",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[2];swap q[0], q[1]; cx q[0], q[1];\n",
    "expected_minimal_gates": 2,
    "expected_minimal_depth": 2,
    "expected_minimal_gates_at_minimal_depth": 2,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 2
  },
  {
    "description": "commutation_simplification",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[2];x q; z q[0];cz q[0], q[1]; z q[0];\n",
    "expected_minimal_gates": 2,
    "expected_minimal_depth": 1,
    "expected_minimal_gates_at_minimal_depth": 2,
    "expected_minimal_two_qubit_gates": 0,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 2
  },
  {
    "description": "coupling_test_iswap",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[2];cx q[0], q[1]; cx q[1], q[0];\n",
    "expected_minimal_gates": 2,
    "expected_minimal_depth": 2,
    "expected_minimal_gates_at_minimal_depth": 2,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 2,
    "coupling_map": "{0,1};{1,0}"
  },
  {
    "description": "cx_coupling_test",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3];h q[1]; cx q[1], q[0]; cx q[1], q[2];\n",
    "expected_minimal_gates": 3,
    "expected_minimal_depth": 3,
    "expected_minimal_gates_at_minimal_depth": 3,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 3,
    "coupling_map": "{0,1};{1,0};{1,2};{2,1}"
  },
  {
    "description": "cx_coupling_test_init_1_final_2",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3];h q[1]; cx q[1], q[0]; cx q[1], q[2];\n",
    "expected_minimal_gates": 3,
    "expected_minimal_depth": 3,
    "expected_minimal_gates_at_minimal_depth": 3,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 3,
    "coupling_map": "{0,2};{2,0};{1,2};{2,1}"
  },
  {
    "description": "cx_coupling_test_init_1_final_0",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3];h q[1]; cx q[1], q[0]; cx q[1], q[2];\n",
    "expected_minimal_gates": 3,
    "expected_minimal_depth": 3,
    "expected_minimal_gates_at_minimal_depth": 3,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 3,
    "coupling_map": "{0,2};{2,0};{1,0};{0,1}"
  },
  {
    "description": "cx_coupling_test_init_2_final_0",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3];h q[2]; cx q[2], q[0]; cx q[2], q[1];\n",
    "expected_minimal_gates": 3,
    "expected_minimal_depth": 3,
    "expected_minimal_gates_at_minimal_depth": 3,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 3,
    "coupling_map": "{0,2};{2,0};{1,0};{0,1}"
  },
  {
    "description": "coupling_test_3qubit_cnots_at_0",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3]; h q[0]; cx q[0], q[1]; s q[2]; cx q[1], q[2]; h q[2]; z q[0];\n",
    "expected_minimal_gates": 5,
    "expected_minimal_depth": 4,
    "expected_minimal_gates_at_minimal_depth": 5,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 5,
    "coupling_map": "{0,2};{2,0};{1,0};{0,1}"
  },
  {
    "description": "coupling_test_3qubit_cnots_at_1",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3]; h q[0]; cx q[0], q[1]; s q[2]; cx q[1], q[2]; h q[2]; z q[0];\n",
    "expected_minimal_gates": 5,
    "expected_minimal_depth": 4,
    "expected_minimal_gates_at_minimal_depth": 5,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 5,
    "coupling_map": "{1,2};{2,1};{1,0};{0,1}"
  },
  {
    "description": "coupling_test_irred_3qubit_cnots_at_1",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3]; h q[0]; cx q[0], q[1]; cx q[1], q[2]; x q[1]; h q[2]; cx q[2], q[1];\n",
    "expected_minimal_gates": 6,
    "expected_minimal_depth": 4,
    "expected_minimal_gates_at_minimal_depth": 9,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 8,
    "coupling_map": "{1,2};{2,1};{1,0};{0,1}"
  },
  {
    "description": "coupling_test_irred_3qubit_cnots_at_2",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3]; h q[0]; cx q[0], q[1]; cx q[1], q[2]; x q[1]; h q[2]; cx q[2], q[1];\n",
    "expected_minimal_gates": 6,
    "expected_minimal_depth": 4,
    "expected_minimal_gates_at_minimal_depth": 9,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 8,
    "coupling_map": "{0,2};{2,0};{2,1};{1,2}"
  },
  {
    "description": "coupling_test_irred_3qubit_cnots_at_0",
    "initial_circuit": "OPENQASM 2.0;include \"qelib1.inc\";qreg q[3]; h q[0]; cx q[0], q[1]; cx q[1], q[2]; x q[1]; h q[2]; cx q[2], q[1];\n",
    "expected_minimal_gates": 6,
    "expected_minimal_depth": 4,
    "expected_minimal_gates_at_minimal_depth": 9,
    "expected_minimal_two_qubit_gates": 2,
    "expected_minimal_gates_at_minimal_two_qubit_gates": 8,
    "coupling_map": "{0,2};{2,0};{0,1};{1,0}"
  }
]
