Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2019.2 (win64) Build 2708876 Wed Nov  6 21:40:23 MST 2019
| Date         : Fri Oct 17 11:35:19 2025
| Host         : Datdatnguyen running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -file top_timing_summary_routed.rpt -pb top_timing_summary_routed.pb -rpx top_timing_summary_routed.rpx -warn_on_violation
| Design       : top
| Device       : 7a100t-csg324
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        



check_timing report

Table of Contents
-----------------
1. checking no_clock
2. checking constant_clock
3. checking pulse_width_clock
4. checking unconstrained_internal_endpoints
5. checking no_input_delay
6. checking no_output_delay
7. checking multiple_clock
8. checking generated_clocks
9. checking loops
10. checking partial_input_delay
11. checking partial_output_delay
12. checking latch_loops

1. checking no_clock
--------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock
--------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock
-----------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints
--------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay
--------------------------
 There are 2 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay
---------------------------
 There are 14 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock
--------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks
----------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops
-----------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay
--------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay
---------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops
------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      5.934        0.000                      0                  214        0.158        0.000                      0                  214        4.500        0.000                       0                   120  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock    Waveform(ns)       Period(ns)      Frequency(MHz)
-----    ------------       ----------      --------------
sys_clk  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk             5.934        0.000                      0                  214        0.158        0.000                      0                  214        4.500        0.000                       0                   120  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk
  To Clock:  sys_clk

Setup :            0  Failing Endpoints,  Worst Slack        5.934ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.158ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             5.934ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.020ns  (logic 2.115ns (52.610%)  route 1.905ns (47.390%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.039ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.016ns = ( 15.016 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.088 r  hold_cnt_reg[16]_i_2/O[1]
                         net (fo=1, routed)           0.943     9.031    hold_cnt0[14]
    SLICE_X86Y110        LUT4 (Prop_lut4_I2_O)        0.303     9.334 r  hold_cnt[14]_i_1/O
                         net (fo=1, routed)           0.000     9.334    hold_cnt[14]
    SLICE_X86Y110        FDRE                                         r  hold_cnt_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.594    15.016    i_clk_IBUF_BUFG
    SLICE_X86Y110        FDRE                                         r  hold_cnt_reg[14]/C
                         clock pessimism              0.259    15.275    
                         clock uncertainty           -0.035    15.240    
    SLICE_X86Y110        FDRE (Setup_fdre_C_D)        0.029    15.269    hold_cnt_reg[14]
  -------------------------------------------------------------------
                         required time                         15.269    
                         arrival time                          -9.334    
  -------------------------------------------------------------------
                         slack                                  5.934    

Slack (MET) :             5.969ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[17]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.032ns  (logic 2.113ns (52.409%)  route 1.919ns (47.591%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  hold_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    hold_cnt_reg[16]_i_2_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     8.090 r  hold_cnt_reg[19]_i_5/O[0]
                         net (fo=1, routed)           0.957     9.047    hold_cnt0[17]
    SLICE_X88Y112        LUT4 (Prop_lut4_I2_O)        0.299     9.346 r  hold_cnt[17]_i_1/O
                         net (fo=1, routed)           0.000     9.346    hold_cnt[17]
    SLICE_X88Y112        FDRE                                         r  hold_cnt_reg[17]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.592    15.014    i_clk_IBUF_BUFG
    SLICE_X88Y112        FDRE                                         r  hold_cnt_reg[17]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X88Y112        FDRE (Setup_fdre_C_D)        0.077    15.315    hold_cnt_reg[17]
  -------------------------------------------------------------------
                         required time                         15.315    
                         arrival time                          -9.346    
  -------------------------------------------------------------------
                         slack                                  5.969    

Slack (MET) :             5.991ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[18]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        4.013ns  (logic 2.229ns (55.541%)  route 1.784ns (44.459%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.041ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.014ns = ( 15.014 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  hold_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    hold_cnt_reg[16]_i_2_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     8.202 r  hold_cnt_reg[19]_i_5/O[1]
                         net (fo=1, routed)           0.822     9.025    hold_cnt0[18]
    SLICE_X88Y112        LUT4 (Prop_lut4_I2_O)        0.303     9.328 r  hold_cnt[18]_i_1/O
                         net (fo=1, routed)           0.000     9.328    hold_cnt[18]
    SLICE_X88Y112        FDRE                                         r  hold_cnt_reg[18]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.592    15.014    i_clk_IBUF_BUFG
    SLICE_X88Y112        FDRE                                         r  hold_cnt_reg[18]/C
                         clock pessimism              0.259    15.273    
                         clock uncertainty           -0.035    15.238    
    SLICE_X88Y112        FDRE (Setup_fdre_C_D)        0.081    15.319    hold_cnt_reg[18]
  -------------------------------------------------------------------
                         required time                         15.319    
                         arrival time                          -9.328    
  -------------------------------------------------------------------
                         slack                                  5.991    

Slack (MET) :             6.019ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.982ns  (logic 1.999ns (50.196%)  route 1.983ns (49.804%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.976 r  hold_cnt_reg[16]_i_2/O[0]
                         net (fo=1, routed)           1.021     8.998    hold_cnt0[13]
    SLICE_X88Y111        LUT4 (Prop_lut4_I2_O)        0.299     9.297 r  hold_cnt[13]_i_1/O
                         net (fo=1, routed)           0.000     9.297    hold_cnt[13]
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    i_clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[13]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X88Y111        FDRE (Setup_fdre_C_D)        0.077    15.316    hold_cnt_reg[13]
  -------------------------------------------------------------------
                         required time                         15.316    
                         arrival time                          -9.297    
  -------------------------------------------------------------------
                         slack                                  6.019    

Slack (MET) :             6.057ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[19]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.943ns  (logic 2.163ns (54.863%)  route 1.780ns (45.137%))
  Logic Levels:           6  (CARRY4=5 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.868 r  hold_cnt_reg[16]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.868    hold_cnt_reg[16]_i_2_n_0
    SLICE_X87Y113        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     8.107 r  hold_cnt_reg[19]_i_5/O[2]
                         net (fo=1, routed)           0.818     8.925    hold_cnt0[19]
    SLICE_X86Y111        LUT4 (Prop_lut4_I2_O)        0.332     9.257 r  hold_cnt[19]_i_2/O
                         net (fo=1, routed)           0.000     9.257    hold_cnt[19]
    SLICE_X86Y111        FDRE                                         r  hold_cnt_reg[19]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    i_clk_IBUF_BUFG
    SLICE_X86Y111        FDRE                                         r  hold_cnt_reg[19]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X86Y111        FDRE (Setup_fdre_C_D)        0.075    15.314    hold_cnt_reg[19]
  -------------------------------------------------------------------
                         required time                         15.314    
                         arrival time                          -9.257    
  -------------------------------------------------------------------
                         slack                                  6.057    

Slack (MET) :             6.142ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[16]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.864ns  (logic 2.097ns (54.272%)  route 1.767ns (45.728%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     8.067 r  hold_cnt_reg[16]_i_2/O[3]
                         net (fo=1, routed)           0.805     8.872    hold_cnt0[16]
    SLICE_X88Y111        LUT4 (Prop_lut4_I2_O)        0.306     9.178 r  hold_cnt[16]_i_1/O
                         net (fo=1, routed)           0.000     9.178    hold_cnt[16]
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[16]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    i_clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[16]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X88Y111        FDRE (Setup_fdre_C_D)        0.081    15.320    hold_cnt_reg[16]
  -------------------------------------------------------------------
                         required time                         15.320    
                         arrival time                          -9.178    
  -------------------------------------------------------------------
                         slack                                  6.142    

Slack (MET) :             6.189ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.765ns  (logic 2.001ns (53.148%)  route 1.764ns (46.852%))
  Logic Levels:           4  (CARRY4=3 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.974 r  hold_cnt_reg[12]_i_2/O[1]
                         net (fo=1, routed)           0.802     8.776    hold_cnt0[10]
    SLICE_X86Y111        LUT4 (Prop_lut4_I2_O)        0.303     9.079 r  hold_cnt[10]_i_1/O
                         net (fo=1, routed)           0.000     9.079    hold_cnt[10]
    SLICE_X86Y111        FDRE                                         r  hold_cnt_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    i_clk_IBUF_BUFG
    SLICE_X86Y111        FDRE                                         r  hold_cnt_reg[10]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X86Y111        FDRE (Setup_fdre_C_D)        0.029    15.268    hold_cnt_reg[10]
  -------------------------------------------------------------------
                         required time                         15.268    
                         arrival time                          -9.079    
  -------------------------------------------------------------------
                         slack                                  6.189    

Slack (MET) :             6.342ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.700ns  (logic 1.915ns (51.753%)  route 1.785ns (48.247%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.040ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.015ns = ( 15.015 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.259ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.860 r  hold_cnt_reg[8]_i_2/O[1]
                         net (fo=1, routed)           0.823     8.684    hold_cnt0[6]
    SLICE_X88Y111        LUT4 (Prop_lut4_I2_O)        0.331     9.015 r  hold_cnt[6]_i_1/O
                         net (fo=1, routed)           0.000     9.015    hold_cnt[6]
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.593    15.015    i_clk_IBUF_BUFG
    SLICE_X88Y111        FDRE                                         r  hold_cnt_reg[6]/C
                         clock pessimism              0.259    15.274    
                         clock uncertainty           -0.035    15.239    
    SLICE_X88Y111        FDRE (Setup_fdre_C_D)        0.118    15.357    hold_cnt_reg[6]
  -------------------------------------------------------------------
                         required time                         15.357    
                         arrival time                          -9.015    
  -------------------------------------------------------------------
                         slack                                  6.342    

Slack (MET) :             6.372ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.642ns  (logic 1.895ns (52.032%)  route 1.747ns (47.968%))
  Logic Levels:           3  (CARRY4=2 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.839 r  hold_cnt_reg[8]_i_2/O[3]
                         net (fo=1, routed)           0.785     8.624    hold_cnt0[8]
    SLICE_X85Y111        LUT4 (Prop_lut4_I2_O)        0.332     8.956 r  hold_cnt[8]_i_1/O
                         net (fo=1, routed)           0.000     8.956    hold_cnt[8]
    SLICE_X85Y111        FDRE                                         r  hold_cnt_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.591    15.013    i_clk_IBUF_BUFG
    SLICE_X85Y111        FDRE                                         r  hold_cnt_reg[8]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y111        FDRE (Setup_fdre_C_D)        0.075    15.328    hold_cnt_reg[8]
  -------------------------------------------------------------------
                         required time                         15.328    
                         arrival time                          -8.956    
  -------------------------------------------------------------------
                         slack                                  6.372    

Slack (MET) :             6.387ns  (required time - arrival time)
  Source:                 hold_cnt_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            hold_cnt_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk rise@10.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        3.581ns  (logic 2.019ns (56.386%)  route 1.562ns (43.614%))
  Logic Levels:           5  (CARRY4=4 LUT4=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    5.013ns = ( 15.013 - 10.000 ) 
    Source Clock Delay      (SCD):    5.314ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.482     1.482 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           2.025     3.506    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.096     3.602 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.712     5.314    i_clk_IBUF_BUFG
    SLICE_X85Y110        FDRE                                         r  hold_cnt_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y110        FDRE (Prop_fdre_C_Q)         0.419     5.733 r  hold_cnt_reg[1]/Q
                         net (fo=3, routed)           0.962     6.695    hold_cnt_reg_n_0_[1]
    SLICE_X87Y109        CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.831     7.526 r  hold_cnt_reg[4]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.526    hold_cnt_reg[4]_i_2_n_0
    SLICE_X87Y110        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.640 r  hold_cnt_reg[8]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.640    hold_cnt_reg[8]_i_2_n_0
    SLICE_X87Y111        CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.754 r  hold_cnt_reg[12]_i_2/CO[3]
                         net (fo=1, routed)           0.000     7.754    hold_cnt_reg[12]_i_2_n_0
    SLICE_X87Y112        CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.993 r  hold_cnt_reg[16]_i_2/O[2]
                         net (fo=1, routed)           0.600     8.593    hold_cnt0[15]
    SLICE_X85Y111        LUT4 (Prop_lut4_I2_O)        0.302     8.895 r  hold_cnt[15]_i_1/O
                         net (fo=1, routed)           0.000     8.895    hold_cnt[15]
    SLICE_X85Y111        FDRE                                         r  hold_cnt_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)   10.000    10.000 r  
    E3                                                0.000    10.000 r  i_clk (IN)
                         net (fo=0)                   0.000    10.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         1.411    11.411 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           1.920    13.331    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.091    13.422 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         1.591    15.013    i_clk_IBUF_BUFG
    SLICE_X85Y111        FDRE                                         r  hold_cnt_reg[15]/C
                         clock pessimism              0.275    15.288    
                         clock uncertainty           -0.035    15.253    
    SLICE_X85Y111        FDRE (Setup_fdre_C_D)        0.029    15.282    hold_cnt_reg[15]
  -------------------------------------------------------------------
                         required time                         15.282    
                         arrival time                          -8.895    
  -------------------------------------------------------------------
                         slack                                  6.387    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.158ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.251ns  (logic 0.141ns (56.174%)  route 0.110ns (43.826%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     1.514    u_spi/CLK
    SLICE_X85Y116        FDRE                                         r  u_spi/r_miso_buf_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_spi/r_miso_buf_reg[6]/Q
                         net (fo=1, routed)           0.110     1.765    u_spi/r_miso_buf_reg_n_0_[6]
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    u_spi/CLK
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[7]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.078     1.607    u_spi/o_din_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.607    
                         arrival time                           1.765    
  -------------------------------------------------------------------
                         slack                                  0.158    

Slack (MET) :             0.168ns  (arrival time - required time)
  Source:                 temp_l_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp16_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.253ns  (logic 0.141ns (55.730%)  route 0.112ns (44.270%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    i_clk_IBUF_BUFG
    SLICE_X85Y114        FDRE                                         r  temp_l_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y114        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  temp_l_reg[3]/Q
                         net (fo=1, routed)           0.112     1.768    temp_l_reg_n_0_[3]
    SLICE_X85Y113        FDRE                                         r  temp16_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.032    i_clk_IBUF_BUFG
    SLICE_X85Y113        FDRE                                         r  temp16_reg[3]/C
                         clock pessimism             -0.501     1.530    
    SLICE_X85Y113        FDRE (Hold_fdre_C_D)         0.070     1.600    temp16_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.600    
                         arrival time                           1.768    
  -------------------------------------------------------------------
                         slack                                  0.168    

Slack (MET) :             0.171ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.261ns  (logic 0.141ns (54.048%)  route 0.120ns (45.952%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     1.514    u_spi/CLK
    SLICE_X85Y116        FDRE                                         r  u_spi/r_miso_buf_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_spi/r_miso_buf_reg[3]/Q
                         net (fo=2, routed)           0.120     1.775    u_spi/p_1_in[4]
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    u_spi/CLK
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[4]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.075     1.604    u_spi/o_din_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.604    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.171    

Slack (MET) :             0.172ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/o_din_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.263ns  (logic 0.141ns (53.571%)  route 0.122ns (46.429%))
  Logic Levels:           0  
  Clock Path Skew:        0.015ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     1.514    u_spi/CLK
    SLICE_X85Y116        FDRE                                         r  u_spi/r_miso_buf_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y116        FDRE (Prop_fdre_C_Q)         0.141     1.655 r  u_spi/r_miso_buf_reg[5]/Q
                         net (fo=2, routed)           0.122     1.778    u_spi/p_1_in[6]
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    u_spi/CLK
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[6]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X85Y115        FDRE (Hold_fdre_C_D)         0.076     1.605    u_spi/o_din_reg[6]
  -------------------------------------------------------------------
                         required time                         -1.605    
                         arrival time                           1.778    
  -------------------------------------------------------------------
                         slack                                  0.172    

Slack (MET) :             0.176ns  (arrival time - required time)
  Source:                 u_spi/o_din_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp_h_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.260ns  (logic 0.141ns (54.218%)  route 0.119ns (45.782%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    u_spi/CLK
    SLICE_X85Y115        FDRE                                         r  u_spi/o_din_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X85Y115        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  u_spi/o_din_reg[0]/Q
                         net (fo=2, routed)           0.119     1.775    o_din[0]
    SLICE_X82Y115        FDRE                                         r  temp_h_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    i_clk_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  temp_h_reg[0]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X82Y115        FDRE (Hold_fdre_C_D)         0.070     1.599    temp_h_reg[0]
  -------------------------------------------------------------------
                         required time                         -1.599    
                         arrival time                           1.775    
  -------------------------------------------------------------------
                         slack                                  0.176    

Slack (MET) :             0.181ns  (arrival time - required time)
  Source:                 temp_h_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp16_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.247ns  (logic 0.141ns (57.182%)  route 0.106ns (42.818%))
  Logic Levels:           0  
  Clock Path Skew:        0.014ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    i_clk_IBUF_BUFG
    SLICE_X82Y115        FDRE                                         r  temp_h_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X82Y115        FDRE (Prop_fdre_C_Q)         0.141     1.656 r  temp_h_reg[0]/Q
                         net (fo=1, routed)           0.106     1.762    temp_h_reg_n_0_[0]
    SLICE_X84Y115        FDRE                                         r  temp16_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    i_clk_IBUF_BUFG
    SLICE_X84Y115        FDRE                                         r  temp16_reg[8]/C
                         clock pessimism             -0.501     1.529    
    SLICE_X84Y115        FDRE (Hold_fdre_C_D)         0.052     1.581    temp16_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.581    
                         arrival time                           1.762    
  -------------------------------------------------------------------
                         slack                                  0.181    

Slack (MET) :             0.190ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.281ns  (logic 0.227ns (80.665%)  route 0.054ns (19.335%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.031ns
    Source Clock Delay      (SCD):    1.515ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.596     1.515    u_spi/CLK
    SLICE_X89Y116        FDRE                                         r  u_spi/r_mosi_buf_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X89Y116        FDRE (Prop_fdre_C_Q)         0.128     1.643 r  u_spi/r_mosi_buf_reg[4]/Q
                         net (fo=1, routed)           0.054     1.698    u_spi/p_2_in[5]
    SLICE_X89Y116        LUT6 (Prop_lut6_I5_O)        0.099     1.797 r  u_spi/r_mosi_buf[5]_i_1/O
                         net (fo=1, routed)           0.000     1.797    u_spi/r_mosi_buf[5]_i_1_n_0
    SLICE_X89Y116        FDRE                                         r  u_spi/r_mosi_buf_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.031    u_spi/CLK
    SLICE_X89Y116        FDRE                                         r  u_spi/r_mosi_buf_reg[5]/C
                         clock pessimism             -0.515     1.515    
    SLICE_X89Y116        FDRE (Hold_fdre_C_D)         0.091     1.606    u_spi/r_mosi_buf_reg[5]
  -------------------------------------------------------------------
                         required time                         -1.606    
                         arrival time                           1.797    
  -------------------------------------------------------------------
                         slack                                  0.190    

Slack (MET) :             0.196ns  (arrival time - required time)
  Source:                 u_spi/r_mosi_buf_reg[0]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_mosi_buf_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.288ns  (logic 0.227ns (78.877%)  route 0.061ns (21.123%))
  Logic Levels:           1  (LUT6=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.032ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.515ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    u_spi/CLK
    SLICE_X86Y115        FDRE                                         r  u_spi/r_mosi_buf_reg[0]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X86Y115        FDRE (Prop_fdre_C_Q)         0.128     1.644 r  u_spi/r_mosi_buf_reg[0]/Q
                         net (fo=1, routed)           0.061     1.705    u_spi/p_2_in[1]
    SLICE_X86Y115        LUT6 (Prop_lut6_I0_O)        0.099     1.804 r  u_spi/r_mosi_buf[1]_i_1/O
                         net (fo=1, routed)           0.000     1.804    u_spi/r_mosi_buf[1]
    SLICE_X86Y115        FDRE                                         r  u_spi/r_mosi_buf_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.866     2.032    u_spi/CLK
    SLICE_X86Y115        FDRE                                         r  u_spi/r_mosi_buf_reg[1]/C
                         clock pessimism             -0.515     1.516    
    SLICE_X86Y115        FDRE (Hold_fdre_C_D)         0.092     1.608    u_spi/r_mosi_buf_reg[1]
  -------------------------------------------------------------------
                         required time                         -1.608    
                         arrival time                           1.804    
  -------------------------------------------------------------------
                         slack                                  0.196    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 u_spi/r_miso_buf_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            u_spi/r_miso_buf_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.287ns  (logic 0.164ns (57.167%)  route 0.123ns (42.833%))
  Logic Levels:           0  
  Clock Path Skew:        0.013ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.030ns
    Source Clock Delay      (SCD):    1.514ns
    Clock Pessimism Removal (CPR):    0.502ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.595     1.514    u_spi/CLK
    SLICE_X84Y116        FDRE                                         r  u_spi/r_miso_buf_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X84Y116        FDRE (Prop_fdre_C_Q)         0.164     1.678 r  u_spi/r_miso_buf_reg[2]/Q
                         net (fo=2, routed)           0.123     1.801    u_spi/p_1_in[3]
    SLICE_X85Y116        FDRE                                         r  u_spi/r_miso_buf_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.865     2.030    u_spi/CLK
    SLICE_X85Y116        FDRE                                         r  u_spi/r_miso_buf_reg[3]/C
                         clock pessimism             -0.502     1.527    
    SLICE_X85Y116        FDRE (Hold_fdre_C_D)         0.070     1.597    u_spi/r_miso_buf_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.597    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.204    

Slack (MET) :             0.204ns  (arrival time - required time)
  Source:                 temp_h_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            temp16_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk rise@0.000ns - sys_clk rise@0.000ns)
  Data Path Delay:        0.277ns  (logic 0.141ns (50.871%)  route 0.136ns (49.129%))
  Logic Levels:           0  
  Clock Path Skew:        0.016ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    2.034ns
    Source Clock Delay      (SCD):    1.516ns
    Clock Pessimism Removal (CPR):    0.501ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.250     0.250 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.644     0.894    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.026     0.920 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.597     1.516    i_clk_IBUF_BUFG
    SLICE_X87Y113        FDRE                                         r  temp_h_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X87Y113        FDRE (Prop_fdre_C_Q)         0.141     1.657 r  temp_h_reg[4]/Q
                         net (fo=1, routed)           0.136     1.794    temp_h_reg_n_0_[4]
    SLICE_X87Y112        FDRE                                         r  temp16_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk rise edge)    0.000     0.000 r  
    E3                                                0.000     0.000 r  i_clk (IN)
                         net (fo=0)                   0.000     0.000    i_clk
    E3                   IBUF (Prop_ibuf_I_O)         0.438     0.438 r  i_clk_IBUF_inst/O
                         net (fo=1, routed)           0.699     1.136    i_clk_IBUF
    BUFGCTRL_X0Y16       BUFG (Prop_bufg_I_O)         0.029     1.165 r  i_clk_IBUF_BUFG_inst/O
                         net (fo=119, routed)         0.868     2.034    i_clk_IBUF_BUFG
    SLICE_X87Y112        FDRE                                         r  temp16_reg[12]/C
                         clock pessimism             -0.501     1.532    
    SLICE_X87Y112        FDRE (Hold_fdre_C_D)         0.057     1.589    temp16_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.589    
                         arrival time                           1.794    
  -------------------------------------------------------------------
                         slack                                  0.204    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { i_clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location        Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y16  i_clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y113   FSM_sequential_t_state_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y112   FSM_sequential_t_state_reg[1]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y112   FSM_sequential_t_state_reg[2]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y113   c_addr_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y113   c_addr_reg[4]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y113   c_ready_reg/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X85Y110   hold_cnt_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y111   hold_cnt_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X86Y111   hold_cnt_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y115   temp16_reg[15]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X84Y115   temp16_reg[8]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   temp_h_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X82Y115   temp_h_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y115   temp_h_reg[2]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y115   temp_h_reg[3]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y115   temp_h_reg[6]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X83Y115   temp_h_reg[7]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y115   u_spi/o_din_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X85Y115   u_spi/o_din_reg[1]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   hold_cnt_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   hold_cnt_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y111   hold_cnt_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   hold_cnt_reg[14]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y111   hold_cnt_reg[16]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   hold_cnt_reg[19]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y110   hold_cnt_reg[2]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   hold_cnt_reg[3]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X86Y111   hold_cnt_reg[5]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X88Y111   hold_cnt_reg[6]/C



