{ "Info" "IQSYN_SYNTHESIZE_TOP_PARTITION" "" "Starting Logic Optimization and Technology Mapping for Top Partition" {  } {  } 0 281020 "Starting Logic Optimization and Technology Mapping for Top Partition" 0 0 "Quartus II" 0 0 1583390881917 ""}
{ "Info" "IMLS_MLS_PRESET_POWER_UP" "" "Registers with preset signals will power-up high" {  } { { "../sor/uart_tx.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/uart_tx.v" 6 -1 0 } } { "../sor/sdram_rd.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/sdram_rd.v" 89 -1 0 } } { "../sor/sdram_init.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/sdram_init.v" 73 -1 0 } } { "../sor/sdram_aref.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/sdram_aref.v" 107 -1 0 } } { "../sor/sdram_wr.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/sdram_wr.v" 295 -1 0 } } { "../sor/sdram_rd.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/sdram_rd.v" 316 -1 0 } }  } 0 13000 "Registers with preset signals will power-up high" 0 0 "Quartus II" 0 0 1583390882002 ""}
{ "Info" "IMLS_MLS_DEV_CLRN_SETS_REGISTERS" "" "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" {  } {  } 0 13003 "DEV_CLRn pin will set, and not reset, register with preset signal due to NOT Gate Push-Back" 0 0 "Quartus II" 0 0 1583390882002 ""}
{ "Warning" "WMLS_MLS_STUCK_PIN_HDR" "" "Output pins are stuck at VCC or GND" { { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cke VCC " "Pin \"sdram_cke\" is stuck at VCC" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 10 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882140 "|ctrl_top|sdram_cke"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_cs_n GND " "Pin \"sdram_cs_n\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 11 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882140 "|ctrl_top|sdram_cs_n"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[2\] GND " "Pin \"sdram_addr\[2\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882140 "|ctrl_top|sdram_addr[2]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[3\] GND " "Pin \"sdram_addr\[3\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[3]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[6\] GND " "Pin \"sdram_addr\[6\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[6]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[7\] GND " "Pin \"sdram_addr\[7\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[7]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[8\] GND " "Pin \"sdram_addr\[8\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[8]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[9\] GND " "Pin \"sdram_addr\[9\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[9]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_addr\[11\] GND " "Pin \"sdram_addr\[11\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 12 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_addr[11]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_baddr\[0\] GND " "Pin \"sdram_baddr\[0\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_baddr[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_baddr\[1\] GND " "Pin \"sdram_baddr\[1\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 13 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_baddr[1]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[0\] GND " "Pin \"sdram_dqm\[0\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_dqm[0]"} { "Warning" "WMLS_MLS_STUCK_PIN" "sdram_dqm\[1\] GND " "Pin \"sdram_dqm\[1\]\" is stuck at GND" {  } { { "../sor/ctrl_top.v" "" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 17 -1 0 } }  } 0 13410 "Pin \"%1!s!\" is stuck at %2!s!" 0 0 "Quartus II" 0 0 1583390882141 "|ctrl_top|sdram_dqm[1]"}  } {  } 0 13024 "Output pins are stuck at VCC or GND" 0 0 "Quartus II" 0 0 1583390882140 ""}
{ "Info" "ISUTIL_TIMING_DRIVEN_SYNTHESIS_RUNNING_ON_PARTITION" "Top " "Timing-Driven Synthesis is running on partition \"Top\"" {  } {  } 0 286031 "Timing-Driven Synthesis is running on partition \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390882276 ""}
{ "Info" "ISCL_SCL_LOST_FANOUT_MSG_HDR" "1 " "1 registers lost all their fanouts during netlist optimizations." {  } {  } 0 17049 "%1!d! registers lost all their fanouts during netlist optimizations." 0 0 "Quartus II" 0 0 1583390883116 ""}
{ "Info" "ISCL_SCL_WANNA_REM_USR_WIRE" "" "Found the following redundant logic cells in design" { { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[0\] " "Logic cell \"rfifo_rd_data\[0\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[0\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[1\] " "Logic cell \"rfifo_rd_data\[1\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[1\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[2\] " "Logic cell \"rfifo_rd_data\[2\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[2\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[3\] " "Logic cell \"rfifo_rd_data\[3\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[3\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[4\] " "Logic cell \"rfifo_rd_data\[4\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[4\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[5\] " "Logic cell \"rfifo_rd_data\[5\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[5\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[6\] " "Logic cell \"rfifo_rd_data\[6\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[6\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_data\[7\] " "Logic cell \"rfifo_rd_data\[7\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_data\[7\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 43 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_rd_en " "Logic cell \"rfifo_rd_en\"" {  } { { "../sor/ctrl_top.v" "rfifo_rd_en" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 42 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[0\] " "Logic cell \"rfifo_wr_data\[0\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[0\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[1\] " "Logic cell \"rfifo_wr_data\[1\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[1\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[2\] " "Logic cell \"rfifo_wr_data\[2\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[2\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[3\] " "Logic cell \"rfifo_wr_data\[3\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[3\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[4\] " "Logic cell \"rfifo_wr_data\[4\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[4\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[5\] " "Logic cell \"rfifo_wr_data\[5\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[5\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[6\] " "Logic cell \"rfifo_wr_data\[6\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[6\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_data\[7\] " "Logic cell \"rfifo_wr_data\[7\]\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_data\[7\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 40 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "rfifo_wr_en " "Logic cell \"rfifo_wr_en\"" {  } { { "../sor/ctrl_top.v" "rfifo_wr_en" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 39 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[0\] " "Logic cell \"wfifo_rd_data\[0\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[0\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[1\] " "Logic cell \"wfifo_rd_data\[1\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[1\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[2\] " "Logic cell \"wfifo_rd_data\[2\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[2\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[3\] " "Logic cell \"wfifo_rd_data\[3\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[3\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[4\] " "Logic cell \"wfifo_rd_data\[4\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[4\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[5\] " "Logic cell \"wfifo_rd_data\[5\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[5\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[6\] " "Logic cell \"wfifo_rd_data\[6\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[6\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_data\[7\] " "Logic cell \"wfifo_rd_data\[7\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_data\[7\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 35 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_rd_en " "Logic cell \"wfifo_rd_en\"" {  } { { "../sor/ctrl_top.v" "wfifo_rd_en" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 34 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[0\] " "Logic cell \"wfifo_wr_data\[0\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[0\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[1\] " "Logic cell \"wfifo_wr_data\[1\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[1\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[2\] " "Logic cell \"wfifo_wr_data\[2\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[2\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[3\] " "Logic cell \"wfifo_wr_data\[3\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[3\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[4\] " "Logic cell \"wfifo_wr_data\[4\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[4\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[5\] " "Logic cell \"wfifo_wr_data\[5\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[5\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[6\] " "Logic cell \"wfifo_wr_data\[6\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[6\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""} { "Info" "ISCL_SCL_CELL_NAME" "wfifo_wr_data\[7\] " "Logic cell \"wfifo_wr_data\[7\]\"" {  } { { "../sor/ctrl_top.v" "wfifo_wr_data\[7\]" { Text "E:/Prj/altera_prj/ctrl_top/sor/ctrl_top.v" 29 -1 0 } }  } 0 17048 "Logic cell \"%1!s!\"" 0 0 "Quartus II" 0 0 1583390883130 ""}  } {  } 0 17016 "Found the following redundant logic cells in design" 0 0 "Quartus II" 0 0 1583390883130 ""}
{ "Info" "ICUT_CUT_TM_SUMMARY" "489 " "Implemented 489 device resources after synthesis - the final resource count might be different" { { "Info" "ICUT_CUT_TM_IPINS" "3 " "Implemented 3 input pins" {  } {  } 0 21058 "Implemented %1!d! input pins" 0 0 "Quartus II" 0 0 1583390883136 ""} { "Info" "ICUT_CUT_TM_OPINS" "78 " "Implemented 78 output pins" {  } {  } 0 21059 "Implemented %1!d! output pins" 0 0 "Quartus II" 0 0 1583390883136 ""} { "Info" "ICUT_CUT_TM_BIDIRS" "16 " "Implemented 16 bidirectional pins" {  } {  } 0 21060 "Implemented %1!d! bidirectional pins" 0 0 "Quartus II" 0 0 1583390883136 ""} { "Info" "ICUT_CUT_TM_LCELLS" "376 " "Implemented 376 logic cells" {  } {  } 0 21061 "Implemented %1!d! logic cells" 0 0 "Quartus II" 0 0 1583390883136 ""} { "Info" "ICUT_CUT_TM_RAMS" "16 " "Implemented 16 RAM segments" {  } {  } 0 21064 "Implemented %1!d! RAM segments" 0 0 "Quartus II" 0 0 1583390883136 ""}  } {  } 0 21057 "Implemented %1!d! device resources after synthesis - the final resource count might be different" 0 0 "Quartus II" 0 0 1583390883136 ""}
{ "Info" "IQEXE_ERROR_COUNT" "Analysis & Synthesis 0 s 14 s Quartus II 64-Bit " "Quartus II 64-Bit Analysis & Synthesis was successful. 0 errors, 14 warnings" { { "Info" "IQEXE_END_PEAK_VSIZE_MEMORY" "650 " "Peak virtual memory: 650 megabytes" {  } {  } 0 0 "Peak virtual memory: %1!s! megabytes" 0 0 "Quartus II" 0 0 1583390883205 ""} { "Info" "IQEXE_END_BANNER_TIME" "Thu Mar 05 14:48:03 2020 " "Processing ended: Thu Mar 05 14:48:03 2020" {  } {  } 0 0 "Processing ended: %1!s!" 0 0 "Quartus II" 0 0 1583390883205 ""} { "Info" "IQEXE_ELAPSED_TIME" "00:00:03 " "Elapsed time: 00:00:03" {  } {  } 0 0 "Elapsed time: %1!s!" 0 0 "Quartus II" 0 0 1583390883205 ""} { "Info" "IQEXE_ELAPSED_CPU_TIME" "00:00:06 " "Total CPU time (on all processors): 00:00:06" {  } {  } 0 0 "Total CPU time (on all processors): %1!s!" 0 0 "Quartus II" 0 0 1583390883205 ""}  } {  } 0 0 "%6!s! %1!s! was successful. %2!d! error%3!s!, %4!d! warning%5!s!" 0 0 "Quartus II" 0 0 1583390883205 ""}
