module delay( input clk, input X, output Y);

always @(posedge clk) begin
ac <=X;
end
assign Y = ac;
reg ac;
endmodule