#-----------------------------------------------------------
# Vivado v2013.3 (64-bit)
# SW Build 329390 on Wed Oct 16 18:26:55 MDT 2013
# IP Build 192953 on Wed Oct 16 08:44:02 MDT 2013
# Start of session at: Tue Jun 24 10:24:16 2014
# Process ID: 3134
# Log file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/red_pitaya_top.rdi
# Journal file: /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/vivado.jou
#-----------------------------------------------------------
INFO: [Common 17-78] Attempting to get a license: Implementation
WARNING: [Common 17-301] Failed to get a license: Implementation
WARNING: [Vivado 15-19] WARNING: No 'Implementation' license found. This message may be safely ignored if a Vivado WebPACK or device-locked license, common for board kits, will be used during implementation.

INFO: [Common 17-78] Attempting to get a license: Synthesis
WARNING: [Common 17-301] Failed to get a license: Synthesis
INFO: [Device 21-36] Loading parts and site information from /opt/Xilinx/Vivado/2013.3/data/parts/arch.xml
Parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
Finished parsing RTL primitives file [/opt/Xilinx/Vivado/2013.3/data/parts/xilinx/rtl/prims/rtl_prims.xml]
source red_pitaya_top.tcl -notrace
INFO: [Project 1-11] Changing the constrs_type of fileset 'constrs_1' to 'XDC'.
Design is defaulting to srcset: sources_1
Design is defaulting to constrset: constrs_1
INFO: [Netlist 29-17] Analyzing 137 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 0 CPU seconds
INFO: [Project 1-479] Netlist was created with Vivado 2013.3
Loading clock regions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockRegion.xml
Loading clock buffers from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/ClockBuffers.xml
Loading clock placement rules from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/ClockPlacerRules.xml
Loading package pin functions from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/PinFunctions.xml...
Loading package from /opt/Xilinx/Vivado/2013.3/data/parts/xilinx/zynq/zynq/xc7z010/clg400/Package.xml
Loading io standards from /opt/Xilinx/Vivado/2013.3/data/./parts/xilinx/zynq/IOStandards.xml
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Common 17-78] Attempting to get a license: Internal_bitstream
WARNING: [Common 17-301] Failed to get a license: Internal_bitstream
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/sources_1/bd/system/ip/system_processing_system7_0_0/system_processing_system7_0_0.xdc] for cell 'i_ps/system_i/system_i/processing_system7_0/inst'
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
INFO: [Timing 38-35] Done setting XDC timing constraints. [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
INFO: [Timing 38-2] Deriving generated clocks [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc:265]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/code/red_pitaya.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.srcs/constrs_1/new/red_pitaya_top.xdc]
Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-3134-polarbox1/dcp/red_pitaya_top.xdc]
Finished Parsing XDC File [/home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/.Xil/Vivado-3134-polarbox1/dcp/red_pitaya_top.xdc]
INFO: [Memdata 28-143] Successfully populated the BRAM INIT strings from the following elf files: 
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 18 instances were transformed.
  IOBUF => IOBUF (OBUFT, IBUF): 16 instances
  OBUFDS => OBUFDS_DUAL_BUF (OBUFDS, OBUFDS, INV): 2 instances

link_design: Time (s): cpu = 00:00:28 ; elapsed = 00:00:31 . Memory (MB): peak = 1295.414 ; gain = 581.949
Command: opt_design
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:00.38 ; elapsed = 00:00:00.56 . Memory (MB): peak = 1303.426 ; gain = 7.012

Starting Logic Optimization Task
Logic Optimization | Checksum: 4bfd13e2
INFO: [Timing 38-35] Done setting XDC timing constraints.

Phase 1 Retarget
INFO: [Opt 31-138] Pushed 1 inverter(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 6c8858bd

Time (s): cpu = 00:00:03 ; elapsed = 00:00:02 . Memory (MB): peak = 1303.426 ; gain = 0.000

Phase 2 Constant Propagation
INFO: [Opt 31-138] Pushed 0 inverter(s).
INFO: [Opt 31-10] Eliminated 117 cells.
Phase 2 Constant Propagation | Checksum: ed2dcb27

Time (s): cpu = 00:00:03 ; elapsed = 00:00:03 . Memory (MB): peak = 1303.426 ; gain = 0.000

Phase 3 Sweep
INFO: [Opt 31-12] Eliminated 1474 unconnected nets.
INFO: [Opt 31-11] Eliminated 93 unconnected cells.
Phase 3 Sweep | Checksum: 2a38f238

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.426 ; gain = 0.000
Ending Logic Optimization Task | Checksum: 2a38f238

Time (s): cpu = 00:00:04 ; elapsed = 00:00:04 . Memory (MB): peak = 1303.426 ; gain = 0.000
Implement Debug Cores | Checksum: 4bfd13e2

Starting Power Optimization Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
INFO: [Pwropt 34-9] Applying IDT optimizations ...
INFO: [Pwropt 34-10] Applying ODC optimizations ...

INFO: [Pwropt 34-162] WRITE_MODE attribute of 0 BRAM(s) out of a total of 28 was updated to NO_CHANGE to save power.
    Run report_power_opt to get a complete listing of the BRAMs updated.
INFO: [Pwropt 34-201] Structural ODC has moved 0 WE to EN ports
Number of BRAM Ports augmented: 14 newly gated: 14 Total Ports: 56
Number of Flops added for Enable Generation: 6

Ending Power Optimization Task | Checksum: c667efe2

Time (s): cpu = 00:00:10 ; elapsed = 00:00:08 . Memory (MB): peak = 1401.008 ; gain = 97.582
INFO: [Common 17-83] Releasing license: Implementation
30 Infos, 1 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:13 . Memory (MB): peak = 1401.008 ; gain = 105.594
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.25 ; elapsed = 00:00:00.28 . Memory (MB): peak = 1401.012 ; gain = 0.000
Command: place_design -directive SpreadLogic_high
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command place_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.

Starting Placer Task
INFO: [Place 46-5] The placer was invoked with the 'SpreadLogic_high' directive.
INFO: [Place 30-611] Multithreading enabled for place_design using a maximum of 4 CPUs

Phase 1 Placer Initialization
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.1 Mandatory Logic Optimization
INFO: [Opt 31-140] Inserted 0 IBUFs to IO ports without IO buffers.
INFO: [Opt 31-141] Inserted 0 OBUFs to IO ports without IO buffers.
INFO: [Opt 31-138] Pushed 0 inverter(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.01 . Memory (MB): peak = 1401.012 ; gain = 0.000
Phase 1.1 Mandatory Logic Optimization | Checksum: 432ad808

Time (s): cpu = 00:00:00.45 ; elapsed = 00:00:00.51 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.2 Build Super Logic Region (SLR) Database
Phase 1.2 Build Super Logic Region (SLR) Database | Checksum: 432ad808

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.52 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.3 Add Constraints
Phase 1.3 Add Constraints | Checksum: 432ad808

Time (s): cpu = 00:00:00.46 ; elapsed = 00:00:00.53 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.4 Build Macros
Phase 1.4 Build Macros | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.5 Routing Based Site Exclusion
Phase 1.5 Routing Based Site Exclusion | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:01 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.6 Implementation Feasibility check
WARNING: [Place 30-568] A LUT 'i_daisy/txp_dv_reg_i_2' is driving clock pin of 17 registers. This could lead to large hold time violations. First few involved registers are:
	i_daisy/txp_dat_reg[1] {LDCE}
	i_daisy/txp_dat_reg[2] {LDCE}
	i_daisy/txp_dat_reg[3] {LDCE}
	i_daisy/txp_dat_reg[4] {LDCE}
	i_daisy/txp_dat_reg[5] {LDCE}
WARNING: [Place 30-12] An IO Bus FIXED_IO_mio with more than one IO standard is found. Components associated with this bus are: 
	FIXED_IO_mio[0] of IOStandard LVCMOS33
	FIXED_IO_mio[1] of IOStandard LVCMOS33
	FIXED_IO_mio[2] of IOStandard LVCMOS33
	FIXED_IO_mio[3] of IOStandard LVCMOS33
	FIXED_IO_mio[4] of IOStandard LVCMOS33
	FIXED_IO_mio[5] of IOStandard LVCMOS33
	FIXED_IO_mio[6] of IOStandard LVCMOS33
	FIXED_IO_mio[7] of IOStandard LVCMOS33
	FIXED_IO_mio[8] of IOStandard LVCMOS33
	FIXED_IO_mio[9] of IOStandard LVCMOS33
	FIXED_IO_mio[10] of IOStandard LVCMOS33
	FIXED_IO_mio[11] of IOStandard LVCMOS33
	FIXED_IO_mio[12] of IOStandard LVCMOS33
	FIXED_IO_mio[13] of IOStandard LVCMOS33
	FIXED_IO_mio[14] of IOStandard LVCMOS33
	FIXED_IO_mio[15] of IOStandard LVCMOS33
	FIXED_IO_mio[16] of IOStandard LVCMOS25
	FIXED_IO_mio[17] of IOStandard LVCMOS25
	FIXED_IO_mio[18] of IOStandard LVCMOS25
	FIXED_IO_mio[19] of IOStandard LVCMOS25
	FIXED_IO_mio[20] of IOStandard LVCMOS25
	FIXED_IO_mio[21] of IOStandard LVCMOS25
	FIXED_IO_mio[22] of IOStandard LVCMOS25
	FIXED_IO_mio[23] of IOStandard LVCMOS25
	FIXED_IO_mio[24] of IOStandard LVCMOS25
	FIXED_IO_mio[25] of IOStandard LVCMOS25
	FIXED_IO_mio[26] of IOStandard LVCMOS25
	FIXED_IO_mio[27] of IOStandard LVCMOS25
	FIXED_IO_mio[28] of IOStandard LVCMOS25
	FIXED_IO_mio[29] of IOStandard LVCMOS25
	FIXED_IO_mio[30] of IOStandard LVCMOS25
	FIXED_IO_mio[31] of IOStandard LVCMOS25
	FIXED_IO_mio[32] of IOStandard LVCMOS25
	FIXED_IO_mio[33] of IOStandard LVCMOS25
	FIXED_IO_mio[34] of IOStandard LVCMOS25
	FIXED_IO_mio[35] of IOStandard LVCMOS25
	FIXED_IO_mio[36] of IOStandard LVCMOS25
	FIXED_IO_mio[37] of IOStandard LVCMOS25
	FIXED_IO_mio[38] of IOStandard LVCMOS25
	FIXED_IO_mio[39] of IOStandard LVCMOS25
	FIXED_IO_mio[40] of IOStandard LVCMOS25
	FIXED_IO_mio[41] of IOStandard LVCMOS25
	FIXED_IO_mio[42] of IOStandard LVCMOS25
	FIXED_IO_mio[43] of IOStandard LVCMOS25
	FIXED_IO_mio[44] of IOStandard LVCMOS25
	FIXED_IO_mio[45] of IOStandard LVCMOS25
	FIXED_IO_mio[46] of IOStandard LVCMOS25
	FIXED_IO_mio[47] of IOStandard LVCMOS25
	FIXED_IO_mio[48] of IOStandard LVCMOS25
	FIXED_IO_mio[49] of IOStandard LVCMOS25
	FIXED_IO_mio[50] of IOStandard LVCMOS25
	FIXED_IO_mio[51] of IOStandard LVCMOS25
	FIXED_IO_mio[52] of IOStandard LVCMOS25
	FIXED_IO_mio[53] of IOStandard LVCMOS25
Phase 1.6 Implementation Feasibility check | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.7 Pre-Place Cells
Phase 1.7 Pre-Place Cells | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:02 ; elapsed = 00:00:02 . Memory (MB): peak = 1401.012 ; gain = 0.000

Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device
Phase 1.8 IO Placement/ Clock Placement/ Build Placer Device | Checksum: 9ebaeb3b

Time (s): cpu = 00:00:08 ; elapsed = 00:00:19 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 1.9 Build Placer Netlist Model

Phase 1.9.1 Place Init Design

Phase 1.9.1.1 Build Clock Data
Phase 1.9.1.1 Build Clock Data | Checksum: fdf9a795

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1407.020 ; gain = 6.008
Phase 1.9.1 Place Init Design | Checksum: 9f10eaf4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:21 . Memory (MB): peak = 1407.020 ; gain = 6.008
Phase 1.9 Build Placer Netlist Model | Checksum: 9f10eaf4

Time (s): cpu = 00:00:14 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 1.10 Constrain Clocks/Macros

Phase 1.10.1 Constrain Global/Regional Clocks
Phase 1.10.1 Constrain Global/Regional Clocks | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.020 ; gain = 6.008
Phase 1.10 Constrain Clocks/Macros | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.020 ; gain = 6.008
Phase 1 Placer Initialization | Checksum: 0698be32

Time (s): cpu = 00:00:15 ; elapsed = 00:00:22 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 2 Global Placement
Phase 2 Global Placement | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:46 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 3 Detail Placement

Phase 3.1 Commit Multi Column Macros
Phase 3.1 Commit Multi Column Macros | Checksum: ffffffffabe6b8c1

Time (s): cpu = 00:01:11 ; elapsed = 00:00:47 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 3.2 Commit Most Macros & LUTRAMs
Phase 3.2 Commit Most Macros & LUTRAMs | Checksum: fffffffff00f767d

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 3.3 Area Swap Optimization
Phase 3.3 Area Swap Optimization | Checksum: 894d9698

Time (s): cpu = 00:01:17 ; elapsed = 00:00:49 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 3.4 Timing Path Optimizer
Phase 3.4 Timing Path Optimizer | Checksum: a5ced97c

Time (s): cpu = 00:01:20 ; elapsed = 00:00:51 . Memory (MB): peak = 1407.020 ; gain = 6.008

Phase 3.5 Commit Small Macros & Core Logic
Phase 3.5 Commit Small Macros & Core Logic | Checksum: 7b850885

Time (s): cpu = 00:01:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 3.6 Re-assign LUT pins
Phase 3.6 Re-assign LUT pins | Checksum: 7b850885

Time (s): cpu = 00:01:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1413.031 ; gain = 12.020
Phase 3 Detail Placement | Checksum: 7b850885

Time (s): cpu = 00:01:25 ; elapsed = 00:00:55 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4 Post Placement Optimization and Clean-Up

Phase 4.1 Post Placement Timing Optimization

Phase 4.1.1 Restore Best Placement
Phase 4.1.1 Restore Best Placement | Checksum: 6cdfced7

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 1413.031 ; gain = 12.020
Phase 4.1 Post Placement Timing Optimization | Checksum: 6cdfced7

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.2 Post Placement Cleanup
Phase 4.2 Post Placement Cleanup | Checksum: 1c1eb98e

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.3 Placer Reporting

Phase 4.3.1 Congestion Reporting
Phase 4.3.1 Congestion Reporting | Checksum: 1c1eb98e

Time (s): cpu = 00:03:30 ; elapsed = 00:03:26 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.3.2 Dump Critical Paths 
Phase 4.3.2 Dump Critical Paths  | Checksum: 1c1eb98e

Time (s): cpu = 00:03:31 ; elapsed = 00:03:27 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.3.3 Restore STA
Phase 4.3.3 Restore STA | Checksum: 1c1eb98e

Time (s): cpu = 00:03:31 ; elapsed = 00:03:27 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.3.4 Print Final WNS
INFO: [Place 30-100] Post Placement Timing Summary | WNS=-0.946 | TNS=-10.917|

Phase 4.3.4 Print Final WNS | Checksum: 1c1eb98e

Time (s): cpu = 00:03:41 ; elapsed = 00:03:30 . Memory (MB): peak = 1413.031 ; gain = 12.020
Phase 4.3 Placer Reporting | Checksum: 8dab1319

Time (s): cpu = 00:03:41 ; elapsed = 00:03:30 . Memory (MB): peak = 1413.031 ; gain = 12.020

Phase 4.4 Final Placement Cleanup
Phase 4.4 Final Placement Cleanup | Checksum: ecea4c57

Time (s): cpu = 00:03:41 ; elapsed = 00:03:30 . Memory (MB): peak = 1413.031 ; gain = 12.020
Phase 4 Post Placement Optimization and Clean-Up | Checksum: ecea4c57

Time (s): cpu = 00:03:41 ; elapsed = 00:03:30 . Memory (MB): peak = 1413.031 ; gain = 12.020
Ending Placer Task | Checksum: a5296a78

Time (s): cpu = 00:03:41 ; elapsed = 00:03:30 . Memory (MB): peak = 1413.031 ; gain = 12.020
INFO: [Common 17-83] Releasing license: Implementation
42 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
place_design completed successfully
place_design: Time (s): cpu = 00:03:44 ; elapsed = 00:03:36 . Memory (MB): peak = 1413.031 ; gain = 12.020
INFO: [Timing 38-163] DEBUG : Generate clock report | CPU: 0.51 secs 

report_utilization: Time (s): cpu = 00:00:00.24 ; elapsed = 00:00:00.32 . Memory (MB): peak = 1415.047 ; gain = 0.000
INFO: [Designutils 20-134] DEBUG : Generate Control Sets report | CPU: 0.23 secs 
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.96 ; elapsed = 00:00:01 . Memory (MB): peak = 1415.051 ; gain = 0.000
Command: phys_opt_design -directive AggressiveFanoutOpt
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Vivado_Tcl 4-137] Directive used for phys_opt_design is: AggressiveFanoutOpt

Starting Physical Synthesis Task

Phase 1 Physical Synthesis Initialization
Phase 1 Physical Synthesis Initialization | Checksum: 69266613

Time (s): cpu = 00:00:06 ; elapsed = 00:00:03 . Memory (MB): peak = 1415.051 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.01 ; elapsed = 00:00:00.02 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 2 Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 5 candidate nets for fanout optimization.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_3. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/n_0_rd_do_reg. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_ps/i_gp0_slave/sys_addr_o[3]. Replicated 2 times.
INFO: [Physopt 32-81] Processed net i_test/n_0_sys_rdata_o[31]_INST_0_i_4. Replicated 1 times.
INFO: [Physopt 32-81] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_1. Replicated 1 times.
INFO: [Physopt 32-29] End Pass 1. Optimized 5 nets. Created 6 new instances.

Phase 2 Fanout Optimization | Checksum: 4bed32fe

Time (s): cpu = 00:00:09 ; elapsed = 00:00:06 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 3 Placement Based Optimization
INFO: [Physopt 32-660] Identified 100 candidate nets for placement-based optimization.
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[5].  Did not re-place instance i_scope/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_88.  Did not re-place instance i_ps_i_88
INFO: [Physopt 32-662] Processed net ps_sys_rdata[5].  Did not re-place instance i_ps_i_27
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[4].  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_91.  Did not re-place instance i_ps_i_91
INFO: [Physopt 32-662] Processed net ps_sys_rdata[4].  Did not re-place instance i_ps_i_28
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[6].  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_85.  Did not re-place instance i_ps_i_85
INFO: [Physopt 32-662] Processed net ps_sys_rdata[6].  Did not re-place instance i_ps_i_26
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[10].  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_73.  Did not re-place instance i_ps_i_73
INFO: [Physopt 32-662] Processed net ps_sys_rdata[10].  Did not re-place instance i_ps_i_22
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[4]_INST_0_i_3.  Did not re-place instance i_scope/sys_rdata_o[4]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[6]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[6]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[1]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[1].  Did not re-place instance i_asg/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_99.  Did not re-place instance i_ps_i_99
INFO: [Physopt 32-662] Processed net ps_sys_rdata[1].  Did not re-place instance i_ps_i_31
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_3
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[5]_INST_0_i_5.  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[5].  Did not re-place instance i_asg/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_87.  Re-placed instance i_ps_i_87
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[11]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0_i_2
INFO: [Physopt 32-662] Processed net i_asg/sys_rdata_o[11].  Did not re-place instance i_asg/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_69.  Did not re-place instance i_ps_i_69
INFO: [Physopt 32-662] Processed net ps_sys_rdata[11].  Did not re-place instance i_ps_i_21
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[0]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[0].  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_103.  Did not re-place instance i_ps_i_103
INFO: [Physopt 32-662] Processed net ps_sys_rdata[0].  Did not re-place instance i_ps_i_32
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_5.  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[11].  Did not re-place instance i_scope/sys_rdata_o[11]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_70.  Did not re-place instance i_ps_i_70
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[9]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[9]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[9].  Re-placed instance i_asg/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_75.  Re-placed instance i_ps_i_75
INFO: [Physopt 32-662] Processed net ps_sys_rdata[9].  Did not re-place instance i_ps_i_23
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[10]_INST_0_i_2.  Did not re-place instance i_asg/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[10].  Re-placed instance i_asg/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_72.  Re-placed instance i_ps_i_72
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[5].  Re-placed instance i_pid/set_21_kp_reg[5]
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_b_filt_bb_reg[10].  Re-placed instance i_scope/set_b_filt_bb_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[5]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[5]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[5].  Re-placed instance i_pid/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_2.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_8.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_8
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[11]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[11]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_scope/sys_rdata_o[9].  Re-placed instance i_scope/sys_rdata_o[9]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_76.  Did not re-place instance i_ps_i_76
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[8]_INST_0_i_2.  Re-placed instance i_asg/sys_rdata_o[8]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[8].  Re-placed instance i_asg/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_78.  Re-placed instance i_ps_i_78
INFO: [Physopt 32-662] Processed net ps_sys_rdata[8].  Did not re-place instance i_ps_i_24
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[1].  Did not re-place instance i_scope/sys_rdata_o[1]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_100.  Did not re-place instance i_ps_i_100
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[7]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[7]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[7]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[7].  Re-placed instance i_asg/sys_rdata_o[7]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_81.  Did not re-place instance i_ps_i_81
INFO: [Physopt 32-662] Processed net ps_sys_rdata[7].  Did not re-place instance i_ps_i_25
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[1]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[1]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[2]_INST_0_i_5.  Re-placed instance i_scope/sys_rdata_o[2]_INST_0_i_5
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[2].  Did not re-place instance i_scope/sys_rdata_o[2]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_97.  Re-placed instance i_ps_i_97
INFO: [Physopt 32-662] Processed net ps_sys_rdata[2].  Did not re-place instance i_ps_i_30
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[8]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_scope/sys_rdata_o[8].  Did not re-place instance i_scope/sys_rdata_o[8]_INST_0
INFO: [Physopt 32-662] Processed net n_0_i_ps_i_79.  Did not re-place instance i_ps_i_79
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[9]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[9]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[31]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[31]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_2.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_2
INFO: [Physopt 32-663] Processed net i_ps/i_gp0_slave/sys_addr_o[8].  Re-placed instance i_ps/i_gp0_slave/sys_addr_o[8]_INST_0
INFO: [Physopt 32-663] Processed net i_hk/n_0_sys_rdata_o[7]_INST_0_i_7.  Re-placed instance i_hk/sys_rdata_o[7]_INST_0_i_7
INFO: [Physopt 32-663] Processed net i_hk/sys_rdata_o[5].  Re-placed instance i_hk/sys_rdata_o[5]_INST_0
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/rd_araddr[8].  Did not re-place instance i_ps/i_gp0_slave/rd_araddr_reg[8]
INFO: [Physopt 32-662] Processed net i_scope/n_0_sys_rdata_o[0]_INST_0_i_4.  Did not re-place instance i_scope/sys_rdata_o[0]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_set_21_kp_reg[10].  Re-placed instance i_pid/set_21_kp_reg[10]
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_4.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_4
INFO: [Physopt 32-663] Processed net i_pid/n_0_sys_rdata_o[10]_INST_0_i_6.  Re-placed instance i_pid/sys_rdata_o[10]_INST_0_i_6
INFO: [Physopt 32-663] Processed net i_pid/sys_rdata_o[10].  Re-placed instance i_pid/sys_rdata_o[10]_INST_0
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[5]_INST_0_i_4.  Re-placed instance i_scope/sys_rdata_o[5]_INST_0_i_4
INFO: [Physopt 32-662] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_3.  Did not re-place instance i_asg/sys_rdata_o[6]_INST_0_i_3
INFO: [Physopt 32-663] Processed net i_asg/n_0_sys_rdata_o[6]_INST_0_i_5.  Re-placed instance i_asg/sys_rdata_o[6]_INST_0_i_5
INFO: [Physopt 32-663] Processed net i_asg/sys_rdata_o[6].  Re-placed instance i_asg/sys_rdata_o[6]_INST_0
INFO: [Physopt 32-663] Processed net n_0_i_ps_i_84.  Re-placed instance i_ps_i_84
INFO: [Physopt 32-663] Processed net i_scope/n_0_set_a_filt_pp_reg[10].  Re-placed instance i_scope/set_a_filt_pp_reg[10]
INFO: [Physopt 32-663] Processed net i_scope/n_0_sys_rdata_o[10]_INST_0_i_10.  Re-placed instance i_scope/sys_rdata_o[10]_INST_0_i_10
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[8].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[8]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[2].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[2]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[9].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[9]
INFO: [Physopt 32-662] Processed net i_ps/i_gp0_slave/axi_rdata_o[1].  Did not re-place instance i_ps/i_gp0_slave/axi_rdata_o_reg[1]
INFO: [Physopt 32-661] Optimized 42 nets.  Re-placed 42 instances.
Phase 3 Placement Based Optimization | Checksum: 407cc5c5

Time (s): cpu = 00:00:34 ; elapsed = 00:00:29 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 4 Rewire
INFO: [Physopt 32-246] Starting Signal Push optimization...
INFO: [Physopt 32-197] Pass 1. Identified 20 candidate nets for rewire optimization.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[5]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[4]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[6]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[1]. Rewired (signal push) i_asg/n_0_sys_rdata_o[1]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[11]. Rewired (signal push) i_asg/n_0_sys_rdata_o[11]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[1]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[5]. Rewired (signal push) i_asg/n_0_sys_rdata_o[5]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[3]. Rewired (signal push) i_asg/n_0_sys_rdata_o[3]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[4]. Rewired (signal push) i_asg/n_0_sys_rdata_o[4]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[0]. Rewired (signal push) i_asg/n_0_sys_rdata_o[0]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_scope/sys_rdata_o[9]. Rewired (signal push) i_scope/n_0_sys_rdata_o[9]_INST_0_i_5 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[8]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_pid/sys_rdata_o[11]. Rewiring did not optimize the net.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[2]. Rewired (signal push) i_asg/n_0_sys_rdata_o[2]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[9]. Rewired (signal push) i_asg/n_0_sys_rdata_o[9]_INST_0_i_2 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[7]. Rewired (signal push) i_asg/n_0_sys_rdata_o[7]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-242] Processed net i_asg/sys_rdata_o[6]. Rewired (signal push) i_asg/n_0_sys_rdata_o[6]_INST_0_i_3 to 1 loads. Replicated 0 times.
INFO: [Physopt 32-134] Processed net i_scope/sys_rdata_o[12]. Rewiring did not optimize the net.
INFO: [Physopt 32-134] Processed net i_scope/n_0_sys_rdata_o[8]_INST_0_i_2. Rewiring did not optimize the net.
INFO: [Physopt 32-29] End Pass 1. Optimized 11 nets. Created 0 new instance.

INFO: [Physopt 32-238] Finished Signal Push optimization...

Phase 4 Rewire | Checksum: 950a239d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:33 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 5 Critical Cell Optimization
INFO: [Physopt 32-68] No nets found for critical-cell optimization.
Phase 5 Critical Cell Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 6 DSP Register Optimization
INFO: [Physopt 32-456] No candidate cells for DSP register optimization found in the design.
Phase 6 DSP Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 7 BRAM Register Optimization
INFO: [Physopt 32-526] No candidate cells for BRAM register optimization found in the design
Phase 7 BRAM Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 8 Shift Register Optimization
INFO: [Physopt 32-677] No candidate cells for Shift Register optimization found in the design
INFO: [Physopt 32-361] Design WNS. Before: -0.946ns After: -0.946ns.
Phase 8 Shift Register Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:39 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 9 Critical Pin Optimization
INFO: [Physopt 32-606] Identified 17 candidate nets for critical-pin optimization.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_88.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_73.  Swapped 1 critical pins.
INFO: [Physopt 32-613] Processed net n_0_i_ps_i_70.  Swapped 1 critical pins.
INFO: [Physopt 32-608] Optimized 3 nets.  Swapped 3 pins.
Phase 9 Critical Pin Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 10 Very High Fanout Optimization
INFO: [Physopt 32-76] Pass 1. Identified 2 candidate nets for fanout optimization.
INFO: [Physopt 32-29] End Pass 1. Optimized 0 net. Created 0 new instance.

Phase 10 Very High Fanout Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000

Phase 11 BRAM Enable Optimization
Phase 11 BRAM Enable Optimization | Checksum: 950a239d

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000
Netlist sorting complete. Time (s): cpu = 00:00:00.02 ; elapsed = 00:00:00.03 . Memory (MB): peak = 1415.051 ; gain = 0.000
INFO: [Physopt 32-603] Post Physical Optimization Timing Summary | WNS=-0.871 | TNS=-9.740 |
Ending Physical Synthesis Task | Checksum: 53858c51

Time (s): cpu = 00:00:40 ; elapsed = 00:00:34 . Memory (MB): peak = 1415.051 ; gain = 0.000
INFO: [Common 17-83] Releasing license: Implementation
194 Infos, 3 Warnings, 0 Critical Warnings and 0 Errors encountered.
phys_opt_design completed successfully
phys_opt_design: Time (s): cpu = 00:00:45 ; elapsed = 00:00:36 . Memory (MB): peak = 1415.051 ; gain = 0.000
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:00.95 ; elapsed = 00:00:01 . Memory (MB): peak = 1415.051 ; gain = 0.000
write_checkpoint: Time (s): cpu = 00:00:12 ; elapsed = 00:00:05 . Memory (MB): peak = 1415.051 ; gain = 0.000
Command: route_design -directive MoreGlobalIterations
INFO: [Common 17-347] Attempting to get a license for feature 'Implementation' and/or device 'xc7z010'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xc7z010'
Running DRC as a precondition to command route_design
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Vivado_Tcl 4-198] DRC finished with 0 Errors, 1 Warnings
INFO: [Vivado_Tcl 4-199] Please refer to the DRC report (report_drc) for more information.


Starting Routing Task
INFO: [Route 35-270] Using Router directive 'MoreGlobalIterations'.
INFO: [Route 35-254] Multithreading enabled for route_design using a maximum of 4 CPUs

Starting Route Task

Phase 1 Build RT Design

Phase 1.1 Build Netlist & NodeGraph (MT)
Phase 1.1 Build Netlist & NodeGraph (MT) | Checksum: 1741b7059

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1466.047 ; gain = 50.996
Phase 1 Build RT Design | Checksum: 1a8157ec5

Time (s): cpu = 00:00:17 ; elapsed = 00:00:14 . Memory (MB): peak = 1467.047 ; gain = 51.996

Phase 2 Router Initialization

Phase 2.1 Create Timer
Phase 2.1 Create Timer | Checksum: 1a8157ec5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1467.051 ; gain = 52.000

Phase 2.2 Restore Routing
Phase 2.2 Restore Routing | Checksum: 1a8157ec5

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1476.047 ; gain = 60.996

Phase 2.3 Special Net Routing
 Number of Nodes with overlaps = 0
Phase 2.3 Special Net Routing | Checksum: 15f5cc970

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1488.609 ; gain = 73.559

Phase 2.4 Local Clock Net Routing
Phase 2.4 Local Clock Net Routing | Checksum: 13b811adf

Time (s): cpu = 00:00:18 ; elapsed = 00:00:15 . Memory (MB): peak = 1488.609 ; gain = 73.559

Phase 2.5 Update Timing

Phase 2.5.1 Update timing with NCN CRPR

Phase 2.5.1.1 Hold Budgeting
Phase 2.5.1.1 Hold Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1492.172 ; gain = 77.121
Phase 2.5.1 Update timing with NCN CRPR | Checksum: 13b811adf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1492.172 ; gain = 77.121
Phase 2.5 Update Timing | Checksum: 13b811adf

Time (s): cpu = 00:00:28 ; elapsed = 00:00:19 . Memory (MB): peak = 1492.172 ; gain = 77.121
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.38  | TNS=-2.47  | WHS=-0.412 | THS=-60.8  |


Phase 2.6 Budgeting
Phase 2.6 Budgeting | Checksum: 13b811adf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1493.438 ; gain = 78.387
Phase 2 Router Initialization | Checksum: 13b811adf

Time (s): cpu = 00:00:32 ; elapsed = 00:00:21 . Memory (MB): peak = 1493.438 ; gain = 78.387

Phase 3 Initial Routing
Phase 3 Initial Routing | Checksum: 12be60024

Time (s): cpu = 00:00:41 ; elapsed = 00:00:25 . Memory (MB): peak = 1506.438 ; gain = 91.387

Phase 4 Rip-up And Reroute

Phase 4.1 Global Iteration 0

Phase 4.1.1 Remove Overlaps
 Number of Nodes with overlaps = 1182
 Number of Nodes with overlaps = 306
 Number of Nodes with overlaps = 88
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 14
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 6
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 0
Phase 4.1.1 Remove Overlaps | Checksum: e7cf5e7c

Time (s): cpu = 00:01:12 ; elapsed = 00:00:42 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.1.2 Update Timing
Phase 4.1.2 Update Timing | Checksum: e7cf5e7c

Time (s): cpu = 00:01:14 ; elapsed = 00:00:42 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.424 | TNS=-1.2   | WHS=N/A    | THS=N/A    |


Phase 4.1.3 collectNewHoldAndFix
Phase 4.1.3 collectNewHoldAndFix | Checksum: 97403679

Time (s): cpu = 00:01:15 ; elapsed = 00:00:42 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.1.4 GlobIterForTiming

Phase 4.1.4.1 Update Timing
Phase 4.1.4.1 Update Timing | Checksum: 6e96de83

Time (s): cpu = 00:01:15 ; elapsed = 00:00:43 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.1.4.2 Budgeting
Phase 4.1.4.2 Budgeting | Checksum: 6e96de83

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 4.1.4 GlobIterForTiming | Checksum: 11860d6e7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 4.1 Global Iteration 0 | Checksum: 11860d6e7

Time (s): cpu = 00:01:19 ; elapsed = 00:00:45 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.2 Global Iteration 1

Phase 4.2.1 Remove Overlaps
 Number of Nodes with overlaps = 239
 Number of Nodes with overlaps = 106
 Number of Nodes with overlaps = 35
 Number of Nodes with overlaps = 20
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 5
 Number of Nodes with overlaps = 2
 Number of Nodes with overlaps = 4
 Number of Nodes with overlaps = 1
INFO: [Route 35-325] The following overlapped node exist in the design and there is low overall congestion. 
Resolution: Check for routing resource conflicts on the identified nets or significant localized congestion using the Route Congestion Metrics in the Device View. 
1. INT_L_X16Y49/SR1BEG1
Overlapping nets: 2
	i_asg/set_a_zero
	i_hk/n_0_sys_rdata_o[0]_INST_0_i_9

 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 1
 Number of Nodes with overlaps = 0
Phase 4.2.1 Remove Overlaps | Checksum: 17ca393bd

Time (s): cpu = 00:01:46 ; elapsed = 00:01:03 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.2.2 Update Timing
Phase 4.2.2 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:01:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.404 | TNS=-1.16  | WHS=N/A    | THS=N/A    |


Phase 4.2.3 collectNewHoldAndFix
Phase 4.2.3 collectNewHoldAndFix | Checksum: 17ca393bd

Time (s): cpu = 00:01:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.2.4 GlobIterForTiming

Phase 4.2.4.1 Update Timing
Phase 4.2.4.1 Update Timing | Checksum: 22e4af9d

Time (s): cpu = 00:01:48 ; elapsed = 00:01:04 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.2.4.2 Budgeting
Phase 4.2.4.2 Budgeting | Checksum: 22e4af9d

Time (s): cpu = 00:01:52 ; elapsed = 00:01:06 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 4.2.4 GlobIterForTiming | Checksum: 10763eb06

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 4.2 Global Iteration 1 | Checksum: 10763eb06

Time (s): cpu = 00:01:53 ; elapsed = 00:01:07 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.3 Global Iteration 2

Phase 4.3.1 Remove Overlaps
 Number of Nodes with overlaps = 229
 Number of Nodes with overlaps = 63
 Number of Nodes with overlaps = 12
 Number of Nodes with overlaps = 8
 Number of Nodes with overlaps = 3
 Number of Nodes with overlaps = 0
Phase 4.3.1 Remove Overlaps | Checksum: 837da082

Time (s): cpu = 00:02:05 ; elapsed = 00:01:14 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 4.3.2 Update Timing
Phase 4.3.2 Update Timing | Checksum: 837da082

Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.494 | TNS=-1.34  | WHS=N/A    | THS=N/A    |

Phase 4.3 Global Iteration 2 | Checksum: 17ca393bd

Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 4 Rip-up And Reroute | Checksum: 17ca393bd

Time (s): cpu = 00:02:07 ; elapsed = 00:01:15 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 5 Delay CleanUp

Phase 5.1 Update Timing
Phase 5.1 Update Timing | Checksum: 17ca393bd

Time (s): cpu = 00:02:10 ; elapsed = 00:01:16 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.861 | WHS=N/A    | THS=N/A    |

Phase 5 Delay CleanUp | Checksum: 14147a078

Time (s): cpu = 00:02:15 ; elapsed = 00:01:18 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 6 Post Hold Fix

Phase 6.1 Full Hold Analysis

Phase 6.1.1 Update Timing
Phase 6.1.1 Update Timing | Checksum: 14147a078

Time (s): cpu = 00:02:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-57] Estimated Timing Summary | WNS=-0.289 | TNS=-0.851 | WHS=-0.0256| THS=-0.0359|

Phase 6.1 Full Hold Analysis | Checksum: 14147a078

Time (s): cpu = 00:02:19 ; elapsed = 00:01:19 . Memory (MB): peak = 1509.438 ; gain = 94.387
Phase 6 Post Hold Fix | Checksum: 14e767b89

Time (s): cpu = 00:02:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1509.438 ; gain = 94.387

Router Utilization Summary
  Global Vertical Wire Utilization    = 5.7835 %
  Global Horizontal Wire Utilization  = 6.75483 %
  Total Num Pips                      = 116533
  Number of Failed Nets               = 0
  Number of Unrouted Nets             = 0
  Number of Partially Routed Nets     = 0
  Number of Node Overlaps             = 0

Congestion Report
North Dir 1x1 Area, Max Cong = 58.5586%, No Congested Regions.
South Dir 1x1 Area, Max Cong = 55.8559%, No Congested Regions.
East Dir 1x1 Area, Max Cong = 75%, No Congested Regions.
West Dir 1x1 Area, Max Cong = 63.2353%, No Congested Regions.

Phase 7 Verifying routed nets

 Verification completed successfully
Phase 7 Verifying routed nets | Checksum: 14e767b89

Time (s): cpu = 00:02:20 ; elapsed = 00:01:20 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 8 Depositing Routes
Phase 8 Depositing Routes | Checksum: 137e5c2a7

Time (s): cpu = 00:02:21 ; elapsed = 00:01:21 . Memory (MB): peak = 1509.438 ; gain = 94.387

Phase 9 Post Router Timing
INFO: [Route 35-20] Post Routing Timing Summary | WNS=-0.252 | TNS=-0.772 | WHS=0.068  | THS=0.000  |

CRITICAL WARNING: [Route 35-39] The design did not meet timing requirements. Please run report_timing_summary for detailed reports.
Resolution: Verify that the timing was met or had small violations at all previous steps (synthesis, placement, power_opt, and phys_opt). Run report_timing_summary and analyze individual timing paths.
INFO: [Route 35-253] TNS is the sum of the worst slack violation on every endpoint in the design. Review the paths with the biggest WNS violations in the timing reports and modify your constraints or your design to improve both WNS and TNS.
Phase 9 Post Router Timing | Checksum: 137e5c2a7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Route 35-16] Router Completed Successfully
Ending Route Task | Checksum: 137e5c2a7

Time (s): cpu = 00:02:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1509.438 ; gain = 94.387

Routing Is Done.

Time (s): cpu = 00:02:30 ; elapsed = 00:01:24 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Common 17-83] Releasing license: Implementation
212 Infos, 3 Warnings, 1 Critical Warnings and 0 Errors encountered.
route_design completed successfully
route_design: Time (s): cpu = 00:02:33 ; elapsed = 00:01:29 . Memory (MB): peak = 1509.438 ; gain = 94.387
INFO: [Drc 23-27] Running DRC with 6 threads
INFO: [Coretcl 2-168] The results of DRC are in file /home/labuser/VivadoCompilationTest/RedPitaya/FPGA/release1/fpga/vivado/red_pitaya.runs/impl_1/red_pitaya_top_drc_routed.rpt.
report_drc: Time (s): cpu = 00:00:06 ; elapsed = 00:00:07 . Memory (MB): peak = 1509.438 ; gain = 0.000
INFO: [Power 33-23] Creating Default Power Bel for instance i_DNA
Running Vector-less Activity Propagation...

Finished Running Vector-less Activity Propagation
WARNING: [Power 33-218] MMCM/PLL RST static_probability should be either 0 or 1, power analysis is using 0 by default.
Use 'set_switching_activity -static_probability 1 -signal_rate 0 [get_nets adc_rstn]'  to set the static_probabiblity to '1'  if desired.
report_power: Time (s): cpu = 00:00:29 ; elapsed = 00:00:12 . Memory (MB): peak = 1509.438 ; gain = 0.000
INFO: [Timing 38-91] UpdateTimingParams: Speed grade: -1, Delay Type: min_max, Constraints type: SDC.
INFO: [Timing 38-191] Multithreading enabled for timing update using a maximum of 6 CPUs
Writing XDEF routing.
Writing XDEF routing logical nets.
Writing XDEF routing special nets.
Write XDEF Complete: Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 1509.441 ; gain = 0.000
INFO: [Common 17-206] Exiting Vivado at Tue Jun 24 10:31:26 2014...
