# Final project for Computer Organization
Create a multicycle CPU in Verilog
![](./schematic.png)

## Contributors
- [Dan Gorelick](https://github.com/dqgorelick)
- [Pable Velarde](https://github.com/pvelarde)

