#-----------------------------------------------------------
# Vivado v2019.2 (64-bit)
# SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
# IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
# Start of session at: Mon Dec 11 10:28:19 2023
# Process ID: 9604
# Current directory: C:/Users/ap576391/Documents/TPBrost/tp4
# Command line: vivado.exe -gui_launcher_event rodinguilauncherevent1248 C:\Users\ap576391\Documents\TPBrost\tp4\tp4.xpr
# Log file: C:/Users/ap576391/Documents/TPBrost/tp4/vivado.log
# Journal file: C:/Users/ap576391/Documents/TPBrost/tp4\vivado.jou
#-----------------------------------------------------------
start_gui
open_project C:/Users/ap576391/Documents/TPBrost/tp4/tp4.xpr
Scanning sources...
Finished scanning sources
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp4/hls/proc'.
INFO: [IP_Flow 19-2313] Loaded Vivado IP repository 'C:/Xilinx/Vivado/2019.2/data/ip'.
open_project: Time (s): cpu = 00:00:28 ; elapsed = 00:00:11 . Memory (MB): peak = 815.059 ; gain = 177.414
update_compile_order -fileset sources_1
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
Adding component instance block -- xilinx.com:ip:clk_wiz:6.0 - clk_wiz_0
Adding component instance block -- xilinx.com:ip:util_vector_logic:2.0 - util_vector_logic_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_0
Adding component instance block -- xilinx.com:ip:proc_sys_reset:5.0 - proc_sys_reset_0
Adding component instance block -- xilinx.com:ip:jtag_axi:1.2 - jtag_axi_0
Adding component instance block -- xilinx.com:ip:axi_gpio:2.0 - axi_gpio_1
Adding component instance block -- xilinx.com:ip:axi_interconnect:2.1 - axi_interconnect_0
Adding component instance block -- xilinx.com:ip:axi_crossbar:2.1 - xbar
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:ip:axi_protocol_converter:2.1 - auto_pc
Adding component instance block -- xilinx.com:module_ref:timer:1.0 - timer_0
Adding component instance block -- xilinx.com:hls:proc:1.1 - proc_0
Successfully read diagram <system> from BD file <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd>
open_bd_design: Time (s): cpu = 00:00:15 ; elapsed = 00:00:11 . Memory (MB): peak = 1001.219 ; gain = 6.234
regenerate_bd_layout
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:axi_uartlite:2.0 axi_uartlite_0
endgroup
set_property location {5 1474 220} [get_bd_cells axi_uartlite_0]
apply_bd_automation -rule xilinx.com:bd_rule:axi4 -config { Clk_master {/clk_wiz_0/clk_100 (100 MHz)} Clk_slave {Auto} Clk_xbar {/clk_wiz_0/clk_100 (100 MHz)} Master {/jtag_axi_0/M_AXI} Slave {/axi_uartlite_0/S_AXI} ddr_seg {Auto} intc_ip {/axi_interconnect_0} master_apm {0}}  [get_bd_intf_pins axi_uartlite_0/S_AXI]
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </jtag_axi_0/Data> at <0x4060_0000 [ 64K ]>
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </proc_0/Data_m_axi_port_r> at <0x4060_0000 [ 64K ]>
INFO: [BD 41-1051] The usage register of slave segment /axi_uartlite_0/S_AXI/Reg does not match the usage memory of address space /proc_0/Data_m_axi_port_r and will be excluded. Use the include_bd_addr_seg command to override this precaution and make the slave segment visible within this address space.
Excluding slave segment /axi_uartlite_0/S_AXI/Reg from address space /proc_0/Data_m_axi_port_r.
connect_bd_net [get_bd_pins axi_uartlite_0/rx] [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
validate_bd_design
WARNING: [BD 41-927] Following properties on pin /timer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
WARNING: [BD 41-927] Following properties on pin /proc_0/ap_clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
reset_target all [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
export_ip_user_files -of_objects  [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -sync -no_script -force -quiet
delete_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
generate_target all [get_files  C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
INFO: [BD 41-1662] The design 'system.bd' is already validated. Therefore parameter propagation will not be re-run.
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_pc/s_axi_arlock'(1) to net 's01_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_pc/s_axi_awlock'(1) to net 's01_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.vhd
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_pc/s_axi_arlock'(1) to net 's01_couplers_to_auto_pc_ARLOCK'(2) - Only lower order bits will be connected.
WARNING: [BD 41-235] Width mismatch when connecting pin: '/axi_interconnect_0/s01_couplers/auto_pc/s_axi_awlock'(1) to net 's01_couplers_to_auto_pc_AWLOCK'(2) - Only lower order bits will be connected.
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_axi_uartlite_0_0/system_axi_uartlite_0_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
Exporting to file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.hwdef
generate_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:06 . Memory (MB): peak = 1169.270 ; gain = 132.652
catch { config_ip_cache -export [get_ips -all system_clk_wiz_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_clk_wiz_0_0, cache-ID = 47da8a7ba6ed9476; cache size = 15.118 MB.
catch { config_ip_cache -export [get_ips -all system_util_vector_logic_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_util_vector_logic_0_0, cache-ID = 56396e14176cff75; cache size = 15.118 MB.
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_0, cache-ID = 28096298d7f31fc0; cache size = 15.118 MB.
catch { config_ip_cache -export [get_ips -all system_proc_sys_reset_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_sys_reset_0_0, cache-ID = e522aad73e2bdc04; cache size = 15.118 MB.
catch { config_ip_cache -export [get_ips -all system_jtag_axi_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_jtag_axi_0_0, cache-ID = 36f505da72a59bf7; cache size = 15.119 MB.
catch { config_ip_cache -export [get_ips -all system_axi_gpio_0_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_axi_gpio_0_1, cache-ID = e0a166499bcc219a; cache size = 15.119 MB.
catch { config_ip_cache -export [get_ips -all system_xbar_0] }
catch { config_ip_cache -export [get_ips -all system_proc_0_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_proc_0_0, cache-ID = 343a1576faa88372; cache size = 15.119 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_0] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 155a86daeee6b082; cache size = 15.119 MB.
catch { config_ip_cache -export [get_ips -all system_auto_pc_1] }
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = 05766284bb9be348; cache size = 15.119 MB.
catch { config_ip_cache -export [get_ips -all system_axi_uartlite_0_0] }
export_ip_user_files -of_objects [get_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -no_script -sync -force -quiet
create_ip_run [get_files -of_objects [get_fileset sources_1] C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd]
launch_runs -jobs 8 {system_xbar_0_synth_1 system_timer_0_0_synth_1 system_axi_uartlite_0_0_synth_1}
[Mon Dec 11 10:32:17 2023] Launched system_xbar_0_synth_1, system_timer_0_0_synth_1, system_axi_uartlite_0_0_synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_xbar_0_synth_1/runme.log
system_timer_0_0_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_timer_0_0_synth_1/runme.log
system_axi_uartlite_0_0_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_axi_uartlite_0_0_synth_1/runme.log
export_simulation -of_objects [get_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd] -directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files/sim_scripts -ip_user_files_dir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files -ipstatic_source_dir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.ip_user_files/ipstatic -lib_map_path [list {modelsim=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/modelsim} {questa=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/questa} {riviera=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/riviera} {activehdl=C:/Users/ap576391/Documents/TPBrost/tp4/tp4.cache/compile_simlib/activehdl}] -use_ip_compiled_libs -force -quiet
reset_run synth_1
launch_runs impl_1 -to_step write_bitstream -jobs 8
[Mon Dec 11 10:34:12 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1/runme.log
[Mon Dec 11 10:34:12 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/runme.log
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa ...
INFO: [Hsi 55-2053] elapsed time for repository (C:/Xilinx/Vivado/2019.2/data\embeddedsw) loading 0 seconds
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-2222] Launching hw_server...
INFO: [Labtools 27-2221] Launch Output:

****** Xilinx hw_server v2019.2
  **** Build date : Nov  6 2019 at 22:12:23
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.


INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



connect_hw_server: Time (s): cpu = 00:00:00 ; elapsed = 00:00:07 . Memory (MB): peak = 1211.797 ; gain = 12.129
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
open_hw_target: Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 2446.621 ; gain = 1234.824
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553076
close_hw_manager
delete_bd_objs [get_bd_intf_nets proc_0_m_axi_port_r] [get_bd_cells proc_0]
startgroup
create_bd_cell -type ip -vlnv xilinx.com:ip:processing_system7:5.5 processing_system7_0
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
endgroup
connect_bd_intf_net [get_bd_intf_pins processing_system7_0/M_AXI_GP0] -boundary_type upper [get_bd_intf_pins axi_interconnect_0/S01_AXI]
apply_bd_automation -rule xilinx.com:bd_rule:processing_system7 -config {make_external "FIXED_IO, DDR" apply_board_preset "1" Master "Disable" Slave "Disable" }  [get_bd_cells processing_system7_0]
apply_bd_automation -rule xilinx.com:bd_rule:clkrst -config { Clk {/clk_wiz_0/clk_100 (100 MHz)} Freq {100} Ref_Clk0 {} Ref_Clk1 {} Ref_Clk2 {}}  [get_bd_pins processing_system7_0/M_AXI_GP0_ACLK]
regenerate_bd_layout
validate_bd_design
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_uartlite_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_1/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
CRITICAL WARNING: [BD 41-1356] Slave segment </axi_gpio_0/S_AXI/Reg> is not assigned into address space </processing_system7_0/Data>. Please use Address Editor to either assign or exclude it.
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP2_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_rd_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-176] The physical port 'S_AXI_GP3_wr_socket' specified in the portmap, is not found on the block! 
WARNING: [BD 41-927] Following properties on pin /timer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
assign_bd_address
Slave segment </axi_gpio_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4000_0000 [ 64K ]>
Slave segment </axi_gpio_1/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4001_0000 [ 64K ]>
Slave segment </axi_uartlite_0/S_AXI/Reg> is being mapped into address space </processing_system7_0/Data> at <0x4060_0000 [ 64K ]>
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1

reset_run system_xbar_0_synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_xbar_0_synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /timer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'rtl' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'SystemC' outputs instead.
WARNING: [IP_Flow 19-5160] IP 'system_processing_system7_0_0' detected simulation language mismatch. Simulation type 'tlm_dpi' does not support 'VHDL' outputs (see project's "simulator_language" property), delivering 'Any Language' outputs instead.
WARNING: [IP_Flow 19-5611] Unable to find an associated reset port for the interface 'M_AXI_GP0'. A default connection has been created.
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 155a86daeee6b082; cache size = 16.093 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Dec 11 10:43:55 2023] Launched system_xbar_0_synth_1, system_processing_system7_0_0_synth_1, system_auto_pc_1_synth_1, synth_1...
Run output will be captured here:
system_xbar_0_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_xbar_0_synth_1/runme.log
system_processing_system7_0_0_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_processing_system7_0_0_synth_1/runme.log
system_auto_pc_1_synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/system_auto_pc_1_synth_1/runme.log
synth_1: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1/runme.log
[Mon Dec 11 10:43:55 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:38 ; elapsed = 00:00:43 . Memory (MB): peak = 2800.402 ; gain = 22.762
write_hw_platform -fixed -force  -include_bit -file C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
INFO: [Vivado 12-4895] Creating Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa ...
INFO: [Vivado 12-4896] Successfully created Hardware Platform: C:/Users/ap576391/Documents/TPBrost/tp4/Question1.xsa
write_hw_platform: Time (s): cpu = 00:00:15 ; elapsed = 00:00:14 . Memory (MB): peak = 2800.402 ; gain = 0.000
open_hw_manager
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3417] Launching cs_server...
INFO: [Labtools 27-2221] Launch Output:


****** Xilinx cs_server v2019.2.0
  **** Build date : Nov 07 2019-06:28:22
    ** Copyright 2017-2019 Xilinx, Inc. All Rights Reserved.



open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
current_hw_device [get_hw_devices xc7z020_1]
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
open_bd_design {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/system.bd}
delete_bd_objs [get_bd_nets axi_uartlite_0_tx]
startgroup
make_bd_pins_external  [get_bd_pins axi_uartlite_0/rx] [get_bd_pins axi_uartlite_0/tx]
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/rx is being overridden by the user. This pin will not be connected as a part of interface connection UART
WARNING: [BD 41-1306] The connection to interface pin /axi_uartlite_0/tx is being overridden by the user. This pin will not be connected as a part of interface connection UART
endgroup
set_property name rx [get_bd_ports rx_0]
set_property name tx [get_bd_ports tx_0]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
delete_bd_objs: Time (s): cpu = 00:00:00 ; elapsed = 00:00:06 . Memory (MB): peak = 2800.402 ; gain = 0.000
WARNING: [BD 41-927] Following properties on pin /timer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 155a86daeee6b082; cache size = 18.566 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f55b65fb39ab5220; cache size = 18.566 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Dec 11 11:17:43 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1/runme.log
[Mon Dec 11 11:17:43 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:08 ; elapsed = 00:00:16 . Memory (MB): peak = 2800.402 ; gain = 0.000
startgroup
create_bd_cell -type ip -vlnv xilinx.com:hls:proc:1.1 proc_0
endgroup
delete_bd_objs [get_bd_cells proc_0]
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
reset_run synth_1
WARNING: [Vivado 12-1017] Problems encountered:
1. Failed to delete one or more files in run directory C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1

launch_runs impl_1 -to_step write_bitstream -jobs 8
WARNING: [BD 41-927] Following properties on pin /timer_0/clk have been updated from connected ip. They may not be synchronized with cell properties. You can set property on pin directly to confirm the value and resolve the warning.
	PHASE=0.0 
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/sim/system.vhd
VHDL Output written to : C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hdl/system_wrapper.vhd
INFO: [BD 41-1029] Generation completed for the IP Integrator block clk_wiz_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block util_vector_logic_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block proc_sys_reset_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block jtag_axi_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_gpio_1 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/xbar .
INFO: [BD 41-1029] Generation completed for the IP Integrator block timer_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_uartlite_0 .
INFO: [BD 41-1029] Generation completed for the IP Integrator block processing_system7_0 .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_0/system_auto_pc_0_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s00_couplers/auto_pc .
WARNING: [IP_Flow 19-4994] Overwriting existing constraint file 'c:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ip/system_auto_pc_1/system_auto_pc_1_ooc.xdc'
INFO: [BD 41-1029] Generation completed for the IP Integrator block axi_interconnect_0/s01_couplers/auto_pc .
Exporting to file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system.hwh
Generated Block Design Tcl file C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/hw_handoff/system_bd.tcl
Generated Hardware Definition File C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/synth/system.hwdef
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_0, cache-ID = 155a86daeee6b082; cache size = 18.566 MB.
INFO: [IP_Flow 19-4993] Using cached IP synthesis design for IP system_auto_pc_1, cache-ID = f55b65fb39ab5220; cache size = 18.566 MB.
INFO: [IP_Flow 19-5642] Done with IP cache export for multiple IPs
[Mon Dec 11 11:23:24 2023] Launched synth_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/synth_1/runme.log
[Mon Dec 11 11:23:24 2023] Launched impl_1...
Run output will be captured here: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/runme.log
launch_runs: Time (s): cpu = 00:00:07 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.402 ; gain = 0.000
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553076
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
INFO: [Labtools 27-1435] Device xc7z020 (JTAG device index = 1) is not programmed (DONE status = 0).
WARNING: [Labtoolstcl 44-129] No matching hw_ila_data was found.
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
ERROR: [Labtoolstcl 44-513] HW Target shutdown. Closing target: localhost:3121/xilinx_tcf/Digilent/210248553076
disconnect_hw_server localhost:3121
connect_hw_server -allow_non_jtag
INFO: [Labtools 27-2285] Connecting to hw_server url TCP:localhost:3121
INFO: [Labtools 27-3415] Connecting to cs_server url TCP:localhost:3042
INFO: [Labtools 27-3414] Connected to existing cs_server.
open_hw_target
INFO: [Labtoolstcl 44-466] Opening hw_target localhost:3121/xilinx_tcf/Digilent/210248553076
ERROR: [Labtools 27-2269] No devices detected on target localhost:3121/xilinx_tcf/Digilent/210248553076.
Check cable connectivity and that the target board is powered up then
use the disconnect_hw_server and connect_hw_server to re-register this hardware target.
ERROR: [Common 17-39] 'open_hw_target' failed due to earlier errors.
set_property PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property FULL_PROBES.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.ltx} [get_hw_devices xc7z020_1]
set_property PROGRAM.FILE {C:/Users/ap576391/Documents/TPBrost/tp4/tp4.runs/impl_1/system_wrapper.bit} [get_hw_devices xc7z020_1]
program_hw_devices [get_hw_devices xc7z020_1]
INFO: [Labtools 27-3164] End of startup status: HIGH
refresh_hw_device [lindex [get_hw_devices xc7z020_1] 0]
INFO: [Labtools 27-2302] Device xc7z020 (JTAG device index = 1) is programmed with a design that has 1 JTAG AXI core(s).
close_hw_manager
add_files -norecurse C:/Users/ap576391/Documents/TPBrost/tp4/interface_axi.vhd
update_compile_order -fileset sources_1
set_property location {-11 733} [get_bd_ports rx]
regenerate_bd_layout
create_bd_cell -type module -reference interface_AXI interface_AXI_0
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI' of definition 'xilinx.com:interface:aximm:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ARESETN' of definition 'xilinx.com:signal:reset:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-5107] Inferred bus interface 'S_AXI_ACLK' of definition 'xilinx.com:signal:clock:1.0' (from Xilinx Repository).
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ARESETN': Added interface parameter 'POLARITY' with value 'ACTIVE_LOW'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_BUSIF' with value 'S_AXI'.
INFO: [IP_Flow 19-4728] Bus Interface 'S_AXI_ACLK': Added interface parameter 'ASSOCIATED_RESET' with value 'S_AXI_ARESETN'.
INFO: [IP_Flow 19-234] Refreshing IP repositories
INFO: [IP_Flow 19-1700] Loaded user IP repository 'c:/Users/ap576391/Documents/TPBrost/tp4/hls/proc'.
close [ open C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd w ]
add_files C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd
update_compile_order -fileset sources_1
file mkdir C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new
set_property SOURCE_SET sources_1 [get_filesets sim_1]
close [ open C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd w ]
add_files -fileset sim_1 C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
update_compile_order -fileset sim_1
set_property top PWM_Controller_TB [get_filesets sim_1]
set_property top_lib xil_defaultlib [get_filesets sim_1]
update_compile_order -fileset sim_1
save_bd_design
Wrote  : <C:\Users\ap576391\Documents\TPBrost\tp4\tp4.srcs\sources_1\bd\system\system.bd> 
Wrote  : <C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/bd/system/ui/bd_c954508f.ui> 
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
INFO: [VRFC 10-2263] Analyzing Verilog file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim/glbl.v" into library xil_defaultlib
INFO: [VRFC 10-311] analyzing module glbl
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller'
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller_TB'
INFO: [USF-XSim-69] 'compile' step finished in '4' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xelab -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PWM_Controller [pwm_controller_default]
Compiling architecture tb_arch of entity xil_defaultlib.pwm_controller_tb
Built simulation snapshot PWM_Controller_TB_behav

****** Webtalk v2019.2 (64-bit)
  **** SW Build 2708876 on Wed Nov  6 21:40:23 MST 2019
  **** IP Build 2700528 on Thu Nov  7 00:09:20 MST 2019
    ** Copyright 1986-2019 Xilinx, Inc. All Rights Reserved.

source C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim/xsim.dir/PWM_Controller_TB_behav/webtalk/xsim_webtalk.tcl -notrace
INFO: [Common 17-206] Exiting Webtalk at Mon Dec 11 12:00:24 2023...
INFO: [USF-XSim-69] 'elaborate' step finished in '5' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_Controller_TB_behav -key {Behavioral:sim_1:Functional:PWM_Controller_TB} -tclbatch {PWM_Controller_TB.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PWM_Controller_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 1 us  Iteration: 0  Process: /PWM_Controller_TB/display_process  File: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_Controller_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:05 ; elapsed = 00:00:18 . Memory (MB): peak = 2800.402 ; gain = 0.000
update_compile_order -fileset sources_1
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller'
ERROR: [VRFC 10-2989] 'to_integer' is not declared [C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd:28]
ERROR: [VRFC 10-3782] unit 'behavioral' ignored due to previous errors [C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd:13]
INFO: [VRFC 10-3070] VHDL file 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd' ignored due to errors
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-99] Step results log file:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim/xvhdl.log'
ERROR: [USF-XSim-62] 'compile' step failed with error(s). Please check the Tcl console output or 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim/xvhdl.log' file for more information.
ERROR: [Vivado 12-4473] Detected error while running simulation. Please correct the issue and retry this operation.
ERROR: [Common 17-39] 'launch_simulation' failed due to earlier errors.
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sources_1/new/pwm.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xelab -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PWM_Controller [pwm_controller_default]
Compiling architecture tb_arch of entity xil_defaultlib.pwm_controller_tb
Built simulation snapshot PWM_Controller_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_Controller_TB_behav -key {Behavioral:sim_1:Functional:PWM_Controller_TB} -tclbatch {PWM_Controller_TB.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PWM_Controller_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 1 us  Iteration: 0  Process: /PWM_Controller_TB/display_process  File: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_Controller_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2800.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
launch_simulation
Command: launch_simulation 
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xelab -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PWM_Controller [pwm_controller_default]
Compiling architecture tb_arch of entity xil_defaultlib.pwm_controller_tb
Built simulation snapshot PWM_Controller_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
INFO: [USF-XSim-4] XSim::Simulate design
INFO: [USF-XSim-61] Executing 'SIMULATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [USF-XSim-98] *** Running xsim
   with args "PWM_Controller_TB_behav -key {Behavioral:sim_1:Functional:PWM_Controller_TB} -tclbatch {PWM_Controller_TB.tcl} -protoinst "protoinst_files/system.protoinst" -log {simulate.log}"
INFO: [USF-XSim-8] Loading simulator feature
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
source PWM_Controller_TB.tcl
# set curr_wave [current_wave_config]
# if { [string length $curr_wave] == 0 } {
#   if { [llength [get_objects]] > 0} {
#     add_wave /
#     set_property needs_save false [current_wave_config]
#   } else {
#      send_msg_id Add_Wave-1 WARNING "No top level signals found. Simulator will start without a wave window. If you want to open a wave window go to 'File->New Waveform Configuration' or type 'create_wave_config' in the TCL console."
#   }
# }
# run 1000ns
Note: Simulation terminée
Time: 1 us  Iteration: 0  Process: /PWM_Controller_TB/display_process  File: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
INFO: [USF-XSim-96] XSim completed. Design snapshot 'PWM_Controller_TB_behav' loaded.
INFO: [USF-XSim-97] XSim simulation ran for 1000ns
launch_simulation: Time (s): cpu = 00:00:03 ; elapsed = 00:00:09 . Memory (MB): peak = 2800.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xelab -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PWM_Controller [pwm_controller_default]
Compiling architecture tb_arch of entity xil_defaultlib.pwm_controller_tb
Built simulation snapshot PWM_Controller_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
Note: Simulation terminée
Time: 1 us  Iteration: 0  Process: /PWM_Controller_TB/display_process  File: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
relaunch_sim: Time (s): cpu = 00:00:02 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.402 ; gain = 0.000
relaunch_sim
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [SIM-utils-51] Simulation object is 'sim_1'
INFO: [USF-XSim-7] Finding pre-compiled libraries...
INFO: [USF-XSim-11] File 'C:/Xilinx/Vivado/2019.2/data/xsim/xsim.ini' copied to run dir:'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [SIM-utils-54] Inspecting design source files for 'PWM_Controller_TB' in fileset 'sim_1'...
INFO: [USF-XSim-97] Finding global include files...
INFO: [USF-XSim-98] Fetching design files from 'sim_1'...
INFO: [USF-XSim-2] XSim::Compile design
INFO: [USF-XSim-61] Executing 'COMPILE and ANALYZE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xvlog --incr --relax -L axi_vip_v1_1_6 -L processing_system7_vip_v1_0_8 -L xilinx_vip -prj PWM_Controller_TB_vlog.prj"
"xvhdl --incr --relax -prj PWM_Controller_TB_vhdl.prj"
INFO: [VRFC 10-163] Analyzing VHDL file "C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd" into library xil_defaultlib
INFO: [VRFC 10-3107] analyzing entity 'PWM_Controller_TB'
INFO: [USF-XSim-69] 'compile' step finished in '3' seconds
Command: launch_simulation -simset sim_1 -mode behavioral
INFO: [Vivado 12-5698] Checking validity of IPs in the design for the 'XSim' simulator...
INFO: [Vivado 12-5682] Launching behavioral simulation in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
INFO: [Vivado 12-4795] Using compiled simulation libraries for IPs
INFO: [USF-XSim-3] XSim::Elaborate design
INFO: [USF-XSim-61] Executing 'ELABORATE' step in 'C:/Users/ap576391/Documents/TPBrost/tp4/tp4.sim/sim_1/behav/xsim'
"xelab -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log"
Vivado Simulator 2019.2
Copyright 1986-1999, 2001-2019 Xilinx, Inc. All Rights Reserved.
Running: C:/Xilinx/Vivado/2019.2/bin/unwrapped/win64.o/xelab.exe -wto 351948cfd2f540129fd813e63573aa5e --incr --debug typical --relax --mt 2 -L xil_defaultlib -L xilinx_vip -L unisims_ver -L unimacro_ver -L secureip -L xpm --snapshot PWM_Controller_TB_behav xil_defaultlib.PWM_Controller_TB xil_defaultlib.glbl -log elaborate.log 
Using 2 slave threads.
Starting static elaboration
Pass Through NonSizing Optimizer
Completed static elaboration
Starting simulation data flow analysis
Completed simulation data flow analysis
Time Resolution for simulation is 1ps
Compiling package std.standard
Compiling package std.textio
Compiling package ieee.std_logic_1164
Compiling package ieee.std_logic_arith
Compiling package ieee.std_logic_unsigned
Compiling package ieee.numeric_std
Compiling module xil_defaultlib.glbl
Compiling architecture behavioral of entity xil_defaultlib.PWM_Controller [pwm_controller_default]
Compiling architecture tb_arch of entity xil_defaultlib.pwm_controller_tb
Built simulation snapshot PWM_Controller_TB_behav
INFO: [USF-XSim-69] 'elaborate' step finished in '2' seconds
Vivado Simulator 2019.2
INFO: [Wavedata 42-565] Reading protoinst file protoinst_files/system.protoinst
WARNING: [Wavedata 42-558] Couldn't load one or more protocol instances from protoinst file protoinst_files/system.protoinst for the following reason(s):
There are no instances of module "system" in the design.

Time resolution is 1 ps
Note: Simulation terminée
Time: 1 us  Iteration: 0  Process: /PWM_Controller_TB/display_process  File: C:/Users/ap576391/Documents/TPBrost/tp4/tp4.srcs/sim_1/new/TB_PWM.vhd
relaunch_sim: Time (s): cpu = 00:00:03 ; elapsed = 00:00:10 . Memory (MB): peak = 2800.402 ; gain = 0.000
close_sim
INFO: [Simtcl 6-16] Simulation closed
exit
INFO: [Common 17-206] Exiting Vivado at Mon Dec 11 12:16:33 2023...
