DECL|SOCW_EVENT_APP|enumerator|SOCW_EVENT_APP = 4, /**< Application-defined event. */
DECL|SOCW_EVENT_HALT|enumerator|SOCW_EVENT_HALT = 0, /**< CPU Halt. */
DECL|SOCW_EVENT_INTERRUPT|enumerator|SOCW_EVENT_INTERRUPT = 1, /**< CPU interrupt generated. */
DECL|SOCW_EVENT_MAX|enumerator|SOCW_EVENT_MAX = 5 /**< End of events sentinel. */
DECL|SOCW_EVENT_REGISTER|enumerator|SOCW_EVENT_REGISTER = 3, /**< SOC register altered. */
DECL|SOCW_EVENT_SLEEP|enumerator|SOCW_EVENT_SLEEP = 2, /**< Sleep mode entered. */
DECL|SOCW_REG_CCU_EXT_CLK_CTL|enumerator|SOCW_REG_CCU_EXT_CLK_CTL = 4, /**< 0x024 CCU Ext Clock Gate Ctl.*/
DECL|SOCW_REG_CCU_EXT_CLK_CTL|enumerator|SOCW_REG_CCU_EXT_CLK_CTL = 5, /**< 0x024 CCU Ext Clock Gate Ctl.*/
DECL|SOCW_REG_CCU_LP_CLK_CTL|enumerator|SOCW_REG_CCU_LP_CLK_CTL = 1, /**< 0x02C Clock Control register. */
DECL|SOCW_REG_CCU_LP_CLK_CTL|enumerator|SOCW_REG_CCU_LP_CLK_CTL = 1, /**< 0x02C Clock Control register.*/
DECL|SOCW_REG_CCU_PERIPH_CLK_GATE_CTL|enumerator|SOCW_REG_CCU_PERIPH_CLK_GATE_CTL = 3, /**< 0x018 Perip Clock Gate Ctl.*/
DECL|SOCW_REG_CCU_PERIPH_CLK_GATE_CTL|enumerator|SOCW_REG_CCU_PERIPH_CLK_GATE_CTL = 3, /**< 0x018 Perip Clock Gate Ctl.*/
DECL|SOCW_REG_CCU_SS_PERIPH_CLK_GATE_CTL|enumerator|SOCW_REG_CCU_SS_PERIPH_CLK_GATE_CTL = 4, /**< 0x0028 SS PCL Gate Ctl.*/
DECL|SOCW_REG_CCU_SYS_CLK_CTL|enumerator|SOCW_REG_CCU_SYS_CLK_CTL = 2, /**< 0x038 System Clock Control. */
DECL|SOCW_REG_CCU_SYS_CLK_CTL|enumerator|SOCW_REG_CCU_SYS_CLK_CTL = 2, /**< 0x038 System Clock Control. */
DECL|SOCW_REG_CMP_PWR|enumerator|SOCW_REG_CMP_PWR = 5, /**< 0x30C Comprtr Power Enable. */
DECL|SOCW_REG_CMP_PWR|enumerator|SOCW_REG_CMP_PWR = 6, /**< 0x30C Comparator Power Enable. */
DECL|SOCW_REG_MAX|enumerator|SOCW_REG_MAX, /**< Register enum sentinel. */
DECL|SOCW_REG_MAX|enumerator|SOCW_REG_MAX, /**< Register enum sentinel. */
DECL|SOCW_REG_OSC0_CFG1|enumerator|SOCW_REG_OSC0_CFG1 = 0, /**< 0x000 OSC0_CFG1 register. */
DECL|SOCW_REG_OSC0_CFG1|enumerator|SOCW_REG_OSC0_CFG1 = 0, /**< 0x000 OSC0_CFG1 register. */
DECL|SOCW_REG_PMUX_IN_EN0|enumerator|SOCW_REG_PMUX_IN_EN0 = 16, /**< 0x920 Pin Mux In Enable. */
DECL|SOCW_REG_PMUX_IN_EN1|enumerator|SOCW_REG_PMUX_IN_EN1 = 17, /**< 0x924 Pin Mux In Enable. */
DECL|SOCW_REG_PMUX_IN_EN2|enumerator|SOCW_REG_PMUX_IN_EN2 = 18, /**< 0x928 Pin Mux In Enable. */
DECL|SOCW_REG_PMUX_IN_EN3|enumerator|SOCW_REG_PMUX_IN_EN3 = 19, /**< 0x92c Pin Mux In Enable. */
DECL|SOCW_REG_PMUX_IN_EN|enumerator|SOCW_REG_PMUX_IN_EN = 8, /**< 0x920 Pin Mux In Enable. */
DECL|SOCW_REG_PMUX_PULLUP0|enumerator|SOCW_REG_PMUX_PULLUP0 = 8, /**< 0x900 Pin Mux Pullup. */
DECL|SOCW_REG_PMUX_PULLUP1|enumerator|SOCW_REG_PMUX_PULLUP1 = 9, /**< 0x904 Pin Mux Pullup. */
DECL|SOCW_REG_PMUX_PULLUP2|enumerator|SOCW_REG_PMUX_PULLUP2 = 10, /**< 0x908 Pin Mux Pullup. */
DECL|SOCW_REG_PMUX_PULLUP3|enumerator|SOCW_REG_PMUX_PULLUP3 = 11, /**< 0x90c Pin Mux Pullup. */
DECL|SOCW_REG_PMUX_PULLUP|enumerator|SOCW_REG_PMUX_PULLUP = 6, /**< 0x900 Pin Mux Pullup. */
DECL|SOCW_REG_PMUX_SLEW0|enumerator|SOCW_REG_PMUX_SLEW0 = 12, /**< 0x910 Pin Mux Slew. */
DECL|SOCW_REG_PMUX_SLEW1|enumerator|SOCW_REG_PMUX_SLEW1 = 13, /**< 0x914 Pin Mux Slew. */
DECL|SOCW_REG_PMUX_SLEW2|enumerator|SOCW_REG_PMUX_SLEW2 = 14, /**< 0x918 Pin Mux Slew. */
DECL|SOCW_REG_PMUX_SLEW3|enumerator|SOCW_REG_PMUX_SLEW3 = 15, /**< 0x91c Pin Mux Slew. */
DECL|SOCW_REG_PMUX_SLEW|enumerator|SOCW_REG_PMUX_SLEW = 7, /**< 0x910 Pin Mux Slew. */
DECL|SOCW_REG_SLP_CFG|enumerator|SOCW_REG_SLP_CFG = 7, /**< 0x550 Sleep Configuration. */
DECL|__SOC_WATCH_H__|macro|__SOC_WATCH_H__
DECL|soc_watch_event_t|typedef|} soc_watch_event_t;
DECL|soc_watch_reg_t|typedef|} soc_watch_reg_t;
DECL|soc_watch_reg_t|typedef|} soc_watch_reg_t;
