// Seed: 2401431133
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5,
    id_6,
    id_7,
    id_8,
    id_9
);
  input wire id_9;
  inout wire id_8;
  assign module_1.id_0 = 0;
  input wire id_7;
  inout wor id_6;
  inout wire id_5;
  inout wire id_4;
  output wire id_3;
  input wire id_2;
  input wire id_1;
  assign id_6 = -1;
  id_10 :
  assert property (@(negedge id_9) -1 & id_10)
  else;
endmodule
module module_1 #(
    parameter id_2 = 32'd58
) (
    input uwire id_0,
    input wire  id_1,
    input tri0  _id_2
);
  logic [-1 'b0 |  id_2 : -1 'h0] id_4 = -1;
  logic id_5;
  module_0 modCall_1 (
      id_4,
      id_4,
      id_5,
      id_4,
      id_4,
      id_5,
      id_4,
      id_5,
      id_4
  );
  assign id_5 = 1;
  parameter id_6 = 1;
  logic [1 : -1] id_7 = id_2;
endmodule
