<!DOCTYPE html>
<html><head><title>joekychen/linux » arch › x86 › include › asm › processor-flags.h

</title>
<meta http-equiv="content-type" content="text/html; charset=UTF-8">
<meta name="generator" content="Docco">
<link rel="stylesheet" media="all" href="../../../../stylesheets/docco.min.css" />


</head>
<body>
<div id="container">
<div id="background"></div>
<table cellpadding="0" cellspacing="0">
<thead><tr><th class="docs"><a id="home" href="../../../../index.html"></a><h1>processor-flags.h</h1></th><th class="code"></th></tr></thead>
<tbody>


<tr id="section-1"><td class="docs"><div class="pilwrap"><a class="pilcrow" href="#section-1">&#182;</a></div></td><td class="code"><div class="highlight"><pre><span class="cp">#ifndef _ASM_X86_PROCESSOR_FLAGS_H</span>
<span class="cp">#define _ASM_X86_PROCESSOR_FLAGS_H</span>
<span class="cm">/* Various flags defined: can be included from assembler. */</span>

<span class="cm">/*</span>
<span class="cm"> * EFLAGS bits</span>
<span class="cm"> */</span>
<span class="cp">#define X86_EFLAGS_CF	0x00000001 </span><span class="cm">/* Carry Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_BIT1	0x00000002 </span><span class="cm">/* Bit 1 - always on */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_PF	0x00000004 </span><span class="cm">/* Parity Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_AF	0x00000010 </span><span class="cm">/* Auxiliary carry Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_ZF	0x00000040 </span><span class="cm">/* Zero Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_SF	0x00000080 </span><span class="cm">/* Sign Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_TF	0x00000100 </span><span class="cm">/* Trap Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_IF	0x00000200 </span><span class="cm">/* Interrupt Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_DF	0x00000400 </span><span class="cm">/* Direction Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_OF	0x00000800 </span><span class="cm">/* Overflow Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_IOPL	0x00003000 </span><span class="cm">/* IOPL mask */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_NT	0x00004000 </span><span class="cm">/* Nested Task */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_RF	0x00010000 </span><span class="cm">/* Resume Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_VM	0x00020000 </span><span class="cm">/* Virtual Mode */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_AC	0x00040000 </span><span class="cm">/* Alignment Check */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_VIF	0x00080000 </span><span class="cm">/* Virtual Interrupt Flag */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_VIP	0x00100000 </span><span class="cm">/* Virtual Interrupt Pending */</span><span class="cp"></span>
<span class="cp">#define X86_EFLAGS_ID	0x00200000 </span><span class="cm">/* CPUID detection flag */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Basic CPU control in CR0</span>
<span class="cm"> */</span>
<span class="cp">#define X86_CR0_PE	0x00000001 </span><span class="cm">/* Protection Enable */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_MP	0x00000002 </span><span class="cm">/* Monitor Coprocessor */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_EM	0x00000004 </span><span class="cm">/* Emulation */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_TS	0x00000008 </span><span class="cm">/* Task Switched */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_ET	0x00000010 </span><span class="cm">/* Extension Type */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_NE	0x00000020 </span><span class="cm">/* Numeric Error */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_WP	0x00010000 </span><span class="cm">/* Write Protect */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_AM	0x00040000 </span><span class="cm">/* Alignment Mask */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_NW	0x20000000 </span><span class="cm">/* Not Write-through */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_CD	0x40000000 </span><span class="cm">/* Cache Disable */</span><span class="cp"></span>
<span class="cp">#define X86_CR0_PG	0x80000000 </span><span class="cm">/* Paging */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Paging options in CR3</span>
<span class="cm"> */</span>
<span class="cp">#define X86_CR3_PWT	0x00000008 </span><span class="cm">/* Page Write Through */</span><span class="cp"></span>
<span class="cp">#define X86_CR3_PCD	0x00000010 </span><span class="cm">/* Page Cache Disable */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * Intel CPU features in CR4</span>
<span class="cm"> */</span>
<span class="cp">#define X86_CR4_VME	0x00000001 </span><span class="cm">/* enable vm86 extensions */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_PVI	0x00000002 </span><span class="cm">/* virtual interrupts flag enable */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_TSD	0x00000004 </span><span class="cm">/* disable time stamp at ipl 3 */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_DE	0x00000008 </span><span class="cm">/* enable debugging extensions */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_PSE	0x00000010 </span><span class="cm">/* enable page size extensions */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_PAE	0x00000020 </span><span class="cm">/* enable physical address extensions */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_MCE	0x00000040 </span><span class="cm">/* Machine check enable */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_PGE	0x00000080 </span><span class="cm">/* enable global pages */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_PCE	0x00000100 </span><span class="cm">/* enable performance counters at ipl 3 */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_OSFXSR	0x00000200 </span><span class="cm">/* enable fast FPU save and restore */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_OSXMMEXCPT 0x00000400 </span><span class="cm">/* enable unmasked SSE exceptions */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_VMXE	0x00002000 </span><span class="cm">/* enable VMX virtualization */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_RDWRGSFS 0x00010000 </span><span class="cm">/* enable RDWRGSFS support */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_OSXSAVE 0x00040000 </span><span class="cm">/* enable xsave and xrestore */</span><span class="cp"></span>
<span class="cp">#define X86_CR4_SMEP	0x00100000 </span><span class="cm">/* enable SMEP support */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * x86-64 Task Priority Register, CR8</span>
<span class="cm"> */</span>
<span class="cp">#define X86_CR8_TPR	0x0000000F </span><span class="cm">/* task priority register */</span><span class="cp"></span>

<span class="cm">/*</span>
<span class="cm"> * AMD and Transmeta use MSRs for configuration; see &lt;asm/msr-index.h&gt;</span>
<span class="cm"> */</span>

<span class="cm">/*</span>
<span class="cm"> *      NSC/Cyrix CPU configuration register indexes</span>
<span class="cm"> */</span>
<span class="cp">#define CX86_PCR0	0x20</span>
<span class="cp">#define CX86_GCR	0xb8</span>
<span class="cp">#define CX86_CCR0	0xc0</span>
<span class="cp">#define CX86_CCR1	0xc1</span>
<span class="cp">#define CX86_CCR2	0xc2</span>
<span class="cp">#define CX86_CCR3	0xc3</span>
<span class="cp">#define CX86_CCR4	0xe8</span>
<span class="cp">#define CX86_CCR5	0xe9</span>
<span class="cp">#define CX86_CCR6	0xea</span>
<span class="cp">#define CX86_CCR7	0xeb</span>
<span class="cp">#define CX86_PCR1	0xf0</span>
<span class="cp">#define CX86_DIR0	0xfe</span>
<span class="cp">#define CX86_DIR1	0xff</span>
<span class="cp">#define CX86_ARR_BASE	0xc4</span>
<span class="cp">#define CX86_RCR_BASE	0xdc</span>

<span class="cp">#ifdef __KERNEL__</span>
<span class="cp">#ifdef CONFIG_VM86</span>
<span class="cp">#define X86_VM_MASK	X86_EFLAGS_VM</span>
<span class="cp">#else</span>
<span class="cp">#define X86_VM_MASK	0 </span><span class="cm">/* No VM86 support */</span><span class="cp"></span>
<span class="cp">#endif</span>
<span class="cp">#endif</span>

<span class="cp">#endif </span><span class="cm">/* _ASM_X86_PROCESSOR_FLAGS_H */</span><span class="cp"></span>

</pre></div></td></tr>

</tbody>
</table>
</div>

</body>
<script>docas={repo:"joekychen/linux",depth:4}</script>
<script>document.write('<script src=' + ('__proto__' in {} ? 'http://cdnjs.cloudflare.com/ajax/libs/zepto/1.0rc1/zepto.min.js' : 'https://ajax.googleapis.com/ajax/libs/jquery/1.7.2/jquery.min.js')+'><\\/script>')</script>
<script src="http://baoshan.github.com/moment/min/moment.min.js"></script>
<script src="../../../../javascript/docco.min.js"></script>
</html>
