// Seed: 1395378531
module module_0;
  wire id_1;
endmodule
module module_1 (
    input  uwire id_0,
    input  wor   id_1
    , id_6,
    input  wor   id_2,
    input  uwire id_3,
    output tri   id_4
);
  wire id_7;
  module_0();
endmodule
module module_2;
  wire id_2;
  module_0();
  assign id_1 = 1;
endmodule
module module_3 (
    input tri0 id_0
);
  always_ff @(negedge 1) begin
    if (id_0) id_2 = id_0;
  end
  assign id_3 = id_0;
  assign id_3 = 1;
  wire id_4;
  assign id_3 = 1;
  wire id_5;
  module_0();
endmodule
