// Seed: 1875613871
`timescale 1ps / 1ps
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4
);
  input id_4;
  inout id_3;
  output id_2;
  output id_1;
  reg id_4;
  always @(1 == id_3 or posedge id_4) begin
    if (1)
      if (id_4)
        if (1) id_2 <= 1;
        else begin
          id_4 <= 1;
        end
  end
endmodule
