$comment
	File created using the following command:
		vcd file hexdecoder.msim.vcd -direction
$end
$date
	Wed Mar 20 15:15:43 2019
$end
$version
	ModelSim Version 10.1d
$end
$timescale
	1ps
$end
$scope module hexdecoder_vlg_vec_tst $end
$var reg 4 ! x [3:0] $end
$var wire 1 " a $end
$var wire 1 # b $end
$var wire 1 $ c $end
$var wire 1 % d $end
$var wire 1 & e $end
$var wire 1 ' f $end
$var wire 1 ( g $end
$var wire 1 ) sampler $end
$scope module i1 $end
$var wire 1 * gnd $end
$var wire 1 + vcc $end
$var wire 1 , unknown $end
$var tri1 1 - devclrn $end
$var tri1 1 . devpor $end
$var tri1 1 / devoe $end
$var wire 1 0 a~output_o $end
$var wire 1 1 b~output_o $end
$var wire 1 2 c~output_o $end
$var wire 1 3 d~output_o $end
$var wire 1 4 e~output_o $end
$var wire 1 5 f~output_o $end
$var wire 1 6 g~output_o $end
$var wire 1 7 x[3]~input_o $end
$var wire 1 8 x[0]~input_o $end
$var wire 1 9 x[2]~input_o $end
$var wire 1 : x[1]~input_o $end
$var wire 1 ; a~0_combout $end
$var wire 1 < b~0_combout $end
$var wire 1 = c~0_combout $end
$var wire 1 > d~0_combout $end
$var wire 1 ? e~0_combout $end
$var wire 1 @ f~0_combout $end
$var wire 1 A g~0_combout $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
b0 !
0"
0#
0$
0%
0&
0'
1(
x)
0*
1+
x,
1-
1.
1/
00
01
02
03
04
05
16
07
08
09
0:
0;
0<
0=
0>
0?
0@
1A
$end
#20000
b1000 !
17
0)
0A
06
0(
#100000
b0 !
07
1)
1A
16
1(
#140000
b100 !
b110 !
1:
19
0)
0A
1<
06
11
0(
1#
#240000
b10 !
b0 !
0:
09
1)
1A
0<
16
01
1(
0#
#340000
b1 !
b101 !
b111 !
18
1:
19
0)
1@
1?
1>
15
14
13
1'
1&
1%
#480000
b110 !
b10 !
b0 !
08
0:
09
1)
0@
0?
0>
05
04
03
0'
0&
0%
#1000000
