$date
	Thu Oct 11 19:44:12 2018
$end
$version
	Icarus Verilog
$end
$timescale
	1s
$end
$scope module test_bench $end
$var wire 1 ! t_g $end
$var wire 1 " t_f $end
$var wire 1 # t_e $end
$var wire 1 $ t_dp $end
$var wire 1 % t_d $end
$var wire 1 & t_c $end
$var wire 1 ' t_b $end
$var wire 1 ( t_a $end
$var reg 8 ) t_o [7:0] $end
$var reg 1 * t_w $end
$var reg 1 + t_x $end
$var reg 1 , t_y $end
$var reg 1 - t_z $end
$var integer 32 . cew_Error_Count [31:0] $end
$var integer 32 / cew_Test_Count [31:0] $end
$var integer 32 0 i [31:0] $end
$scope module cut $end
$var wire 1 & c $end
$var wire 1 # e $end
$var wire 1 " f $end
$var wire 1 ! g $end
$var wire 1 * w $end
$var wire 1 + x $end
$var wire 1 , y $end
$var wire 1 - z $end
$var wire 1 $ dp $end
$var wire 1 % d $end
$var wire 1 ' b $end
$var wire 1 ( a $end
$var wire 1 1 Z_BAR $end
$var wire 1 2 Y_BAR $end
$var wire 1 3 X_BAR $end
$var wire 1 4 W_BAR $end
$var wire 1 5 IDP $end
$var wire 1 6 ID $end
$var wire 1 7 IB $end
$var wire 1 8 IA $end
$var wire 1 9 I4 $end
$var wire 1 : I3 $end
$var wire 1 ; I2 $end
$var wire 1 < I1 $end
$scope module and_3input_gates $end
$var wire 1 = P10 $end
$var wire 1 > P11 $end
$var wire 1 ? P14 $end
$var wire 1 @ P7 $end
$var wire 1 A P9 $end
$var wire 1 ; P5 $end
$var wire 1 < P4 $end
$var wire 1 : P3 $end
$var wire 1 ; P2 $end
$var wire 1 2 P13 $end
$var wire 1 < P1 $end
$var reg 1 8 P12 $end
$var reg 1 6 P6 $end
$var reg 1 B P8 $end
$upscope $end
$scope module and_gates $end
$var wire 1 + P1 $end
$var wire 1 C P10 $end
$var wire 1 D P12 $end
$var wire 1 E P13 $end
$var wire 1 F P14 $end
$var wire 1 * P5 $end
$var wire 1 G P7 $end
$var wire 1 H P9 $end
$var wire 1 9 P4 $end
$var wire 1 ; P2 $end
$var reg 1 I P11 $end
$var reg 1 7 P3 $end
$var reg 1 5 P6 $end
$var reg 1 J P8 $end
$upscope $end
$scope module inv1_gates $end
$var wire 1 * P1 $end
$var wire 1 K P11 $end
$var wire 1 L P13 $end
$var wire 1 M P14 $end
$var wire 1 + P3 $end
$var wire 1 , P5 $end
$var wire 1 N P7 $end
$var wire 1 - P9 $end
$var reg 1 O P10 $end
$var reg 1 P P12 $end
$var reg 1 4 P2 $end
$var reg 1 3 P4 $end
$var reg 1 2 P6 $end
$var reg 1 1 P8 $end
$upscope $end
$scope module inv2_gates $end
$var wire 1 8 P1 $end
$var wire 1 Q P11 $end
$var wire 1 R P13 $end
$var wire 1 S P14 $end
$var wire 1 7 P3 $end
$var wire 1 6 P5 $end
$var wire 1 T P7 $end
$var wire 1 5 P9 $end
$var reg 1 U P10 $end
$var reg 1 V P12 $end
$var reg 1 ( P2 $end
$var reg 1 ' P4 $end
$var reg 1 % P6 $end
$var reg 1 $ P8 $end
$upscope $end
$scope module or_gates $end
$var wire 1 3 P1 $end
$var wire 1 + P10 $end
$var wire 1 + P12 $end
$var wire 1 , P13 $end
$var wire 1 W P14 $end
$var wire 1 - P2 $end
$var wire 1 , P4 $end
$var wire 1 1 P5 $end
$var wire 1 X P7 $end
$var wire 1 1 P9 $end
$var reg 1 9 P11 $end
$var reg 1 < P3 $end
$var reg 1 ; P6 $end
$var reg 1 : P8 $end
$upscope $end
$upscope $end
$upscope $end
$enddefinitions $end
#0
$dumpvars
0X
1W
1V
1U
0T
1S
0R
0Q
1P
1O
0N
1M
0L
0K
0J
0I
0H
0G
1F
0E
0D
0C
0B
0A
0@
1?
0>
0=
1<
1;
1:
09
18
07
16
05
14
13
12
11
b0 0
b1 /
b0 .
0-
0,
0+
0*
bx )
0(
1'
1&
0%
1$
0#
0"
0!
$end
#1
1"
1#
1(
1%
08
06
0:
0;
01
1-
b10 /
b1 0
#2
0%
16
1:
11
02
19
1;
0-
1!
1,
b11 /
b10 0
#3
1%
06
0:
01
1-
b100 /
b11 0
#4
0&
0'
11
0<
12
1;
17
03
1:
0-
0!
0,
1+
b101 /
b100 0
#5
1&
1'
07
1"
1#
1(
1%
0;
08
06
01
1<
1-
b110 /
b101 0
#6
0&
0'
17
11
0<
02
1;
0-
1!
1,
b111 /
b110 0
#7
0%
16
01
1<
1-
b1000 /
b111 0
#8
0"
0#
0(
18
0%
1&
1'
16
1$
11
12
1;
07
13
09
1:
05
04
0-
0!
0,
0+
1*
b1001 /
b1000 0
#9
1"
1#
1(
1%
08
06
0:
0;
01
1-
b1010 /
b1001 0
#10
0%
16
0$
1:
15
11
02
19
1;
0-
1!
1,
b1010 0
#11
b11101110 )
#12
1%
06
0:
01
1-
b1011 /
#13
b11111110 )
#14
0&
0'
11
0<
12
1;
17
03
1:
0-
0!
0,
1+
b1100 /
#15
b10011100 )
#16
1&
1'
07
1"
1#
1(
1%
0;
08
06
01
1<
1-
b1101 /
#17
b11111100 )
#18
0&
0'
17
11
0<
02
1;
0-
1!
1,
b1110 /
#19
b10011110 )
#20
0%
16
01
1<
1-
b1111 /
#21
b10001110 )
#22
b10000 /
#23
