[
  {
    "class":"firrtl.EmitCircuitAnnotation",
    "emitter":"firrtl.VerilogEmitter"
  },
  {
    "class":"firrtl.transforms.BlackBoxTargetDirAnno",
    "targetDir":"generated"
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APBBridge|APBBridge>io_pwrite",
    "sources":[
      "~APBBridge|APBBridge>io_writeStrobe"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APBBridge|APBBridge>io_rdata",
    "sources":[
      "~APBBridge|APBBridge>io_pslverr",
      "~APBBridge|APBBridge>io_prdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APBBridge|APBBridge>io_paddr",
    "sources":[
      "~APBBridge|APBBridge>io_addr"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APBBridge|APBBridge>io_pwdata",
    "sources":[
      "~APBBridge|APBBridge>io_wdata"
    ]
  },
  {
    "class":"firrtl.transforms.CombinationalPath",
    "sink":"~APBBridge|APBBridge>io_ready",
    "sources":[
      "~APBBridge|APBBridge>io_pready",
      "~APBBridge|APBBridge>io_addr"
    ]
  }
]