vhdl work "C:\Users\Usuario\OneDrive\FACUL\UFRJ\Repositorios_git\ALU_8_Operations_VHDL\Trabalho1_Kevin_Andre_Igor\half_adder.vhd"
vhdl work "C:\Users\Usuario\OneDrive\FACUL\UFRJ\Repositorios_git\ALU_8_Operations_VHDL\Trabalho1_Kevin_Andre_Igor\full_adder.vhd"
vhdl work "C:\Users\Usuario\OneDrive\FACUL\UFRJ\Repositorios_git\ALU_8_Operations_VHDL\Trabalho1_Kevin_Andre_Igor\multiplicador_4bits.vhd"
