<!DOCTYPE html PUBLIC "-//W3C//DTD XHTML 1.0 Transitional//EN" "http://www.w3.org/TR/xhtml1/DTD/xhtml1-transitional.dtd">
<html>
<head>
  <meta http-equiv="Content-Type" content="text/html;charset=utf-8"/>
  <title>ModelSim Coverage Report</title>
  <!-- original name: _tb_top_U_FPGA_TOP_SIM_U_SYS_REG_0ContentFrame2.htm -->
  <link rel="StyleSheet" media="print"  href="../css/ucdb2htmlP.css"/>
  <link rel="StyleSheet" media="screen" href="../css/ucdb2html.css"/>
  <script type="text/javascript" src="../scripts/showhide.js"></script>
  <script type="text/javascript" src="../scripts/popup.js"></script>
</head>
<body id="ucdb2html_detail" onload="showLast()">
  <h1><span class="strip">ModelSim</span> Branch Coverage Report</h1>
  <h3>Scope: /<a href="z000041.htm">tb_top</a>/<a href="z003680.htm">U_FPGA_TOP_SIM</a>/<a href="z007078.htm">U_SYS_REG_0</a></h3>
  <!-- use script block so buttons vanish when JavaScript is disabled -->
  <script type="text/javascript">
  <!--
  document.write(
    '<table class="buttons" cellspacing="2" cellpadding="2"><tr>' +
       '<td id="showAll" width="100" onclick="showAll()" class="button_on" ' +
           'title="Display all coverage scopes and bins.">Show All</td>' +
       '<td id="showCov" width="100" onclick="showCov()" class="button_off" ' +
           'title="Display only covered scopes and bins.">Show Covered</td>' +
       '<td id="showMis" width="100" onclick="showMis()" class="button_off" ' +
           'title="Display only uncovered scopes and bins.">Show Missing</td>' +
    '</tr></table>');
  //-->
  </script>
  <div class="covered"><a name="cvg7079"/><hr/><table>
  <tr l="219" lnk="__HDL_srcfile_4.htm#219" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="219" lnk="__HDL_srcfile_4.htm#219" z="        if (RST) begin" k="7079_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="222" lnk="__HDL_srcfile_4.htm#222" z="        end else begin" k="7079_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7080"/><hr/><table>
  <tr l="229" lnk="__HDL_srcfile_4.htm#229" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="229" lnk="__HDL_srcfile_4.htm#229" z="        if (RST) begin" k="7080_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="232" lnk="__HDL_srcfile_4.htm#232" z="        end else begin" k="7080_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7081"/><hr/><table>
  <tr l="233" lnk="__HDL_srcfile_4.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="233" lnk="__HDL_srcfile_4.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" k="7081_0$007078" h="156" c="g"/>
  <tr cr="c" t="A" l="233" lnk="__HDL_srcfile_4.htm#233" z="            if (REG_WR_REQ | REG_RD_REQ) begin" k="7081_1$007078" h="40002" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7082"/><hr/><table>
  <tr l="236" lnk="__HDL_srcfile_4.htm#236" z="            if (REG_WR_REQ) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="236" lnk="__HDL_srcfile_4.htm#236" z="            if (REG_WR_REQ) begin" k="7082_0$007078" h="32" c="g"/>
  <tr cr="c" t="A" l="236" lnk="__HDL_srcfile_4.htm#236" z="            if (REG_WR_REQ) begin" k="7082_1$007078" h="40126" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7083"/><hr/><table>
  <tr l="243" lnk="__HDL_srcfile_4.htm#243" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="243" lnk="__HDL_srcfile_4.htm#243" z="        if (RST) begin" k="7083_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="252" lnk="__HDL_srcfile_4.htm#252" z="        end else begin" k="7083_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7084"/><hr/><table>
  <tr l="311" lnk="__HDL_srcfile_4.htm#311" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="311" lnk="__HDL_srcfile_4.htm#311" z="        if (RST) begin" k="7084_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="320" lnk="__HDL_srcfile_4.htm#320" z="        end else begin" k="7084_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7085"/><hr/><table>
  <tr l="321" lnk="__HDL_srcfile_4.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="321" lnk="__HDL_srcfile_4.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." k="7085_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="321" lnk="__HDL_srcfile_4.htm#321" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO0_EN) begin r_REG_DEB..." k="7085_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7086"/><hr/><table>
  <tr l="322" lnk="__HDL_srcfile_4.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="322" lnk="__HDL_srcfile_4.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." k="7086_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="322" lnk="__HDL_srcfile_4.htm#322" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO1_EN) begin r_REG_DEB..." k="7086_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7087"/><hr/><table>
  <tr l="323" lnk="__HDL_srcfile_4.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="323" lnk="__HDL_srcfile_4.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." k="7087_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="323" lnk="__HDL_srcfile_4.htm#323" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO2_EN) begin r_REG_DEB..." k="7087_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7088"/><hr/><table>
  <tr l="324" lnk="__HDL_srcfile_4.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="324" lnk="__HDL_srcfile_4.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." k="7088_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="324" lnk="__HDL_srcfile_4.htm#324" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO3_EN) begin r_REG_DEB..." k="7088_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7089"/><hr/><table>
  <tr l="325" lnk="__HDL_srcfile_4.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="325" lnk="__HDL_srcfile_4.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." k="7089_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="325" lnk="__HDL_srcfile_4.htm#325" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO4_EN) begin r_REG_DEB..." k="7089_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7090"/><hr/><table>
  <tr l="326" lnk="__HDL_srcfile_4.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="326" lnk="__HDL_srcfile_4.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." k="7090_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="326" lnk="__HDL_srcfile_4.htm#326" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO5_EN) begin r_REG_DEB..." k="7090_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7091"/><hr/><table>
  <tr l="327" lnk="__HDL_srcfile_4.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="327" lnk="__HDL_srcfile_4.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." k="7091_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="327" lnk="__HDL_srcfile_4.htm#327" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO6_EN) begin r_REG_DEB..." k="7091_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7092"/><hr/><table>
  <tr l="328" lnk="__HDL_srcfile_4.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="328" lnk="__HDL_srcfile_4.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." k="7092_0$007078" h="4" c="g"/>
  <tr cr="c" t="A" l="328" lnk="__HDL_srcfile_4.htm#328" z="            if (r_REG_WEN &amp; s_REG_DEBUG_DO7_EN) begin r_REG_DEB..." k="7092_1$007078" h="40154" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7093"/><hr/><table>
  <tr l="333" lnk="__HDL_srcfile_4.htm#333" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="333" lnk="__HDL_srcfile_4.htm#333" z="        if (RST) begin" k="7093_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="342" lnk="__HDL_srcfile_4.htm#342" z="        end else begin" k="7093_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7094"/><hr/><table>
  <tr l="355" lnk="__HDL_srcfile_4.htm#355" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="355" lnk="__HDL_srcfile_4.htm#355" z="        if (RST) begin" k="7094_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="357" lnk="__HDL_srcfile_4.htm#357" z="        end else begin" k="7094_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7095"/><hr/><table>
  <tr l="368" lnk="__HDL_srcfile_4.htm#368" z="    assign s_REG_RDT                    = ( s_REG_FPGA_VER0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="368" lnk="__HDL_srcfile_4.htm#368" z="    assign s_REG_RDT                    = ( s_REG_FPGA_VER0_EN ..." k="7095_0$007078" h="24" c="g"/>
  <tr cr="c" t="E" l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." k="7095_1$007078" h="176" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7096"/><hr/><table>
  <tr l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="369" lnk="__HDL_srcfile_4.htm#369" z="                                          ( s_REG_FPGA_VER1_EN ..." k="7096_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." k="7096_1$007078" h="172" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7097"/><hr/><table>
  <tr l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="370" lnk="__HDL_srcfile_4.htm#370" z="                                          ( s_REG_FPGA_VER2_EN ..." k="7097_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." k="7097_1$007078" h="168" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7098"/><hr/><table>
  <tr l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="371" lnk="__HDL_srcfile_4.htm#371" z="                                          ( s_REG_FPGA_VER3_EN ..." k="7098_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." k="7098_1$007078" h="164" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7099"/><hr/><table>
  <tr l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="372" lnk="__HDL_srcfile_4.htm#372" z="                                          ( s_REG_BORD_VER0_EN ..." k="7099_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="373" lnk="__HDL_srcfile_4.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." k="7099_1$007078" h="160" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7100"/><hr/><table>
  <tr l="373" lnk="__HDL_srcfile_4.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="373" lnk="__HDL_srcfile_4.htm#373" z="                                          ( s_REG_BORD_VER1_EN ..." k="7100_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="375" lnk="__HDL_srcfile_4.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." k="7100_1$007078" h="156" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7101"/><hr/><table>
  <tr l="375" lnk="__HDL_srcfile_4.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="375" lnk="__HDL_srcfile_4.htm#375" z="                                          ( s_REG_DEBUG_DI0_EN ..." k="7101_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="376" lnk="__HDL_srcfile_4.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." k="7101_1$007078" h="152" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7102"/><hr/><table>
  <tr l="376" lnk="__HDL_srcfile_4.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="376" lnk="__HDL_srcfile_4.htm#376" z="                                          ( s_REG_DEBUG_DI1_EN ..." k="7102_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="377" lnk="__HDL_srcfile_4.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." k="7102_1$007078" h="148" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7103"/><hr/><table>
  <tr l="377" lnk="__HDL_srcfile_4.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="377" lnk="__HDL_srcfile_4.htm#377" z="                                          ( s_REG_DEBUG_DI2_EN ..." k="7103_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="378" lnk="__HDL_srcfile_4.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." k="7103_1$007078" h="144" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7104"/><hr/><table>
  <tr l="378" lnk="__HDL_srcfile_4.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="378" lnk="__HDL_srcfile_4.htm#378" z="                                          ( s_REG_DEBUG_DI3_EN ..." k="7104_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="379" lnk="__HDL_srcfile_4.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." k="7104_1$007078" h="140" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7105"/><hr/><table>
  <tr l="379" lnk="__HDL_srcfile_4.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="379" lnk="__HDL_srcfile_4.htm#379" z="                                          ( s_REG_DEBUG_DI4_EN ..." k="7105_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="380" lnk="__HDL_srcfile_4.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." k="7105_1$007078" h="136" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7106"/><hr/><table>
  <tr l="380" lnk="__HDL_srcfile_4.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="380" lnk="__HDL_srcfile_4.htm#380" z="                                          ( s_REG_DEBUG_DI5_EN ..." k="7106_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="381" lnk="__HDL_srcfile_4.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." k="7106_1$007078" h="132" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7107"/><hr/><table>
  <tr l="381" lnk="__HDL_srcfile_4.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="381" lnk="__HDL_srcfile_4.htm#381" z="                                          ( s_REG_DEBUG_DI6_EN ..." k="7107_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="382" lnk="__HDL_srcfile_4.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." k="7107_1$007078" h="128" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7108"/><hr/><table>
  <tr l="382" lnk="__HDL_srcfile_4.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="382" lnk="__HDL_srcfile_4.htm#382" z="                                          ( s_REG_DEBUG_DI7_EN ..." k="7108_0$007078" h="4" c="g"/>
  <tr cr="c" t="E" l="384" lnk="__HDL_srcfile_4.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." k="7108_1$007078" h="124" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7109"/><hr/><table>
  <tr l="384" lnk="__HDL_srcfile_4.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="384" lnk="__HDL_srcfile_4.htm#384" z="                                          ( s_REG_DEBUG_DO0_EN ..." k="7109_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="385" lnk="__HDL_srcfile_4.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." k="7109_1$007078" h="108" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7110"/><hr/><table>
  <tr l="385" lnk="__HDL_srcfile_4.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="385" lnk="__HDL_srcfile_4.htm#385" z="                                          ( s_REG_DEBUG_DO1_EN ..." k="7110_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="386" lnk="__HDL_srcfile_4.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." k="7110_1$007078" h="92" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7111"/><hr/><table>
  <tr l="386" lnk="__HDL_srcfile_4.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="386" lnk="__HDL_srcfile_4.htm#386" z="                                          ( s_REG_DEBUG_DO2_EN ..." k="7111_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="387" lnk="__HDL_srcfile_4.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." k="7111_1$007078" h="76" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7112"/><hr/><table>
  <tr l="387" lnk="__HDL_srcfile_4.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="387" lnk="__HDL_srcfile_4.htm#387" z="                                          ( s_REG_DEBUG_DO3_EN ..." k="7112_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="388" lnk="__HDL_srcfile_4.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." k="7112_1$007078" h="60" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7113"/><hr/><table>
  <tr l="388" lnk="__HDL_srcfile_4.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="388" lnk="__HDL_srcfile_4.htm#388" z="                                          ( s_REG_DEBUG_DO4_EN ..." k="7113_0$007078" h="12" c="g"/>
  <tr cr="c" t="E" l="389" lnk="__HDL_srcfile_4.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." k="7113_1$007078" h="48" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7114"/><hr/><table>
  <tr l="389" lnk="__HDL_srcfile_4.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="389" lnk="__HDL_srcfile_4.htm#389" z="                                          ( s_REG_DEBUG_DO5_EN ..." k="7114_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="390" lnk="__HDL_srcfile_4.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." k="7114_1$007078" h="32" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7115"/><hr/><table>
  <tr l="390" lnk="__HDL_srcfile_4.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="390" lnk="__HDL_srcfile_4.htm#390" z="                                          ( s_REG_DEBUG_DO6_EN ..." k="7115_0$007078" h="16" c="g"/>
  <tr cr="c" t="E" l="391" lnk="__HDL_srcfile_4.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." k="7115_1$007078" h="16" c="g"/>
  </table>
  </div><div><a name="cvg7116"/><hr/><table>
  <tr l="391" lnk="__HDL_srcfile_4.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." c="Y" p="50.00"/><tr/>
  <tr cr="c" t="I" l="391" lnk="__HDL_srcfile_4.htm#391" z="                                          ( s_REG_DEBUG_DO7_EN ..." k="7116_0$007078" h="16" c="g"/>
  <tr cr="m" t="E" l="393" lnk="__HDL_srcfile_4.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7117"/><hr/><table>
  <tr l="393" lnk="__HDL_srcfile_4.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="393" lnk="__HDL_srcfile_4.htm#393" z="                                          ( s_REG_DEBUG_TRIG0_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="394" lnk="__HDL_srcfile_4.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7118"/><hr/><table>
  <tr l="394" lnk="__HDL_srcfile_4.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="394" lnk="__HDL_srcfile_4.htm#394" z="                                          ( s_REG_DEBUG_TRIG1_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="395" lnk="__HDL_srcfile_4.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7119"/><hr/><table>
  <tr l="395" lnk="__HDL_srcfile_4.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="395" lnk="__HDL_srcfile_4.htm#395" z="                                          ( s_REG_DEBUG_TRIG2_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="396" lnk="__HDL_srcfile_4.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7120"/><hr/><table>
  <tr l="396" lnk="__HDL_srcfile_4.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="396" lnk="__HDL_srcfile_4.htm#396" z="                                          ( s_REG_DEBUG_TRIG3_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="397" lnk="__HDL_srcfile_4.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7121"/><hr/><table>
  <tr l="397" lnk="__HDL_srcfile_4.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="397" lnk="__HDL_srcfile_4.htm#397" z="                                          ( s_REG_DEBUG_TRIG4_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="398" lnk="__HDL_srcfile_4.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7122"/><hr/><table>
  <tr l="398" lnk="__HDL_srcfile_4.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="398" lnk="__HDL_srcfile_4.htm#398" z="                                          ( s_REG_DEBUG_TRIG5_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="399" lnk="__HDL_srcfile_4.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7123"/><hr/><table>
  <tr l="399" lnk="__HDL_srcfile_4.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="399" lnk="__HDL_srcfile_4.htm#399" z="                                          ( s_REG_DEBUG_TRIG6_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="400" lnk="__HDL_srcfile_4.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." h="0" c="r"/>
  </table>
  </div><div class="missing"><a name="cvg7124"/><hr/><table>
  <tr l="400" lnk="__HDL_srcfile_4.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." c="R" p="0.00"/><tr/>
  <tr cr="m" t="I" l="400" lnk="__HDL_srcfile_4.htm#400" z="                                          ( s_REG_DEBUG_TRIG7_E..." h="0" c="r"/>
  <tr cr="m" t="E" l="401" lnk="__HDL_srcfile_4.htm#401" z="                                                               ..." h="0" c="r"/>
  </table>
  </div><div class="covered"><a name="cvg7125"/><hr/><table>
  <tr l="404" lnk="__HDL_srcfile_4.htm#404" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="404" lnk="__HDL_srcfile_4.htm#404" z="        if (RST) begin" k="7125_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="406" lnk="__HDL_srcfile_4.htm#406" z="        end else begin" k="7125_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7126"/><hr/><table>
  <tr l="412" lnk="__HDL_srcfile_4.htm#412" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="412" lnk="__HDL_srcfile_4.htm#412" z="        if (RST) begin" k="7126_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="414" lnk="__HDL_srcfile_4.htm#414" z="        end else begin" k="7126_1$007078" h="40158" c="g"/>
  </table>
  </div><div class="covered"><a name="cvg7127"/><hr/><table>
  <tr l="420" lnk="__HDL_srcfile_4.htm#420" z="        if (RST) begin" c="G" p="100.00"/><tr/>
  <tr cr="c" t="I" l="420" lnk="__HDL_srcfile_4.htm#420" z="        if (RST) begin" k="7127_0$007078" h="268" c="g"/>
  <tr cr="c" t="E" l="422" lnk="__HDL_srcfile_4.htm#422" z="        end else begin" k="7127_1$007078" h="40158" c="g"/>
  </table>
  </div><script type="text/javascript" src="../scripts/buildbranchpage.js"></script>
  <!-- make sure jumps to last few line nos work -->
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
<br/><br/><br/><br/><br/><br/><br/><br/><br/><br/>
  
</body>
</html>
