	component soc_video_system is
		port (
			clk_clk                          : in    std_logic                     := 'X';             -- clk
			clk_sdram_clk                    : out   std_logic;                                        -- clk
			clk_video_clk                    : out   std_logic;                                        -- clk
			edge_detect_bypass               : in    std_logic                     := 'X';             -- bypass
			reset_reset_n                    : in    std_logic                     := 'X';             -- reset_n
			vga_CLK                          : out   std_logic;                                        -- CLK
			vga_HS                           : out   std_logic;                                        -- HS
			vga_VS                           : out   std_logic;                                        -- VS
			vga_BLANK                        : out   std_logic;                                        -- BLANK
			vga_SYNC                         : out   std_logic;                                        -- SYNC
			vga_R                            : out   std_logic_vector(7 downto 0);                     -- R
			vga_G                            : out   std_logic_vector(7 downto 0);                     -- G
			vga_B                            : out   std_logic_vector(7 downto 0);                     -- B
			video_config_SDAT                : inout std_logic                     := 'X';             -- SDAT
			video_config_SCLK                : out   std_logic;                                        -- SCLK
			video_in_decoder_PIXEL_CLK       : in    std_logic                     := 'X';             -- PIXEL_CLK
			video_in_decoder_LINE_VALID      : in    std_logic                     := 'X';             -- LINE_VALID
			video_in_decoder_FRAME_VALID     : in    std_logic                     := 'X';             -- FRAME_VALID
			video_in_decoder_pixel_clk_reset : in    std_logic                     := 'X';             -- pixel_clk_reset
			video_in_decoder_PIXEL_DATA      : in    std_logic_vector(11 downto 0) := (others => 'X'); -- PIXEL_DATA
			video_merge_export               : in    std_logic                     := 'X';             -- export
			video_sdram_addr                 : out   std_logic_vector(12 downto 0);                    -- addr
			video_sdram_ba                   : out   std_logic_vector(1 downto 0);                     -- ba
			video_sdram_cas_n                : out   std_logic;                                        -- cas_n
			video_sdram_cke                  : out   std_logic;                                        -- cke
			video_sdram_cs_n                 : out   std_logic;                                        -- cs_n
			video_sdram_dq                   : inout std_logic_vector(15 downto 0) := (others => 'X'); -- dq
			video_sdram_dqm                  : out   std_logic_vector(1 downto 0);                     -- dqm
			video_sdram_ras_n                : out   std_logic;                                        -- ras_n
			video_sdram_we_n                 : out   std_logic;                                        -- we_n
			video_split_export               : in    std_logic                     := 'X'              -- export
		);
	end component soc_video_system;

