# CADL Language Reference

CADL (Computer Architecture Description Language) is a high-level DSL for describing custom RISC-V instruction extensions (ISAXs).

## Basic Structure

```cadl
// Global scratchpad memory
static array: [u32; 16];

// Instruction definition
#[opcode(7'b0101011)]
#[funct7(7'b0000000)]
rtype instruction_name(rs1: u5, rs2: u5, rd: u5) {
  // Instruction body
}
```

## Embedded Allo Designs

An `allo` declaration embeds a Python algorithm and its Allo schedule. A blocking
`invoke` binds named parameters to CADL scalar expressions or explicit SPM views:

```cadl
static data: [i32; 16];
allo increment with s """
import allo
from allo.ir.types import int32
def increment(X: int32[16], delta: int32):
    for i in range(16):
        X[i] = X[i] + delta
s = allo.customize(increment)
s.pipeline("i")
""";
rtype run(rs1: u5, rd: u5) {
    invoke increment(X = data[0 +: 16], delta = _irf[rs1]);
    _irf[rd] = 0;
}
```

Views use element offsets/counts and do not imply copies or DMA. Return bindings
use `-> value: u32`, `-> data[0 +: 16]`, or a tuple of such targets. The Python
block also accepts triple single quotes; use the other delimiter for embedded
Python docstrings.

**Frontend only:** `aps-frontend check` validates structure without executing
Python. Existing `mlir` and `cadl2c` commands reject Allo designs. The future
Allo + Vitis backend generates interface FSMs directly, bypassing Aquas HLS.
See [the syntax contract and implementation roadmap](cadl-allo-integration.md)
and [the complete GEMM example](../../examples/allo/gemm.cadl).

## Type System

| Type | Description |
|------|-------------|
| `u8`, `u16`, `u32`, `u64` | Unsigned integers |
| `i8`, `i16`, `i32`, `i64` | Signed integers |
| `u1` - `u256` | Arbitrary width unsigned |

### Width-Aware Literals

```cadl
5'b10101    // 5-bit binary
8'hFF       // 8-bit hexadecimal
32'd1000    // 32-bit decimal
```

## Variables

```cadl
let x: u32 = 42;                  // Local variable
static buffer: [u32; 64];         // Scratchpad memory
static acc: i32;                  // Scalar static
```

## Processor Interface (APS-Itfc)

```cadl
// Register file access
let a: u32 = _irf[rs1];           // Read GPR
_irf[rd] = result;                // Write GPR

// Single memory access
let data: u32 = _mem[addr];       // Read CPU memory
_mem[addr] = data;                // Write CPU memory

// Burst DMA access
matrix[0 +: ] = _burst_read[addr +: 16];      // Burst read
_burst_write[addr +: 16] = matrix[0 +: ];     // Burst write
```

## Control Flow

### Do-While Loops

```cadl
with i: u32 = (init, next) do {
  // Loop body
  let next: u32 = i + 1;
} while (condition);
```

### Multiple Loop-Carried Variables

```cadl
with i: u32 = (0, i_), acc: i32 = (0, acc_) do {
  acc_ = acc + array[i];
  let i_: u32 = i + 1;
} while (i_ < 16);
```

## Instruction Definitions

```cadl
#[opcode(7'b0101011)]     // Custom-1 opcode
#[funct7(7'b0000000)]
rtype add_custom(rs1: u5, rs2: u5, rd: u5) {
  let a: u32 = _irf[rs1];
  let b: u32 = _irf[rs2];
  _irf[rd] = a + b;
}
```

### RISC-V Custom Opcodes

| Opcode | Binary | Description |
|--------|--------|-------------|
| custom-0 | `0001011` | User extension 0 |
| custom-1 | `0101011` | User extension 1 |
| custom-2 | `1011011` | User extension 2 |
| custom-3 | `1111011` | User extension 3 |

## Optimization Directives

### Loop Unrolling

```cadl
[[unroll(4)]]
with i: u32 = (0, i + 1) do { ... } while (i + 1 < 16);
```

### Array Partitioning

```cadl
#[partition_dim_array([0])]
#[partition_factor_array([4])]
#[partition_cyclic_array([1])]     // 1=cyclic, 0=block
static array: [i32; 16];
```

### DMA Stride

```cadl
[[stride_x(2)]]
[[stride_y(2)]]
mat[sa +: ] = _burst_read[da +: 8];
```

## Example: Vector Distance

```cadl
#[partition_dim_array([0])]
#[partition_factor_array([4])]
#[partition_cyclic_array([1])]
static points1_x: [u32; 16];
static points2_x: [u32; 16];
static dist_out: [u32; 16];

#[opcode(7'b0001011)]
#[funct7(7'b0101000)]
rtype v3ddist_vv(rs1: u5, rs2: u5, rd: u5) {
  let addr1: u32 = _irf[rs1];
  let out_addr: u32 = _irf[rs2];

  points1_x[0 +: ] = _burst_read[addr1 +: 16];
  points2_x[0 +: ] = _burst_read[addr1 + 64 +: 16];

  [[unroll(4)]]
  with i: u32 = (0, i + 1) do {
    let dx: u32 = points1_x[i] - points2_x[i];
    dist_out[i] = dx * dx;
  } while (i + 1 < 16);

  _burst_write[out_addr +: 16] = dist_out[0 +: ];
  _irf[rd] = 0;
}
```

## Frontend Usage

```bash
pixi run mlir examples/features/csr_partition_loop.cadl out.mlir  # Convert to MLIR
```

## Best Practices

1. Use explicit bit widths for all operations
2. Match partition factor with unroll factor
3. Use burst transfers for large data movements
4. Minimize loop-carried dependencies
