// generated by newgenasym  Tue Sep 25 14:54:47 2007


module ds18s20par (dq, gnd, vdd);
    inout dq;
    input gnd;
    inout vdd;


    initial
        begin
        end

endmodule
