19:23:17 INFO  : Registering command handlers for SDK TCF services
19:23:18 INFO  : Launching XSCT server: xsct.bat -interactive E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\temp_xsdb_launch_script.tcl
19:23:22 INFO  : XSCT server has started successfully.
19:23:26 INFO  : Successfully done setting XSCT server connection channel  
19:23:26 INFO  : Successfully done setting SDK workspace  
19:23:26 INFO  : Processing command line option -hwspec E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper.hdf.
19:43:28 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:43:28 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
19:43:29 INFO  : FPGA configured successfully with bitstream "E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/NAND_Gate_wrapper.bit"
19:45:01 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
19:45:01 INFO  : 'fpga -state' command is executed.
19:45:01 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
19:45:01 INFO  : Jtag cable 'Digilent Zybo 210279772382A' is selected.
19:45:01 INFO  : 'jtag frequency' command is executed.
19:45:01 INFO  : Sourcing of 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl' is done.
19:45:01 INFO  : Context for 'APU' is selected.
19:45:01 INFO  : Hardware design information is loaded from 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf'.
19:45:01 INFO  : 'configparams force-mem-access 1' command is executed.
19:45:01 INFO  : Context for 'APU' is selected.
19:45:01 INFO  : 'stop' command is executed.
19:45:01 INFO  : 'ps7_init' command is executed.
19:45:01 INFO  : 'ps7_post_config' command is executed.
19:45:01 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:02 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
19:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:02 INFO  : The application 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/AND_Gate/Debug/AND_Gate.elf' is downloaded to processor 'ps7_cortexa9_0'.
19:45:02 INFO  : 'configparams force-mem-access 0' command is executed.
19:45:02 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
loadhw -hw E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
dow E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/AND_Gate/Debug/AND_Gate.elf
configparams force-mem-access 0
----------------End of Script----------------

19:45:02 INFO  : Memory regions updated for context APU
19:45:02 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
19:45:02 INFO  : 'con' command is executed.
19:45:02 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
con
----------------End of Script----------------

19:45:02 INFO  : Launch script is exported to file 'E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_and_gate.elf_on_local.tcl'
19:46:32 INFO  : Disconnected from the channel tcfchan#1.
11:25:29 INFO  : Registering command handlers for SDK TCF services
11:25:30 INFO  : Launching XSCT server: xsct.bat -interactive E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\temp_xsdb_launch_script.tcl
11:25:33 INFO  : XSCT server has started successfully.
11:25:33 INFO  : Successfully done setting XSCT server connection channel  
11:25:34 INFO  : Successfully done setting SDK workspace  
11:25:34 INFO  : Processing command line option -hwspec E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper.hdf.
11:25:34 INFO  : Checking for hwspec changes in the project NAND_Gate_wrapper_hw_platform_0.
11:33:00 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:33:00 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
11:33:01 INFO  : FPGA configured successfully with bitstream "E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/NAND_Gate_wrapper.bit"
11:34:03 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
11:34:03 INFO  : 'fpga -state' command is executed.
11:34:03 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:34:03 INFO  : Jtag cable 'Digilent Zybo 210279772382A' is selected.
11:34:03 INFO  : 'jtag frequency' command is executed.
11:34:03 INFO  : Sourcing of 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:34:03 INFO  : Context for 'APU' is selected.
11:34:04 INFO  : Hardware design information is loaded from 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf'.
11:34:04 INFO  : 'configparams force-mem-access 1' command is executed.
11:34:04 INFO  : Context for 'APU' is selected.
11:34:04 INFO  : 'stop' command is executed.
11:34:04 INFO  : 'ps7_init' command is executed.
11:34:04 INFO  : 'ps7_post_config' command is executed.
11:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:04 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:34:04 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:04 INFO  : The application 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:34:04 INFO  : 'configparams force-mem-access 0' command is executed.
11:34:04 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
loadhw -hw E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
dow E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf
configparams force-mem-access 0
----------------End of Script----------------

11:34:05 INFO  : Memory regions updated for context APU
11:34:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:34:05 INFO  : 'con' command is executed.
11:34:05 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
con
----------------End of Script----------------

11:34:05 INFO  : Launch script is exported to file 'E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_not.elf_on_local.tcl'
11:37:01 INFO  : Disconnected from the channel tcfchan#1.
11:37:02 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
11:37:02 INFO  : 'fpga -state' command is executed.
11:37:02 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
11:37:02 INFO  : Jtag cable 'Digilent Zybo 210279772382A' is selected.
11:37:02 INFO  : 'jtag frequency' command is executed.
11:37:02 INFO  : Sourcing of 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl' is done.
11:37:02 INFO  : Context for 'APU' is selected.
11:37:05 INFO  : Hardware design information is loaded from 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf'.
11:37:05 INFO  : 'configparams force-mem-access 1' command is executed.
11:37:05 INFO  : Context for 'APU' is selected.
11:37:05 INFO  : 'stop' command is executed.
11:37:05 INFO  : 'ps7_init' command is executed.
11:37:05 INFO  : 'ps7_post_config' command is executed.
11:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:05 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
11:37:05 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:05 INFO  : The application 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf' is downloaded to processor 'ps7_cortexa9_0'.
11:37:05 INFO  : 'configparams force-mem-access 0' command is executed.
11:37:05 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
loadhw -hw E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
dow E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf
configparams force-mem-access 0
----------------End of Script----------------

11:37:06 INFO  : Memory regions updated for context APU
11:37:06 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
11:37:06 INFO  : 'con' command is executed.
11:37:06 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
con
----------------End of Script----------------

11:37:06 INFO  : Launch script is exported to file 'E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_not.elf_on_local.tcl'
12:51:17 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:17 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
12:51:18 INFO  : FPGA configured successfully with bitstream "E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/NAND_Gate_wrapper.bit"
12:51:58 INFO  : Disconnected from the channel tcfchan#2.
12:51:59 INFO  : 'targets -set -filter {jtag_cable_name =~ "Digilent Zybo 210279772382A" && level==0} -index 1' command is executed.
12:51:59 INFO  : 'fpga -state' command is executed.
12:51:59 INFO  : Connected to target on host '127.0.0.1' and port '3121'.
12:51:59 INFO  : Jtag cable 'Digilent Zybo 210279772382A' is selected.
12:51:59 INFO  : 'jtag frequency' command is executed.
12:51:59 INFO  : Sourcing of 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl' is done.
12:51:59 INFO  : Context for 'APU' is selected.
12:52:02 INFO  : Hardware design information is loaded from 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf'.
12:52:02 INFO  : 'configparams force-mem-access 1' command is executed.
12:52:02 INFO  : Context for 'APU' is selected.
12:52:02 INFO  : 'stop' command is executed.
12:52:03 INFO  : 'ps7_init' command is executed.
12:52:03 INFO  : 'ps7_post_config' command is executed.
12:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : Processor reset is completed for 'ps7_cortexa9_0'.
12:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : The application 'E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf' is downloaded to processor 'ps7_cortexa9_0'.
12:52:03 INFO  : 'configparams force-mem-access 0' command is executed.
12:52:03 INFO  : ----------------XSDB Script----------------
connect -url tcp:127.0.0.1:3121
source E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/ps7_init.tcl
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
loadhw -hw E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper_hw_platform_0/system.hdf -mem-ranges [list {0x40000000 0xbfffffff}]
configparams force-mem-access 1
targets -set -nocase -filter {name =~"APU*" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
stop
ps7_init
ps7_post_config
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
rst -processor
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
dow E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/not/Debug/not.elf
configparams force-mem-access 0
----------------End of Script----------------

12:52:03 INFO  : Memory regions updated for context APU
12:52:03 INFO  : Context for processor 'ps7_cortexa9_0' is selected.
12:52:03 INFO  : 'con' command is executed.
12:52:03 INFO  : ----------------XSDB Script (After Launch)----------------
targets -set -nocase -filter {name =~ "ARM*#0" && jtag_cable_name =~ "Digilent Zybo 210279772382A"} -index 0
con
----------------End of Script----------------

12:52:03 INFO  : Launch script is exported to file 'E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\.sdk\launch_scripts\xilinx_c-c++_application_(system_debugger)\system_debugger_using_debug_not.elf_on_local.tcl'
12:52:50 INFO  : Disconnected from the channel tcfchan#3.
22:45:20 INFO  : Registering command handlers for SDK TCF services
22:45:21 INFO  : Launching XSCT server: xsct.bat -interactive E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\temp_xsdb_launch_script.tcl
22:45:23 INFO  : XSCT server has started successfully.
22:45:23 INFO  : Successfully done setting XSCT server connection channel  
22:45:23 INFO  : Successfully done setting SDK workspace  
22:45:23 INFO  : Processing command line option -hwspec E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper.hdf.
22:45:23 INFO  : Checking for hwspec changes in the project NAND_Gate_wrapper_hw_platform_0.
11:08:05 INFO  : Launching XSCT server: xsct.bat -interactive E:\FYP\Zybo\Interfacing_PS_With_PL_ZYBO\Interfacing_PS_With_PL_ZYBO.sdk\temp_xsdb_launch_script.tcl
11:08:08 INFO  : XSCT server has started successfully.
11:08:17 INFO  : Successfully done setting XSCT server connection channel  
11:08:17 INFO  : Successfully done setting SDK workspace  
11:08:19 INFO  : Registering command handlers for SDK TCF services
11:08:20 INFO  : Processing command line option -hwspec E:/FYP/Zybo/Interfacing_PS_With_PL_ZYBO/Interfacing_PS_With_PL_ZYBO.sdk/NAND_Gate_wrapper.hdf.
11:08:20 INFO  : Checking for hwspec changes in the project NAND_Gate_wrapper_hw_platform_0.
