$date
   Fri Nov 21 15:33:31 2025
$end

$version
  2024.1
  $dumpfile ("branch_jump_test.vcd") 
$end

$timescale
  1ps
$end

$scope module tb $end
$var reg 1 ! clk $end
$var reg 1 " rst $end
$var wire 32 # pc [31:0] $end
$var wire 32 $ instruction_out [31:0] $end
$var wire 32 % alu_result [31:0] $end
$var wire 1 & reg_write $end
$var wire 1 ' store_enable $end
$var wire 1 ( mem_to_reg $end
$var wire 1 ) beq $end
$var wire 1 * bneq $end
$var wire 1 + blt $end
$var wire 1 , bgeq $end
$var wire 1 - jump $end
$var wire 32 . current_pc [31:0] $end
$var wire 32 / alu_branch_result [31:0] $end
$var wire 32 0 debug_signature [31:0] $end
$var wire 32 1 debug_reg_r1 [31:0] $end
$var wire 32 2 debug_reg_r2 [31:0] $end
$var wire 32 3 debug_reg_r9 [31:0] $end
$var wire 32 4 debug_reg_r10 [31:0] $end
$var wire 32 5 debug_mem_addr_16 [31:0] $end
$var wire 32 6 debug_cycle_counter [31:0] $end
$var reg 32 7 cycle_count [31:0] $end
$var reg 32 8 test_count [31:0] $end
$var reg 32 9 pass_count [31:0] $end
$var reg 32 : fail_count [31:0] $end
$var reg 1 ; test_beq_taken_done $end
$var reg 1 < test_bne_taken_done $end
$var reg 1 = test_beq_not_taken_done $end
$var reg 1 > test_jal_done $end
$var reg 1 ? test_jalr_done $end
$var reg 1 @ all_tests_complete $end
$scope module dut $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 32 # pc [31:0] $end
$var wire 32 $ instruction_out [31:0] $end
$var wire 32 % alu_result [31:0] $end
$var wire 1 & reg_write $end
$var wire 1 ' store_enable $end
$var wire 1 ( mem_to_reg $end
$var wire 1 ) beq $end
$var wire 1 * bneq $end
$var wire 32 . current_pc [31:0] $end
$var wire 1 + blt $end
$var wire 1 , bgeq $end
$var wire 1 - jump $end
$var wire 32 / alu_branch_result [31:0] $end
$var wire 32 0 debug_signature [31:0] $end
$var wire 32 1 debug_reg_r1 [31:0] $end
$var wire 32 2 debug_reg_r2 [31:0] $end
$var wire 32 3 debug_reg_r9 [31:0] $end
$var wire 32 4 debug_reg_r10 [31:0] $end
$var wire 32 5 debug_mem_addr_16 [31:0] $end
$var wire 32 6 debug_cycle_counter [31:0] $end
$var reg 32 C cycle_counter [31:0] $end
$var wire 32 D if_pc [31:0] $end
$var wire 32 E if_instruction [31:0] $end
$var wire 32 F if_pc_plus_4 [31:0] $end
$var wire 32 G if_id_pc [31:0] $end
$var wire 32 H if_id_instruction [31:0] $end
$var wire 32 I if_id_pc_plus_4 [31:0] $end
$var wire 32 J id_read_data1 [31:0] $end
$var wire 32 K id_read_data2 [31:0] $end
$var wire 6 L id_alu_control [5:0] $end
$var wire 1 M id_alu_src $end
$var wire 1 N id_reg_write $end
$var wire 1 O id_mem_to_reg $end
$var wire 1 P id_bneq_control $end
$var wire 1 Q id_beq_control $end
$var wire 1 R id_bgeq_control $end
$var wire 1 S id_blt_control $end
$var wire 1 T id_jump $end
$var wire 1 U id_store_enable $end
$var wire 1 V id_lui_control $end
$var wire 1 W id_is_unsigned $end
$var wire 1 X id_jalr $end
$var wire 2 Y id_mem_size [1:0] $end
$var wire 32 Z id_selected_immediate [31:0] $end
$var wire 1 [ stall_pc $end
$var wire 1 \ stall_if_id $end
$var wire 1 ] if_id_flush $end
$var wire 1 ^ id_ex_flush $end
$var wire 1 _ id_ex_reg_write $end
$var wire 1 ` id_ex_mem_to_reg $end
$var wire 6 a id_ex_alu_control [5:0] $end
$var wire 1 b id_ex_alu_src $end
$var wire 1 c id_ex_store_enable $end
$var wire 1 d id_ex_beq_control $end
$var wire 1 e id_ex_bneq_control $end
$var wire 1 f id_ex_bgeq_control $end
$var wire 1 g id_ex_blt_control $end
$var wire 1 h id_ex_jump $end
$var wire 1 i id_ex_jalr $end
$var wire 1 j id_ex_lui_control $end
$var wire 1 k id_ex_lb $end
$var wire 1 l id_ex_is_unsigned $end
$var wire 2 m id_ex_mem_size [1:0] $end
$var wire 32 n id_ex_pc [31:0] $end
$var wire 32 o id_ex_pc_plus_4 [31:0] $end
$var wire 32 p id_ex_read_data1 [31:0] $end
$var wire 32 q id_ex_read_data2 [31:0] $end
$var wire 32 r id_ex_immediate [31:0] $end
$var wire 5 s id_ex_rs1 [4:0] $end
$var wire 5 t id_ex_rs2 [4:0] $end
$var wire 5 u id_ex_rd [4:0] $end
$var wire 5 v id_ex_shamt [4:0] $end
$var wire 32 w ex_alu_result [31:0] $end
$var wire 32 x ex_write_data [31:0] $end
$var wire 32 y ex_pc_plus_4 [31:0] $end
$var wire 5 z ex_rd [4:0] $end
$var wire 1 { ex_branch_resolved $end
$var wire 1 | ex_branch_taken $end
$var wire 32 } ex_branch_target [31:0] $end
$var wire 1 ~ ex_mem_reg_write $end
$var wire 1 !! ex_mem_mem_to_reg $end
$var wire 1 "! ex_mem_store_enable $end
$var wire 1 #! ex_mem_lb $end
$var wire 1 $! ex_mem_lui_control $end
$var wire 1 %! ex_mem_jump $end
$var wire 1 &! ex_mem_jalr $end
$var wire 1 '! ex_mem_is_unsigned $end
$var wire 2 (! ex_mem_mem_size [1:0] $end
$var wire 32 )! ex_mem_alu_result [31:0] $end
$var wire 32 *! ex_mem_write_data [31:0] $end
$var wire 32 +! ex_mem_pc_plus_4 [31:0] $end
$var wire 32 ,! ex_mem_lui_imm [31:0] $end
$var wire 5 -! ex_mem_rd [4:0] $end
$var wire 1 .! ex_mem_branch_resolved $end
$var wire 1 /! ex_mem_branch_taken $end
$var wire 32 0! ex_mem_branch_target [31:0] $end
$var wire 1 1! mem_reg_write $end
$var wire 1 2! mem_mem_to_reg $end
$var wire 1 3! mem_lui_control $end
$var wire 1 4! mem_jump $end
$var wire 1 5! mem_jalr $end
$var wire 32 6! mem_alu_result [31:0] $end
$var wire 32 7! mem_data [31:0] $end
$var wire 32 8! mem_pc_plus_4 [31:0] $end
$var wire 32 9! mem_lui_imm [31:0] $end
$var wire 5 :! mem_rd [4:0] $end
$var wire 1 ;! mem_branch_taken $end
$var wire 32 <! mem_branch_target [31:0] $end
$var wire 1 =! mem_wb_reg_write $end
$var wire 1 >! mem_wb_mem_to_reg $end
$var wire 1 ?! mem_wb_lui_control $end
$var wire 1 @! mem_wb_jump $end
$var wire 1 A! mem_wb_jalr $end
$var wire 32 B! mem_wb_alu_result [31:0] $end
$var wire 32 C! mem_wb_mem_data [31:0] $end
$var wire 32 D! mem_wb_pc_plus_4 [31:0] $end
$var wire 32 E! mem_wb_lui_imm [31:0] $end
$var wire 5 F! mem_wb_rd [4:0] $end
$var wire 32 G! debug_r1_internal [31:0] $end
$var wire 32 H! debug_r2_internal [31:0] $end
$var wire 32 I! debug_r9_internal [31:0] $end
$var wire 32 J! debug_r10_internal [31:0] $end
$var wire 32 K! debug_mem_internal [31:0] $end
$var wire 32 L! wb_write_data [31:0] $end
$var wire 1 M! control_transfer $end
$scope module IF_stage $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 [ stall_pc $end
$var wire 1 M! branch_taken $end
$var wire 1 N! jump_taken $end
$var wire 1 N! jalr_taken $end
$var wire 32 0! branch_target [31:0] $end
$var wire 32 D pc_out [31:0] $end
$var wire 32 E instruction_out [31:0] $end
$var wire 32 F pc_plus_4_out [31:0] $end
$var reg 32 O! pc [31:0] $end
$var wire 32 P! pc_plus_4 [31:0] $end
$var wire 32 Q! next_pc [31:0] $end
$scope module imem $end
$var wire 1 A clk $end
$var wire 32 R! pc [31:0] $end
$var wire 1 B reset $end
$var wire 32 E instruction_code [31:0] $end
$var integer 32 S! i [31:0] $end
$upscope $end
$upscope $end
$scope module IF_ID_reg $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 \ stall $end
$var wire 1 ] flush $end
$var wire 32 D pc_in [31:0] $end
$var wire 32 E instruction_in [31:0] $end
$var wire 32 F pc_plus_4_in [31:0] $end
$var reg 32 T! pc_out [31:0] $end
$var reg 32 U! instruction_out [31:0] $end
$var reg 32 V! pc_plus_4_out [31:0] $end
$upscope $end
$scope module ID_stage $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 32 G pc_in [31:0] $end
$var wire 32 H instruction_in [31:0] $end
$var wire 32 I pc_plus_4_in [31:0] $end
$var wire 32 L! write_data [31:0] $end
$var wire 1 =! reg_write $end
$var wire 5 F! write_reg_num [4:0] $end
$var wire 5 u id_ex_rd [4:0] $end
$var wire 1 k id_ex_mem_read $end
$var wire 5 -! ex_mem_rd [4:0] $end
$var wire 1 !! ex_mem_mem_read $end
$var wire 1 W! ex_mem_branch_resolved $end
$var wire 1 /! ex_mem_branch_taken_actual $end
$var wire 32 0! ex_mem_branch_target_actual [31:0] $end
$var wire 32 J read_data1 [31:0] $end
$var wire 32 K read_data2 [31:0] $end
$var wire 6 L alu_control [5:0] $end
$var wire 1 M alu_src $end
$var wire 1 N reg_write_out $end
$var wire 1 O mem_to_reg $end
$var wire 1 P bneq_control $end
$var wire 1 Q beq_control $end
$var wire 1 R bgeq_control $end
$var wire 1 S blt_control $end
$var wire 1 T jump $end
$var wire 1 U store_enable $end
$var wire 1 V lui_control $end
$var wire 1 W is_unsigned $end
$var wire 1 X jalr $end
$var wire 2 Y mem_size [1:0] $end
$var wire 32 Z selected_immediate [31:0] $end
$var wire 1 X! branch_prediction $end
$var wire 32 Y! predicted_target [31:0] $end
$var wire 1 Z! is_branch_instruction $end
$var wire 1 [! is_jump_instruction $end
$var wire 1 [ stall_pc $end
$var wire 1 \ stall_if_id $end
$var wire 1 ] if_id_flush $end
$var wire 1 ^ id_ex_flush $end
$var wire 32 G! debug_r1 [31:0] $end
$var wire 32 H! debug_r2 [31:0] $end
$var wire 32 I! debug_r9 [31:0] $end
$var wire 32 J! debug_r10 [31:0] $end
$var wire 32 \! imm_val_branch [31:0] $end
$var wire 32 ]! imm_val_i [31:0] $end
$var wire 32 ^! imm_val_jump [31:0] $end
$var wire 32 _! imm_val_lui [31:0] $end
$var wire 32 `! imm_val_store [31:0] $end
$var wire 7 a! opcode [6:0] $end
$var wire 5 b! rd [4:0] $end
$scope module rfu $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 5 c! read_reg_num1 [19:15] $end
$var wire 5 d! read_reg_num2 [24:20] $end
$var wire 5 F! write_reg_num1 [4:0] $end
$var wire 32 L! write_data [31:0] $end
$var wire 1 =! reg_write $end
$var wire 32 J read_data1 [31:0] $end
$var wire 32 K read_data2 [31:0] $end
$var wire 32 G! debug_r1 [31:0] $end
$var wire 32 H! debug_r2 [31:0] $end
$var wire 32 I! debug_r9 [31:0] $end
$var wire 32 J! debug_r10 [31:0] $end
$var integer 32 e! i [31:0] $end
$upscope $end
$scope module cu $end
$var wire 7 f! funct7 [31:25] $end
$var wire 3 g! funct3 [14:12] $end
$var wire 7 h! opcode [6:0] $end
$var reg 6 i! alu_control [5:0] $end
$var reg 1 j! alu_src $end
$var reg 1 k! reg_write $end
$var reg 1 l! mem_to_reg $end
$var reg 1 m! bneq_control $end
$var reg 1 n! beq_control $end
$var reg 1 o! bgeq_control $end
$var reg 1 p! blt_control $end
$var reg 1 q! jump $end
$var reg 1 r! store_enable $end
$var reg 1 s! lui_control $end
$var reg 1 t! is_unsigned $end
$var reg 1 u! jalr $end
$var reg 2 v! mem_size [1:0] $end
$upscope $end
$scope module hdu $end
$var wire 5 c! id_rs1 [19:15] $end
$var wire 5 d! id_rs2 [24:20] $end
$var wire 5 u id_ex_rd [4:0] $end
$var wire 1 k id_ex_mem_read $end
$var wire 1 W! branch_resolved $end
$var wire 1 /! branch_taken_actual $end
$var wire 32 0! branch_target_actual [31:0] $end
$var wire 32 I pc_plus_4 [31:0] $end
$var reg 1 w! stall_pc $end
$var reg 1 x! stall_if_id $end
$var reg 1 y! if_id_flush $end
$var reg 1 z! id_ex_flush $end
$var wire 1 {! misprediction $end
$upscope $end
$upscope $end
$scope module ID_EX_reg $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 ^ flush $end
$var wire 1 N reg_write_in $end
$var wire 1 O mem_to_reg_in $end
$var wire 6 L alu_control_in [5:0] $end
$var wire 1 U store_enable_in $end
$var wire 1 Q beq_control_in $end
$var wire 1 P bneq_control_in $end
$var wire 1 R bgeq_control_in $end
$var wire 1 S blt_control_in $end
$var wire 1 T jump_in $end
$var wire 1 X jalr_in $end
$var wire 1 V lui_control_in $end
$var wire 1 O lb_in $end
$var wire 1 W is_unsigned_in $end
$var wire 2 Y mem_size_in [1:0] $end
$var wire 1 M alu_src_in $end
$var wire 32 G pc_in [31:0] $end
$var wire 32 I pc_plus_4_in [31:0] $end
$var wire 32 J read_data1_in [31:0] $end
$var wire 32 K read_data2_in [31:0] $end
$var wire 32 Z immediate_in [31:0] $end
$var wire 5 c! rs1_in [19:15] $end
$var wire 5 d! rs2_in [24:20] $end
$var wire 5 |! rd_in [11:7] $end
$var wire 5 d! shamt_in [24:20] $end
$var reg 1 }! reg_write_out $end
$var reg 1 ~! mem_to_reg_out $end
$var reg 6 !" alu_control_out [5:0] $end
$var reg 1 "" store_enable_out $end
$var reg 1 #" beq_control_out $end
$var reg 1 $" bneq_control_out $end
$var reg 1 %" bgeq_control_out $end
$var reg 1 &" blt_control_out $end
$var reg 1 '" jump_out $end
$var reg 1 (" jalr_out $end
$var reg 1 )" lui_control_out $end
$var reg 1 *" lb_out $end
$var reg 1 +" is_unsigned_out $end
$var reg 2 ," mem_size_out [1:0] $end
$var reg 1 -" alu_src_out $end
$var reg 32 ." pc_out [31:0] $end
$var reg 32 /" pc_plus_4_out [31:0] $end
$var reg 32 0" read_data1_out [31:0] $end
$var reg 32 1" read_data2_out [31:0] $end
$var reg 32 2" immediate_out [31:0] $end
$var reg 5 3" rs1_out [4:0] $end
$var reg 5 4" rs2_out [4:0] $end
$var reg 5 5" rd_out [4:0] $end
$var reg 5 6" shamt_out [4:0] $end
$upscope $end
$scope module EX_stage $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 32 p read_data1_in [31:0] $end
$var wire 32 q read_data2_in [31:0] $end
$var wire 32 r immediate_in [31:0] $end
$var wire 32 n pc_in [31:0] $end
$var wire 32 o pc_plus_4_in [31:0] $end
$var wire 5 s rs1_in [4:0] $end
$var wire 5 t rs2_in [4:0] $end
$var wire 5 u rd_in [4:0] $end
$var wire 5 v shamt_in [4:0] $end
$var wire 6 a alu_control_in [5:0] $end
$var wire 1 b alu_src_in $end
$var wire 1 d beq_control_in $end
$var wire 1 e bneq_control_in $end
$var wire 1 f bgeq_control_in $end
$var wire 1 g blt_control_in $end
$var wire 1 h jump_in $end
$var wire 1 i jalr_in $end
$var wire 32 )! ex_mem_alu_result [31:0] $end
$var wire 32 L! mem_wb_result [31:0] $end
$var wire 5 -! ex_mem_rd [4:0] $end
$var wire 5 F! mem_wb_rd [4:0] $end
$var wire 1 ~ ex_mem_reg_write $end
$var wire 1 =! mem_wb_reg_write $end
$var wire 32 w alu_result_out [31:0] $end
$var wire 32 x write_data_out [31:0] $end
$var wire 32 y pc_plus_4_out [31:0] $end
$var wire 5 z rd_out [4:0] $end
$var wire 1 { branch_resolved $end
$var wire 1 | branch_taken_out $end
$var wire 32 } branch_target_out [31:0] $end
$var wire 2 7" forward_a [1:0] $end
$var wire 2 8" forward_b [1:0] $end
$var wire 1 9" is_branch $end
$var wire 1 :" branch_condition_met $end
$scope module fu $end
$var wire 1 ~ ex_mem_reg_write $end
$var wire 1 =! mem_wb_reg_write $end
$var wire 5 s id_ex_rs1 [4:0] $end
$var wire 5 t id_ex_rs2 [4:0] $end
$var wire 5 -! ex_mem_rd [4:0] $end
$var wire 5 F! mem_wb_rd [4:0] $end
$var reg 2 ;" forwardA [1:0] $end
$var reg 2 <" forwardB [1:0] $end
$upscope $end
$scope module alu $end
$var wire 32 p read_data1_in [31:0] $end
$var wire 32 q read_data2_in [31:0] $end
$var wire 32 )! ex_mem_alu_result_in [31:0] $end
$var wire 32 L! mem_wb_result_in [31:0] $end
$var wire 2 7" forwardA [1:0] $end
$var wire 2 8" forwardB [1:0] $end
$var wire 6 a alu_control [5:0] $end
$var wire 32 r imm_val_r [31:0] $end
$var wire 5 v shamt [4:0] $end
$var wire 1 b alu_src $end
$var reg 32 =" result [31:0] $end
$var wire 32 >" forwarded_src1 [31:0] $end
$var wire 32 ?" forwarded_src2_reg [31:0] $end
$var wire 32 @" final_src2 [31:0] $end
$upscope $end
$upscope $end
$scope module EX_MEM_reg $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 _ reg_write_in $end
$var wire 1 ` mem_to_reg_in $end
$var wire 1 c store_enable_in $end
$var wire 1 k lb_in $end
$var wire 1 j lui_control_in $end
$var wire 1 h jump_in $end
$var wire 1 i jalr_in $end
$var wire 1 l is_unsigned_in $end
$var wire 2 m mem_size_in [1:0] $end
$var wire 32 w alu_result_in [31:0] $end
$var wire 32 x write_data_in [31:0] $end
$var wire 32 y pc_plus_4_in [31:0] $end
$var wire 32 r lui_imm_in [31:0] $end
$var wire 5 z rd_in [4:0] $end
$var wire 1 { branch_resolved_in $end
$var wire 1 | branch_taken_in $end
$var wire 32 } branch_target_in [31:0] $end
$var reg 1 A" reg_write_out $end
$var reg 1 B" mem_to_reg_out $end
$var reg 1 C" store_enable_out $end
$var reg 1 D" lb_out $end
$var reg 1 E" lui_control_out $end
$var reg 1 F" jump_out $end
$var reg 1 G" jalr_out $end
$var reg 1 H" is_unsigned_out $end
$var reg 2 I" mem_size_out [1:0] $end
$var reg 32 J" alu_result_out [31:0] $end
$var reg 32 K" write_data_out [31:0] $end
$var reg 32 L" pc_plus_4_out [31:0] $end
$var reg 32 M" lui_imm_out [31:0] $end
$var reg 5 N" rd_out [4:0] $end
$var reg 1 O" branch_resolved_out $end
$var reg 1 P" branch_taken_out $end
$var reg 32 Q" branch_target_out [31:0] $end
$upscope $end
$scope module MEM_stage $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 ~ reg_write_in $end
$var wire 1 !! mem_to_reg_in $end
$var wire 1 "! store_enable_in $end
$var wire 1 $! lui_control_in $end
$var wire 1 %! jump_in $end
$var wire 1 &! jalr_in $end
$var wire 1 '! is_unsigned_in $end
$var wire 2 (! mem_size_in [1:0] $end
$var wire 32 )! alu_result_in [31:0] $end
$var wire 32 *! write_data_in [31:0] $end
$var wire 32 +! pc_plus_4_in [31:0] $end
$var wire 32 ,! lui_imm_in [31:0] $end
$var wire 5 -! rd_in [4:0] $end
$var wire 1 /! branch_taken_in $end
$var wire 32 0! branch_target_in [31:0] $end
$var wire 1 1! reg_write_out $end
$var wire 1 2! mem_to_reg_out $end
$var wire 1 3! lui_control_out $end
$var wire 1 4! jump_out $end
$var wire 1 5! jalr_out $end
$var wire 32 6! alu_result_out [31:0] $end
$var wire 32 7! mem_data_out [31:0] $end
$var wire 32 8! pc_plus_4_out [31:0] $end
$var wire 32 9! lui_imm_out [31:0] $end
$var wire 5 :! rd_out [4:0] $end
$var wire 1 ;! branch_taken_out $end
$var wire 32 <! branch_target_out [31:0] $end
$var wire 32 K! debug_mem_addr_16 [31:0] $end
$scope module dmu $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 32 )! read_addr [31:0] $end
$var wire 32 *! write_data [31:0] $end
$var wire 1 "! write_enable $end
$var wire 1 '! is_unsigned $end
$var wire 32 )! write_addr [31:0] $end
$var wire 2 (! mem_size [1:0] $end
$var wire 32 7! read_data [31:0] $end
$var wire 32 K! debug_mem_addr_16 [31:0] $end
$var integer 32 R" i [31:0] $end
$upscope $end
$upscope $end
$scope module MEM_WB_reg $end
$var wire 1 A clk $end
$var wire 1 B rst $end
$var wire 1 1! reg_write_in $end
$var wire 1 2! mem_to_reg_in $end
$var wire 1 3! lui_control_in $end
$var wire 1 4! jump_in $end
$var wire 1 5! jalr_in $end
$var wire 32 6! alu_result_in [31:0] $end
$var wire 32 7! mem_data_in [31:0] $end
$var wire 32 8! pc_plus_4_in [31:0] $end
$var wire 32 9! lui_imm_in [31:0] $end
$var wire 5 :! rd_in [4:0] $end
$var reg 1 S" reg_write_out $end
$var reg 1 T" mem_to_reg_out $end
$var reg 1 U" lui_control_out $end
$var reg 1 V" jump_out $end
$var reg 1 W" jalr_out $end
$var reg 32 X" alu_result_out [31:0] $end
$var reg 32 Y" mem_data_out [31:0] $end
$var reg 32 Z" pc_plus_4_out [31:0] $end
$var reg 32 [" lui_imm_out [31:0] $end
$var reg 5 \" rd_out [4:0] $end
$upscope $end
$scope module WB_stage $end
$var wire 1 =! reg_write_in $end
$var wire 1 >! mem_to_reg_in $end
$var wire 1 ?! lui_control_in $end
$var wire 1 @! jump_in $end
$var wire 1 A! jalr_in $end
$var wire 32 B! alu_result_in [31:0] $end
$var wire 32 C! mem_data_in [31:0] $end
$var wire 32 D! pc_plus_4_in [31:0] $end
$var wire 32 E! lui_imm_in [31:0] $end
$var wire 5 ]" rd_register [4:0] $end
$var wire 32 L! write_data [31:0] $end
$upscope $end
$upscope $end
$scope task test_basic_functionality $end
$upscope $end
$scope task test_beq_taken $end
$upscope $end
$scope task test_bne_taken $end
$upscope $end
$scope task test_beq_not_taken $end
$upscope $end
$scope task test_jal $end
$upscope $end
$scope task test_jalr $end
$upscope $end
$scope task generate_final_report $end
$var real 32 ^" success_rate $end
$upscope $end
$upscope $end
$enddefinitions $end

#0
$dumpvars
0!
x!!
bx !"
1"
x"!
x""
bx #
x#!
x#"
bx $
x$!
x$"
bx %
x%!
x%"
x&
x&!
x&"
x'
x'!
x'"
x(
bx (!
x("
x)
bx )!
x)"
x*
bx *!
x*"
x+
bx +!
x+"
x,
bx ,!
bx ,"
x-
bx -!
x-"
bx .
x.!
bx ."
bx /
x/!
bx /"
b11011110101011011011111011101111 0
bx 0!
bx 0"
bx 1
x1!
bx 1"
bx 2
x2!
bx 2"
bx 3
x3!
bx 3"
bx 4
x4!
bx 4"
bx 5
x5!
bx 5"
bx 6
bx 6!
bx 6"
b0 7
bx 7!
bx 7"
b0 8
bx 8!
bx 8"
b0 9
bx 9!
x9"
b0 :
bx :!
x:"
0;
x;!
bx ;"
0<
bx <!
bx <"
0=
x=!
bx ="
0>
x>!
bx >"
0?
x?!
bx ?"
0@
x@!
bx @"
0A
xA!
xA"
1B
bx B!
xB"
bx C
bx C!
xC"
bx D
bx D!
xD"
bx E
bx E!
xE"
bx F
bx F!
xF"
bx G
bx G!
xG"
bx H
bx H!
xH"
bx I
bx I!
bx I"
bx J
bx J!
bx J"
bx K
bx K!
bx K"
bx L
bx L!
bx L"
xM
xM!
bx M"
xN
0N!
bx N"
xO
bx O!
xO"
xP
bx P!
xP"
xQ
bx Q!
bx Q"
xR
bx R!
bx R"
xS
bx S!
xS"
xT
bx T!
xT"
xU
bx U!
xU"
xV
bx V!
xV"
xW
zW!
xW"
xX
0X!
bx X"
bx Y
bx Y!
bx Y"
bx Z
0Z!
bx Z"
x[
0[!
bx ["
x\
bx0 \!
bx \"
x]
bx ]!
bz ]"
x^
bx0 ^!
r0 ^"
x_
bx000000000000 _!
x`
bx `!
bx a
bx a!
xb
bx b!
xc
bx c!
xd
bx d!
xe
bx e!
xf
bx f!
xg
bx g!
xh
bx h!
xi
bx i!
xj
xj!
xk
xk!
xl
xl!
bx m
xm!
bx n
xn!
bx o
xo!
bx p
xp!
bx q
xq!
bx r
xr!
bx s
xs!
bx t
xt!
bx u
xu!
bx v
bx v!
bx w
xw!
bx x
xx!
bx y
xy!
bx z
xz!
x{
x{!
x|
bx |!
bx }
x}!
x~
x~!
$end

#5000
1!
0!!
b0 !"
0"!
0""
b0 #
0#!
0#"
b101000000000000010010011 $
0$!
0$"
b0 %
0%!
0%"
0&
0&!
0&"
0'
0'!
0'"
0(
b0 (!
0("
0)
b0 )!
0)"
0*
b0 *!
0*"
0+
b0 +!
0+"
0,
b0 ,!
b0 ,"
0-
b0 -!
0-"
b0 .
0.!
b0 ."
b0 /
0/!
b0 /"
b0 0!
b0 0"
b0 1
01!
b0 1"
b0 2
02!
b0 2"
b0 3
03!
b0 3"
b0 4
04!
b0 4"
b0 5
05!
b0 5"
b0 6
b0 6!
b0 6"
b0 7!
b0 7"
b0 8!
b0 8"
b0 9!
09"
b0 :!
0:"
0;!
b0 ;"
b0 <!
b0 <"
0=!
b0 ="
0>!
b0 >"
0?!
b0 ?"
0@!
b0 @"
1A
0A!
0A"
b0 B!
0B"
b0 C
b0 C!
0C"
b0 D
b0 D!
0D"
b101000000000000010010011 E
b0 E!
0E"
b100 F
b0 F!
0F"
b0 G
b0 G!
0G"
b0 H
b0 H!
0H"
b0 I
b0 I!
b0 I"
b0 J
b0 J!
b0 J"
b0 K
b0 K!
b0 K"
b0 L
b0 L!
b0 L"
0M
0M!
b0 M"
0N
b0 N"
0O
b0 O!
0O"
0P
b100 P!
0P"
0Q
b100 Q!
b0 Q"
0R
b0 R!
b10000000000 R"
0S
b100000000 S!
0S"
0T
b0 T!
0T"
0U
b0 U!
0U"
0V
b0 V!
0V"
0W
0W"
0X
b0 X"
b0 Y
b0 Y!
b0 Y"
b0 Z
b0 Z"
0[
b0 ["
0\
b0 \!
b0 \"
0]
b0 ]!
0^
b0 ^!
0_
b0 _!
0`
b0 `!
b0 a
b0 a!
0b
b0 b!
0c
b0 c!
0d
b0 d!
0e
0f
b0 f!
0g
b0 g!
0h
b0 h!
0i
b0 i!
0j
0j!
0k
0k!
0l
0l!
b0 m
0m!
b0 n
0n!
b0 o
0o!
b0 p
0p!
b0 q
0q!
b0 r
0r!
b0 s
0s!
b0 t
0t!
b0 u
0u!
b0 v
b0 v!
b0 w
0w!
b0 x
0x!
b0 y
0y!
b0 z
0z!
0{
0{!
0|
b0 |!
b0 }
0}!
0~
0~!

#10000
0!
0A

#15000
1!
1A
b10000000000 R"
b100000000 S!

#20000
0!
0A

#25000
1!
1A
b10000000000 R"
b100000000 S!

#30000
0!
0A

#35000
1!
1A
b10000000000 R"
b100000000 S!

#40000
0!
0A

#45000
1!
1A
b10000000000 R"
b100000000 S!

#50000
0!
0A

#55000
1!
1A
b10000000000 R"
b100000000 S!

#60000
0!
0A

#65000
1!
1A
b10000000000 R"
b100000000 S!

#70000
0!
0A

#75000
1!
1A
b10000000000 R"
b100000000 S!

#80000
0!
0A

#85000
1!
1A
b10000000000 R"
b100000000 S!

#90000
0!
0A

#95000
1!
0"
b100 #
b101000000000000100010011 $
b100 .
b1 6
b1 7
1A
0B
b1 C
b100 D
b101000000000000100010011 E
b1000 F
b101000000000000010010011 H
b100 I
b1011 L
1M
1N
b100 O!
b1000 P!
b1000 Q!
b100 R!
b101000000000000010010011 U!
b100 V!
b100 Y!
b1010 Z
b100000000000 \!
b1010 ]!
b1010 ^!
b101000000000000000000000 _!
b1 `!
b10011 a!
b1 b!
b0 c!
b1010 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1 |!

#100000
0!
0A

#105000
1!
b1011 !"
b1000 #
b10100000000000110010011 $
b1010 %
1-"
b1000 .
b1010 /
b100 /"
b1010 2"
b1010 4"
b1 5"
b10 6
b1010 6"
b10 7
1:"
b1010 ="
b1010 @"
1A
b10 C
b1000 D
b10100000000000110010011 E
b1100 F
b100 G
b101000000000000100010011 H
b1000 I
b1000 O!
b1100 P!
b1100 Q!
b1000 R!
b100 T!
b101000000000000100010011 U!
b1000 V!
b1000 Y!
b10 \!
1_
b10 `!
b1011 a
1b
b10 b!
b0 c!
b1010 d!
b0 f!
b0 g!
b10011 h!
b100 o
b1010 r
b1010 t
b1 u
b1010 v
b1010 w
b100 y
b1 z
b10 |!
b100 }
1}!

#110000
0!
0A

#115000
1!
b1100 #
b1000001000010001100011 $
b1010 )!
b100 +!
b1010 ,!
b1 -!
b1100 .
b100 ."
b1000 /"
b100 0!
11!
b10 5"
b11 6
b1010 6!
b11 7
b100 8!
b1010 9!
b1 :!
b100 <!
1A
1A"
b11 C
b1100 D
b1000001000010001100011 E
b10000 F
b1000 G
b10100000000000110010011 H
b1100 I
b1010 J"
b100 L"
b1010 M"
b1 N"
b1100 O!
b10000 P!
b10000 Q!
b100 Q"
b1100 R!
b1000 T!
b10100000000000110010011 U!
b1100 V!
b1100 Y!
b101 Z
b100000000010 \!
b101 ]!
b100000000100 ^!
b10100000000000000000000 _!
b11 `!
b11 b!
b0 c!
b101 d!
b0 f!
b0 g!
b10011 h!
b100 n
b1000 o
b10 u
b1000 y
b10 z
b11 |!
b1000 }
1~

#120000
0!
0A

#125000
1!
b10000 #
b110001100000000010010010011 $
b101 %
1&
b1000 +!
b10 -!
b10000 .
b1000 ."
b101 /
b1100 /"
b1000 0!
b101 2"
b101 4"
b11 5"
b100 6
b101 6"
b100 7
b1000 8!
b10 :!
b1000 <!
1=!
b101 ="
b101 @"
1A
b1010 B!
b100 C
b10000 D
b100 D!
b110001100000000010010010011 E
b1010 E!
b10100 F
b1 F!
b1100 G
b1000001000010001100011 H
b10000 I
b11100 L
b1010 L!
b1000 L"
0M
0N
b10 N"
b10000 O!
b10100 P!
1Q
b10100 Q!
b1000 Q"
b10000 R!
1S"
b1100 T!
b1000001000010001100011 U!
b10000 V!
b1010 X"
b10000 Y!
b1000 Z
b100 Z"
b1010 ["
b1000 \!
b1 \"
b10 ]!
b1000000000000010 ^!
b1000001000000000000000 _!
b1000 `!
b1100011 a!
b1000 b!
b1 c!
b10 d!
b0 f!
b0 g!
b1100011 h!
b11100 i!
0j!
0k!
b1000 n
1n!
b1100 o
b101 r
b101 t
b11 u
b101 v
b101 w
b1100 y
b11 z
b1000 |!
b1100 }

#130000
0!
0A

#135000
1!
b11100 !"
b10100 #
1#"
b100000000010010010011 $
b0 %
0)
b101 )!
b1100 +!
b101 ,!
b11 -!
0-"
b10100 .
b1100 ."
b0 /
b10000 /"
b1100 0!
b1010 1
b1000 2"
b1 3"
b10 4"
b1000 5"
b101 6
b101 6!
b10 6"
b101 7
b1100 8!
b1 8"
b101 9!
19"
b11 :!
0:"
b1100 <!
b1 <"
b0 ="
b1010 ?"
b1010 @"
1A
b101 C
b10100 D
b1000 D!
b100000000010010010011 E
b11000 F
b10 F!
b10000 G
b1010 G!
b110001100000000010010010011 H
b10100 I
b101 J"
b1011 L
b1100 L"
1M
b101 M"
1N
b11 N"
b10100 O!
b11000 P!
0Q
b11000 Q!
b1100 Q"
b10100 R!
b10000 T!
b110001100000000010010010011 U!
b10100 V!
b10100 Y!
b1100011 Z
b1000 Z"
b100001101000 \!
b10 \"
b1100011 ]!
b100001100010 ^!
0_
b110001100000000000000000000 _!
b1101001 `!
b11100 a
b10011 a!
0b
b1001 b!
b0 c!
1d
b11 d!
b11 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1100 n
0n!
b10000 o
b1000 r
b1 s
b10 t
b1000 u
b10 v
b0 w
b1010 x
b10000 y
b1000 z
1{
0|
b1001 |!
b10000 }
0}!

#140000
0!
0A

#145000
1!
b1011 !"
b11000 #
0#"
b1100001001010001100011 $
b1100011 %
b0 )!
b1010 *!
b10000 +!
b1000 ,!
b1000 -!
1-"
b11000 .
1.!
b10000 ."
b1100011 /
b10100 /"
b10000 0!
01!
b1010 2
b1100011 2"
b0 3"
b11 4"
b1001 5"
b110 6
b0 6!
b11 6"
b110 7
b1 8
b10000 8!
b1 8"
b1 9
b1000 9!
09"
b1000 :!
1:"
b10000 <!
b1 <"
b1100011 ="
b101 ?"
b1100011 @"
1A
0A"
b101 B!
b110 C
b11000 D
b1100 D!
b1100001001010001100011 E
b101 E!
b11100 F
b11 F!
b10100 G
b100000000010010010011 H
b1010 H!
b11000 I
b0 J"
b1010 K
b1010 K"
b101 L!
b10000 L"
b1000 M"
b1000 N"
b11000 O!
1O"
b11100 P!
b11100 Q!
b10000 Q"
b11000 R!
b10100 T!
b100000000010010010011 U!
b11000 V!
b101 X"
b11000 Y!
b1 Z
b1100 Z"
b101 ["
b100000001000 \!
b11 \"
b1 ]!
b100000000000 ^!
1_
b100000000000000000000 _!
b1001 `!
b1011 a
1b
b0 c!
0d
b1 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b10000 n
b10100 o
b1100011 r
b0 s
b11 t
b1001 u
b11 v
b1100011 w
b101 x
b10100 y
b1001 z
0{
b1001 |!
b10100 }
1}!
0~

#150000
0!
0A

#155000
1!
b11100 #
b110001100000000010010010011 $
b1 %
0&
b1100011 )!
b101 *!
b10100 +!
b1100011 ,!
b1001 -!
b11100 .
0.!
b10100 ."
b1 /
b11000 /"
b10100 0!
11!
b1010 1"
b1 2"
b1 4"
b111 6
b1100011 6!
b1 6"
b111 7
b10100 8!
b0 8"
b1100011 9!
b1001 :!
b10100 <!
b0 <"
0=!
b1 ="
b1010 ?"
b1 @"
1A
1A"
b0 B!
b111 C
b11100 D
b10000 D!
b110001100000000010010010011 E
b1000 E!
b100000 F
b1000 F!
b11000 G
b1100001001010001100011 H
b11100 I
b1010 J
b1100011 J"
b101 K
b101 K"
b11101 L
b0 L!
b10100 L"
0M
b1100011 M"
0N
b1001 N"
b11100 O!
0O"
1P
b100000 P!
b100000 Q!
b10100 Q"
b11100 R!
0S"
b11000 T!
b1100001001010001100011 U!
b11100 V!
b0 X"
b11100 Y!
b1000 Z
b10000 Z"
b1000 ["
b1000 \!
b1000 \"
b11 ]!
b1001100000000010 ^!
b1100001001000000000000 _!
b1000 `!
b1100011 a!
b1000 b!
b1 c!
b11 d!
b0 f!
b1 g!
b1100011 h!
b11101 i!
0j!
0k!
1m!
b10100 n
b11000 o
b1010 q
b1 r
b1 t
b1 v
b1 w
b1010 x
b11000 y
b1000 |!
b11000 }
1~

#160000
0!
0A

#165000
1!
b11101 !"
b100000 #
b1000000000010010010011 $
1$"
1&
b1 )!
1*
b1010 *!
b11000 +!
b1 ,!
0-"
b100000 .
b11000 ."
b11100 /"
b11000 0!
b1010 0"
b101 1"
b1000 2"
b1 3"
b11 4"
b1000 5"
b1000 6
b1 6!
b11 6"
b1000 7
b11000 8!
b1 9!
19"
b11000 <!
1=!
b1010 >"
b101 ?"
b101 @"
1A
b1100011 B!
b1000 C
b100000 D
b10100 D!
b1000000000010010010011 E
b1100011 E!
b100100 F
b1001 F!
b11100 G
b110001100000000010010010011 H
b100000 I
b0 J
b1 J"
b1010 K"
b1011 L
b1100011 L!
b11000 L"
1M
b1 M"
1N
b100000 O!
0P
b100100 P!
b100100 Q!
b11000 Q"
b100000 R!
1S"
b11100 T!
b110001100000000010010010011 U!
b100000 V!
b1100011 X"
b100000 Y!
b1100011 Z
b10100 Z"
b1100011 ["
b100001101000 \!
b1001 \"
b1100011 ]!
b100001100010 ^!
0_
b110001100000000000000000000 _!
b1101001 `!
b11101 a
b10011 a!
0b
b1001 b!
b0 c!
b11 d!
1e
b11 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
0m!
b11000 n
b11100 o
b1010 p
b101 q
b1000 r
b1 s
b11 t
b1000 u
b11 v
b101 x
b11100 y
b1000 z
1{
1|
b1001 |!
b100000 }
0}!

#170000
0!
0A

#175000
1!
b1011 !"
b100100 #
b1100001000010001100011 $
0$"
b1100011 %
0*
b101 *!
b11100 +!
b1000 ,!
b1000 -!
1-"
b100100 .
1.!
b11100 ."
b1100011 /
1/!
b100000 /"
b100000 0!
b0 0"
01!
b1100011 2"
b1100011 3
b0 3"
b1001 5"
b1001 6
b1001 7
b11100 8!
b1000 9!
09"
b1000 :!
1;!
b100000 <!
b1100011 ="
b0 >"
b1100011 @"
1A
0A"
b1 B!
b1001 C
b100100 D
b11000 D!
b1100001000010001100011 E
b1 E!
b101000 F
b100000 G
b1000000000010010010011 H
b100100 I
b1100011 I!
b1010 K
b101 K"
b1 L!
b11100 L"
1M!
b1000 M"
b1000 N"
b100100 O!
1O"
b101000 P!
1P"
b100000 Q!
b100000 Q"
b100100 R!
b100000 T!
b1000000000010010010011 U!
b100100 V!
b1 X"
b100100 Y!
b10 Z
b11000 Z"
b1 ["
b100000001000 \!
b10 ]!
b10 ^!
1_
b1000000000000000000000 _!
b1001 `!
b1011 a
1b
b0 c!
b10 d!
0e
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b11100 n
b100000 o
b0 p
b1100011 r
b0 s
b1001 u
b1100011 w
b100000 y
b1001 z
0{
x{!
0|
b1001 |!
1}!
0~

#180000
0!
0A

#185000
1!
b100000 #
b1000000000010010010011 $
b10 %
0&
b1100011 )!
b100000 +!
b1100011 ,!
b1001 -!
b100000 .
0.!
b100000 ."
b10 /
0/!
b100100 /"
11!
b1010 1"
b10 2"
b1 3
b10 4"
b1010 6
b1100011 6!
b10 6"
b1010 7
b100000 8!
b1100011 9!
b1001 :!
0;!
0=!
b10 ="
b1010 ?"
b10 @"
1A
1A"
b1010 C
b100000 D
b11100 D!
b1000000000010010010011 E
b1000 E!
b100100 F
b1000 F!
b100100 G
b1100001000010001100011 H
b101000 I
b1 I!
b1010 J
b1100011 J"
b101 K
b11100 L
b0 L!
b100000 L"
0M
0M!
b1100011 M"
0N
b1001 N"
b100000 O!
0O"
b100100 P!
0P"
1Q
b100100 Q!
b100000 R!
0S"
b100100 T!
b1100001000010001100011 U!
b101000 V!
b101000 Y!
b1000 Z
b11100 Z"
b1000 ["
b1000 \!
b1000 \"
b11 ]!
b1000100000000010 ^!
b1100001000000000000000 _!
b1000 `!
b1100011 a!
b1000 b!
b1 c!
b11 d!
b0 f!
b0 g!
b1100011 h!
b11100 i!
0j!
0k!
b100000 n
1n!
b100100 o
b1010 q
b10 r
b10 t
b10 v
b10 w
b1010 x
b100100 y
0{!
b1000 |!
b100100 }
1~

#190000
0!
0A

#195000
1!
b11100 !"
b100100 #
1#"
b1100001000010001100011 $
b0 %
1&
0)
b10 )!
b1010 *!
b100100 +!
b10 ,!
0-"
b100100 .
b100100 ."
b0 /
b101000 /"
b100100 0!
b1010 0"
b101 1"
b1000 2"
b1 3"
b11 4"
b1000 5"
b1011 6
b10 6!
b11 6"
b1011 7
b10 8
b100100 8!
b10 9
b10 9!
19"
0:"
1;
b100100 <!
1=!
b0 ="
b1010 >"
b101 ?"
b101 @"
1A
b1100011 B!
b1011 C
b100100 D
b100000 D!
b1100001000010001100011 E
b1100011 E!
b101000 F
b1001 F!
b100000 G
b1000000000010010010011 H
b100100 I
b0 J
b10 J"
b1010 K
b1010 K"
b1011 L
b1100011 L!
b100100 L"
1M
b10 M"
1N
b100100 O!
b101000 P!
0Q
b101000 Q!
b100100 Q"
b100100 R!
1S"
b100000 T!
b1000000000010010010011 U!
b100100 V!
b1100011 X"
b100100 Y!
b10 Z
b100000 Z"
b1100011 ["
b100000001000 \!
b1001 \"
b10 ]!
b10 ^!
0_
b1000000000000000000000 _!
b1001 `!
b11100 a
b10011 a!
0b
b1001 b!
b0 c!
1d
b10 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b100100 n
0n!
b101000 o
b1010 p
b101 q
b1000 r
b1 s
b11 t
b1000 u
b11 v
b0 w
b101 x
b101000 y
b1000 z
1{
0|
b1001 |!
b101000 }
0}!

#200000
0!
0A

#205000
1!
b1011 !"
b101000 #
0#"
b1100000000010010010011 $
b10 %
b0 )!
b101 *!
b101000 +!
b1000 ,!
b1000 -!
1-"
b101000 .
1.!
b100000 ."
b10 /
b100100 /"
b101000 0!
b0 0"
01!
b1010 1"
b10 2"
b1100011 3
b0 3"
b10 4"
b1001 5"
b1100 6
b0 6!
b10 6"
b1100 7
b101000 8!
b1000 9!
09"
b1000 :!
1:"
b101000 <!
b10 ="
b0 >"
b1010 ?"
b10 @"
1A
0A"
b10 B!
b1100 C
b101000 D
b100100 D!
b1100000000010010010011 E
b10 E!
b101100 F
b100100 G
b1100001000010001100011 H
b101000 I
b1100011 I!
b1010 J
b0 J"
b101 K
b101 K"
b11100 L
b10 L!
b101000 L"
0M
b1000 M"
0N
b1000 N"
b101000 O!
1O"
b101100 P!
1Q
b101100 Q!
b101000 Q"
b101000 R!
b100100 T!
b1100001000010001100011 U!
b101000 V!
b10 X"
b101000 Y!
b1000 Z
b100100 Z"
b10 ["
b1000 \!
b11 ]!
b1000100000000010 ^!
1_
b1100001000000000000000 _!
b1000 `!
b1011 a
b1100011 a!
1b
b1000 b!
b1 c!
0d
b11 d!
b0 f!
b0 g!
b1100011 h!
b11100 i!
0j!
0k!
b100000 n
1n!
b100100 o
b0 p
b1010 q
b10 r
b0 s
b10 t
b1001 u
b10 v
b10 w
b1010 x
b100100 y
b1001 z
0{
b1000 |!
b100100 }
1}!
0~

#210000
0!
0A

#215000
1!
b11100 !"
b101100 #
1#"
b110000000000010101101111 $
b0 %
0&
0)
b10 )!
b1010 *!
b100100 +!
b10 ,!
b1001 -!
0-"
b101100 .
0.!
b100100 ."
b0 /
b101000 /"
b100100 0!
b1010 0"
11!
b101 1"
b1000 2"
b10 3
b1 3"
b11 4"
b1000 5"
b1101 6
b10 6!
b11 6"
b1101 7
b100100 8!
b10 9!
19"
b1001 :!
0:"
b100100 <!
0=!
b0 ="
b1010 >"
b101 ?"
b101 @"
1A
1A"
b0 B!
b1101 C
b101100 D
b101000 D!
b110000000000010101101111 E
b1000 E!
b110000 F
b1000 F!
b101000 G
b1100000000010010010011 H
b101100 I
b10 I!
b0 J
b10 J"
b1010 K"
b1011 L
b0 L!
b100100 L"
1M
b10 M"
1N
b1001 N"
b101100 O!
0O"
b110000 P!
0Q
b110000 Q!
b100100 Q"
b101100 R!
0S"
b101000 T!
b1100000000010010010011 U!
b101100 V!
b0 X"
b101100 Y!
b11 Z
b101000 Z"
b1000 ["
b100000001000 \!
b1000 \"
b100000000010 ^!
0_
b1100000000000000000000 _!
b1001 `!
b11100 a
b10011 a!
0b
b1001 b!
b0 c!
1d
b11 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b100100 n
0n!
b101000 o
b1010 p
b101 q
b1000 r
b1 s
b11 t
b1000 u
b11 v
b0 w
b101 x
b101000 y
b1000 z
1{
0|
b1001 |!
b101000 }
0}!
1~

#220000
0!
0A

#225000
1!
b1011 !"
b110000 #
0#"
b110001100000000010010010011 $
b11 %
1&
b0 )!
b101 *!
b101000 +!
b1000 ,!
b1000 -!
1-"
b110000 .
1.!
b101000 ."
b11 /
b101100 /"
b101000 0!
b0 0"
01!
b11 2"
b0 3"
b1001 5"
b1110 6
b0 6!
b1110 7
b11 8
b101000 8!
b11 9
b1000 9!
09"
b1000 :!
1:"
1<
b101000 <!
1=!
b11 ="
b0 >"
b11 @"
1A
0A"
b10 B!
b1110 C
b110000 D
b100100 D!
b110001100000000010010010011 E
b10 E!
b110100 F
b1001 F!
b101100 G
b110000000000010101101111 H
b110000 I
b0 J"
b0 K
b101 K"
b100011 L
b10 L!
b101000 L"
b1000 M"
b1000 N"
b110000 O!
1O"
b110100 P!
b110100 Q!
b101000 Q"
b110000 R!
1S"
1T
b101100 T!
b110000000000010101101111 U!
b110000 V!
b10 X"
b110000 Y!
b1100 Z
b100100 Z"
b10 ["
b1010 \!
b1001 \"
b1100 ]!
b1100 ^!
1_
b110000000000000000000000 _!
b1010 `!
b1011 a
b1101111 a!
1b
b1010 b!
b0 c!
0d
b1100 d!
b0 f!
b0 g!
b1101111 h!
b100011 i!
1j!
1k!
b101000 n
b101100 o
b0 p
1q!
b11 r
b0 s
b1001 u
b11 w
b101100 y
b1001 z
0{
b1010 |!
b101100 }
1}!
0~

#230000
0!
0A

#235000
1!
b100011 !"
b110100 #
b1100 %
0&
1'"
b11 )!
b101100 +!
b11 ,!
1-
b1001 -!
b110100 .
0.!
b101100 ."
b1100 /
b110000 /"
b101100 0!
11!
b0 1"
b1100 2"
b1100 4"
b1010 5"
b1111 6
b11 6!
b1100 6"
b1111 7
b101100 8!
b11 9!
b1001 :!
b101100 <!
0=!
b1100 ="
b0 ?"
b1100 @"
1A
1A"
b0 B!
b1111 C
b110100 D
b101000 D!
b1000 E!
b111000 F
b1000 F!
b110000 G
b110001100000000010010010011 H
b110100 I
b11 J"
b101 K
b1011 L
b0 L!
b101100 L"
b11 M"
b1001 N"
b110100 O!
0O"
b111000 P!
b111000 Q!
b101100 Q"
b110100 R!
0S"
0T
b110000 T!
b110001100000000010010010011 U!
b110100 V!
b0 X"
b110100 Y!
b1100011 Z
b101000 Z"
b1000 ["
b100001101000 \!
b1000 \"
b1100011 ]!
b100001100010 ^!
b110001100000000000000000000 _!
b1101001 `!
b100011 a
b10011 a!
b1001 b!
b0 c!
b11 d!
b11 f!
b0 g!
1h
b10011 h!
b1011 i!
1j!
1k!
b101100 n
b110000 o
b0 q
0q!
b1100 r
b1100 t
b1010 u
b1100 v
b1100 w
b0 x
b110000 y
b1010 z
1{
1|
b1001 |!
b111000 }
1~

#240000
0!
0A

#245000
1!
b1011 !"
b111000 #
b10000000000010010010011 $
b1100011 %
1%!
1&
0'"
b1100 )!
b0 *!
b110000 +!
b1100 ,!
0-
b1010 -!
b111000 .
1.!
b110000 ."
b1100011 /
1/!
b110100 /"
b111000 0!
b101 1"
b1100011 2"
14!
b11 4"
b1001 5"
b10000 6
b1100 6!
b11 6"
b10000 7
b110000 8!
b1100 9!
b1010 :!
1;!
b111000 <!
1=!
b1100011 ="
b101 ?"
b1100011 @"
1A
b11 B!
b10000 C
b111000 D
b101100 D!
b10000000000010010010011 E
b11 E!
b111100 F
b1001 F!
1F"
b110100 G
b111000 I
b1100 J"
b0 K"
b11 L!
b110000 L"
1M!
b1100 M"
b1010 N"
b111000 O!
1O"
b111100 P!
1P"
b111000 Q"
b111000 R!
1S"
b110100 T!
b111000 V!
b11 X"
b111000 Y!
b101100 Z"
b11 ["
b1001 \"
b1011 a
0h
b110000 n
b110100 o
b101 q
b1100011 r
b11 t
b1001 u
b11 v
b1100011 w
b101 x
b110100 y
b1001 z
0{
x{!
0|
b110100 }

#250000
0!
0A

#255000
1!
0%!
b1100011 )!
b101 *!
b110100 +!
b1100011 ,!
b1001 -!
0.!
b110100 ."
0/!
b111000 /"
b110100 0!
b11 3
04!
b10001 6
b1100011 6!
b10001 7
b110100 8!
b1100011 9!
b1001 :!
0;!
b110100 <!
1@!
1A
b1100 B!
b10001 C
b110000 D!
b1100 E!
b1010 F!
0F"
b111000 G
b10000000000010010010011 H
b111100 I
b11 I!
b1100011 J"
b0 K
b101 K"
b110000 L!
b110100 L"
0M!
b1100011 M"
b1001 N"
0O"
0P"
b111100 Q!
b110100 Q"
b111000 T!
b10000000000010010010011 U!
b111100 V!
1V"
b1100 X"
b111100 Y!
b100 Z
b110000 Z"
b1100 ["
b100000001000 \!
b1010 \"
b100 ]!
b100 ^!
b10000000000000000000000 _!
b1001 `!
b0 c!
b100 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b110100 n
b111000 o
b111000 y
0{!
b1001 |!
b111000 }

#260000
0!
0A

#265000
1!
b111100 #
b100100000000000000010010011 $
b100 %
b111000 +!
b111100 .
b111000 ."
b100 /
b111100 /"
b111000 0!
b0 1"
b100 2"
b110000 4
b100 4"
b10010 6
b100 6"
b10010 7
b100 8
b111000 8!
b100 9
b111000 <!
1=
b100 ="
b0 ?"
0@!
b100 @"
1A
b1100011 B!
b10010 C
b111100 D
b110100 D!
b100100000000000000010010011 E
b1100011 E!
b1000000 F
b1001 F!
b110000 J!
b1100011 L!
b111000 L"
b111100 O!
b1000000 P!
b1000000 Q!
b111000 Q"
b111100 R!
0V"
b1100011 X"
b110100 Z"
b1100011 ["
b1001 \"
b111000 n
b111100 o
b0 q
b100 r
b100 t
b100 v
b100 w
b0 x
b111100 y
b111100 }

#270000
0!
0A

#275000
1!
b1000000 #
b1000000101100111 $
b100 )!
b0 *!
b111100 +!
b100 ,!
b1000000 .
b111100 0!
b1100011 3
b10011 6
b100 6!
b10011 7
b111100 8!
b100 9!
b111100 <!
1A
b10011 C
b1000000 D
b111000 D!
b1000000101100111 E
b1000100 F
b111100 G
b100100000000000000010010011 H
b1000000 I
b1100011 I!
b100 J"
b0 K"
b111100 L"
b100 M"
b1000000 O!
b1000100 P!
b1000100 Q!
b111100 Q"
b1000000 R!
b111100 T!
b100100000000000000010010011 U!
b1000000 V!
b1000000 Y!
b1001000 Z
b111000 Z"
b100001000000 \!
b1001000 ]!
b1001000 ^!
b100100000000000000000000000 _!
b1000001 `!
b1 b!
b0 c!
b1000 d!
b10 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1 |!

#280000
0!
0A

#285000
1!
b1000100 #
b110001100000000010010010011 $
b1001000 %
b1000100 .
b111100 ."
b1001000 /
b1000000 /"
b1001000 2"
b1000 4"
b1 5"
b10100 6
b1000 6"
b10100 7
b1001000 ="
b1001000 @"
1A
b100 B!
b10100 C
b1000100 D
b111100 D!
b110001100000000010010010011 E
b100 E!
b1001000 F
b1000000 G
b1000000101100111 H
b1000100 I
b1010 J
b100100 L
b100 L!
b1000100 O!
b1001000 P!
b1001000 Q!
b1000100 R!
b1000000 T!
b1000000101100111 U!
b1000100 V!
1X
b100 X"
b1000100 Y!
b0 Z
b111100 Z"
b100 ["
b10 \!
b0 ]!
b1000000000000000 ^!
b1000000000000000 _!
b10 `!
b1100111 a!
b10 b!
b1 c!
b0 d!
b0 f!
b0 g!
b1100111 h!
b100100 i!
1j!
1k!
b111100 n
b1000000 o
b1001000 r
b1000 t
b1 u
1u!
b1000 v
b1001000 w
b1000000 y
b1 z
b10 |!
b1000000 }

#290000
0!
0A

#295000
1!
b100100 !"
b1001000 #
b10100000000010010010011 $
b1001000 %
1("
b1001000 )!
b1000000 +!
b1001000 ,!
b1 -!
b1001000 .
b1000000 ."
b1001000 /
b1000100 /"
b1000000 0!
b1010 0"
b0 2"
b100 3
b1 3"
b0 4"
b10 5"
b10101 6
b1001000 6!
b0 6"
b10101 7
b10 7"
b1000000 8!
b1001000 9!
b1 :!
b10 ;"
b1000000 <!
b1001000 ="
b1001000 >"
b0 @"
1A
b10101 C
b1001000 D
b10100000000010010010011 E
b1001100 F
b1000100 G
b110001100000000010010010011 H
b1001000 I
b100 I!
b0 J
b1001000 J"
b101 K
b1011 L
b1000000 L"
b1001000 M"
b1 N"
b1001000 O!
b1001100 P!
b1001100 Q!
b1000000 Q"
b1001000 R!
b1000100 T!
b110001100000000010010010011 U!
b1001000 V!
0X
b1001000 Y!
b1100011 Z
b100001101000 \!
b1100011 ]!
b100001100010 ^!
b110001100000000000000000000 _!
b1101001 `!
b100100 a
b10011 a!
b1001 b!
b0 c!
b11 d!
b11 f!
b0 g!
b10011 h!
1i
b1011 i!
1j!
1k!
b1000000 n
b1000100 o
b1010 p
b0 r
b1 s
b0 t
b10 u
0u!
b0 v
b1001000 w
b1000100 y
b10 z
1{
1|
b1001 |!
b1001000 }

#300000
0!
0A

#305000
1!
b1011 !"
b1001100 #
b110010000000000010010010011 $
b1100011 %
1&!
0("
b1000100 +!
b0 ,!
b10 -!
b1001100 .
1.!
b1000100 ."
b1100011 /
1/!
b1001000 /"
b1001000 0!
b0 0"
b101 1"
b1100011 2"
b0 3"
b11 4"
15!
b1001 5"
b10110 6
b11 6"
b10110 7
b0 7"
b101 8
b1000100 8!
b101 9
b0 9!
b10 :!
1;!
b0 ;"
b1001000 <!
b1100011 ="
1>
b0 >"
b101 ?"
b1100011 @"
1A
b1001000 B!
b10110 C
b1001100 D
b1000000 D!
b110010000000000010010010011 E
b1001000 E!
b1010000 F
b1 F!
b1001000 G
1G"
b10100000000010010010011 H
b1001100 I
b0 K
b1001000 L!
b1000100 L"
1M!
b0 M"
b10 N"
b1001100 O!
1O"
b1010000 P!
1P"
b1001000 Q!
b1001000 Q"
b1001100 R!
b1001000 T!
b10100000000010010010011 U!
b1001100 V!
b1001000 X"
b1001100 Y!
b101 Z
b1000000 Z"
b1001000 ["
b100000001000 \!
b1 \"
b101 ]!
b100000000100 ^!
b10100000000000000000000 _!
b1001 `!
b1011 a
b0 c!
b101 d!
b0 f!
b0 g!
b10011 h!
0i
b1011 i!
1j!
1k!
b1000100 n
b1001000 o
b0 p
b101 q
b1100011 r
b0 s
b11 t
b1001 u
b11 v
b1100011 w
b101 x
b1001000 y
b1001 z
0{
x{!
0|
b1001 |!

#310000
0!
0A

#315000
1!
b1001000 #
b10100000000010010010011 $
b101 %
0&!
b1100011 )!
b101 *!
b1001000 +!
b1100011 ,!
b1001 -!
b1001000 .
0.!
b1001000 ."
b101 /
0/!
b1001100 /"
b1001000 1
b0 1"
b101 2"
b101 4"
05!
b10111 6
b1100011 6!
b101 6"
b10111 7
b1001000 8!
b1100011 9!
b1001 :!
0;!
b101 ="
b0 ?"
b101 @"
1A
1A!
b10111 C
b1001000 D
b1000100 D!
b10100000000010010010011 E
b0 E!
b1001100 F
b10 F!
b1001100 G
b1001000 G!
0G"
b110010000000000010010010011 H
b1010000 I
b1100011 J"
b101 K"
b1000100 L!
b1001000 L"
0M!
b1100011 M"
b1001 N"
b1001000 O!
0O"
b1001100 P!
0P"
b1001100 Q!
b1001000 R!
b1001100 T!
b110010000000000010010010011 U!
b1010000 V!
1W"
b1010000 Y!
b1100100 Z
b1000100 Z"
b0 ["
b100001101000 \!
b10 \"
b1100100 ]!
b1100100 ^!
b110010000000000000000000000 _!
b1101001 `!
b0 c!
b100 d!
b11 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1001000 n
b1001100 o
b0 q
b101 r
b101 t
b101 v
b101 w
b0 x
b1001100 y
0{!
b1001 |!
b1001100 }

#320000
0!
0A

#325000
1!
b1001100 #
b110010000000000010010010011 $
b1100100 %
b101 )!
b0 *!
b1001100 +!
b101 ,!
b1001100 .
b1001100 ."
b1100100 /
b1010000 /"
b1001100 0!
b1000100 2
b1100100 2"
b100 4"
b11000 6
b101 6!
b100 6"
b11000 7
b1001100 8!
b101 9!
b1001100 <!
b1100100 ="
b1100100 @"
1A
0A!
b1100011 B!
b11000 C
b1001100 D
b1001000 D!
b110010000000000010010010011 E
b1100011 E!
b1010000 F
b1001 F!
b1001000 G
b10100000000010010010011 H
b1000100 H!
b1001100 I
b101 J"
b0 K"
b1100011 L!
b1001100 L"
b101 M"
b1001100 O!
b1010000 P!
b1010000 Q!
b1001100 Q"
b1001100 R!
b1001000 T!
b10100000000010010010011 U!
b1001100 V!
0W"
b1100011 X"
b1001100 Y!
b101 Z
b1001000 Z"
b1100011 ["
b100000001000 \!
b1001 \"
b101 ]!
b100000000100 ^!
b10100000000000000000000 _!
b1001 `!
b0 c!
b101 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1001100 n
b1010000 o
b1100100 r
b100 t
b100 v
b1100100 w
b1010000 y
b1001 |!
b1010000 }

#330000
0!
0A

#335000
1!
b1010000 #
b10011 $
b101 %
b1100100 )!
b1010000 +!
b1100100 ,!
b1010000 .
b1001000 ."
b101 /
b1001100 /"
b1010000 0!
b101 2"
b1100011 3
b101 4"
b11001 6
b1100100 6!
b101 6"
b11001 7
b1010000 8!
b1100100 9!
b1010000 <!
b101 ="
b101 @"
1A
b101 B!
b11001 C
b1010000 D
b1001100 D!
b10011 E
b101 E!
b1010100 F
b1001100 G
b110010000000000010010010011 H
b1010000 I
b1100011 I!
b1100100 J"
b101 L!
b1010000 L"
b1100100 M"
b1010000 O!
b1010100 P!
b1010100 Q!
b1010000 Q"
b1010000 R!
b1001100 T!
b110010000000000010010010011 U!
b1010000 V!
b101 X"
b1010000 Y!
b1100100 Z
b1001100 Z"
b101 ["
b100001101000 \!
b1100100 ]!
b1100100 ^!
b110010000000000000000000000 _!
b1101001 `!
b0 c!
b100 d!
b11 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1001000 n
b1001100 o
b101 r
b101 t
b101 v
b101 w
b1001100 y
b1001 |!
b1001100 }

#340000
0!
0A

#345000
1!
b1010100 #
b1100100 %
b101 )!
b1001100 +!
b101 ,!
b1010100 .
b1001100 ."
b1100100 /
b1010000 /"
b1001100 0!
b1100100 2"
b101 3
b100 4"
b11010 6
b101 6!
b100 6"
b11010 7
b1001100 8!
b101 9!
b1001100 <!
b1100100 ="
b1100100 @"
1A
b1100100 B!
b11010 C
b1010100 D
b1010000 D!
b1100100 E!
b1011000 F
b1010000 G
b10011 H
b1010100 I
b101 I!
b101 J"
b1100100 L!
b1001100 L"
b101 M"
b1010100 O!
b1011000 P!
b1011000 Q!
b1001100 Q"
b1010100 R!
b1010000 T!
b10011 U!
b1010100 V!
b1100100 X"
b1010100 Y!
b0 Z
b1010000 Z"
b1100100 ["
b0 \!
b0 ]!
b0 ^!
b0 _!
b0 `!
b0 b!
b0 c!
b0 d!
b0 f!
b0 g!
b10011 h!
b1011 i!
1j!
1k!
b1001100 n
b1010000 o
b1100100 r
b100 t
b100 v
b1100100 w
b1010000 y
b0 |!
b1010000 }

#350000
0!
0A

#355000
1!
b1011000 #
b0 %
b1100100 )!
b1010000 +!
b1100100 ,!
b1011000 .
b1010000 ."
b0 /
b1010100 /"
b1010000 0!
b0 2"
b1100100 3
b0 4"
b0 5"
b11011 6
b1100100 6!
b0 6"
b11011 7
b110 8
b1010000 8!
b110 9
b1100100 9!
0:"
b1010000 <!
b0 ="
1?
1@
b0 @"
1A
b101 B!
b11011 C
b1011000 D
b1001100 D!
b101 E!
b1011100 F
b1010100 G
b1011000 I
b1100100 I!
b1100100 J"
b101 L!
b1010000 L"
b1100100 M"
b1011000 O!
b1011100 P!
b1011100 Q!
b1010000 Q"
b1011000 R!
b1010100 T!
b1011000 V!
b101 X"
b1011000 Y!
b1001100 Z"
b101 ["
b1010000 n
b1010100 o
b0 r
b0 t
b0 u
b0 v
b0 w
b1010100 y
b0 z
b1010100 }

#360000
0!
0A

#365000
1!
b1011100 #
b0 )!
b1010100 +!
b0 ,!
b0 -!
b1011100 .
b1010100 ."
b1011000 /"
b1010100 0!
b101 3
b11100 6
b0 6!
b1010100 8!
b0 9!
b0 :!
b1010100 <!
1A
b1100100 B!
b11100 C
b1011100 D
b1010000 D!
b1100100 E!
b1100000 F
b1011000 G
b1011100 I
b101 I!
b0 J"
b1100100 L!
b1010100 L"
b0 M"
b0 N"
b1011100 O!
b1100000 P!
b1100000 Q!
b1010100 Q"
b1011100 R!
b1011000 T!
b1011100 V!
b1100100 X"
b1011100 Y!
b1010000 Z"
b1100100 ["
b1010100 n
b1011000 o
b1011000 y
b1011000 }

#370000
0!
0A

#375000
r100 ^"
