
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.227843                       # Number of seconds simulated
sim_ticks                                227843348000                       # Number of ticks simulated
final_tick                               227843348000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                 820767                       # Simulator instruction rate (inst/s)
host_op_rate                                   872562                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                             4281108240                       # Simulator tick rate (ticks/s)
host_mem_usage                                 654300                       # Number of bytes of host memory used
host_seconds                                    53.22                       # Real time elapsed on the host
sim_insts                                    43681717                       # Number of instructions simulated
sim_ops                                      46438300                       # Number of ops (including micro ops) simulated
system.voltage_domain.voltage                       1                       # Voltage in Volts
system.clk_domain.clock                          1000                       # Clock period in ticks
system.mem_ctrls.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.mem_ctrls.bytes_read::cpu.inst           68320                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::cpu.data       101293792                       # Number of bytes read from this memory
system.mem_ctrls.bytes_read::total          101362112                       # Number of bytes read from this memory
system.mem_ctrls.bytes_inst_read::cpu.inst        68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_inst_read::total         68320                       # Number of instructions bytes read from this memory
system.mem_ctrls.bytes_written::writebacks     14830304                       # Number of bytes written to this memory
system.mem_ctrls.bytes_written::total        14830304                       # Number of bytes written to this memory
system.mem_ctrls.num_reads::cpu.inst             2135                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::cpu.data          3165431                       # Number of read requests responded to by this memory
system.mem_ctrls.num_reads::total             3167566                       # Number of read requests responded to by this memory
system.mem_ctrls.num_writes::writebacks        463447                       # Number of write requests responded to by this memory
system.mem_ctrls.num_writes::total             463447                       # Number of write requests responded to by this memory
system.mem_ctrls.bw_read::cpu.inst             299855                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::cpu.data          444576473                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_read::total             444876328                       # Total read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::cpu.inst        299855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_inst_read::total           299855                       # Instruction read bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::writebacks        65089914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_write::total             65089914                       # Write bandwidth from this memory (bytes/s)
system.mem_ctrls.bw_total::writebacks        65089914                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.inst            299855                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::cpu.data         444576473                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.bw_total::total            509966242                       # Total bandwidth to/from this memory (bytes/s)
system.mem_ctrls.readReqs                     3167566                       # Number of read requests accepted
system.mem_ctrls.writeReqs                     464875                       # Number of write requests accepted
system.mem_ctrls.readBursts                   3167566                       # Number of DRAM read bursts, including those serviced by the write queue
system.mem_ctrls.writeBursts                   464875                       # Number of DRAM write bursts, including those merged in the write queue
system.mem_ctrls.bytesReadDRAM              163450496                       # Total number of bytes read from DRAM
system.mem_ctrls.bytesReadWrQ                39273728                       # Total number of bytes read from write queue
system.mem_ctrls.bytesWritten                 2360832                       # Total number of bytes written to DRAM
system.mem_ctrls.bytesReadSys               101362112                       # Total read bytes from the system interface side
system.mem_ctrls.bytesWrittenSys             14876000                       # Total written bytes from the system interface side
system.mem_ctrls.servicedByWrQ                 613652                       # Number of DRAM read bursts serviced by the write queue
system.mem_ctrls.mergedWrBursts                427966                       # Number of DRAM write bursts merged with an existing one
system.mem_ctrls.neitherReadNorWriteReqs            0                       # Number of requests that are neither read nor write
system.mem_ctrls.perBankRdBursts::0             92309                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::1             74395                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::2             90351                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::3             36123                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::4             25225                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::5             36682                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::6            365867                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::7           1154809                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::8             25507                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::9             48807                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::10            29969                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::11            10668                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::12           101493                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::13           341655                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::14            59274                       # Per bank write bursts
system.mem_ctrls.perBankRdBursts::15            60780                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::0               155                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::1               137                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::2              6042                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::3                56                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::4               128                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::5               419                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::6              4888                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::7             14458                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::8                 1                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::9                95                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::10                5                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::11               84                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::12             2427                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::13             7713                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::14              147                       # Per bank write bursts
system.mem_ctrls.perBankWrBursts::15              133                       # Per bank write bursts
system.mem_ctrls.numRdRetry                         0                       # Number of times read queue was full causing retry
system.mem_ctrls.numWrRetry                         0                       # Number of times write queue was full causing retry
system.mem_ctrls.totGap                  227843347000                       # Total gap between requests
system.mem_ctrls.readPktSize::0                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::1                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::2                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::3                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::4                     0                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::5               3167566                       # Read request sizes (log2)
system.mem_ctrls.readPktSize::6                     0                       # Read request sizes (log2)
system.mem_ctrls.writePktSize::0                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::1                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::2                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::3                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::4                    0                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::5               464875                       # Write request sizes (log2)
system.mem_ctrls.writePktSize::6                    0                       # Write request sizes (log2)
system.mem_ctrls.rdQLenPdf::0                 2553900                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::1                      14                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::2                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::3                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::4                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::5                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::6                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::7                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::8                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::9                       0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::10                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::11                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::12                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::13                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::14                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::15                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::16                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::17                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::18                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::19                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::20                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::21                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::22                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::23                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::24                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::25                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::26                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::27                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::28                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::29                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::30                      0                       # What read queue length does an incoming req see
system.mem_ctrls.rdQLenPdf::31                      0                       # What read queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::0                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::1                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::2                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::3                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::4                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::5                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::6                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::7                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::8                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::9                       1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::10                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::11                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::12                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::13                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::14                      1                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::15                    369                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::16                    564                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::17                   2228                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::18                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::19                   2254                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::20                   2252                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::21                   2247                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::22                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::23                   2267                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::24                   2249                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::25                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::26                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::27                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::28                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::29                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::30                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::31                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::32                   2246                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::33                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::34                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::35                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::36                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::37                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::38                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::39                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::40                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::41                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::42                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::43                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::44                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::45                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::46                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::47                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::48                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::49                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::50                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::51                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::52                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::53                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::54                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::55                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::56                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::57                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::58                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::59                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::60                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::61                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::62                      0                       # What write queue length does an incoming req see
system.mem_ctrls.wrQLenPdf::63                      0                       # What write queue length does an incoming req see
system.mem_ctrls.bytesPerActivate::samples       366567                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::mean    452.330253                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::gmean   273.329884                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::stdev   398.431472                       # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::0-127        77346     21.10%     21.10% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::128-255       101260     27.62%     48.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::256-383        29716      8.11%     56.83% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::384-511        21588      5.89%     62.72% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::512-639        11138      3.04%     65.76% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::640-767         9098      2.48%     68.24% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::768-895         8147      2.22%     70.46% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::896-1023         7826      2.13%     72.60% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::1024-1151       100448     27.40%    100.00% # Bytes accessed per row activation
system.mem_ctrls.bytesPerActivate::total       366567                       # Bytes accessed per row activation
system.mem_ctrls.rdPerTurnAround::samples         2246                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::mean    1137.084595                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::gmean    886.889872                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::stdev    752.017205                       # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::0-255           148      6.59%      6.59% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::256-511          182      8.10%     14.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::512-767          448     19.95%     34.64% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::768-1023          438     19.50%     54.14% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1024-1279          310     13.80%     67.94% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1280-1535          225     10.02%     77.96% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1536-1791          143      6.37%     84.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::1792-2047          121      5.39%     89.72% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2048-2303           72      3.21%     92.92% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2304-2559           40      1.78%     94.70% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2560-2815           35      1.56%     96.26% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::2816-3071           22      0.98%     97.24% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3072-3327           22      0.98%     98.22% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3328-3583           10      0.45%     98.66% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3584-3839            7      0.31%     98.98% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::3840-4095            8      0.36%     99.33% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4096-4351            5      0.22%     99.55% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4352-4607            3      0.13%     99.69% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4608-4863            3      0.13%     99.82% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::4864-5119            2      0.09%     99.91% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::5376-5631            2      0.09%    100.00% # Reads before turning the bus around for writes
system.mem_ctrls.rdPerTurnAround::total          2246                       # Reads before turning the bus around for writes
system.mem_ctrls.wrPerTurnAround::samples         2246                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::mean      16.423865                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::gmean     16.406241                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::stdev      0.778463                       # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::16             1682     74.89%     74.89% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::17              194      8.64%     83.53% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::18              352     15.67%     99.20% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::19               18      0.80%    100.00% # Writes before turning the bus around for reads
system.mem_ctrls.wrPerTurnAround::total          2246                       # Writes before turning the bus around for reads
system.mem_ctrls.totQLat                  29069726500                       # Total ticks spent queuing
system.mem_ctrls.totMemAccLat             76955614000                       # Total ticks spent from burst creation until serviced by the DRAM
system.mem_ctrls.totBusLat                12769570000                       # Total ticks spent in databus transfers
system.mem_ctrls.avgQLat                     11382.42                       # Average queueing delay per DRAM burst
system.mem_ctrls.avgBusLat                    5000.00                       # Average bus latency per DRAM burst
system.mem_ctrls.avgMemAccLat                30132.42                       # Average memory access latency per DRAM burst
system.mem_ctrls.avgRdBW                       717.38                       # Average DRAM read bandwidth in MiByte/s
system.mem_ctrls.avgWrBW                        10.36                       # Average achieved write bandwidth in MiByte/s
system.mem_ctrls.avgRdBWSys                    444.88                       # Average system read bandwidth in MiByte/s
system.mem_ctrls.avgWrBWSys                     65.29                       # Average system write bandwidth in MiByte/s
system.mem_ctrls.peakBW                      12800.00                       # Theoretical peak bandwidth in MiByte/s
system.mem_ctrls.busUtil                         5.69                       # Data bus utilization in percentage
system.mem_ctrls.busUtilRead                     5.60                       # Data bus utilization in percentage for reads
system.mem_ctrls.busUtilWrite                    0.08                       # Data bus utilization in percentage for writes
system.mem_ctrls.avgRdQLen                       1.00                       # Average read queue length when enqueuing
system.mem_ctrls.avgWrQLen                      26.50                       # Average write queue length when enqueuing
system.mem_ctrls.readRowHits                  2189178                       # Number of row buffer hits during reads
system.mem_ctrls.writeRowHits                   35047                       # Number of row buffer hits during writes
system.mem_ctrls.readRowHitRate                 85.72                       # Row buffer hit rate for reads
system.mem_ctrls.writeRowHitRate                94.96                       # Row buffer hit rate for writes
system.mem_ctrls.avgGap                      62724.58                       # Average gap between requests
system.mem_ctrls.pageHitRate                    85.85                       # Row buffer hit rate, read and write combined
system.mem_ctrls_0.actEnergy               1481464320                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_0.preEnergy                787397985                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_0.readEnergy             13392933540                       # Energy for read commands per rank (pJ)
system.mem_ctrls_0.writeEnergy              137197260                       # Energy for write commands per rank (pJ)
system.mem_ctrls_0.refreshEnergy         17985595680.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_0.actBackEnergy          27811710750                       # Energy for active background per rank (pJ)
system.mem_ctrls_0.preBackEnergy            387522720                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_0.actPowerDownEnergy     71869620780                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_0.prePowerDownEnergy      3162149280                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_0.selfRefreshEnergy                0                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_0.totalEnergy           137015592315                       # Total energy per rank (pJ)
system.mem_ctrls_0.averagePower            601.358756                       # Core power per rank (mW)
system.mem_ctrls_0.totalIdleTime         165852489000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_0.memoryStateTime::IDLE    155185000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::REF    7608126000                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::SREF            0                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::PRE_PDN   8233014500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT   54227185500                       # Time in different power states
system.mem_ctrls_0.memoryStateTime::ACT_PDN 157619837000                       # Time in different power states
system.mem_ctrls_1.actEnergy               1135895460                       # Energy for activate commands per rank (pJ)
system.mem_ctrls_1.preEnergy                603723780                       # Energy for precharge commands per rank (pJ)
system.mem_ctrls_1.readEnergy              4842012420                       # Energy for read commands per rank (pJ)
system.mem_ctrls_1.writeEnergy               55358100                       # Energy for write commands per rank (pJ)
system.mem_ctrls_1.refreshEnergy         19116533280.000004                       # Energy for refresh commands per rank (pJ)
system.mem_ctrls_1.actBackEnergy          14318905020                       # Energy for active background per rank (pJ)
system.mem_ctrls_1.preBackEnergy            639370560                       # Energy for precharge background per rank (pJ)
system.mem_ctrls_1.actPowerDownEnergy     64403804670                       # Energy for active power-down per rank (pJ)
system.mem_ctrls_1.prePowerDownEnergy     18438313440                       # Energy for precharge power-down per rank (pJ)
system.mem_ctrls_1.selfRefreshEnergy       2835670260                       # Energy for self refresh per rank (pJ)
system.mem_ctrls_1.totalEnergy           126403077300                       # Total energy per rank (pJ)
system.mem_ctrls_1.averagePower            554.780635                       # Core power per rank (mW)
system.mem_ctrls_1.totalIdleTime         194748212000                       # Total Idle time Per DRAM Rank
system.mem_ctrls_1.memoryStateTime::IDLE    872388250                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::REF    8104022000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::SREF   5494293750                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::PRE_PDN  48016101000                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT   24118694500                       # Time in different power states
system.mem_ctrls_1.memoryStateTime::ACT_PDN 141237848500                       # Time in different power states
system.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu_voltage_domain.voltage                   1                       # Voltage in Volts
system.cpu_clk_domain.clock                       500                       # Clock period in ticks
system.cpu.dstage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.dstage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dstage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.dstage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.dstage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.dstage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.dstage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.dstage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.dstage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.dstage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.dstage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.dstage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.dstage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.dstage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.dstage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.dstage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.dstage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.dstage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.dstage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.dtb.walker.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.dtb.walker.walks                         0                       # Table walker walks requested
system.cpu.dtb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.dtb.inst_hits                            0                       # ITB inst hits
system.cpu.dtb.inst_misses                          0                       # ITB inst misses
system.cpu.dtb.read_hits                            0                       # DTB read hits
system.cpu.dtb.read_misses                          0                       # DTB read misses
system.cpu.dtb.write_hits                           0                       # DTB write hits
system.cpu.dtb.write_misses                         0                       # DTB write misses
system.cpu.dtb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.dtb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.dtb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.dtb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.dtb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.dtb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.dtb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.dtb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.dtb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.dtb.read_accesses                        0                       # DTB read accesses
system.cpu.dtb.write_accesses                       0                       # DTB write accesses
system.cpu.dtb.inst_accesses                        0                       # ITB inst accesses
system.cpu.dtb.hits                                 0                       # DTB hits
system.cpu.dtb.misses                               0                       # DTB misses
system.cpu.dtb.accesses                             0                       # DTB accesses
system.cpu.istage2_mmu.stage2_tlb.walker.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.istage2_mmu.stage2_tlb.walker.walks            0                       # Table walker walks requested
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.istage2_mmu.stage2_tlb.inst_hits            0                       # ITB inst hits
system.cpu.istage2_mmu.stage2_tlb.inst_misses            0                       # ITB inst misses
system.cpu.istage2_mmu.stage2_tlb.read_hits            0                       # DTB read hits
system.cpu.istage2_mmu.stage2_tlb.read_misses            0                       # DTB read misses
system.cpu.istage2_mmu.stage2_tlb.write_hits            0                       # DTB write hits
system.cpu.istage2_mmu.stage2_tlb.write_misses            0                       # DTB write misses
system.cpu.istage2_mmu.stage2_tlb.flush_tlb            0                       # Number of times complete TLB was flushed
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva            0                       # Number of times TLB was flushed by MVA
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_mva_asid            0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.istage2_mmu.stage2_tlb.flush_tlb_asid            0                       # Number of times TLB was flushed by ASID
system.cpu.istage2_mmu.stage2_tlb.flush_entries            0                       # Number of entries that have been flushed from TLB
system.cpu.istage2_mmu.stage2_tlb.align_faults            0                       # Number of TLB faults due to alignment restrictions
system.cpu.istage2_mmu.stage2_tlb.prefetch_faults            0                       # Number of TLB faults due to prefetch
system.cpu.istage2_mmu.stage2_tlb.domain_faults            0                       # Number of TLB faults due to domain restrictions
system.cpu.istage2_mmu.stage2_tlb.perms_faults            0                       # Number of TLB faults due to permissions restrictions
system.cpu.istage2_mmu.stage2_tlb.read_accesses            0                       # DTB read accesses
system.cpu.istage2_mmu.stage2_tlb.write_accesses            0                       # DTB write accesses
system.cpu.istage2_mmu.stage2_tlb.inst_accesses            0                       # ITB inst accesses
system.cpu.istage2_mmu.stage2_tlb.hits              0                       # DTB hits
system.cpu.istage2_mmu.stage2_tlb.misses            0                       # DTB misses
system.cpu.istage2_mmu.stage2_tlb.accesses            0                       # DTB accesses
system.cpu.itb.walker.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.itb.walker.walks                         0                       # Table walker walks requested
system.cpu.itb.walker.walkRequestOrigin_Requested::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Requested::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Data            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::Inst            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin_Completed::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.walker.walkRequestOrigin::total            0                       # Table walker requests started/completed, data/inst
system.cpu.itb.inst_hits                            0                       # ITB inst hits
system.cpu.itb.inst_misses                          0                       # ITB inst misses
system.cpu.itb.read_hits                            0                       # DTB read hits
system.cpu.itb.read_misses                          0                       # DTB read misses
system.cpu.itb.write_hits                           0                       # DTB write hits
system.cpu.itb.write_misses                         0                       # DTB write misses
system.cpu.itb.flush_tlb                            0                       # Number of times complete TLB was flushed
system.cpu.itb.flush_tlb_mva                        0                       # Number of times TLB was flushed by MVA
system.cpu.itb.flush_tlb_mva_asid                   0                       # Number of times TLB was flushed by MVA & ASID
system.cpu.itb.flush_tlb_asid                       0                       # Number of times TLB was flushed by ASID
system.cpu.itb.flush_entries                        0                       # Number of entries that have been flushed from TLB
system.cpu.itb.align_faults                         0                       # Number of TLB faults due to alignment restrictions
system.cpu.itb.prefetch_faults                      0                       # Number of TLB faults due to prefetch
system.cpu.itb.domain_faults                        0                       # Number of TLB faults due to domain restrictions
system.cpu.itb.perms_faults                         0                       # Number of TLB faults due to permissions restrictions
system.cpu.itb.read_accesses                        0                       # DTB read accesses
system.cpu.itb.write_accesses                       0                       # DTB write accesses
system.cpu.itb.inst_accesses                        0                       # ITB inst accesses
system.cpu.itb.hits                                 0                       # DTB hits
system.cpu.itb.misses                               0                       # DTB misses
system.cpu.itb.accesses                             0                       # DTB accesses
system.cpu.workload.numSyscalls                   239                       # Number of system calls
system.cpu.pwrStateResidencyTicks::ON    227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.numCycles                        455686696                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.committedInsts                    43681717                       # Number of instructions committed
system.cpu.committedOps                      46438300                       # Number of ops (including micro ops) committed
system.cpu.num_int_alu_accesses              36550915                       # Number of integer alu accesses
system.cpu.num_fp_alu_accesses                     16                       # Number of float alu accesses
system.cpu.num_vec_alu_accesses                     0                       # Number of vector alu accesses
system.cpu.num_func_calls                      479840                       # number of times a function call or return occured
system.cpu.num_conditional_control_insts      9756862                       # number of instructions that are conditional controls
system.cpu.num_int_insts                     36550915                       # number of integer instructions
system.cpu.num_fp_insts                            16                       # number of float instructions
system.cpu.num_vec_insts                            0                       # number of vector instructions
system.cpu.num_int_register_reads            62405338                       # number of times the integer registers were read
system.cpu.num_int_register_writes           21331328                       # number of times the integer registers were written
system.cpu.num_fp_register_reads                   16                       # number of times the floating registers were read
system.cpu.num_fp_register_writes                   0                       # number of times the floating registers were written
system.cpu.num_vec_register_reads                   0                       # number of times the vector registers were read
system.cpu.num_vec_register_writes                  0                       # number of times the vector registers were written
system.cpu.num_cc_register_reads            167328405                       # number of times the CC registers were read
system.cpu.num_cc_register_writes            30215577                       # number of times the CC registers were written
system.cpu.num_mem_refs                      14199993                       # number of memory refs
system.cpu.num_load_insts                     9180679                       # Number of load instructions
system.cpu.num_store_insts                    5019314                       # Number of store instructions
system.cpu.num_idle_cycles                          0                       # Number of idle cycles
system.cpu.num_busy_cycles                  455686696                       # Number of busy cycles
system.cpu.not_idle_fraction                        1                       # Percentage of non-idle cycles
system.cpu.idle_fraction                            0                       # Percentage of idle cycles
system.cpu.Branches                          10612419                       # Number of branches fetched
system.cpu.op_class::No_OpClass                     0      0.00%      0.00% # Class of executed instruction
system.cpu.op_class::IntAlu                  32367989     69.48%     69.48% # Class of executed instruction
system.cpu.op_class::IntMult                    19468      0.04%     69.52% # Class of executed instruction
system.cpu.op_class::IntDiv                         0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatAdd                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCmp                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatCvt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMult                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMultAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatDiv                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatMisc                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::FloatSqrt                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAdd                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAddAcc                     0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdAlu                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCmp                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdCvt                        0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMisc                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMult                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdMultAcc                    0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShift                      0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdShiftAcc                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdSqrt                       0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAdd                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatAlu                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCmp                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatCvt                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatDiv                   0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMisc                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMult                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatMultAcc               0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::SimdFloatSqrt                  0      0.00%     69.52% # Class of executed instruction
system.cpu.op_class::MemRead                  9180679     19.71%     89.23% # Class of executed instruction
system.cpu.op_class::MemWrite                 5019298     10.77%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemRead                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::FloatMemWrite                 16      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::IprAccess                      0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::InstPrefetch                   0      0.00%    100.00% # Class of executed instruction
system.cpu.op_class::total                   46587450                       # Class of executed instruction
system.cpu.dcache.tags.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.tags.replacements           3165399                       # number of replacements
system.cpu.dcache.tags.tagsinuse            31.999390                       # Cycle average of tags in use
system.cpu.dcache.tags.total_refs            10936468                       # Total number of references to valid blocks.
system.cpu.dcache.tags.sampled_refs           3165431                       # Sample count of references to valid blocks.
system.cpu.dcache.tags.avg_refs              3.454970                       # Average number of references to valid blocks.
system.cpu.dcache.tags.warmup_cycle            208000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.tags.occ_blocks::cpu.data    31.999390                       # Average occupied blocks per requestor
system.cpu.dcache.tags.occ_percent::cpu.data     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_percent::total     0.999981                       # Average percentage of cache occupancy
system.cpu.dcache.tags.occ_task_id_blocks::1024           32                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::0           24                       # Occupied blocks per task id
system.cpu.dcache.tags.age_task_id_blocks_1024::1            8                       # Occupied blocks per task id
system.cpu.dcache.tags.occ_task_id_percent::1024            1                       # Percentage of cache occupancy per task id
system.cpu.dcache.tags.tag_accesses          17267330                       # Number of tag accesses
system.cpu.dcache.tags.data_accesses         17267330                       # Number of data accesses
system.cpu.dcache.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.dcache.ReadReq_hits::cpu.data      6135623                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total         6135623                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data      4610385                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total        4610385                       # number of WriteReq hits
system.cpu.dcache.LoadLockedReq_hits::cpu.data        95230                       # number of LoadLockedReq hits
system.cpu.dcache.LoadLockedReq_hits::total        95230                       # number of LoadLockedReq hits
system.cpu.dcache.StoreCondReq_hits::cpu.data        95230                       # number of StoreCondReq hits
system.cpu.dcache.StoreCondReq_hits::total        95230                       # number of StoreCondReq hits
system.cpu.dcache.demand_hits::cpu.data      10746008                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         10746008                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     10746008                       # number of overall hits
system.cpu.dcache.overall_hits::total        10746008                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      2913419                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       2913419                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       252012                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       252012                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3165431                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3165431                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3165431                       # number of overall misses
system.cpu.dcache.overall_misses::total       3165431                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 164015604500                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 164015604500                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   8854935500                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   8854935500                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 172870540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 172870540000                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 172870540000                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 172870540000                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total      9049042                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total      4862397                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::cpu.data        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.LoadLockedReq_accesses::total        95230                       # number of LoadLockedReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::cpu.data        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.StoreCondReq_accesses::total        95230                       # number of StoreCondReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     13911439                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     13911439                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.321959                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.321959                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.051829                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.051829                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.227542                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.227542                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.227542                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.227542                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 56296.607011                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 56296.607011                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 35136.959748                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 35136.959748                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 54612.007022                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 54612.007022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 54612.007022                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 54612.007022                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.writebacks::writebacks       463447                       # number of writebacks
system.cpu.dcache.writebacks::total            463447                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2913419                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2913419                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       252012                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       252012                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      3165431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      3165431                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      3165431                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      3165431                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data 161102185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total 161102185500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   8602923500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   8602923500                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data 169705109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total 169705109000                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data 169705109000                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total 169705109000                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.321959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.321959                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.051829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.051829                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.227542                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.227542                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.227542                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.227542                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 55296.607011                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 55296.607011                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 34136.959748                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 34136.959748                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 53612.007022                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 53612.007022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 53612.007022                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 53612.007022                       # average overall mshr miss latency
system.cpu.icache.tags.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.tags.replacements              1447                       # number of replacements
system.cpu.icache.tags.tagsinuse           619.983710                       # Cycle average of tags in use
system.cpu.icache.tags.total_refs            43811884                       # Total number of references to valid blocks.
system.cpu.icache.tags.sampled_refs              2135                       # Sample count of references to valid blocks.
system.cpu.icache.tags.avg_refs          20520.788759                       # Average number of references to valid blocks.
system.cpu.icache.tags.warmup_cycle             77000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.tags.occ_blocks::cpu.inst   619.983710                       # Average occupied blocks per requestor
system.cpu.icache.tags.occ_percent::cpu.inst     0.605453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_percent::total     0.605453                       # Average percentage of cache occupancy
system.cpu.icache.tags.occ_task_id_blocks::1024          688                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::0           63                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::1           13                       # Occupied blocks per task id
system.cpu.icache.tags.age_task_id_blocks_1024::4          612                       # Occupied blocks per task id
system.cpu.icache.tags.occ_task_id_percent::1024     0.671875                       # Percentage of cache occupancy per task id
system.cpu.icache.tags.tag_accesses          87630173                       # Number of tag accesses
system.cpu.icache.tags.data_accesses         87630173                       # Number of data accesses
system.cpu.icache.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.cpu.icache.ReadReq_hits::cpu.inst     43811884                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        43811884                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      43811884                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         43811884                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     43811884                       # number of overall hits
system.cpu.icache.overall_hits::total        43811884                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst         2135                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total          2135                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst         2135                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total           2135                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst         2135                       # number of overall misses
system.cpu.icache.overall_misses::total          2135                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst    118454000                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total    118454000                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst    118454000                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total    118454000                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst    118454000                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total    118454000                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     43814019                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     43814019                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     43814019                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     43814019                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     43814019                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.000049                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.000049                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.000049                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.000049                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.000049                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 55481.967213                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 55481.967213                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 55481.967213                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 55481.967213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 55481.967213                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 55481.967213                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs                 0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.writebacks::writebacks         1447                       # number of writebacks
system.cpu.icache.writebacks::total              1447                       # number of writebacks
system.cpu.icache.ReadReq_mshr_misses::cpu.inst         2135                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total         2135                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total         2135                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst         2135                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total         2135                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst    116319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total    116319000                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst    116319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total    116319000                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst    116319000                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total    116319000                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.000049                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.000049                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.000049                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 54481.967213                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 54481.967213                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 54481.967213                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 54481.967213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 54481.967213                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 54481.967213                       # average overall mshr miss latency
system.membus.snoop_filter.tot_requests       6334412                       # Total number of requests made to the snoop filter.
system.membus.snoop_filter.hit_single_requests      3166847                       # Number of requests hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_requests        26375                       # Number of requests hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.snoop_filter.tot_snoops               0                       # Total number of snoops made to the snoop filter.
system.membus.snoop_filter.hit_single_snoops            0                       # Number of snoops hitting in the snoop filter with a single holder of the requested data.
system.membus.snoop_filter.hit_multi_snoops            0                       # Number of snoops hitting in the snoop filter with multiple (>1) holders of the requested data.
system.membus.pwrStateResidencyTicks::UNDEFINED 227843348000                       # Cumulative time (in ticks) in various power states
system.membus.trans_dist::ReadResp            2915554                       # Transaction distribution
system.membus.trans_dist::WritebackDirty       463447                       # Transaction distribution
system.membus.trans_dist::WritebackClean         1447                       # Transaction distribution
system.membus.trans_dist::CleanEvict          2701952                       # Transaction distribution
system.membus.trans_dist::ReadExReq            252012                       # Transaction distribution
system.membus.trans_dist::ReadExResp           252012                       # Transaction distribution
system.membus.trans_dist::ReadCleanReq           2135                       # Transaction distribution
system.membus.trans_dist::ReadSharedReq       2913419                       # Transaction distribution
system.membus.pkt_count_system.cpu.icache.mem_side::system.mem_ctrls.port         5717                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count_system.cpu.dcache.mem_side::system.mem_ctrls.port      9496261                       # Packet count per connected master and slave (bytes)
system.membus.pkt_count::total                9501978                       # Packet count per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.icache.mem_side::system.mem_ctrls.port       114624                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size_system.cpu.dcache.mem_side::system.mem_ctrls.port    116124096                       # Cumulative packet size per connected master and slave (bytes)
system.membus.pkt_size::total               116238720                       # Cumulative packet size per connected master and slave (bytes)
system.membus.snoops                                0                       # Total snoops (count)
system.membus.snoopTraffic                          0                       # Total snoop traffic (bytes)
system.membus.snoop_fanout::samples           3167566                       # Request fanout histogram
system.membus.snoop_fanout::mean             0.008327                       # Request fanout histogram
system.membus.snoop_fanout::stdev            0.090871                       # Request fanout histogram
system.membus.snoop_fanout::underflows              0      0.00%      0.00% # Request fanout histogram
system.membus.snoop_fanout::0                 3141190     99.17%     99.17% # Request fanout histogram
system.membus.snoop_fanout::1                   26376      0.83%    100.00% # Request fanout histogram
system.membus.snoop_fanout::2                       0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::overflows               0      0.00%    100.00% # Request fanout histogram
system.membus.snoop_fanout::min_value               0                       # Request fanout histogram
system.membus.snoop_fanout::max_value               1                       # Request fanout histogram
system.membus.snoop_fanout::total             3167566                       # Request fanout histogram
system.membus.reqLayer0.occupancy          7283684000                       # Layer occupancy (ticks)
system.membus.reqLayer0.utilization               3.2                       # Layer utilization (%)
system.membus.respLayer1.occupancy            6916500                       # Layer occupancy (ticks)
system.membus.respLayer1.utilization              0.0                       # Layer utilization (%)
system.membus.respLayer2.occupancy        10233040500                       # Layer occupancy (ticks)
system.membus.respLayer2.utilization              4.5                       # Layer utilization (%)

---------- End Simulation Statistics   ----------
