
---------- Begin Simulation Statistics ----------
sim_seconds                                  0.115619                       # Number of seconds simulated
sim_ticks                                115619363500                       # Number of ticks simulated
final_tick                               2072626834000                       # Number of ticks from beginning of simulation (restored from checkpoints and never reset)
sim_freq                                 1000000000000                       # Frequency of simulated ticks
host_inst_rate                                  95739                       # Simulator instruction rate (inst/s)
host_op_rate                                   185952                       # Simulator op (including micro ops) rate (op/s)
host_tick_rate                              110693338                       # Simulator tick rate (ticks/s)
host_mem_usage                                2268240                       # Number of bytes of host memory used
host_seconds                                  1044.50                       # Real time elapsed on the host
sim_insts                                   100000001                       # Number of instructions simulated
sim_ops                                     194227643                       # Number of ops (including micro ops) simulated
system.physmem.bytes_read::cpu.inst          14392896                       # Number of bytes read from this memory
system.physmem.bytes_read::cpu.data          99990912                       # Number of bytes read from this memory
system.physmem.bytes_read::total            114383808                       # Number of bytes read from this memory
system.physmem.bytes_inst_read::cpu.inst     14392896                       # Number of instructions bytes read from this memory
system.physmem.bytes_inst_read::total        14392896                       # Number of instructions bytes read from this memory
system.physmem.bytes_written::writebacks      5212160                       # Number of bytes written to this memory
system.physmem.bytes_written::total           5212160                       # Number of bytes written to this memory
system.physmem.num_reads::cpu.inst             224889                       # Number of read requests responded to by this memory
system.physmem.num_reads::cpu.data            1562358                       # Number of read requests responded to by this memory
system.physmem.num_reads::total               1787247                       # Number of read requests responded to by this memory
system.physmem.num_writes::writebacks           81440                       # Number of write requests responded to by this memory
system.physmem.num_writes::total                81440                       # Number of write requests responded to by this memory
system.physmem.bw_read::cpu.inst            124485169                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::cpu.data            864828425                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_read::total               989313594                       # Total read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::cpu.inst       124485169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_inst_read::total          124485169                       # Instruction read bandwidth from this memory (bytes/s)
system.physmem.bw_write::writebacks          45080338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_write::total               45080338                       # Write bandwidth from this memory (bytes/s)
system.physmem.bw_total::writebacks          45080338                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.inst           124485169                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::cpu.data           864828425                       # Total bandwidth to/from this memory (bytes/s)
system.physmem.bw_total::total             1034393932                       # Total bandwidth to/from this memory (bytes/s)
system.l2.replacements                        1784272                       # number of replacements
system.l2.tagsinuse                       4070.397297                       # Cycle average of tags in use
system.l2.total_refs                          1593828                       # Total number of references to valid blocks.
system.l2.sampled_refs                        1788368                       # Sample count of references to valid blocks.
system.l2.avg_refs                           0.891219                       # Average number of references to valid blocks.
system.l2.warmup_cycle                   1957796028000                       # Cycle when the warmup percentage was hit.
system.l2.occ_blocks::writebacks           145.127094                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.inst             618.499359                       # Average occupied blocks per requestor
system.l2.occ_blocks::cpu.data            3306.770844                       # Average occupied blocks per requestor
system.l2.occ_percent::writebacks            0.035431                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.inst              0.151001                       # Average percentage of cache occupancy
system.l2.occ_percent::cpu.data              0.807317                       # Average percentage of cache occupancy
system.l2.occ_percent::total                 0.993749                       # Average percentage of cache occupancy
system.l2.ReadReq_hits::cpu.inst               785923                       # number of ReadReq hits
system.l2.ReadReq_hits::cpu.data               531780                       # number of ReadReq hits
system.l2.ReadReq_hits::total                 1317703                       # number of ReadReq hits
system.l2.Writeback_hits::writebacks           325992                       # number of Writeback hits
system.l2.Writeback_hits::total                325992                       # number of Writeback hits
system.l2.UpgradeReq_hits::cpu.data               512                       # number of UpgradeReq hits
system.l2.UpgradeReq_hits::total                  512                       # number of UpgradeReq hits
system.l2.ReadExReq_hits::cpu.data              67878                       # number of ReadExReq hits
system.l2.ReadExReq_hits::total                 67878                       # number of ReadExReq hits
system.l2.demand_hits::cpu.inst                785923                       # number of demand (read+write) hits
system.l2.demand_hits::cpu.data                599658                       # number of demand (read+write) hits
system.l2.demand_hits::total                  1385581                       # number of demand (read+write) hits
system.l2.overall_hits::cpu.inst               785923                       # number of overall hits
system.l2.overall_hits::cpu.data               599658                       # number of overall hits
system.l2.overall_hits::total                 1385581                       # number of overall hits
system.l2.ReadReq_misses::cpu.inst             224903                       # number of ReadReq misses
system.l2.ReadReq_misses::cpu.data            1513613                       # number of ReadReq misses
system.l2.ReadReq_misses::total               1738516                       # number of ReadReq misses
system.l2.UpgradeReq_misses::cpu.data             347                       # number of UpgradeReq misses
system.l2.UpgradeReq_misses::total                347                       # number of UpgradeReq misses
system.l2.ReadExReq_misses::cpu.data            48792                       # number of ReadExReq misses
system.l2.ReadExReq_misses::total               48792                       # number of ReadExReq misses
system.l2.demand_misses::cpu.inst              224903                       # number of demand (read+write) misses
system.l2.demand_misses::cpu.data             1562405                       # number of demand (read+write) misses
system.l2.demand_misses::total                1787308                       # number of demand (read+write) misses
system.l2.overall_misses::cpu.inst             224903                       # number of overall misses
system.l2.overall_misses::cpu.data            1562405                       # number of overall misses
system.l2.overall_misses::total               1787308                       # number of overall misses
system.l2.ReadReq_miss_latency::cpu.inst  11956783500                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::cpu.data  80730909989                       # number of ReadReq miss cycles
system.l2.ReadReq_miss_latency::total     92687693489                       # number of ReadReq miss cycles
system.l2.UpgradeReq_miss_latency::cpu.data      1407500                       # number of UpgradeReq miss cycles
system.l2.UpgradeReq_miss_latency::total      1407500                       # number of UpgradeReq miss cycles
system.l2.ReadExReq_miss_latency::cpu.data   2605004500                       # number of ReadExReq miss cycles
system.l2.ReadExReq_miss_latency::total    2605004500                       # number of ReadExReq miss cycles
system.l2.demand_miss_latency::cpu.inst   11956783500                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::cpu.data   83335914489                       # number of demand (read+write) miss cycles
system.l2.demand_miss_latency::total      95292697989                       # number of demand (read+write) miss cycles
system.l2.overall_miss_latency::cpu.inst  11956783500                       # number of overall miss cycles
system.l2.overall_miss_latency::cpu.data  83335914489                       # number of overall miss cycles
system.l2.overall_miss_latency::total     95292697989                       # number of overall miss cycles
system.l2.ReadReq_accesses::cpu.inst          1010826                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::cpu.data          2045393                       # number of ReadReq accesses(hits+misses)
system.l2.ReadReq_accesses::total             3056219                       # number of ReadReq accesses(hits+misses)
system.l2.Writeback_accesses::writebacks       325992                       # number of Writeback accesses(hits+misses)
system.l2.Writeback_accesses::total            325992                       # number of Writeback accesses(hits+misses)
system.l2.UpgradeReq_accesses::cpu.data           859                       # number of UpgradeReq accesses(hits+misses)
system.l2.UpgradeReq_accesses::total              859                       # number of UpgradeReq accesses(hits+misses)
system.l2.ReadExReq_accesses::cpu.data         116670                       # number of ReadExReq accesses(hits+misses)
system.l2.ReadExReq_accesses::total            116670                       # number of ReadExReq accesses(hits+misses)
system.l2.demand_accesses::cpu.inst           1010826                       # number of demand (read+write) accesses
system.l2.demand_accesses::cpu.data           2162063                       # number of demand (read+write) accesses
system.l2.demand_accesses::total              3172889                       # number of demand (read+write) accesses
system.l2.overall_accesses::cpu.inst          1010826                       # number of overall (read+write) accesses
system.l2.overall_accesses::cpu.data          2162063                       # number of overall (read+write) accesses
system.l2.overall_accesses::total             3172889                       # number of overall (read+write) accesses
system.l2.ReadReq_miss_rate::cpu.inst        0.222494                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::cpu.data        0.740011                       # miss rate for ReadReq accesses
system.l2.ReadReq_miss_rate::total           0.568845                       # miss rate for ReadReq accesses
system.l2.UpgradeReq_miss_rate::cpu.data     0.403958                       # miss rate for UpgradeReq accesses
system.l2.UpgradeReq_miss_rate::total        0.403958                       # miss rate for UpgradeReq accesses
system.l2.ReadExReq_miss_rate::cpu.data      0.418205                       # miss rate for ReadExReq accesses
system.l2.ReadExReq_miss_rate::total         0.418205                       # miss rate for ReadExReq accesses
system.l2.demand_miss_rate::cpu.inst         0.222494                       # miss rate for demand accesses
system.l2.demand_miss_rate::cpu.data         0.722645                       # miss rate for demand accesses
system.l2.demand_miss_rate::total            0.563306                       # miss rate for demand accesses
system.l2.overall_miss_rate::cpu.inst        0.222494                       # miss rate for overall accesses
system.l2.overall_miss_rate::cpu.data        0.722645                       # miss rate for overall accesses
system.l2.overall_miss_rate::total           0.563306                       # miss rate for overall accesses
system.l2.ReadReq_avg_miss_latency::cpu.inst 53164.179669                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::cpu.data 53336.559602                       # average ReadReq miss latency
system.l2.ReadReq_avg_miss_latency::total 53314.259684                       # average ReadReq miss latency
system.l2.UpgradeReq_avg_miss_latency::cpu.data  4056.195965                       # average UpgradeReq miss latency
system.l2.UpgradeReq_avg_miss_latency::total  4056.195965                       # average UpgradeReq miss latency
system.l2.ReadExReq_avg_miss_latency::cpu.data 53389.992212                       # average ReadExReq miss latency
system.l2.ReadExReq_avg_miss_latency::total 53389.992212                       # average ReadExReq miss latency
system.l2.demand_avg_miss_latency::cpu.inst 53164.179669                       # average overall miss latency
system.l2.demand_avg_miss_latency::cpu.data 53338.228237                       # average overall miss latency
system.l2.demand_avg_miss_latency::total 53316.327118                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.inst 53164.179669                       # average overall miss latency
system.l2.overall_avg_miss_latency::cpu.data 53338.228237                       # average overall miss latency
system.l2.overall_avg_miss_latency::total 53316.327118                       # average overall miss latency
system.l2.blocked_cycles::no_mshrs                  0                       # number of cycles access was blocked
system.l2.blocked_cycles::no_targets                0                       # number of cycles access was blocked
system.l2.blocked::no_mshrs                         0                       # number of cycles access was blocked
system.l2.blocked::no_targets                       0                       # number of cycles access was blocked
system.l2.avg_blocked_cycles::no_mshrs            nan                       # average number of cycles each access was blocked
system.l2.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.l2.fast_writes                               0                       # number of fast writes performed
system.l2.cache_copies                              0                       # number of cache copies performed
system.l2.writebacks::writebacks                81440                       # number of writebacks
system.l2.writebacks::total                     81440                       # number of writebacks
system.l2.ReadReq_mshr_hits::cpu.inst              14                       # number of ReadReq MSHR hits
system.l2.ReadReq_mshr_hits::total                 14                       # number of ReadReq MSHR hits
system.l2.demand_mshr_hits::cpu.inst               14                       # number of demand (read+write) MSHR hits
system.l2.demand_mshr_hits::total                  14                       # number of demand (read+write) MSHR hits
system.l2.overall_mshr_hits::cpu.inst              14                       # number of overall MSHR hits
system.l2.overall_mshr_hits::total                 14                       # number of overall MSHR hits
system.l2.ReadReq_mshr_misses::cpu.inst        224889                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::cpu.data       1513613                       # number of ReadReq MSHR misses
system.l2.ReadReq_mshr_misses::total          1738502                       # number of ReadReq MSHR misses
system.l2.UpgradeReq_mshr_misses::cpu.data          347                       # number of UpgradeReq MSHR misses
system.l2.UpgradeReq_mshr_misses::total           347                       # number of UpgradeReq MSHR misses
system.l2.ReadExReq_mshr_misses::cpu.data        48792                       # number of ReadExReq MSHR misses
system.l2.ReadExReq_mshr_misses::total          48792                       # number of ReadExReq MSHR misses
system.l2.demand_mshr_misses::cpu.inst         224889                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::cpu.data        1562405                       # number of demand (read+write) MSHR misses
system.l2.demand_mshr_misses::total           1787294                       # number of demand (read+write) MSHR misses
system.l2.overall_mshr_misses::cpu.inst        224889                       # number of overall MSHR misses
system.l2.overall_mshr_misses::cpu.data       1562405                       # number of overall MSHR misses
system.l2.overall_mshr_misses::total          1787294                       # number of overall MSHR misses
system.l2.ReadReq_mshr_miss_latency::cpu.inst   9210585000                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::cpu.data  62217636489                       # number of ReadReq MSHR miss cycles
system.l2.ReadReq_mshr_miss_latency::total  71428221489                       # number of ReadReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::cpu.data     13889000                       # number of UpgradeReq MSHR miss cycles
system.l2.UpgradeReq_mshr_miss_latency::total     13889000                       # number of UpgradeReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::cpu.data   2011213000                       # number of ReadExReq MSHR miss cycles
system.l2.ReadExReq_mshr_miss_latency::total   2011213000                       # number of ReadExReq MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.inst   9210585000                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::cpu.data  64228849489                       # number of demand (read+write) MSHR miss cycles
system.l2.demand_mshr_miss_latency::total  73439434489                       # number of demand (read+write) MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.inst   9210585000                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::cpu.data  64228849489                       # number of overall MSHR miss cycles
system.l2.overall_mshr_miss_latency::total  73439434489                       # number of overall MSHR miss cycles
system.l2.ReadReq_mshr_miss_rate::cpu.inst     0.222480                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::cpu.data     0.740011                       # mshr miss rate for ReadReq accesses
system.l2.ReadReq_mshr_miss_rate::total      0.568841                       # mshr miss rate for ReadReq accesses
system.l2.UpgradeReq_mshr_miss_rate::cpu.data     0.403958                       # mshr miss rate for UpgradeReq accesses
system.l2.UpgradeReq_mshr_miss_rate::total     0.403958                       # mshr miss rate for UpgradeReq accesses
system.l2.ReadExReq_mshr_miss_rate::cpu.data     0.418205                       # mshr miss rate for ReadExReq accesses
system.l2.ReadExReq_mshr_miss_rate::total     0.418205                       # mshr miss rate for ReadExReq accesses
system.l2.demand_mshr_miss_rate::cpu.inst     0.222480                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::cpu.data     0.722645                       # mshr miss rate for demand accesses
system.l2.demand_mshr_miss_rate::total       0.563302                       # mshr miss rate for demand accesses
system.l2.overall_mshr_miss_rate::cpu.inst     0.222480                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::cpu.data     0.722645                       # mshr miss rate for overall accesses
system.l2.overall_mshr_miss_rate::total      0.563302                       # mshr miss rate for overall accesses
system.l2.ReadReq_avg_mshr_miss_latency::cpu.inst 40956.138362                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::cpu.data 41105.379307                       # average ReadReq mshr miss latency
system.l2.ReadReq_avg_mshr_miss_latency::total 41086.073809                       # average ReadReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::cpu.data 40025.936599                       # average UpgradeReq mshr miss latency
system.l2.UpgradeReq_avg_mshr_miss_latency::total 40025.936599                       # average UpgradeReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::cpu.data 41220.138547                       # average ReadExReq mshr miss latency
system.l2.ReadExReq_avg_mshr_miss_latency::total 41220.138547                       # average ReadExReq mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.inst 40956.138362                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::cpu.data 41108.963098                       # average overall mshr miss latency
system.l2.demand_avg_mshr_miss_latency::total 41089.733692                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.inst 40956.138362                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::cpu.data 41108.963098                       # average overall mshr miss latency
system.l2.overall_avg_mshr_miss_latency::total 41089.733692                       # average overall mshr miss latency
system.l2.no_allocate_misses                        0                       # Number of misses that were no-allocate
system.cpu.branchPred.lookups                32928927                       # Number of BP lookups
system.cpu.branchPred.condPredicted          32928927                       # Number of conditional branches predicted
system.cpu.branchPred.condIncorrect           1945519                       # Number of conditional branches incorrect
system.cpu.branchPred.BTBLookups             26880925                       # Number of BTB lookups
system.cpu.branchPred.BTBHits                17949119                       # Number of BTB hits
system.cpu.branchPred.BTBCorrect                    0                       # Number of correct BTB predictions (this stat may not work properly.
system.cpu.branchPred.BTBHitPct             66.772698                       # BTB Hit Percentage
system.cpu.branchPred.usedRAS                       0                       # Number of times the RAS was used to get a target.
system.cpu.branchPred.RASInCorrect                  0                       # Number of incorrect RAS predictions.
system.cpu.workload.num_syscalls                   11                       # Number of system calls
system.cpu.numCycles                        231238727                       # number of cpu cycles simulated
system.cpu.numWorkItemsStarted                      0                       # number of work items this cpu started
system.cpu.numWorkItemsCompleted                    0                       # number of work items this cpu completed
system.cpu.fetch.icacheStallCycles           40471239                       # Number of cycles fetch is stalled on an Icache miss
system.cpu.fetch.Insts                      136226851                       # Number of instructions fetch has processed
system.cpu.fetch.Branches                    32928927                       # Number of branches that fetch encountered
system.cpu.fetch.predictedBranches           17949119                       # Number of branches that fetch has predicted taken
system.cpu.fetch.Cycles                      73655083                       # Number of cycles fetch has run and was not squashing or blocked
system.cpu.fetch.SquashCycles                15060372                       # Number of cycles fetch has spent squashing
system.cpu.fetch.BlockedCycles               51024634                       # Number of cycles fetch has spent blocked
system.cpu.fetch.MiscStallCycles                 6221                       # Number of cycles fetch has spent waiting on interrupts, or bad addresses, or out of MSHRs
system.cpu.fetch.PendingTrapStallCycles         52453                       # Number of stall cycles due to pending traps
system.cpu.fetch.IcacheWaitRetryStallCycles          499                       # Number of stall cycles due to full MSHR
system.cpu.fetch.CacheLines                  20700411                       # Number of cache lines fetched
system.cpu.fetch.IcacheSquashes                508915                       # Number of outstanding Icache misses that were squashed
system.cpu.fetch.rateDist::samples          178312382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::mean              1.457321                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::stdev             1.849467                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::underflows               0      0.00%      0.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::0                105775729     59.32%     59.32% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::1                  5591245      3.14%     62.46% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::2                  3251498      1.82%     64.28% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::3                  7011450      3.93%     68.21% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::4                 56682460     31.79%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::overflows                0      0.00%    100.00% # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::min_value                0                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::max_value                4                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.rateDist::total            178312382                       # Number of instructions fetched each cycle (Total)
system.cpu.fetch.branchRate                  0.142402                       # Number of branch fetches per cycle
system.cpu.fetch.rate                        0.589118                       # Number of inst fetches per cycle
system.cpu.decode.IdleCycles                 44510749                       # Number of cycles decode is idle
system.cpu.decode.BlockedCycles              49227805                       # Number of cycles decode is blocked
system.cpu.decode.RunCycles                  70032124                       # Number of cycles decode is running
system.cpu.decode.UnblockCycles               1439441                       # Number of cycles decode is unblocking
system.cpu.decode.SquashCycles               13102253                       # Number of cycles decode is squashing
system.cpu.decode.DecodedInsts              255850982                       # Number of instructions handled by decode
system.cpu.decode.SquashedInsts                     1                       # Number of squashed instructions handled by decode
system.cpu.rename.SquashCycles               13102253                       # Number of cycles rename is squashing
system.cpu.rename.IdleCycles                 47112414                       # Number of cycles rename is idle
system.cpu.rename.BlockCycles                45011525                       # Number of cycles rename is blocking
system.cpu.rename.serializeStallCycles            976                       # count of cycles rename stalled for serializing inst
system.cpu.rename.RunCycles                  68235106                       # Number of cycles rename is running
system.cpu.rename.UnblockCycles               4850098                       # Number of cycles rename is unblocking
system.cpu.rename.RenamedInsts              251351568                       # Number of instructions processed by rename
system.cpu.rename.ROBFullEvents               1290633                       # Number of times rename has blocked due to ROB full
system.cpu.rename.IQFullEvents                1069151                       # Number of times rename has blocked due to IQ full
system.cpu.rename.LSQFullEvents               1187547                       # Number of times rename has blocked due to LSQ full
system.cpu.rename.FullRegisterEvents            90506                       # Number of times there has been no free registers
system.cpu.rename.RenamedOperands           294071572                       # Number of destination operands rename has renamed
system.cpu.rename.RenameLookups             630340395                       # Number of register rename lookups that rename has made
system.cpu.rename.int_rename_lookups        630320818                       # Number of integer rename lookups
system.cpu.rename.fp_rename_lookups             19577                       # Number of floating rename lookups
system.cpu.rename.CommittedMaps             232625254                       # Number of HB maps that are committed
system.cpu.rename.UndoneMaps                 61446153                       # Number of HB maps that are undone due to squashing
system.cpu.rename.serializingInsts                132                       # count of serializing insts renamed
system.cpu.rename.tempSerializingInsts            129                       # count of temporary serializing insts renamed
system.cpu.rename.skidInsts                  10821616                       # count of insts added to the skid buffer
system.cpu.memDep0.insertedLoads             37197653                       # Number of loads inserted to the mem dependence unit.
system.cpu.memDep0.insertedStores            14256850                       # Number of stores inserted to the mem dependence unit.
system.cpu.memDep0.conflictingLoads           2362093                       # Number of conflicting loads.
system.cpu.memDep0.conflictingStores           544203                       # Number of conflicting stores.
system.cpu.iq.iqInstsAdded                  243350343                       # Number of instructions added to the IQ (excludes non-spec)
system.cpu.iq.iqNonSpecInstsAdded               10865                       # Number of non-speculative instructions added to the IQ
system.cpu.iq.iqInstsIssued                 212465835                       # Number of instructions issued
system.cpu.iq.iqSquashedInstsIssued          10195851                       # Number of squashed instructions issued
system.cpu.iq.iqSquashedInstsExamined        48151090                       # Number of squashed instructions iterated over during squash; mainly for profiling
system.cpu.iq.iqSquashedOperandsExamined     91482723                       # Number of squashed operands that are examined and possibly removed from graph
system.cpu.iq.iqSquashedNonSpecRemoved           7774                       # Number of squashed non-spec instructions that were removed
system.cpu.iq.issued_per_cycle::samples     178312382                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::mean         1.191537                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::stdev        1.375570                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::underflows            0      0.00%      0.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::0            89412688     50.14%     50.14% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::1            20377266     11.43%     61.57% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::2            23917063     13.41%     74.98% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::3            34167017     19.16%     94.15% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::4            10438348      5.85%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::overflows            0      0.00%    100.00% # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::min_value            0                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::max_value            4                       # Number of insts issued each cycle
system.cpu.iq.issued_per_cycle::total       178312382                       # Number of insts issued each cycle
system.cpu.iq.fu_full::No_OpClass                   0      0.00%      0.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntAlu                 4519193    100.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntMult                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IntDiv                       0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatAdd                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCmp                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatCvt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatMult                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatDiv                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::FloatSqrt                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAdd                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAddAcc                   0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdAlu                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCmp                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdCvt                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMisc                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMult                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdMultAcc                  0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShift                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdShiftAcc                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdSqrt                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAdd                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatAlu                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCmp                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatCvt                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatDiv                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMisc                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMult                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatMultAcc             0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::SimdFloatSqrt                0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemRead                      0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::MemWrite                     0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::IprAccess                    0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.fu_full::InstPrefetch                 0      0.00%    100.00% # attempts to use FU when none available
system.cpu.iq.FU_type_0::No_OpClass            836701      0.39%      0.39% # Type of FU issued
system.cpu.iq.FU_type_0::IntAlu             167163583     78.68%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntMult                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::IntDiv                     0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatAdd                5231      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCmp                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatCvt                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatMult                  0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatDiv                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::FloatSqrt                  0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAdd                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAddAcc                 0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdAlu                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCmp                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdCvt                    0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMisc                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMult                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdMultAcc                0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShift                  0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdShiftAcc               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdSqrt                   0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAdd               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatAlu               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCmp               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatCvt               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatDiv               0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMisc              0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMult              0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatMultAcc            0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::SimdFloatSqrt              0      0.00%     79.07% # Type of FU issued
system.cpu.iq.FU_type_0::MemRead             33184591     15.62%     94.69% # Type of FU issued
system.cpu.iq.FU_type_0::MemWrite            11275729      5.31%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::IprAccess                  0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::InstPrefetch               0      0.00%    100.00% # Type of FU issued
system.cpu.iq.FU_type_0::total              212465835                       # Type of FU issued
system.cpu.iq.rate                           0.918816                       # Inst issue rate
system.cpu.iq.fu_busy_cnt                     4519193                       # FU busy when requested
system.cpu.iq.fu_busy_rate                   0.021270                       # FU busy rate (busy events/executed inst)
system.cpu.iq.int_inst_queue_reads          617946728                       # Number of integer instruction queue reads
system.cpu.iq.int_inst_queue_writes         291500430                       # Number of integer instruction queue writes
system.cpu.iq.int_inst_queue_wakeup_accesses    209986043                       # Number of integer instruction queue wakeup accesses
system.cpu.iq.fp_inst_queue_reads               12367                       # Number of floating instruction queue reads
system.cpu.iq.fp_inst_queue_writes              17184                       # Number of floating instruction queue writes
system.cpu.iq.fp_inst_queue_wakeup_accesses         5714                       # Number of floating instruction queue wakeup accesses
system.cpu.iq.int_alu_accesses              216142145                       # Number of integer alu accesses
system.cpu.iq.fp_alu_accesses                    6182                       # Number of floating point alu accesses
system.cpu.iew.lsq.thread0.forwLoads          4711001                       # Number of loads that had data forwarded from stores
system.cpu.iew.lsq.thread0.invAddrLoads             0                       # Number of loads ignored due to an invalid address
system.cpu.iew.lsq.thread0.squashedLoads      6941663                       # Number of loads squashed
system.cpu.iew.lsq.thread0.ignoredResponses         4438                       # Number of memory responses ignored because the instruction is squashed
system.cpu.iew.lsq.thread0.memOrderViolation         7560                       # Number of memory ordering violations
system.cpu.iew.lsq.thread0.squashedStores      4131260                       # Number of stores squashed
system.cpu.iew.lsq.thread0.invAddrSwpfs             0                       # Number of software prefetches ignored due to an invalid address
system.cpu.iew.lsq.thread0.blockedLoads             0                       # Number of blocked loads due to partial load-store forwarding
system.cpu.iew.lsq.thread0.rescheduledLoads          767                       # Number of loads that were rescheduled
system.cpu.iew.lsq.thread0.cacheBlocked          2657                       # Number of times an access to memory failed due to the cache being blocked
system.cpu.iew.iewIdleCycles                        0                       # Number of cycles IEW is idle
system.cpu.iew.iewSquashCycles               13102253                       # Number of cycles IEW is squashing
system.cpu.iew.iewBlockCycles                27346481                       # Number of cycles IEW is blocking
system.cpu.iew.iewUnblockCycles               1606435                       # Number of cycles IEW is unblocking
system.cpu.iew.iewDispatchedInsts           243361208                       # Number of instructions dispatched to IQ
system.cpu.iew.iewDispSquashedInsts             55265                       # Number of squashed instructions skipped by dispatch
system.cpu.iew.iewDispLoadInsts              37197653                       # Number of dispatched load instructions
system.cpu.iew.iewDispStoreInsts             14256850                       # Number of dispatched store instructions
system.cpu.iew.iewDispNonSpecInsts                922                       # Number of dispatched non-speculative instructions
system.cpu.iew.iewIQFullEvents                1423548                       # Number of times the IQ has become full, causing a stall
system.cpu.iew.iewLSQFullEvents                  4937                       # Number of times the LSQ has become full, causing a stall
system.cpu.iew.memOrderViolationEvents           7560                       # Number of memory order violations
system.cpu.iew.predictedTakenIncorrect        1429548                       # Number of branches that were predicted taken incorrectly
system.cpu.iew.predictedNotTakenIncorrect       635155                       # Number of branches that were predicted not taken incorrectly
system.cpu.iew.branchMispredicts              2064703                       # Number of branch mispredicts detected at execute
system.cpu.iew.iewExecutedInsts             211066790                       # Number of executed instructions
system.cpu.iew.iewExecLoadInsts              32860592                       # Number of load instructions executed
system.cpu.iew.iewExecSquashedInsts           1399044                       # Number of squashed instructions skipped in execute
system.cpu.iew.exec_swp                             0                       # number of swp insts executed
system.cpu.iew.exec_nop                             0                       # number of nop insts executed
system.cpu.iew.exec_refs                     43719533                       # number of memory reference insts executed
system.cpu.iew.exec_branches                 25996913                       # Number of branches executed
system.cpu.iew.exec_stores                   10858941                       # Number of stores executed
system.cpu.iew.exec_rate                     0.912766                       # Inst execution rate
system.cpu.iew.wb_sent                      210273232                       # cumulative count of insts sent to commit
system.cpu.iew.wb_count                     209991757                       # cumulative count of insts written-back
system.cpu.iew.wb_producers                 152879019                       # num instructions producing a value
system.cpu.iew.wb_consumers                 245542675                       # num instructions consuming a value
system.cpu.iew.wb_penalized                         0                       # number of instrctions required to write to 'other' IQ
system.cpu.iew.wb_rate                       0.908117                       # insts written-back per cycle
system.cpu.iew.wb_fanout                     0.622617                       # average fanout of values written-back
system.cpu.iew.wb_penalized_rate                    0                       # fraction of instructions written-back that wrote to 'other' IQ
system.cpu.commit.commitSquashedInsts        49136194                       # The number of squashed insts skipped by commit
system.cpu.commit.commitNonSpecStalls            3091                       # The number of times commit has been forced to stall to communicate backwards
system.cpu.commit.branchMispredicts           1950870                       # The number of times a branch was mispredicted
system.cpu.commit.committed_per_cycle::samples    165210129                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::mean     1.175640                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::stdev     1.668403                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::underflows            0      0.00%      0.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::0    102594537     62.10%     62.10% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::1     11620260      7.03%     69.13% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::2      5143788      3.11%     72.25% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::3     11086369      6.71%     78.96% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::4     34765175     21.04%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::overflows            0      0.00%    100.00% # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::min_value            0                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::max_value            4                       # Number of insts commited each cycle
system.cpu.commit.committed_per_cycle::total    165210129                       # Number of insts commited each cycle
system.cpu.commit.committedInsts            100000001                       # Number of instructions committed
system.cpu.commit.committedOps              194227643                       # Number of ops (including micro ops) committed
system.cpu.commit.swp_count                         0                       # Number of s/w prefetches committed
system.cpu.commit.refs                       40381567                       # Number of memory references committed
system.cpu.commit.loads                      30255977                       # Number of loads committed
system.cpu.commit.membars                        3080                       # Number of memory barriers committed
system.cpu.commit.branches                   24815445                       # Number of branches committed
system.cpu.commit.fp_insts                        252                       # Number of committed floating point instructions.
system.cpu.commit.int_insts                 193648264                       # Number of committed integer instructions.
system.cpu.commit.function_calls                    0                       # Number of function calls committed.
system.cpu.commit.bw_lim_events              34765175                       # number cycles where commit BW limit reached
system.cpu.commit.bw_limited                        0                       # number of insts not committed due to BW limits
system.cpu.rob.rob_reads                    373808791                       # The number of ROB reads
system.cpu.rob.rob_writes                   499849498                       # The number of ROB writes
system.cpu.timesIdled                         1240285                       # Number of times that the entire CPU went into an idle state and unscheduled itself
system.cpu.idleCycles                        52926345                       # Total number of cycles that the CPU has spent unscheduled due to idling
system.cpu.committedInsts                   100000001                       # Number of Instructions Simulated
system.cpu.committedOps                     194227643                       # Number of Ops (including micro ops) Simulated
system.cpu.committedInsts_total             100000001                       # Number of Instructions Simulated
system.cpu.cpi                               2.312387                       # CPI: Cycles Per Instruction
system.cpu.cpi_total                         2.312387                       # CPI: Total CPI of All Threads
system.cpu.ipc                               0.432454                       # IPC: Instructions Per Cycle
system.cpu.ipc_total                         0.432454                       # IPC: Total IPC of All Threads
system.cpu.int_regfile_reads                427004114                       # number of integer regfile reads
system.cpu.int_regfile_writes               250406041                       # number of integer regfile writes
system.cpu.fp_regfile_reads                      8162                       # number of floating regfile reads
system.cpu.fp_regfile_writes                     5681                       # number of floating regfile writes
system.cpu.misc_regfile_reads                94734111                       # number of misc regfile reads
system.cpu.itb_walker_cache.replacements            0                       # number of replacements
system.cpu.itb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.itb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.itb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.itb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.itb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.itb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.itb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.itb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.itb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.dtb_walker_cache.replacements            0                       # number of replacements
system.cpu.dtb_walker_cache.tagsinuse               0                       # Cycle average of tags in use
system.cpu.dtb_walker_cache.total_refs              0                       # Total number of references to valid blocks.
system.cpu.dtb_walker_cache.sampled_refs            0                       # Sample count of references to valid blocks.
system.cpu.dtb_walker_cache.avg_refs              nan                       # Average number of references to valid blocks.
system.cpu.dtb_walker_cache.warmup_cycle            0                       # Cycle when the warmup percentage was hit.
system.cpu.dtb_walker_cache.blocked_cycles::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_mshrs            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.blocked::no_targets            0                       # number of cycles access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_mshrs          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dtb_walker_cache.fast_writes             0                       # number of fast writes performed
system.cpu.dtb_walker_cache.cache_copies            0                       # number of cache copies performed
system.cpu.dtb_walker_cache.no_allocate_misses            0                       # Number of misses that were no-allocate
system.cpu.icache.replacements                1011242                       # number of replacements
system.cpu.icache.tagsinuse                510.773227                       # Cycle average of tags in use
system.cpu.icache.total_refs                 19633078                       # Total number of references to valid blocks.
system.cpu.icache.sampled_refs                1011754                       # Sample count of references to valid blocks.
system.cpu.icache.avg_refs                  19.404992                       # Average number of references to valid blocks.
system.cpu.icache.warmup_cycle           1957670241000                       # Cycle when the warmup percentage was hit.
system.cpu.icache.occ_blocks::cpu.inst     510.773227                       # Average occupied blocks per requestor
system.cpu.icache.occ_percent::cpu.inst      0.997604                       # Average percentage of cache occupancy
system.cpu.icache.occ_percent::total         0.997604                       # Average percentage of cache occupancy
system.cpu.icache.ReadReq_hits::cpu.inst     19633078                       # number of ReadReq hits
system.cpu.icache.ReadReq_hits::total        19633078                       # number of ReadReq hits
system.cpu.icache.demand_hits::cpu.inst      19633078                       # number of demand (read+write) hits
system.cpu.icache.demand_hits::total         19633078                       # number of demand (read+write) hits
system.cpu.icache.overall_hits::cpu.inst     19633078                       # number of overall hits
system.cpu.icache.overall_hits::total        19633078                       # number of overall hits
system.cpu.icache.ReadReq_misses::cpu.inst      1067330                       # number of ReadReq misses
system.cpu.icache.ReadReq_misses::total       1067330                       # number of ReadReq misses
system.cpu.icache.demand_misses::cpu.inst      1067330                       # number of demand (read+write) misses
system.cpu.icache.demand_misses::total        1067330                       # number of demand (read+write) misses
system.cpu.icache.overall_misses::cpu.inst      1067330                       # number of overall misses
system.cpu.icache.overall_misses::total       1067330                       # number of overall misses
system.cpu.icache.ReadReq_miss_latency::cpu.inst  24064009494                       # number of ReadReq miss cycles
system.cpu.icache.ReadReq_miss_latency::total  24064009494                       # number of ReadReq miss cycles
system.cpu.icache.demand_miss_latency::cpu.inst  24064009494                       # number of demand (read+write) miss cycles
system.cpu.icache.demand_miss_latency::total  24064009494                       # number of demand (read+write) miss cycles
system.cpu.icache.overall_miss_latency::cpu.inst  24064009494                       # number of overall miss cycles
system.cpu.icache.overall_miss_latency::total  24064009494                       # number of overall miss cycles
system.cpu.icache.ReadReq_accesses::cpu.inst     20700408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.ReadReq_accesses::total     20700408                       # number of ReadReq accesses(hits+misses)
system.cpu.icache.demand_accesses::cpu.inst     20700408                       # number of demand (read+write) accesses
system.cpu.icache.demand_accesses::total     20700408                       # number of demand (read+write) accesses
system.cpu.icache.overall_accesses::cpu.inst     20700408                       # number of overall (read+write) accesses
system.cpu.icache.overall_accesses::total     20700408                       # number of overall (read+write) accesses
system.cpu.icache.ReadReq_miss_rate::cpu.inst     0.051561                       # miss rate for ReadReq accesses
system.cpu.icache.ReadReq_miss_rate::total     0.051561                       # miss rate for ReadReq accesses
system.cpu.icache.demand_miss_rate::cpu.inst     0.051561                       # miss rate for demand accesses
system.cpu.icache.demand_miss_rate::total     0.051561                       # miss rate for demand accesses
system.cpu.icache.overall_miss_rate::cpu.inst     0.051561                       # miss rate for overall accesses
system.cpu.icache.overall_miss_rate::total     0.051561                       # miss rate for overall accesses
system.cpu.icache.ReadReq_avg_miss_latency::cpu.inst 22545.988114                       # average ReadReq miss latency
system.cpu.icache.ReadReq_avg_miss_latency::total 22545.988114                       # average ReadReq miss latency
system.cpu.icache.demand_avg_miss_latency::cpu.inst 22545.988114                       # average overall miss latency
system.cpu.icache.demand_avg_miss_latency::total 22545.988114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::cpu.inst 22545.988114                       # average overall miss latency
system.cpu.icache.overall_avg_miss_latency::total 22545.988114                       # average overall miss latency
system.cpu.icache.blocked_cycles::no_mshrs        13058                       # number of cycles access was blocked
system.cpu.icache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.icache.blocked::no_mshrs               639                       # number of cycles access was blocked
system.cpu.icache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.icache.avg_blocked_cycles::no_mshrs    20.435055                       # average number of cycles each access was blocked
system.cpu.icache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.icache.fast_writes                       0                       # number of fast writes performed
system.cpu.icache.cache_copies                      0                       # number of cache copies performed
system.cpu.icache.ReadReq_mshr_hits::cpu.inst        55134                       # number of ReadReq MSHR hits
system.cpu.icache.ReadReq_mshr_hits::total        55134                       # number of ReadReq MSHR hits
system.cpu.icache.demand_mshr_hits::cpu.inst        55134                       # number of demand (read+write) MSHR hits
system.cpu.icache.demand_mshr_hits::total        55134                       # number of demand (read+write) MSHR hits
system.cpu.icache.overall_mshr_hits::cpu.inst        55134                       # number of overall MSHR hits
system.cpu.icache.overall_mshr_hits::total        55134                       # number of overall MSHR hits
system.cpu.icache.ReadReq_mshr_misses::cpu.inst      1012196                       # number of ReadReq MSHR misses
system.cpu.icache.ReadReq_mshr_misses::total      1012196                       # number of ReadReq MSHR misses
system.cpu.icache.demand_mshr_misses::cpu.inst      1012196                       # number of demand (read+write) MSHR misses
system.cpu.icache.demand_mshr_misses::total      1012196                       # number of demand (read+write) MSHR misses
system.cpu.icache.overall_mshr_misses::cpu.inst      1012196                       # number of overall MSHR misses
system.cpu.icache.overall_mshr_misses::total      1012196                       # number of overall MSHR misses
system.cpu.icache.ReadReq_mshr_miss_latency::cpu.inst  20861540495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_latency::total  20861540495                       # number of ReadReq MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::cpu.inst  20861540495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.demand_mshr_miss_latency::total  20861540495                       # number of demand (read+write) MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::cpu.inst  20861540495                       # number of overall MSHR miss cycles
system.cpu.icache.overall_mshr_miss_latency::total  20861540495                       # number of overall MSHR miss cycles
system.cpu.icache.ReadReq_mshr_miss_rate::cpu.inst     0.048897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.ReadReq_mshr_miss_rate::total     0.048897                       # mshr miss rate for ReadReq accesses
system.cpu.icache.demand_mshr_miss_rate::cpu.inst     0.048897                       # mshr miss rate for demand accesses
system.cpu.icache.demand_mshr_miss_rate::total     0.048897                       # mshr miss rate for demand accesses
system.cpu.icache.overall_mshr_miss_rate::cpu.inst     0.048897                       # mshr miss rate for overall accesses
system.cpu.icache.overall_mshr_miss_rate::total     0.048897                       # mshr miss rate for overall accesses
system.cpu.icache.ReadReq_avg_mshr_miss_latency::cpu.inst 20610.178755                       # average ReadReq mshr miss latency
system.cpu.icache.ReadReq_avg_mshr_miss_latency::total 20610.178755                       # average ReadReq mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::cpu.inst 20610.178755                       # average overall mshr miss latency
system.cpu.icache.demand_avg_mshr_miss_latency::total 20610.178755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::cpu.inst 20610.178755                       # average overall mshr miss latency
system.cpu.icache.overall_avg_mshr_miss_latency::total 20610.178755                       # average overall mshr miss latency
system.cpu.icache.no_allocate_misses                0                       # Number of misses that were no-allocate
system.cpu.dcache.replacements                2161550                       # number of replacements
system.cpu.dcache.tagsinuse                511.912302                       # Cycle average of tags in use
system.cpu.dcache.total_refs                 34530055                       # Total number of references to valid blocks.
system.cpu.dcache.sampled_refs                2162062                       # Sample count of references to valid blocks.
system.cpu.dcache.avg_refs                  15.970890                       # Average number of references to valid blocks.
system.cpu.dcache.warmup_cycle           1957098542000                       # Cycle when the warmup percentage was hit.
system.cpu.dcache.occ_blocks::cpu.data     511.912302                       # Average occupied blocks per requestor
system.cpu.dcache.occ_percent::cpu.data      0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.occ_percent::total         0.999829                       # Average percentage of cache occupancy
system.cpu.dcache.ReadReq_hits::cpu.data     24514665                       # number of ReadReq hits
system.cpu.dcache.ReadReq_hits::total        24514665                       # number of ReadReq hits
system.cpu.dcache.WriteReq_hits::cpu.data     10014478                       # number of WriteReq hits
system.cpu.dcache.WriteReq_hits::total       10014478                       # number of WriteReq hits
system.cpu.dcache.demand_hits::cpu.data      34529143                       # number of demand (read+write) hits
system.cpu.dcache.demand_hits::total         34529143                       # number of demand (read+write) hits
system.cpu.dcache.overall_hits::cpu.data     34529143                       # number of overall hits
system.cpu.dcache.overall_hits::total        34529143                       # number of overall hits
system.cpu.dcache.ReadReq_misses::cpu.data      3581884                       # number of ReadReq misses
system.cpu.dcache.ReadReq_misses::total       3581884                       # number of ReadReq misses
system.cpu.dcache.WriteReq_misses::cpu.data       117870                       # number of WriteReq misses
system.cpu.dcache.WriteReq_misses::total       117870                       # number of WriteReq misses
system.cpu.dcache.demand_misses::cpu.data      3699754                       # number of demand (read+write) misses
system.cpu.dcache.demand_misses::total        3699754                       # number of demand (read+write) misses
system.cpu.dcache.overall_misses::cpu.data      3699754                       # number of overall misses
system.cpu.dcache.overall_misses::total       3699754                       # number of overall misses
system.cpu.dcache.ReadReq_miss_latency::cpu.data 156135833000                       # number of ReadReq miss cycles
system.cpu.dcache.ReadReq_miss_latency::total 156135833000                       # number of ReadReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::cpu.data   3673325999                       # number of WriteReq miss cycles
system.cpu.dcache.WriteReq_miss_latency::total   3673325999                       # number of WriteReq miss cycles
system.cpu.dcache.demand_miss_latency::cpu.data 159809158999                       # number of demand (read+write) miss cycles
system.cpu.dcache.demand_miss_latency::total 159809158999                       # number of demand (read+write) miss cycles
system.cpu.dcache.overall_miss_latency::cpu.data 159809158999                       # number of overall miss cycles
system.cpu.dcache.overall_miss_latency::total 159809158999                       # number of overall miss cycles
system.cpu.dcache.ReadReq_accesses::cpu.data     28096549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.ReadReq_accesses::total     28096549                       # number of ReadReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::cpu.data     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.WriteReq_accesses::total     10132348                       # number of WriteReq accesses(hits+misses)
system.cpu.dcache.demand_accesses::cpu.data     38228897                       # number of demand (read+write) accesses
system.cpu.dcache.demand_accesses::total     38228897                       # number of demand (read+write) accesses
system.cpu.dcache.overall_accesses::cpu.data     38228897                       # number of overall (read+write) accesses
system.cpu.dcache.overall_accesses::total     38228897                       # number of overall (read+write) accesses
system.cpu.dcache.ReadReq_miss_rate::cpu.data     0.127485                       # miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_miss_rate::total     0.127485                       # miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_miss_rate::cpu.data     0.011633                       # miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_miss_rate::total     0.011633                       # miss rate for WriteReq accesses
system.cpu.dcache.demand_miss_rate::cpu.data     0.096779                       # miss rate for demand accesses
system.cpu.dcache.demand_miss_rate::total     0.096779                       # miss rate for demand accesses
system.cpu.dcache.overall_miss_rate::cpu.data     0.096779                       # miss rate for overall accesses
system.cpu.dcache.overall_miss_rate::total     0.096779                       # miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_miss_latency::cpu.data 43590.421410                       # average ReadReq miss latency
system.cpu.dcache.ReadReq_avg_miss_latency::total 43590.421410                       # average ReadReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::cpu.data 31164.214804                       # average WriteReq miss latency
system.cpu.dcache.WriteReq_avg_miss_latency::total 31164.214804                       # average WriteReq miss latency
system.cpu.dcache.demand_avg_miss_latency::cpu.data 43194.536447                       # average overall miss latency
system.cpu.dcache.demand_avg_miss_latency::total 43194.536447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::cpu.data 43194.536447                       # average overall miss latency
system.cpu.dcache.overall_avg_miss_latency::total 43194.536447                       # average overall miss latency
system.cpu.dcache.blocked_cycles::no_mshrs      1326416                       # number of cycles access was blocked
system.cpu.dcache.blocked_cycles::no_targets            0                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_mshrs             28213                       # number of cycles access was blocked
system.cpu.dcache.blocked::no_targets               0                       # number of cycles access was blocked
system.cpu.dcache.avg_blocked_cycles::no_mshrs    47.014355                       # average number of cycles each access was blocked
system.cpu.dcache.avg_blocked_cycles::no_targets          nan                       # average number of cycles each access was blocked
system.cpu.dcache.fast_writes                       0                       # number of fast writes performed
system.cpu.dcache.cache_copies                      0                       # number of cache copies performed
system.cpu.dcache.writebacks::writebacks       325992                       # number of writebacks
system.cpu.dcache.writebacks::total            325992                       # number of writebacks
system.cpu.dcache.ReadReq_mshr_hits::cpu.data      1536477                       # number of ReadReq MSHR hits
system.cpu.dcache.ReadReq_mshr_hits::total      1536477                       # number of ReadReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::cpu.data          355                       # number of WriteReq MSHR hits
system.cpu.dcache.WriteReq_mshr_hits::total          355                       # number of WriteReq MSHR hits
system.cpu.dcache.demand_mshr_hits::cpu.data      1536832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.demand_mshr_hits::total      1536832                       # number of demand (read+write) MSHR hits
system.cpu.dcache.overall_mshr_hits::cpu.data      1536832                       # number of overall MSHR hits
system.cpu.dcache.overall_mshr_hits::total      1536832                       # number of overall MSHR hits
system.cpu.dcache.ReadReq_mshr_misses::cpu.data      2045407                       # number of ReadReq MSHR misses
system.cpu.dcache.ReadReq_mshr_misses::total      2045407                       # number of ReadReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::cpu.data       117515                       # number of WriteReq MSHR misses
system.cpu.dcache.WriteReq_mshr_misses::total       117515                       # number of WriteReq MSHR misses
system.cpu.dcache.demand_mshr_misses::cpu.data      2162922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.demand_mshr_misses::total      2162922                       # number of demand (read+write) MSHR misses
system.cpu.dcache.overall_mshr_misses::cpu.data      2162922                       # number of overall MSHR misses
system.cpu.dcache.overall_mshr_misses::total      2162922                       # number of overall MSHR misses
system.cpu.dcache.ReadReq_mshr_miss_latency::cpu.data  88147355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_latency::total  88147355500                       # number of ReadReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::cpu.data   3430724999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.WriteReq_mshr_miss_latency::total   3430724999                       # number of WriteReq MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::cpu.data  91578080499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.demand_mshr_miss_latency::total  91578080499                       # number of demand (read+write) MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::cpu.data  91578080499                       # number of overall MSHR miss cycles
system.cpu.dcache.overall_mshr_miss_latency::total  91578080499                       # number of overall MSHR miss cycles
system.cpu.dcache.ReadReq_mshr_miss_rate::cpu.data     0.072799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.ReadReq_mshr_miss_rate::total     0.072799                       # mshr miss rate for ReadReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::cpu.data     0.011598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.WriteReq_mshr_miss_rate::total     0.011598                       # mshr miss rate for WriteReq accesses
system.cpu.dcache.demand_mshr_miss_rate::cpu.data     0.056578                       # mshr miss rate for demand accesses
system.cpu.dcache.demand_mshr_miss_rate::total     0.056578                       # mshr miss rate for demand accesses
system.cpu.dcache.overall_mshr_miss_rate::cpu.data     0.056578                       # mshr miss rate for overall accesses
system.cpu.dcache.overall_mshr_miss_rate::total     0.056578                       # mshr miss rate for overall accesses
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::cpu.data 43095.264414                       # average ReadReq mshr miss latency
system.cpu.dcache.ReadReq_avg_mshr_miss_latency::total 43095.264414                       # average ReadReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::cpu.data 29193.932681                       # average WriteReq mshr miss latency
system.cpu.dcache.WriteReq_avg_mshr_miss_latency::total 29193.932681                       # average WriteReq mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::cpu.data 42339.982902                       # average overall mshr miss latency
system.cpu.dcache.demand_avg_mshr_miss_latency::total 42339.982902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::cpu.data 42339.982902                       # average overall mshr miss latency
system.cpu.dcache.overall_avg_mshr_miss_latency::total 42339.982902                       # average overall mshr miss latency
system.cpu.dcache.no_allocate_misses                0                       # Number of misses that were no-allocate

---------- End Simulation Statistics   ----------
