#-----------------------------------------------------------
# Vivado v2023.1 (64-bit)
# SW Build 3865809 on Sun May  7 15:04:56 MDT 2023
# IP Build 3864474 on Sun May  7 20:36:21 MDT 2023
# SharedData Build 3865790 on Sun May 07 13:33:03 MDT 2023
# Start of session at: Sat Jul 19 06:32:12 2025
# Process ID: 103630
# Current directory: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15
# Command line: vivado -mode batch -source vivado_synth.tcl
# Log file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/vivado.log
# Journal file: /home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/vivado.jou
# Running On: coder-hftsoi-hls3, OS: Linux, CPU Frequency: 2250.000 MHz, CPU Physical cores: 32, Host memory: 1081985 MB
#-----------------------------------------------------------
source vivado_synth.tcl
# set tcldir [file dirname [info script]]
# source [file join $tcldir project.tcl]
## variable project_name
## set project_name "hls_dummy"
## variable backend
## set backend "vitis"
## variable part
## set part "xcu250-figd2104-2L-e"
## variable clock_period
## set clock_period 5
## variable clock_uncertainty
## set clock_uncertainty 27%
## variable version
## set version "1.0.0"
## variable maximum_size
## set maximum_size 4096
# add_files ${project_name}_prj/solution1/syn/verilog
add_files: Time (s): cpu = 00:00:09 ; elapsed = 00:00:09 . Memory (MB): peak = 2408.211 ; gain = 114.992 ; free physical = 627603 ; free virtual = 715956
# synth_design -top ${project_name} -part $part
Command: synth_design -top hls_dummy -part xcu250-figd2104-2L-e
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xcu250'
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 4 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 103642
---------------------------------------------------------------------------------
Starting Synthesize : Time (s): cpu = 00:00:04 ; elapsed = 00:00:05 . Memory (MB): peak = 2824.699 ; gain = 392.586 ; free physical = 636967 ; free virtual = 725344
---------------------------------------------------------------------------------
INFO: [Synth 8-6157] synthesizing module 'hls_dummy' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_operator_s' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_operator_s' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_operator_s.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_Block_entry24_proc' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_Block_entry24_proc' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_Block_entry24_proc.v:9]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6157] synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
	Parameter DATA_WIDTH bound to: 16 - type: integer 
	Parameter ADDR_WIDTH bound to: 1 - type: integer 
	Parameter DEPTH bound to: 2 - type: integer 
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S_ShiftReg' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:120]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy_fifo_w16_d2_S' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy_fifo_w16_d2_S.v:11]
INFO: [Synth 8-6155] done synthesizing module 'hls_dummy' (0#1) [/home/coder/sparse-pixels/hls_proj/scaling/16b/reduction/reduction-in1500/reduction-in1500-out15/hls_dummy_prj/solution1/syn/verilog/hls_dummy.v:9]
WARNING: [Synth 8-7129] Port reset in module hls_dummy_fifo_w16_d2_S_ShiftReg is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Synthesize : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 3437.043 ; gain = 1004.930 ; free physical = 636493 ; free virtual = 724915
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3437.043 ; gain = 1004.930 ; free physical = 631146 ; free virtual = 719575
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xcu250-figd2104-2L-e
INFO: [Synth 8-6742] Reading net delay rules and data
---------------------------------------------------------------------------------
INFO: [Device 21-403] Loading part xcu250-figd2104-2L-e
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:20 ; elapsed = 00:00:23 . Memory (MB): peak = 3445.047 ; gain = 1012.934 ; free physical = 630986 ; free virtual = 719415
---------------------------------------------------------------------------------
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
INFO: [Synth 8-4490] FSM extraction disabled for register 'ap_CS_fsm_reg' through user attribute
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:42 ; elapsed = 00:00:36 . Memory (MB): peak = 4067.406 ; gain = 1635.293 ; free physical = 637402 ; free virtual = 725840
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
+---Adders : 
	   2 Input    4 Bit       Adders := 1     
	   2 Input    2 Bit       Adders := 30    
+---XORs : 
	   2 Input      1 Bit         XORs := 30    
+---Registers : 
	               16 Bit    Registers := 1750  
	               12 Bit    Registers := 190   
	                5 Bit    Registers := 1     
	                4 Bit    Registers := 3     
	                2 Bit    Registers := 15    
	                1 Bit    Registers := 51    
+---Muxes : 
	   2 Input   16 Bit        Muxes := 1743  
	   2 Input   15 Bit        Muxes := 2624  
	   2 Input   12 Bit        Muxes := 2820  
	   2 Input   11 Bit        Muxes := 2     
	   3 Input    5 Bit        Muxes := 2     
	   2 Input    2 Bit        Muxes := 16    
	   2 Input    1 Bit        Muxes := 72    
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 12288 (col length:96)
BRAMs: 5376 (col length: RAMB18 384 RAMB36 192)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i_i226_i_i_i_reg_91500_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i302_i_i_reg_91410_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i300_i_i_reg_91400_reg[15]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i541_i_i_i_1_reg_91195_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i_i_i_1_reg_90165_reg[3]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i299_i299_i_i_i_i_reg_89960_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i_i462_i_i_reg_91370_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i1173_i_i_reg_90700_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i73_i73_i_i_i_i_1_reg_91155_reg[11] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[3]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[3]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[4]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[4]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[5]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[6]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[7]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[8]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[8]' (FDE) to 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[10]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_1_reg_90685_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_1_reg_90715_reg[11]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i_i_i_i1175_i1175_i_i_reg_90710_reg[15]' (FDE) to 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i_i1247_i1247_i_i_reg_90680_reg[15]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i_i_i_1_reg_90195_reg[4]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31870_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i228_i_i_i_1_reg_91515_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31960_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i71_i_i72_i_i_i_reg_91540_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_0_copy_fu_18116_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_1_copy_fu_18112_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_2_copy_fu_18108_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_3_copy_fu_18104_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_4_copy_fu_18100_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_5_copy_fu_18096_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_6_copy_fu_18092_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_7_copy_fu_18088_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_8_copy_fu_18084_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_9_copy_fu_18080_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_10_copy_fu_18076_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\sparse_arr_feat_14_copy_fu_18060_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[3]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[3]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[4]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[5]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[5]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[5]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[6]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[6]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[6]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[7]' (FDE) to 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[8]' (FDE) to 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[8]' (FDE) to 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[10]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_1_reg_90295_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_1_reg_90335_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_1_reg_90805_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_1_reg_90835_reg[11]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i73_i73_i73_i_i707_i707_i_i_reg_90830_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i_i779_i779_i_i_reg_90800_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i147_i147_i147_i147_i_i_i_reg_90330_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i145_i145_i145_i145_i_i_i_reg_90320_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i301_i_i_i_reg_90290_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i299_i299_i_i_i_reg_90280_reg[15]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_31880_reg[15]' (FDE) to 'reg_31820_reg[15]'
INFO: [Synth 8-3886] merging instance 'reg_31820_reg[15]' (FDE) to 'reg_31940_reg[15]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[3]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[3]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[4]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[4]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[5]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[6]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[6]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[6]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[7]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[7]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[8]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[7]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[7]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[10]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[8]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[9]' (FDE) to 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_1_reg_91085_reg[11]' (FDE) to 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_1_reg_91255_reg[11]' (FDE) to 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[11]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_1_reg_91265_reg[11]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i71_i_i225_i225_i_i_i_reg_91260_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i301_i_i_i_reg_91250_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp3_i_i_i301_i_i_i_i_reg_91090_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i299_i_i_i_i_reg_91080_reg[15]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]'
INFO: [Synth 8-3886] merging instance 'reg_31756_reg[15]' (FDE) to 'reg_31744_reg[15]'
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31744_reg[15] )
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[3]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[4]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[4]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[5]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[5]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[6]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[6]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[9]'
INFO: [Synth 8-3886] merging instance 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[7]' (FDE) to 'agg_tmp_i_i_i_i300_i_i_i_1_reg_91485_reg[8]'
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i_i_i300_i_i_i_reg_91480_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31910_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i30_i_i_i_i_reg_91600_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i_i_i1173_i_i_i_reg_90060_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\reg_31768_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i71_i_i225_i225_i_i_i_i_reg_89980_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i_i301_i_i935_i_i_i_reg_90130_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i_i542_i_i_reg_91350_reg[15] )
INFO: [Common 17-14] Message 'Synth 8-3886' appears 100 times and further instances of the messages will be disabled. Use the Tcl command set_msg_config to change the current settings.
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i73_i_i_i541_i_i1815_i_i_reg_90550_reg[15] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp3_i_i147_i_i461_i_i_i_1_reg_91215_reg[11] )
INFO: [Synth 8-3333] propagating constant 0 across sequential element (\agg_tmp_i_i145_i_i459_i_i_i_reg_91200_reg[15] )
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:01:15 ; elapsed = 00:01:51 . Memory (MB): peak = 4216.473 ; gain = 1784.359 ; free physical = 624312 ; free virtual = 712836
---------------------------------------------------------------------------------
No constraint files found.
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:01:35 ; elapsed = 00:02:12 . Memory (MB): peak = 4216.473 ; gain = 1784.359 ; free physical = 623584 ; free virtual = 712191
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:01:43 ; elapsed = 00:02:21 . Memory (MB): peak = 4224.477 ; gain = 1792.363 ; free physical = 621698 ; free virtual = 710315
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:02:04 ; elapsed = 00:02:42 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 624136 ; free virtual = 712827
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:02:05 ; elapsed = 00:02:43 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 622241 ; free virtual = 710931
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:02:11 ; elapsed = 00:02:48 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 611981 ; free virtual = 700671
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:02:11 ; elapsed = 00:02:49 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 611203 ; free virtual = 699894
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:03:04 ; elapsed = 00:03:42 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 643413 ; free virtual = 731258
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:03:05 ; elapsed = 00:03:43 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 642820 ; free virtual = 730665
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+-+--------------+----------+
| |BlackBox name |Instances |
+-+--------------+----------+
+-+--------------+----------+

Report Cell Usage: 
+------+-------+------+
|      |Cell   |Count |
+------+-------+------+
|1     |BUFG   |     1|
|2     |CARRY8 |  2624|
|3     |LUT1   |   451|
|4     |LUT2   |  7890|
|5     |LUT3   |  7178|
|6     |LUT4   | 30484|
|7     |LUT5   | 27786|
|8     |LUT6   | 24649|
|9     |MUXF7  |    66|
|10    |FDRE   | 28670|
|11    |FDSE   |    46|
|12    |IBUF   | 24004|
|13    |OBUF   |   258|
+------+-------+------+

Report Instance Areas: 
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|      |Instance                                                             |Module                                                                    |Cells  |
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
|1     |top                                                                  |                                                                          | 154107|
|2     |  Block_entry24_proc_U0                                              |hls_dummy_Block_entry24_proc                                              |    225|
|3     |  sparse_arr_feat_reduce_out_10_U                                    |hls_dummy_fifo_w16_d2_S                                                   |     70|
|4     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_57                                       |     61|
|5     |  sparse_arr_feat_reduce_out_11_U                                    |hls_dummy_fifo_w16_d2_S_0                                                 |     70|
|6     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_56                                       |     61|
|7     |  sparse_arr_feat_reduce_out_12_U                                    |hls_dummy_fifo_w16_d2_S_1                                                 |     71|
|8     |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_55                                       |     61|
|9     |  sparse_arr_feat_reduce_out_13_U                                    |hls_dummy_fifo_w16_d2_S_2                                                 |     71|
|10    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_54                                       |     61|
|11    |  sparse_arr_feat_reduce_out_14_U                                    |hls_dummy_fifo_w16_d2_S_3                                                 |     71|
|12    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_53                                       |     61|
|13    |  sparse_arr_feat_reduce_out_1_U                                     |hls_dummy_fifo_w16_d2_S_4                                                 |     70|
|14    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_52                                       |     61|
|15    |  sparse_arr_feat_reduce_out_2_U                                     |hls_dummy_fifo_w16_d2_S_5                                                 |     69|
|16    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_51                                       |     61|
|17    |  sparse_arr_feat_reduce_out_3_U                                     |hls_dummy_fifo_w16_d2_S_6                                                 |     69|
|18    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_50                                       |     61|
|19    |  sparse_arr_feat_reduce_out_4_U                                     |hls_dummy_fifo_w16_d2_S_7                                                 |     86|
|20    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_49                                       |     61|
|21    |  sparse_arr_feat_reduce_out_5_U                                     |hls_dummy_fifo_w16_d2_S_8                                                 |     74|
|22    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_48                                       |     61|
|23    |  sparse_arr_feat_reduce_out_6_U                                     |hls_dummy_fifo_w16_d2_S_9                                                 |     69|
|24    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_47                                       |     61|
|25    |  sparse_arr_feat_reduce_out_7_U                                     |hls_dummy_fifo_w16_d2_S_10                                                |     72|
|26    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_46                                       |     61|
|27    |  sparse_arr_feat_reduce_out_8_U                                     |hls_dummy_fifo_w16_d2_S_11                                                |     70|
|28    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_45                                       |     61|
|29    |  sparse_arr_feat_reduce_out_9_U                                     |hls_dummy_fifo_w16_d2_S_12                                                |     71|
|30    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg_44                                       |     61|
|31    |  sparse_arr_feat_reduce_out_U                                       |hls_dummy_fifo_w16_d2_S_13                                                |     70|
|32    |    U_hls_dummy_fifo_w16_d2_S_ShiftReg                               |hls_dummy_fifo_w16_d2_S_ShiftReg                                          |     61|
|33    |  sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4_U0 |hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4 | 128531|
|34    |    call_ret1039_operator_s_fu_26446                                 |hls_dummy_operator_s                                                      |      2|
|35    |    call_ret1040_operator_s_fu_26456                                 |hls_dummy_operator_s_14                                                   |      2|
|36    |    call_ret1041_operator_s_fu_26466                                 |hls_dummy_operator_s_15                                                   |      2|
|37    |    call_ret1042_operator_s_fu_26474                                 |hls_dummy_operator_s_16                                                   |      2|
|38    |    call_ret1043_operator_s_fu_26484                                 |hls_dummy_operator_s_17                                                   |      2|
|39    |    call_ret1044_operator_s_fu_26494                                 |hls_dummy_operator_s_18                                                   |      2|
|40    |    call_ret1045_operator_s_fu_26502                                 |hls_dummy_operator_s_19                                                   |      2|
|41    |    call_ret198_operator_s_fu_19726                                  |hls_dummy_operator_s_20                                                   |      2|
|42    |    call_ret199_operator_s_fu_19736                                  |hls_dummy_operator_s_21                                                   |      2|
|43    |    call_ret200_operator_s_fu_19746                                  |hls_dummy_operator_s_22                                                   |      2|
|44    |    call_ret201_operator_s_fu_19754                                  |hls_dummy_operator_s_23                                                   |      2|
|45    |    call_ret202_operator_s_fu_19764                                  |hls_dummy_operator_s_24                                                   |      2|
|46    |    call_ret203_operator_s_fu_19774                                  |hls_dummy_operator_s_25                                                   |      2|
|47    |    call_ret204_operator_s_fu_19782                                  |hls_dummy_operator_s_26                                                   |      2|
|48    |    call_ret414_operator_s_fu_21454                                  |hls_dummy_operator_s_27                                                   |      2|
|49    |    call_ret415_operator_s_fu_21464                                  |hls_dummy_operator_s_28                                                   |      2|
|50    |    call_ret416_operator_s_fu_21474                                  |hls_dummy_operator_s_29                                                   |      2|
|51    |    call_ret417_operator_s_fu_21482                                  |hls_dummy_operator_s_30                                                   |      2|
|52    |    call_ret418_operator_s_fu_21492                                  |hls_dummy_operator_s_31                                                   |      2|
|53    |    call_ret419_operator_s_fu_21502                                  |hls_dummy_operator_s_32                                                   |      2|
|54    |    call_ret420_operator_s_fu_21510                                  |hls_dummy_operator_s_33                                                   |      2|
|55    |    call_ret568_operator_s_fu_22698                                  |hls_dummy_operator_s_34                                                   |      2|
|56    |    call_ret569_operator_s_fu_22708                                  |hls_dummy_operator_s_35                                                   |      2|
|57    |    call_ret570_operator_s_fu_22718                                  |hls_dummy_operator_s_36                                                   |      2|
|58    |    call_ret606_operator_s_fu_22990                                  |hls_dummy_operator_s_37                                                   |      2|
|59    |    call_ret607_operator_s_fu_23000                                  |hls_dummy_operator_s_38                                                   |      2|
|60    |    call_ret608_operator_s_fu_23010                                  |hls_dummy_operator_s_39                                                   |      2|
|61    |    call_ret609_operator_s_fu_23018                                  |hls_dummy_operator_s_40                                                   |      2|
|62    |    call_ret610_operator_s_fu_23028                                  |hls_dummy_operator_s_41                                                   |      2|
|63    |    call_ret611_operator_s_fu_23038                                  |hls_dummy_operator_s_42                                                   |      2|
|64    |    call_ret612_operator_s_fu_23046                                  |hls_dummy_operator_s_43                                                   |      2|
+------+---------------------------------------------------------------------+--------------------------------------------------------------------------+-------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:03:05 ; elapsed = 00:03:43 . Memory (MB): peak = 4286.391 ; gain = 1854.277 ; free physical = 642545 ; free virtual = 730389
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 1 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:03:08 ; elapsed = 00:03:45 . Memory (MB): peak = 4290.301 ; gain = 1858.188 ; free physical = 653424 ; free virtual = 741268
Synthesis Optimization Complete : Time (s): cpu = 00:03:08 ; elapsed = 00:03:45 . Memory (MB): peak = 4290.301 ; gain = 1858.188 ; free physical = 653410 ; free virtual = 741239
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:01 ; elapsed = 00:00:01 . Memory (MB): peak = 4299.398 ; gain = 0.000 ; free physical = 649407 ; free virtual = 737237
INFO: [Netlist 29-17] Analyzing 26695 Unisim elements for replacement
INFO: [Netlist 29-28] Unisim Transformation completed in 4 CPU seconds
WARNING: [Netlist 29-101] Netlist 'hls_dummy' is not ideal for floorplanning, since the cellview 'hls_dummy_sparse_input_reduce_ap_fixed_16_6_5_3_0_ap_uint_10_50_30_1_15_4' contains a large number of primitives.  Please consider enabling hierarchy in synthesis if you want to do floorplanning.
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4596.117 ; gain = 0.000 ; free physical = 629993 ; free virtual = 717827
INFO: [Project 1-111] Unisim Transformation Summary:
  A total of 24005 instances were transformed.
  BUFG => BUFGCE: 1 instance 
  IBUF => IBUF (IBUFCTRL, INBUF): 24004 instances

Synth Design complete | Checksum: 7f894956
INFO: [Common 17-83] Releasing license: Synthesis
164 Infos, 2 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:03:49 ; elapsed = 00:04:25 . Memory (MB): peak = 4596.117 ; gain = 2187.906 ; free physical = 628276 ; free virtual = 716159
INFO: [Common 17-2834] synth_design peak Physical Memory [PSS] (MB): overall = 16713.087; main = 3883.667; forked = 13328.117
INFO: [Common 17-2834] synth_design peak Virtual Memory [VSS] (MB): overall = 21781.742; main = 4596.121; forked = 17495.348
# opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Command: opt_design -retarget -propconst -sweep -bram_power_opt -shift_register_opt
Attempting to get a license for feature 'Implementation' and/or device 'xcu250'
INFO: [Common 17-349] Got license for feature 'Implementation' and/or device 'xcu250'
Running DRC as a precondition to command opt_design

Starting DRC Task
INFO: [DRC 23-27] Running DRC with 8 threads
INFO: [Project 1-461] DRC finished with 0 Errors
INFO: [Project 1-462] Please refer to the DRC report (report_drc) for more information.

Time (s): cpu = 00:00:04 ; elapsed = 00:00:01 . Memory (MB): peak = 4660.148 ; gain = 64.031 ; free physical = 633093 ; free virtual = 720976

Starting Cache Timing Information Task
INFO: [Timing 38-35] Done setting XDC timing constraints.
Ending Cache Timing Information Task | Checksum: c51196fc

Time (s): cpu = 00:00:18 ; elapsed = 00:00:08 . Memory (MB): peak = 4783.539 ; gain = 123.391 ; free physical = 640784 ; free virtual = 728668

Starting Logic Optimization Task

Phase 1 Retarget
INFO: [Opt 31-1566] Pulled 427 inverters resulting in an inversion of 936 pins
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
INFO: [Opt 31-49] Retargeted 0 cell(s).
Phase 1 Retarget | Checksum: 2a884c68

Time (s): cpu = 00:00:12 ; elapsed = 00:00:09 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 634313 ; free virtual = 722246
INFO: [Opt 31-389] Phase Retarget created 0 cells and removed 427 cells

Phase 2 Constant propagation
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Phase 2 Constant propagation | Checksum: 2a884c68

Time (s): cpu = 00:00:14 ; elapsed = 00:00:10 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 628469 ; free virtual = 716403
INFO: [Opt 31-389] Phase Constant propagation created 0 cells and removed 0 cells

Phase 3 Sweep
Phase 3 Sweep | Checksum: fec1e953

Time (s): cpu = 00:00:17 ; elapsed = 00:00:13 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 633659 ; free virtual = 721642
INFO: [Opt 31-389] Phase Sweep created 1 cells and removed 0 cells

Phase 4 Shift Register Optimization
INFO: [Opt 31-1064] SRL Remap converted 0 SRLs to 0 registers and converted 0 registers of register chains to 0 SRLs
Phase 4 Shift Register Optimization | Checksum: 98c7d4d8

Time (s): cpu = 00:00:22 ; elapsed = 00:00:19 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 643052 ; free virtual = 731035
INFO: [Opt 31-389] Phase Shift Register Optimization created 0 cells and removed 0 cells

Phase 5 Post Processing Netlist
Phase 5 Post Processing Netlist | Checksum: 11c790be5

Time (s): cpu = 00:00:23 ; elapsed = 00:00:19 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 644840 ; free virtual = 732823
INFO: [Opt 31-389] Phase Post Processing Netlist created 0 cells and removed 0 cells
Opt_design Change Summary
=========================


-------------------------------------------------------------------------------------------------------------------------
|  Phase                        |  #Cells created  |  #Cells Removed  |  #Constrained objects preventing optimizations  |
-------------------------------------------------------------------------------------------------------------------------
|  Retarget                     |               0  |             427  |                                              0  |
|  Constant propagation         |               0  |               0  |                                              0  |
|  Sweep                        |               1  |               0  |                                              0  |
|  Shift Register Optimization  |               0  |               0  |                                              0  |
|  Post Processing Netlist      |               0  |               0  |                                              0  |
-------------------------------------------------------------------------------------------------------------------------


Ending Logic Optimization Task | Checksum: 1228b1ead

Time (s): cpu = 00:00:23 ; elapsed = 00:00:20 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 644838 ; free virtual = 732821

Starting Power Optimization Task
INFO: [Pwropt 34-132] Skipping clock gating for clocks with a period < 2.00 ns.
Ending Power Optimization Task | Checksum: 1228b1ead

Time (s): cpu = 00:00:00.2 ; elapsed = 00:00:00.2 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 642237 ; free virtual = 730220

Starting Final Cleanup Task
Ending Final Cleanup Task | Checksum: 1228b1ead

Time (s): cpu = 00:00:00.03 ; elapsed = 00:00:00.03 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 642125 ; free virtual = 730109

Starting Netlist Obfuscation Task
Netlist sorting complete. Time (s): cpu = 00:00:00.06 ; elapsed = 00:00:00.06 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 641747 ; free virtual = 729731
Ending Netlist Obfuscation Task | Checksum: 1228b1ead

Time (s): cpu = 00:00:00.09 ; elapsed = 00:00:00.09 . Memory (MB): peak = 4922.492 ; gain = 0.000 ; free physical = 641528 ; free virtual = 729511
INFO: [Common 17-83] Releasing license: Implementation
17 Infos, 0 Warnings, 0 Critical Warnings and 0 Errors encountered.
opt_design completed successfully
opt_design: Time (s): cpu = 00:00:49 ; elapsed = 00:00:33 . Memory (MB): peak = 4922.492 ; gain = 326.375 ; free physical = 641500 ; free virtual = 729483
# report_utilization -file vivado_synth.rpt -hierarchical -hierarchical_depth 1
INFO: [Common 17-206] Exiting Vivado at Sat Jul 19 06:37:28 2025...
