Model {
  Name			  "cplxfir"
  Version		  7.4
  MdlSubVersion		  0
  GraphicalInterface {
    NumRootInports	    0
    NumRootOutports	    0
    ParameterArgumentNames  ""
    ComputedModelVersion    "1.138"
    NumModelReferences	    0
    NumTestPointedSignals   0
  }
  SavedCharacterEncoding  "windows-1252"
  PreLoadFcn		  "cplxfir_PreLoadFcn"
  SaveDefaultBlockParams  on
  ScopeRefreshTime	  0.035000
  OverrideScopeRefreshTime on
  DisableAllScopes	  off
  DataTypeOverride	  "UseLocalSettings"
  MinMaxOverflowLogging	  "UseLocalSettings"
  MinMaxOverflowArchiveMode "Overwrite"
  MaxMDLFileLineLength	  120
  Created		  "Tue Feb 19 08:31:45 2002"
  Creator		  "mklusman"
  UpdateHistory		  "UpdateHistoryNever"
  ModifiedByFormat	  "%<Auto>"
  LastModifiedBy	  "douangp"
  ModifiedDateFormat	  "%<Auto>"
  LastModifiedDate	  "Thu Mar 04 20:57:29 2010"
  RTWModifiedTimeStamp	  189636869
  ModelVersionFormat	  "1.%<AutoIncrement:138>"
  ConfigurationManager	  "None"
  SampleTimeColors	  off
  SampleTimeAnnotations	  off
  LibraryLinkDisplay	  "none"
  WideLines		  off
  ShowLineDimensions	  off
  ShowPortDataTypes	  off
  ShowLoopsOnError	  on
  IgnoreBidirectionalLines off
  ShowStorageClass	  off
  ShowTestPointIcons	  on
  ShowSignalResolutionIcons on
  ShowViewerIcons	  on
  SortedOrder		  off
  ExecutionContextIcon	  off
  ShowLinearizationAnnotations on
  BlockNameDataTip	  off
  BlockParametersDataTip  off
  BlockDescriptionStringDataTip	off
  ToolBar		  on
  StatusBar		  on
  BrowserShowLibraryLinks off
  BrowserLookUnderMasks	  on
  SimulationMode	  "normal"
  LinearizationMsg	  "none"
  Profile		  off
  ParamWorkspaceSource	  "MATLABWorkspace"
  AccelSystemTargetFile	  "accel.tlc"
  AccelTemplateMakefile	  "accel_default_tmf"
  AccelMakeCommand	  "make_rtw"
  TryForcingSFcnDF	  off
  RecordCoverage	  off
  CovPath		  "/"
  CovSaveName		  "covdata"
  CovMetricSettings	  "dw"
  CovNameIncrementing	  off
  CovHtmlReporting	  on
  CovForceBlockReductionOff on
  covSaveCumulativeToWorkspaceVar on
  CovSaveSingleToWorkspaceVar on
  CovCumulativeVarName	  "covCumulativeData"
  CovCumulativeReport	  off
  CovReportOnPause	  on
  CovModelRefEnable	  "Off"
  CovExternalEMLEnable	  off
  ExtModeBatchMode	  off
  ExtModeEnableFloating	  on
  ExtModeTrigType	  "manual"
  ExtModeTrigMode	  "normal"
  ExtModeTrigPort	  "1"
  ExtModeTrigElement	  "any"
  ExtModeTrigDuration	  1000
  ExtModeTrigDurationFloating "auto"
  ExtModeTrigHoldOff	  0
  ExtModeTrigDelay	  0
  ExtModeTrigDirection	  "rising"
  ExtModeTrigLevel	  0
  ExtModeArchiveMode	  "off"
  ExtModeAutoIncOneShot	  off
  ExtModeIncDirWhenArm	  off
  ExtModeAddSuffixToVar	  off
  ExtModeWriteAllDataToWs off
  ExtModeArmWhenConnect	  on
  ExtModeSkipDownloadWhenConnect off
  ExtModeLogAll		  on
  ExtModeAutoUpdateStatusClock on
  BufferReuse		  on
  ShowModelReferenceBlockVersion off
  ShowModelReferenceBlockIO off
  Array {
    Type		    "Handle"
    Dimension		    1
    Simulink.ConfigSet {
      $ObjectID		      1
      Version		      "1.6.0"
      Array {
	Type			"Handle"
	Dimension		8
	Simulink.SolverCC {
	  $ObjectID		  2
	  Version		  "1.6.0"
	  StartTime		  "0.0"
	  StopTime		  ".01"
	  AbsTol		  "auto"
	  FixedStep		  "1/Fs"
	  InitialStep		  "auto"
	  MaxNumMinSteps	  "-1"
	  MaxOrder		  5
	  ZcThreshold		  "auto"
	  ConsecutiveZCsStepRelTol "10*128*eps"
	  MaxConsecutiveZCs	  "1000"
	  ExtrapolationOrder	  4
	  NumberNewtonIterations  1
	  MaxStep		  "auto"
	  MinStep		  "auto"
	  MaxConsecutiveMinStep	  "1"
	  RelTol		  "1e-3"
	  SolverMode		  "SingleTasking"
	  Solver		  "VariableStepDiscrete"
	  SolverName		  "VariableStepDiscrete"
	  ShapePreserveControl	  "DisableAll"
	  ZeroCrossControl	  "UseLocalSettings"
	  ZeroCrossAlgorithm	  "Nonadaptive"
	  AlgebraicLoopSolver	  "TrustRegion"
	  SolverResetMethod	  "Fast"
	  PositivePriorityOrder	  off
	  AutoInsertRateTranBlk	  off
	  SampleTimeConstraint	  "Unconstrained"
	  InsertRTBMode		  "Whenever possible"
	}
	Simulink.DataIOCC {
	  $ObjectID		  3
	  Version		  "1.6.0"
	  Decimation		  "1"
	  ExternalInput		  "[t, u]"
	  FinalStateName	  "xFinal"
	  InitialState		  "xInitial"
	  LimitDataPoints	  on
	  MaxDataPoints		  "1000"
	  LoadExternalInput	  off
	  LoadInitialState	  off
	  SaveFinalState	  off
	  SaveCompleteFinalSimState off
	  SaveFormat		  "Array"
	  SaveOutput		  on
	  SaveState		  off
	  SignalLogging		  on
	  InspectSignalLogs	  off
	  SaveTime		  on
	  ReturnWorkspaceOutputs  off
	  StateSaveName		  "xout"
	  TimeSaveName		  "tout"
	  OutputSaveName	  "yout"
	  SignalLoggingName	  "sigsOut"
	  OutputOption		  "RefineOutputTimes"
	  OutputTimes		  "[]"
	  ReturnWorkspaceOutputsName "out"
	  Refine		  "1"
	}
	Simulink.OptimizationCC {
	  $ObjectID		  4
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    4
	    Cell		    "ZeroExternalMemoryAtStartup"
	    Cell		    "ZeroInternalMemoryAtStartup"
	    Cell		    "NoFixptDivByZeroProtection"
	    Cell		    "OptimizeModelRefInitCode"
	    PropName		    "DisabledProps"
	  }
	  BlockReduction	  on
	  BooleanDataType	  off
	  ConditionallyExecuteInputs on
	  InlineParams		  off
	  UseIntDivNetSlope	  off
	  InlineInvariantSignals  off
	  OptimizeBlockIOStorage  on
	  BufferReuse		  on
	  EnhancedBackFolding	  off
	  StrengthReduction	  off
	  EnforceIntegerDowncast  on
	  ExpressionFolding	  on
	  BooleansAsBitfields	  off
	  EnableMemcpy		  on
	  MemcpyThreshold	  64
	  PassReuseOutputArgsAs	  "Structure reference"
	  ExpressionDepthLimit	  2147483647
	  FoldNonRolledExpr	  on
	  LocalBlockOutputs	  on
	  RollThreshold		  5
	  SystemCodeInlineAuto	  off
	  StateBitsets		  off
	  DataBitsets		  off
	  UseTempVars		  off
	  ZeroExternalMemoryAtStartup on
	  ZeroInternalMemoryAtStartup on
	  InitFltsAndDblsToZero	  on
	  NoFixptDivByZeroProtection off
	  EfficientFloat2IntCast  off
	  EfficientMapNaN2IntZero on
	  OptimizeModelRefInitCode off
	  LifeSpan		  "inf"
	  BufferReusableBoundary  on
	  SimCompilerOptimization "Off"
	  AccelVerboseBuild	  off
	}
	Simulink.DebuggingCC {
	  $ObjectID		  5
	  Version		  "1.6.0"
	  RTPrefix		  "error"
	  ConsistencyChecking	  "none"
	  ArrayBoundsChecking	  "none"
	  SignalInfNanChecking	  "none"
	  SignalRangeChecking	  "none"
	  ReadBeforeWriteMsg	  "UseLocalSettings"
	  WriteAfterWriteMsg	  "UseLocalSettings"
	  WriteAfterReadMsg	  "UseLocalSettings"
	  AlgebraicLoopMsg	  "warning"
	  ArtificialAlgebraicLoopMsg "warning"
	  SaveWithDisabledLinksMsg "warning"
	  SaveWithParameterizedLinksMsg	"none"
	  CheckSSInitialOutputMsg on
	  UnderspecifiedInitializationDetection	"Classic"
	  MergeDetectMultiDrivingBlocksExec "none"
	  CheckExecutionContextPreStartOutputMsg off
	  CheckExecutionContextRuntimeOutputMsg	off
	  SignalResolutionControl "TryResolveAllWithWarning"
	  BlockPriorityViolationMsg "warning"
	  MinStepSizeMsg	  "warning"
	  TimeAdjustmentMsg	  "none"
	  MaxConsecutiveZCsMsg	  "error"
	  SolverPrmCheckMsg	  "none"
	  InheritedTsInSrcMsg	  "warning"
	  DiscreteInheritContinuousMsg "warning"
	  MultiTaskDSMMsg	  "warning"
	  MultiTaskCondExecSysMsg "none"
	  MultiTaskRateTransMsg	  "error"
	  SingleTaskRateTransMsg  "none"
	  TasksWithSamePriorityMsg "warning"
	  SigSpecEnsureSampleTimeMsg "warning"
	  CheckMatrixSingularityMsg "none"
	  IntegerOverflowMsg	  "warning"
	  Int32ToFloatConvMsg	  "warning"
	  ParameterDowncastMsg	  "error"
	  ParameterOverflowMsg	  "error"
	  ParameterUnderflowMsg	  "none"
	  ParameterPrecisionLossMsg "warning"
	  ParameterTunabilityLossMsg "warning"
	  FixptConstUnderflowMsg  "none"
	  FixptConstOverflowMsg	  "none"
	  FixptConstPrecisionLossMsg "none"
	  UnderSpecifiedDataTypeMsg "none"
	  UnnecessaryDatatypeConvMsg "none"
	  VectorMatrixConversionMsg "none"
	  InvalidFcnCallConnMsg	  "error"
	  FcnCallInpInsideContextMsg "Use local settings"
	  SignalLabelMismatchMsg  "none"
	  UnconnectedInputMsg	  "warning"
	  UnconnectedOutputMsg	  "warning"
	  UnconnectedLineMsg	  "warning"
	  SFcnCompatibilityMsg	  "none"
	  UniqueDataStoreMsg	  "none"
	  BusObjectLabelMismatch  "warning"
	  RootOutportRequireBusObject "warning"
	  AssertControl		  "UseLocalSettings"
	  EnableOverflowDetection off
	  ModelReferenceIOMsg	  "none"
	  ModelReferenceVersionMismatchMessage "none"
	  ModelReferenceIOMismatchMessage "none"
	  ModelReferenceCSMismatchMessage "none"
	  UnknownTsInhSupMsg	  "warning"
	  ModelReferenceDataLoggingMessage "warning"
	  ModelReferenceSymbolNameMessage "warning"
	  ModelReferenceExtraNoncontSigs "error"
	  StateNameClashWarn	  "warning"
	  SimStateInterfaceChecksumMismatchMsg "warning"
	  StrictBusMsg		  "None"
	  LoggingUnavailableSignals "error"
	  BlockIODiagnostic	  "none"
	}
	Simulink.HardwareCC {
	  $ObjectID		  6
	  Version		  "1.6.0"
	  ProdBitPerChar	  8
	  ProdBitPerShort	  16
	  ProdBitPerInt		  32
	  ProdBitPerLong	  32
	  ProdIntDivRoundTo	  "Undefined"
	  ProdEndianess		  "Unspecified"
	  ProdWordSize		  32
	  ProdShiftRightIntArith  on
	  ProdHWDeviceType	  "32-bit Generic"
	  TargetBitPerChar	  8
	  TargetBitPerShort	  16
	  TargetBitPerInt	  32
	  TargetBitPerLong	  32
	  TargetShiftRightIntArith on
	  TargetIntDivRoundTo	  "Undefined"
	  TargetEndianess	  "Unspecified"
	  TargetWordSize	  32
	  TargetTypeEmulationWarnSuppressLevel 0
	  TargetPreprocMaxBitsSint 32
	  TargetPreprocMaxBitsUint 32
	  TargetHWDeviceType	  "Specified"
	  TargetUnknown		  on
	  ProdEqTarget		  on
	}
	Simulink.ModelReferenceCC {
	  $ObjectID		  7
	  Version		  "1.6.0"
	  UpdateModelReferenceTargets "IfOutOfDateOrStructuralChange"
	  CheckModelReferenceTargetMessage "error"
	  ModelReferenceNumInstancesAllowed "Multi"
	  ModelReferencePassRootInputsByReference on
	  ModelReferenceMinAlgLoopOccurrences off
	}
	Simulink.SFSimCC {
	  $ObjectID		  8
	  Version		  "1.6.0"
	  SFSimEnableDebug	  on
	  SFSimOverflowDetection  on
	  SFSimEcho		  on
	  SimBlas		  on
	  SimCtrlC		  on
	  SimExtrinsic		  on
	  SimIntegrity		  on
	  SimUseLocalCustomCode	  off
	  SimBuildMode		  "sf_incremental_build"
	}
	Simulink.RTWCC {
	  $BackupClass		  "Simulink.RTWCC"
	  $ObjectID		  9
	  Version		  "1.6.0"
	  Array {
	    Type		    "Cell"
	    Dimension		    1
	    Cell		    "IncludeHyperlinkInReport"
	    PropName		    "DisabledProps"
	  }
	  SystemTargetFile	  "grt.tlc"
	  GenCodeOnly		  off
	  MakeCommand		  "make_rtw"
	  GenerateMakefile	  on
	  TemplateMakefile	  "grt_default_tmf"
	  GenerateReport	  off
	  SaveLog		  off
	  RTWVerbose		  on
	  RetainRTWFile		  off
	  ProfileTLC		  off
	  TLCDebug		  off
	  TLCCoverage		  off
	  TLCAssert		  off
	  ProcessScriptMode	  "Default"
	  ConfigurationMode	  "Optimized"
	  ConfigAtBuild		  off
	  RTWUseLocalCustomCode	  off
	  RTWUseSimCustomCode	  off
	  IncludeHyperlinkInReport off
	  LaunchReport		  off
	  TargetLang		  "C"
	  IncludeBusHierarchyInRTWFileBlockHierarchyMap	off
	  IncludeERTFirstTime	  on
	  GenerateTraceInfo	  off
	  GenerateTraceReport	  off
	  GenerateTraceReportSl	  off
	  GenerateTraceReportSf	  off
	  GenerateTraceReportEml  off
	  GenerateCodeInfo	  off
	  RTWCompilerOptimization "Off"
	  CheckMdlBeforeBuild	  "Off"
	  Array {
	    Type		    "Handle"
	    Dimension		    2
	    Simulink.CodeAppCC {
	      $ObjectID		      10
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		9
		Cell			"IgnoreCustomStorageClasses"
		Cell			"InsertBlockDesc"
		Cell			"SFDataObjDesc"
		Cell			"SimulinkDataObjDesc"
		Cell			"DefineNamingRule"
		Cell			"SignalNamingRule"
		Cell			"ParamNamingRule"
		Cell			"InlinedPrmAccess"
		Cell			"CustomSymbolStr"
		PropName		"DisabledProps"
	      }
	      ForceParamTrailComments off
	      GenerateComments	      on
	      IgnoreCustomStorageClasses on
	      IgnoreTestpoints	      off
	      IncHierarchyInIds	      off
	      MaxIdLength	      31
	      PreserveName	      off
	      PreserveNameWithParent  off
	      ShowEliminatedStatement off
	      IncAutoGenComments      off
	      SimulinkDataObjDesc     off
	      SFDataObjDesc	      off
	      IncDataTypeInIds	      off
	      MangleLength	      1
	      CustomSymbolStrGlobalVar "$R$N$M"
	      CustomSymbolStrType     "$N$R$M"
	      CustomSymbolStrField    "$N$M"
	      CustomSymbolStrFcn      "$R$N$M$F"
	      CustomSymbolStrFcnArg   "rt$I$N$M"
	      CustomSymbolStrBlkIO    "rtb_$N$M"
	      CustomSymbolStrTmpVar   "$N$M"
	      CustomSymbolStrMacro    "$R$N$M"
	      DefineNamingRule	      "None"
	      ParamNamingRule	      "None"
	      SignalNamingRule	      "None"
	      InsertBlockDesc	      off
	      SimulinkBlockComments   on
	      EnableCustomComments    off
	      InlinedPrmAccess	      "Literals"
	      ReqsInCode	      off
	      UseSimReservedNames     off
	    }
	    Simulink.GRTTargetCC {
	      $BackupClass	      "Simulink.TargetCC"
	      $ObjectID		      11
	      Version		      "1.6.0"
	      Array {
		Type			"Cell"
		Dimension		12
		Cell			"IncludeMdlTerminateFcn"
		Cell			"CombineOutputUpdateFcns"
		Cell			"SuppressErrorStatus"
		Cell			"ERTCustomFileBanners"
		Cell			"GenerateSampleERTMain"
		Cell			"MultiInstanceERTCode"
		Cell			"PurelyIntegerCode"
		Cell			"SupportNonFinite"
		Cell			"SupportComplex"
		Cell			"SupportAbsoluteTime"
		Cell			"SupportContinuousTime"
		Cell			"SupportNonInlinedSFcns"
		PropName		"DisabledProps"
	      }
	      TargetFcnLib	      "ansi_tfl_tmw.mat"
	      TargetLibSuffix	      ""
	      TargetPreCompLibLocation ""
	      TargetFunctionLibrary   "ANSI_C"
	      UtilityFuncGeneration   "Auto"
	      ERTMultiwordTypeDef     "System defined"
	      ERTMultiwordLength      256
	      MultiwordLength	      2048
	      GenerateFullHeader      on
	      GenerateSampleERTMain   off
	      GenerateTestInterfaces  off
	      IsPILTarget	      off
	      ModelReferenceCompliant on
	      ParMdlRefBuildCompliant on
	      CompOptLevelCompliant   on
	      IncludeMdlTerminateFcn  on
	      GeneratePreprocessorConditionals "Disable all"
	      CombineOutputUpdateFcns off
	      SuppressErrorStatus     off
	      ERTFirstTimeCompliant   off
	      IncludeFileDelimiter    "Auto"
	      ERTCustomFileBanners    off
	      SupportAbsoluteTime     on
	      LogVarNameModifier      "rt_"
	      MatFileLogging	      on
	      MultiInstanceERTCode    off
	      SupportNonFinite	      on
	      SupportComplex	      on
	      PurelyIntegerCode	      off
	      SupportContinuousTime   on
	      SupportNonInlinedSFcns  on
	      SupportVariableSizeSignals off
	      EnableShiftOperators    on
	      ParenthesesLevel	      "Nominal"
	      PortableWordSizes	      off
	      ModelStepFunctionPrototypeControlCompliant off
	      CPPClassGenCompliant    off
	      AutosarCompliant	      off
	      UseMalloc		      off
	      ExtMode		      off
	      ExtModeStaticAlloc      off
	      ExtModeTesting	      off
	      ExtModeStaticAllocSize  1000000
	      ExtModeTransport	      0
	      ExtModeMexFile	      "ext_comm"
	      ExtModeIntrfLevel	      "Level1"
	      RTWCAPISignals	      off
	      RTWCAPIParams	      off
	      RTWCAPIStates	      off
	      GenerateASAP2	      off
	    }
	    PropName		    "Components"
	  }
	}
	PropName		"Components"
      }
      Name		      "Configuration"
      CurrentDlgPage	      "Solver"
      ConfigPrmDlgPosition    " [ 280, 135, 1160, 765 ] "
    }
    PropName		    "ConfigurationSets"
  }
  Simulink.ConfigSet {
    $PropName		    "ActiveConfigurationSet"
    $ObjectID		    1
  }
  BlockDefaults {
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    NamePlacement	    "normal"
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    ShowName		    on
    BlockRotation	    0
    BlockMirror		    off
  }
  AnnotationDefaults {
    HorizontalAlignment	    "center"
    VerticalAlignment	    "middle"
    ForegroundColor	    "black"
    BackgroundColor	    "white"
    DropShadow		    off
    FontName		    "Helvetica"
    FontSize		    10
    FontWeight		    "normal"
    FontAngle		    "normal"
    UseDisplayTextAsClickCallback off
  }
  LineDefaults {
    FontName		    "Helvetica"
    FontSize		    9
    FontWeight		    "normal"
    FontAngle		    "normal"
  }
  BlockParameterDefaults {
    Block {
      BlockType		      Abs
      ZeroCross		      on
      SampleTime	      "-1"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
    }
    Block {
      BlockType		      ComplexToRealImag
      Output		      "Real and imag"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Inport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      LatchByDelayingOutsideSignal off
      LatchByCopyingInsideSignal off
      Interpolate	      on
    }
    Block {
      BlockType		      Mux
      Inputs		      "4"
      DisplayOption	      "none"
      UseBusObject	      off
      BusObject		      "BusObject"
      NonVirtualBus	      off
    }
    Block {
      BlockType		      Outport
      Port		      "1"
      UseBusObject	      off
      BusObject		      "BusObject"
      BusOutputAsStruct	      off
      PortDimensions	      "-1"
      VarSizeSig	      "Inherit"
      SampleTime	      "-1"
      OutMin		      "[]"
      OutMax		      "[]"
      DataType		      "auto"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: auto"
      LockScale		      off
      SignalType	      "auto"
      SamplingMode	      "auto"
      SourceOfInitialOutputValue "Dialog"
      OutputWhenDisabled      "held"
      InitialOutput	      "[]"
    }
    Block {
      BlockType		      RealImagToComplex
      Input		      "Real and imag"
      ConstantPart	      "0"
      SampleTime	      "-1"
    }
    Block {
      BlockType		      RelationalOperator
      Operator		      ">="
      InputSameDT	      on
      LogicOutDataTypeMode    "Logical (see Configuration Parameters: Optimization)"
      LogicDataType	      "uint(8)"
      OutDataTypeStr	      "Inherit: Logical (see Configuration Parameters: Optimization)"
      ZeroCross		      on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      SubSystem
      ShowPortLabels	      "FromPortIcon"
      Permissions	      "ReadWrite"
      PermitHierarchicalResolution "All"
      TreatAsAtomicUnit	      off
      CheckFcnCallInpInsideContextMsg off
      SystemSampleTime	      "-1"
      RTWFcnNameOpts	      "Auto"
      RTWFileNameOpts	      "Auto"
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      SimViewingDevice	      off
      DataTypeOverride	      "UseLocalSettings"
      MinMaxOverflowLogging   "UseLocalSettings"
    }
    Block {
      BlockType		      Sum
      IconShape		      "rectangular"
      Inputs		      "++"
      CollapseMode	      "All dimensions"
      CollapseDim	      "1"
      InputSameDT	      on
      AccumDataTypeStr	      "Inherit: Inherit via internal rule"
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Same as first input"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Same as first input"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      SampleTime	      "-1"
    }
    Block {
      BlockType		      Switch
      Criteria		      "u2 >= Threshold"
      Threshold		      "0"
      InputSameDT	      on
      OutMin		      "[]"
      OutMax		      "[]"
      OutDataTypeMode	      "Inherit via internal rule"
      OutDataType	      "fixdt(1,16,0)"
      OutScaling	      "[]"
      OutDataTypeStr	      "Inherit: Inherit via internal rule"
      LockScale		      off
      RndMeth		      "Floor"
      SaturateOnIntegerOverflow	on
      ZeroCross		      on
      SampleTime	      "-1"
      AllowDiffInputSizes     off
    }
    Block {
      BlockType		      Terminator
    }
  }
  System {
    Name		    "cplxfir"
    Location		    [-1122, 287, -316, 754]
    Open		    on
    ModelBrowserVisibility  off
    ModelBrowserWidth	    212
    ScreenColor		    "white"
    PaperOrientation	    "landscape"
    PaperPositionMode	    "auto"
    PaperType		    "usletter"
    PaperUnits		    "inches"
    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
    TiledPageScale	    1
    ShowPageBoundaries	    off
    ZoomFactor		    "100"
    ReportName		    "simulink-default.rpt"
    SIDHighWatermark	    66
    Block {
      BlockType		      Reference
      Name		      "Complex \"Reference\" Filter\n(C+J*D)"
      SID		      1
      Ports		      [1, 1]
      Position		      [205, 135, 290, 195]
      BackgroundColor	      "cyan"
      LibraryVersion	      "1.264"
      SourceBlock	      "dsparch3/Direct-Form II\nTranspose Filter"
      SourceType	      "Direct-Form II Transpose Filter"
      num		      "[re_num+j*im_num]"
      den		      "1"
      ic		      "0"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Complex Filter implemented \nwith 3 real filters, rather than 4.  "
      SID		      2
      Ports		      [1, 2]
      Position		      [205, 244, 295, 311]
      BackgroundColor	      "orange"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Complex Filter implemented \nwith 3 real filters, rather than 4.  "
	Location		[303, 299, 1085, 837]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  3
	  Position		  [15, 58, 45, 72]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "C"
	  SID			  4
	  Ports			  [1, 1]
	  Position		  [330, 43, 400, 87]
	  LibraryVersion	  "1.264"
	  SourceBlock		  "dsparch3/Direct-Form II\nTranspose Filter"
	  SourceType		  "Direct-Form II Transpose Filter"
	  num			  "[re_num]   %    c"
	  den			  "1"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "C+D"
	  SID			  5
	  Ports			  [1, 1]
	  Position		  [330, 213, 400, 257]
	  LibraryVersion	  "1.264"
	  SourceBlock		  "dsparch3/Direct-Form II\nTranspose Filter"
	  SourceType		  "Direct-Form II Transpose Filter"
	  num			  "[re_num+im_num]  % C+D"
	  den			  "1"
	  ic			  "0"
	}
	Block {
	  BlockType		  Reference
	  Name			  "C-D"
	  SID			  6
	  Ports			  [1, 1]
	  Position		  [330, 128, 400, 172]
	  LibraryVersion	  "1.264"
	  SourceBlock		  "dsparch3/Direct-Form II\nTranspose Filter"
	  SourceType		  "Direct-Form II Transpose Filter"
	  num			  "[re_num-im_num]    % c-d"
	  den			  "1"
	  ic			  "0"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  7
	  Ports			  [1, 2]
	  Position		  [90, 27, 120, 103]
	  Output		  "Real and imag"
	  Port {
	    PortNumber		    1
	    Name		    "A"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "B"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex"
	  SID			  8
	  Ports			  [2, 1]
	  Position		  [600, 133, 630, 162]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum"
	  SID			  9
	  Ports			  [2, 1]
	  Position		  [225, 25, 250, 105]
	  ShowName		  off
	  Inputs		  "-+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum1"
	  SID			  10
	  Ports			  [2, 1]
	  Position		  [515, 45, 540, 125]
	  ShowName		  off
	  Inputs		  "-+"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    Name		    "Re"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Sum
	  Name			  "Sum2"
	  SID			  11
	  Ports			  [2, 1]
	  Position		  [515, 175, 540, 255]
	  ShowName		  off
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	  Port {
	    PortNumber		    1
	    Name		    "Im"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Outport
	  Name			  "Stimulus"
	  SID			  12
	  Position		  [675, 88, 705, 102]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Response"
	  SID			  13
	  Position		  [675, 143, 705, 157]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  Name			  "A"
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  Points		  [0, 0; 60, 0]
	  Branch {
	    Labels		    [1, 0]
	    DstBlock		    "Sum"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 190]
	    DstBlock		    "C+D"
	    DstPort		    1
	  }
	}
	Line {
	  Name			  "B"
	  Labels		  [2, 0]
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  Points		  [0, 0; 80, 0]
	  Branch {
	    DstBlock		    "Sum"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 65]
	    DstBlock		    "C-D"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Sum"
	  SrcPort		  1
	  DstBlock		  "C"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "C"
	  SrcPort		  1
	  Points		  [0, 0; 80, 0]
	  Branch {
	    DstBlock		    "Sum1"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, 130]
	    DstBlock		    "Sum2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "C-D"
	  SrcPort		  1
	  Points		  [40, 0; 0, -45]
	  DstBlock		  "Sum1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "C+D"
	  SrcPort		  1
	  DstBlock		  "Sum2"
	  DstPort		  2
	}
	Line {
	  Name			  "Re"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum1"
	  SrcPort		  1
	  Points		  [20, 0; 0, 55]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  1
	}
	Line {
	  Name			  "Im"
	  Labels		  [0, 0]
	  SrcBlock		  "Sum2"
	  SrcPort		  1
	  Points		  [20, 0; 0, -60]
	  DstBlock		  "Real-Imag to\nComplex"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [15, 0]
	  Branch {
	    DstBlock		    "Complex to\nReal-Imag"
	    DstPort		    1
	  }
	  Branch {
	    Points		    [0, -55; 595, 0]
	    DstBlock		    "Stimulus"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex"
	  SrcPort		  1
	  DstBlock		  "Response"
	  DstPort		  1
	}
	Annotation {
	  Name			  "A-B"
	  Position		  [276, 79]
	}
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Complex Random\nSource"
      SID		      14
      Ports		      [0, 1]
      Position		      [40, 146, 75, 184]
      LibraryVersion	      "1.673"
      UserDataPersistent      on
      UserData		      "DataTag0"
      SourceBlock	      "dspsrcs4/Random\nSource"
      SourceType	      "Random Source"
      SrcType		      "Uniform"
      NormMethod	      "Ziggurat"
      CltLength		      "12"
      MinVal		      "-.99"
      MaxVal		      "0.99"
      MeanVal		      "0"
      VarVal		      "1"
      RepMode		      "Not repeatable"
      rawSeed		      "1"
      IsInherit		      off
      SampMode		      "Discrete"
      SampTime		      "1/Fs"
      SampFrame		      "1"
      DataType		      "Double"
      OutComplex	      "Complex"
      Port {
	PortNumber		1
	Name			"A+J*B"
	RTWStorageClass		"Auto"
	DataLoggingNameMode	"SignalName"
      }
    }
    Block {
      BlockType		      Reference
      Name		      "Copyright"
      SID		      15
      Ports		      []
      Position		      [497, 111, 696, 209]
      DropShadow	      on
      ShowName		      off
      LibraryVersion	      "1.2"
      FontName		      "Arial"
      FontSize		      12
      SourceBlock	      "xbsCopyrightNotice_r4/Copyright"
      SourceType	      "Xilinx Copyright Notice Block"
      copyrighttext	      "Copyright (c) 2010  by  Xilinx, Inc. All rights reserved.<br><br>This file contains proprie"
      "tary, confidential information of Xilinx, Inc., is distributed under licensefrom Xilinx, Inc., and may be used, "
      "copied and/or disclosed only pursuant to the terms of a valid licenseagreement with Xilinx, Inc. Xilinx hereby g"
      "rants you a license to use this file solely for design,simulation, implementation and creation of design files l"
      "imited to Xilinx devices or technologies. Use with non-Xilinx devices or technologies is expressly prohibited an"
      "d immediately terminates your license unless covered by a separate agreement.<br><br>Xilinx is providing this de"
      "sign, code, or information \"as-is\" solely for use in developing programs and solutions for Xilinx devices, wit"
      "h no obligation on the part of Xilinx to provide support. By providingthis design, code, or information as one p"
      "ossible implementation of this feature, application or standard,Xilinx is making no representation that this imp"
      "lementation is free from any claims of infringement. Youare responsible for obtaining any rights you may require"
      " for your implementation. Xilinx expressly disclaimsany warranty whatsoever with respect to the adequacy of the "
      "implementation, including but not limited to anywarranties or representations that this implementation is free f"
      "rom claims of infringement, implied warrantiesof merchantability or fitness for a particular purpose.<br><br>Xil"
      "inx products are not intended for use in life support appliances, devices, or systems. Use in such applications "
      "is expressly prohibited.<br><br>Any modifications that are made to the Source Code are done at the user's sole r"
      "isk and will be unsupported.<br><br>This copyright and support notice must be retained as part of this text at a"
      "ll times. (c) Copyright 1995-2010 Xilinx, Inc. All rights reserved."
      infoedit		      "\nCopyright(C) 2008 by  Xilinx, Inc. All rights reserved.<br>\n<br>\nThis file contains prop"
      "rietary, confidential information of Xilinx, Inc., is distributed under license\nfrom Xilinx, Inc., and may be "
      "used, copied and/or disclosed only pursuant to the terms of a valid license\nagreement with Xilinx, Inc. Xilinx"
      " hereby grants you a license to use this file solely for design,\nsimulation, implementation and creation of de"
      "sign files limited to Xilinx devices or technologies. Use \nwith non-Xilinx devices or technologies is expressl"
      "y prohibited and immediately terminates your license \nunless covered by a separate agreement.<br>\n<br>\nXil"
      "inx is providing this design, code, or information \"as-is\" solely for use in developing programs and \nsoluti"
      "ons for Xilinx devices, with no obligation on the part of Xilinx to provide support. By providing\nthis design,"
      " code, or information as one possible implementation of this feature, application or standard,\nXilinx is makin"
      "g no representation that this implementation is free from any claims of infringement. You\nare responsible for "
      "obtaining any rights you may require for your implementation. Xilinx expressly disclaims\nany warranty whatsoev"
      "er with respect to the adequacy of the implementation, including but not limited to any\nwarranties or represen"
      "tations that this implementation is free from claims of infringement, implied warranties\nof merchantability or"
      " fitness for a particular purpose.<br>\n<br>\nXilinx products are not intended for use in life support applian"
      "ces, devices, or systems. Use in such \napplications is expressly prohibited.<br>\n<br>\nAny modifications th"
      "at are made to the Source Code are done at the user's sole risk and will be unsupported.<br>\n<br>\nThis copyr"
      "ight and support notice must be retained as part of this text at all times. \n(c) Copyright 1995-2008 Xilinx, I"
      "nc. All rights reserved.\n      "
      ShowPortLabels	      "on"
      has_advanced_control    "0"
      sggui_pos		      "-1,-1,-1,-1"
      block_type	      "copyright"
      block_version	      "10.1.3"
      sg_icon_stat	      "199,98,-1,-1,beige,white,0,0,right,"
      sg_mask_display	      "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.98 0.96 0.92]"
      ");\npatch([0.37 0.285 0.4 0.285 0.37 0.5 0.535 0.57 0.71 0.6 0.495 0.415 0.53 0.415 0.495 0.6 0.71 0.57 0.535 0."
      "5 0.37 ],[0.11 0.28 0.51 0.74 0.91 0.91 0.84 0.91 0.91 0.69 0.9 0.74 0.51 0.28 0.12 0.33 0.11 0.11 0.18 0.11 0.1"
      "1 ],[0.93 0.92 0.86]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('',"
      "'COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\ndisp(['{\\fontsize{12pt}(c) Copyright 1995-"
      "' datestr(now, 'yyyy') ' Xilinx, Inc.}\\newline \\newline '],'texmode','on');\ndisp('{\\fontsize{12pt}#-- All ri"
      "ghts reserved.}','texmode','on');\ndisp('\\newline \\newline \\newline \\newline{\\fontsize{12pt}Double Click fo"
      "r Copyright Notice}','texmode','on');\n"
    }
    Block {
      BlockType		      Reference
      Name		      "Modified Reference\nTransfer Function"
      SID		      16
      Ports		      [1]
      Position		      [410, 255, 445, 305]
      LibraryVersion	      "1.449"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag1"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      off
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "512"
      Overlap		      "64"
      inpFftLenInherit	      off
      FFTlength		      "512"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      on
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "[-999 166 385 234]"
      AxisProperties	      on
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "User-defined"
      YUnits		      "dBm"
      XMax		      "500000"
      XMin		      "0"
      YMin		      "-91.486"
      YMax		      "10.5651"
      YLabel		      "Magnitude, dB"
      LineProperties	      off
      LineColors	      "[0 0 1]|[1 0 0]"
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
    }
    Block {
      BlockType		      SubSystem
      Name		      "More Info1"
      SID		      17
      Ports		      []
      Position		      [500, 356, 655, 433]
      DropShadow	      on
      ShowName		      off
      FontName		      "Arial"
      FontSize		      12
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      MaskDisplay	      "disp('Double click\\n for\\n more information.')"
      MaskIconFrame	      on
      MaskIconOpaque	      on
      MaskIconRotate	      "none"
      MaskPortRotate	      "default"
      MaskIconUnits	      "autoscale"
      System {
	Name			"More Info1"
	Location		[558, 266, 1125, 593]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	200
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Annotation {
	  Name			  "This design shows how to migrate a complex filter design from using DAFIR to FIR \nCompiler. The model wa"
	  "s originally constructed using DAFIR as provided\nby System Generator design example.   The migration process is se"
	  "amless and \nstraight forward.\n\nThe \"cplxfir_PreLoadFcn.m\" file is preloaded when opening the model. It also lo"
	  "ads\nfilter coefficients stored in \"cmplx_coef.mat\" file. Out of the box, the model can be \nsimulated and compar"
	  "ed between Xilinx transfer function, simulation results and\ntwo other models.\n\nThe following quality of results "
	  "(QoR) are used as a reference, baseline only and they may be\nvaried within an acceptable range from one release to"
	  " the next. \nThis design occupies 274 Slice LUTs, 486 Slice Registers, and 192 dedicated multipliers of \na Xilinx "
	  "xc6vsx315t-1 part and operates close to 350 MHz (11.2 software, VHDL synthesized with\nXST). The QoR may be further"
	  " improved in both area utilizations and speed."
	  Position		  [20, 75]
	  HorizontalAlignment	  "left"
	  VerticalAlignment	  "top"
	  FontName		  "Arial"
	  FontSize		  12
	}
	Annotation {
	  Name			  "Example showing how to build a complex FIR filter\n using FIR compiler IP blocks"
	  Position		  [238, 32]
	  FontName		  "Arial"
	  FontSize		  18
	}
      }
    }
    Block {
      BlockType		      Mux
      Name		      "Mux1"
      SID		      18
      Ports		      [2, 1]
      Position		      [365, 242, 370, 313]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux2"
      SID		      19
      Ports		      [2, 1]
      Position		      [365, 112, 370, 183]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Mux
      Name		      "Mux3"
      SID		      20
      Ports		      [2, 1]
      Position		      [365, 352, 370, 423]
      ShowName		      off
      Inputs		      "2"
      DisplayOption	      "bar"
    }
    Block {
      BlockType		      Reference
      Name		      "Reference\nTransfer Function"
      SID		      21
      Ports		      [1]
      Position		      [410, 125, 445, 175]
      LibraryVersion	      "1.449"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag2"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      off
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "512"
      Overlap		      "64"
      inpFftLenInherit	      off
      FFTlength		      "512"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      on
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "[-993 480 377 230]"
      AxisProperties	      on
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "User-defined"
      YUnits		      "dBm"
      XMax		      "500000"
      XMin		      "0"
      YMin		      "-91.486"
      YMax		      "10.5651"
      YLabel		      "Magnitude, dB"
      LineProperties	      off
      LineColors	      "[0 0 1]|[1 0 0]"
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
    }
    Block {
      BlockType		      Reference
      Name		      "Xilinx\nTransfer Function1"
      SID		      22
      Ports		      [1]
      Position		      [410, 365, 445, 415]
      LibraryVersion	      "1.449"
      DialogController	      "dspdialog.SpectrumScope"
      DialogControllerArgs    "DataTag3"
      SourceBlock	      "dspsnks4/Spectrum\nScope"
      SourceType	      "Spectrum Scope"
      ShowPortLabels	      "none"
      SystemSampleTime	      "-1"
      FunctionWithSeparateData off
      RTWMemSecFuncInitTerm   "Inherit from model"
      RTWMemSecFuncExecute    "Inherit from model"
      RTWMemSecDataConstants  "Inherit from model"
      RTWMemSecDataInternal   "Inherit from model"
      RTWMemSecDataParameters "Inherit from model"
      ScopeProperties	      off
      Domain		      "Frequency"
      HorizSpan		      "1"
      UseBuffer		      on
      BufferSize	      "512"
      Overlap		      "64"
      inpFftLenInherit	      off
      FFTlength		      "512"
      numAvg		      "2"
      DisplayProperties	      off
      AxisGrid		      on
      Memory		      off
      FrameNumber	      on
      AxisLegend	      on
      AxisZoom		      off
      OpenScopeAtSimStart     on
      OpenScopeImmediately    off
      FigPos		      "[-611 244 385 234]"
      AxisProperties	      on
      XUnits		      "Hertz"
      XRange		      "Two-sided ((-Fs/2...Fs/2])"
      XDisplay		      "0"
      InheritXIncr	      on
      XIncr		      "1.0"
      XLabel		      "Samples"
      XLimit		      "User-defined"
      YUnits		      "dBm"
      XMax		      "500000"
      XMin		      "0"
      YMin		      "-86.1357"
      YMax		      "10.4347"
      YLabel		      "Magnitude, dB"
      LineProperties	      off
      LineColors	      "[0 0 1]|[1 0 0]"
      wintypeSpecScope	      "Hann"
      RsSpecScope	      "50"
      betaSpecScope	      "5"
      winsampSpecScope	      "Periodic"
      XAxisParamsVer	      "6.9"
    }
    Block {
      BlockType		      SubSystem
      Name		      "Xilinx Filter"
      SID		      23
      Ports		      [1, 2]
      Position		      [205, 352, 300, 423]
      BackgroundColor	      "[0.458824, 0.725490, 0.941176]"
      MinAlgLoopOccurrences   off
      PropExecContextOutsideSubsystem off
      RTWSystemCode	      "Auto"
      FunctionWithSeparateData off
      Opaque		      off
      RequestExecContextInheritance off
      MaskHideContents	      off
      System {
	Name			"Xilinx Filter"
	Location		[91, 299, 1123, 803]
	Open			off
	ModelBrowserVisibility	off
	ModelBrowserWidth	212
	ScreenColor		"white"
	PaperOrientation	"landscape"
	PaperPositionMode	"auto"
	PaperType		"usletter"
	PaperUnits		"inches"
	TiledPaperMargins	[0.500000, 0.500000, 0.500000, 0.500000]
	TiledPageScale		1
	ShowPageBoundaries	off
	ZoomFactor		"100"
	Block {
	  BlockType		  Inport
	  Name			  "In1"
	  SID			  24
	  Position		  [70, 150, 100, 165]
	  BlockRotation		  270
	  BlockMirror		  on
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Reference
	  Name			  " System Generator"
	  SID			  25
	  Tag			  "genX"
	  Ports			  []
	  Position		  [136, 47, 189, 102]
	  ShowName		  off
	  AttributesFormatString  "System\\nGenerator"
	  LibraryVersion	  "1.2"
	  UserDataPersistent	  on
	  UserData		  "DataTag4"
	  SourceBlock		  "xbsIndex_r4/ System Generator"
	  SourceType		  "Xilinx System Generator Block"
	  ShowPortLabels	  "FromPortIcon"
	  SystemSampleTime	  "-1"
	  FunctionWithSeparateData off
	  RTWMemSecFuncInitTerm	  "Inherit from model"
	  RTWMemSecFuncExecute	  "Inherit from model"
	  RTWMemSecDataConstants  "Inherit from model"
	  RTWMemSecDataInternal	  "Inherit from model"
	  RTWMemSecDataParameters "Inherit from model"
	  infoedit		  " System Generator"
	  xilinxfamily		  "virtex6"
	  part			  "xc6vsx315t"
	  speed			  "-1"
	  package		  "ff1156"
	  synthesis_tool	  "XST"
	  clock_wrapper		  "Clock Enables"
	  directory		  "./timing"
	  testbench		  off
	  simulink_period	  "1/1000000"
	  sysclk_period		  "10"
	  dcm_input_clock_period  "5"
	  incr_netlist		  off
	  trim_vbits		  "According to Block Masks"
	  dbl_ovrd		  "According to Block Masks"
	  core_generation	  "According to Block Masks"
	  run_coregen		  off
	  deprecated_control	  off
	  eval_field		  "0"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "sysgen"
	  block_version		  "9.1.01"
	  sg_icon_stat		  "53,55,-1,-1,red,beige,0,07734,right"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 53 53 0 ],[0 0 55 55 ],[0.93 0.92 0.86]);\n"
	  "patch([13 4 16 4 13 27 31 35 50 38 27 19 31 19 27 38 50 35 31 27 13 ],[7 16 28 40 49 49 45 49 49 37 48 40 28 16 8 1"
	  "9 7 7 11 7 7 ],[0.6 0.2 0.25]);\nplot([0 53 53 0 0 ],[0 0 55 55 0 ]);\nfprintf('','COMMENT: end icon graphics');\nf"
	  "printf('','COMMENT: begin icon text');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub"
	  SID			  26
	  Ports			  [2, 1]
	  Position		  [300, 158, 345, 202]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,344"
	  block_type		  "addsub"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,8b945009,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.466667 0.311111 0"
	  ".511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.272727 0.5 0.727273 0"
	  ".886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0.340909 0.113636 0.11"
	  "3636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ic"
	  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
	  "port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');dis"
	  "p('\\bf{}','texmode','on');\ncolor('black');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub1"
	  SID			  27
	  Ports			  [2, 1]
	  Position		  [665, 273, 710, 317]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Addition"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,19c0c955,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.466667 0.311111 0"
	  ".511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.272727 0.5 0.727273 0"
	  ".886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0.340909 0.113636 0.11"
	  "3636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ic"
	  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
	  "port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a + b}','texmode','on');\ncolor('black');dis"
	  "p('\\bf{}','texmode','on');\ncolor('black');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "AddSub3"
	  SID			  28
	  Ports			  [2, 1]
	  Position		  [665, 173, 710, 217]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/AddSub"
	  SourceType		  "Xilinx Adder/Subtracter Block"
	  mode			  "Subtraction"
	  use_carryin		  off
	  use_carryout		  off
	  en			  off
	  latency		  "1"
	  precision		  "Full"
	  arith_type		  "Unsigned"
	  n_bits		  "8"
	  bin_pt		  "2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  dbl_ovrd		  off
	  use_behavioral_HDL	  on
	  hw_selection		  "Fabric"
	  pipelined		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  use_rpm		  "off"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "addsub"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "45,44,2,1,white,blue,0,8b945009,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.222222 0.0666667 0.288889 0.0666667 0.222222 0.488889 0.555556 0.622222 0.888889 0.666667 0.466667 0.311111 0"
	  ".511111 0.311111 0.466667 0.666667 0.888889 0.622222 0.555556 0.488889 0.222222 ],[0.113636 0.272727 0.5 0.727273 0"
	  ".886364 0.886364 0.818182 0.886364 0.886364 0.659091 0.863636 0.704545 0.5 0.295455 0.136364 0.340909 0.113636 0.11"
	  "3636 0.181818 0.113636 0.113636 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end ic"
	  "on graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'a');\ncolor('black');"
	  "port_label('input',2,'b');\ncolor('black');port_label('output',1,'\\bf{a - b}','texmode','on');\ncolor('black');dis"
	  "p('\\bf{}','texmode','on');\ncolor('black');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon"
	  " text');\n"
	}
	Block {
	  BlockType		  ComplexToRealImag
	  Name			  "Complex to\nReal-Imag"
	  SID			  29
	  Ports			  [1, 2]
	  Position		  [125, 142, 155, 218]
	  Output		  "Real and imag"
	  Port {
	    PortNumber		    1
	    Name		    "A"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	  Port {
	    PortNumber		    2
	    Name		    "B"
	    RTWStorageClass	    "Auto"
	    DataLoggingNameMode	    "SignalName"
	  }
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert"
	  SID			  30
	  Ports			  [1, 1]
	  Position		  [570, 245, 610, 285]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Add"
	  "itional hardware is used when rounding or saturation is selected and output width is less than the input width."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "coefwidth"
	  bin_pt		  "coefwidth-2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert1"
	  SID			  31
	  Ports			  [1, 1]
	  Position		  [570, 325, 610, 365]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Add"
	  "itional hardware is used when rounding or saturation is selected and output width is less than the input width."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "coefwidth"
	  bin_pt		  "coefwidth-2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,360"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Convert3"
	  SID			  32
	  Ports			  [1, 1]
	  Position		  [570, 160, 610, 200]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Convert"
	  SourceType		  "Xilinx Type Converter Block"
	  infoedit		  "The input is presented at the output after quantization and overflow effects.<P><P>Hardware notes: Add"
	  "itional hardware is used when rounding or saturation is selected and output width is less than the input width."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "coefwidth"
	  bin_pt		  "coefwidth-2"
	  quantization		  "Truncate"
	  overflow		  "Wrap"
	  en			  off
	  latency		  "0"
	  dbl_ovrd		  off
	  pipeline		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,461,360"
	  block_type		  "convert"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,edca21da,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('output',1,'cast');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR Compiler 5.0 "
	  SID			  33
	  Ports			  [1, 3]
	  Position		  [375, 148, 425, 212]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 5.0 "
	  SourceType		  "Xilinx FIR Compiler 5.0 Block"
	  coefficientvector	  "re_num"
	  coefficient_sets	  "1"
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  number_channels	  "1"
	  ratespecification	  "Maximum_Possible"
	  sampleperiod		  "1"
	  hardwareoversamplingrate "1"
	  filter_architecture	  "Transpose_Multiply_Accumulate"
	  coefficient_reload	  off
	  coefficient_structure	  "Non_Symmetric"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "14"
	  bestprecision		  on
	  coefficient_fractional_bits "6"
	  number_paths		  "1"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "30"
	  allow_rounding_approximation off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  optimization_goal	  "Speed"
	  has_sclr		  off
	  has_data_valid	  off
	  has_nd		  off
	  has_ce		  off
	  usechan_in_adv	  off
	  chan_in_adv		  "0"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Disabled"
	  columnconfig		  "'1'"
	  inter_column_pipe_length "4"
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen"
	  registered_output	  "true"
	  data_sign		  "Signed"
	  data_width		  "16"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  ip_name		  "FIR Compiler"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'ce' => 'en', 'sclr' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
	  structural_sim	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "19,119,440,566"
	  block_type		  "fir_compiler_v5_0"
	  block_version		  "11.2"
	  sg_icon_stat		  "50,64,1,3,white,blue,0,671da946,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1875"
	  " 0.3125 0.5 0.6875 0.8125 0.8125 0.75 0.8125 0.8125 0.640625 0.8125 0.6875 0.5 0.3125 0.1875 0.359375 0.1875 0.1875"
	  " 0.25 0.1875 0.1875 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label"
	  "('output',1,'dout');\ncolor('black');port_label('output',2,'rfd');\ncolor('black');port_label('output',3,'rdy');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR Compiler 5.0 1"
	  SID			  34
	  Ports			  [1, 3]
	  Position		  [375, 228, 425, 292]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 5.0 "
	  SourceType		  "Xilinx FIR Compiler 5.0 Block"
	  coefficientvector	  "re_num"
	  coefficient_sets	  "1"
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  number_channels	  "1"
	  ratespecification	  "Maximum_Possible"
	  sampleperiod		  "1"
	  hardwareoversamplingrate "1"
	  filter_architecture	  "Transpose_Multiply_Accumulate"
	  coefficient_reload	  off
	  coefficient_structure	  "Non_Symmetric"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "14"
	  bestprecision		  on
	  coefficient_fractional_bits "6"
	  number_paths		  "1"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "30"
	  allow_rounding_approximation off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  optimization_goal	  "Speed"
	  has_sclr		  off
	  has_data_valid	  off
	  has_nd		  off
	  has_ce		  off
	  usechan_in_adv	  off
	  chan_in_adv		  "0"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Disabled"
	  columnconfig		  "'1'"
	  inter_column_pipe_length "4"
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen"
	  registered_output	  "true"
	  data_sign		  "Signed"
	  data_width		  "16"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  ip_name		  "FIR Compiler"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'ce' => 'en', 'sclr' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
	  structural_sim	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "19,119,440,566"
	  block_type		  "fir_compiler_v5_0"
	  block_version		  "11.2"
	  sg_icon_stat		  "50,64,1,3,white,blue,0,671da946,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1875"
	  " 0.3125 0.5 0.6875 0.8125 0.8125 0.75 0.8125 0.8125 0.640625 0.8125 0.6875 0.5 0.3125 0.1875 0.359375 0.1875 0.1875"
	  " 0.25 0.1875 0.1875 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label"
	  "('output',1,'dout');\ncolor('black');port_label('output',2,'rfd');\ncolor('black');port_label('output',3,'rdy');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "FIR Compiler 5.0 2"
	  SID			  35
	  Ports			  [1, 3]
	  Position		  [375, 308, 425, 372]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/FIR Compiler 5.0 "
	  SourceType		  "Xilinx FIR Compiler 5.0 Block"
	  coefficientvector	  "re_num"
	  coefficient_sets	  "1"
	  filter_type		  "Single_Rate"
	  rate_change_type	  "Integer"
	  interpolation_rate	  "1"
	  decimation_rate	  "1"
	  zero_pack_factor	  "1"
	  number_channels	  "1"
	  ratespecification	  "Maximum_Possible"
	  sampleperiod		  "1"
	  hardwareoversamplingrate "1"
	  filter_architecture	  "Transpose_Multiply_Accumulate"
	  coefficient_reload	  off
	  coefficient_structure	  "Non_Symmetric"
	  coefficient_sign	  "Signed"
	  quantization		  "Quantize_Only"
	  coefficient_width	  "14"
	  bestprecision		  on
	  coefficient_fractional_bits "6"
	  number_paths		  "1"
	  output_rounding_mode	  "Full_Precision"
	  output_width		  "30"
	  allow_rounding_approximation off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  optimization_goal	  "Speed"
	  has_sclr		  off
	  has_data_valid	  off
	  has_nd		  off
	  has_ce		  off
	  usechan_in_adv	  off
	  chan_in_adv		  "0"
	  data_buffer_type	  "Automatic"
	  coefficient_buffer_type "Automatic"
	  input_buffer_type	  "Automatic"
	  output_buffer_type	  "Automatic"
	  preference_for_other_storage "Automatic"
	  multi_column_support	  "Disabled"
	  columnconfig		  "'1'"
	  inter_column_pipe_length "4"
	  passband_min		  "0.0"
	  passband_max		  "0.5"
	  stopband_min		  "0.5"
	  stopband_max		  "1.0"
	  filter_selection	  "1"
	  gui_behaviour		  "Sysgen"
	  registered_output	  "true"
	  data_sign		  "Signed"
	  data_width		  "16"
	  wrapper_available	  "true"
	  ip_wrap_arbitrary_binary_point "true"
	  ip_name		  "FIR Compiler"
	  ip_version		  "5.0"
	  dsptool_ready		  "true"
	  ipcore_usecache	  "true"
	  ipcore_useipmodelcache  "true"
	  ipcore_xco_need_fpga_part "true"
	  port_translation_map	  "{ 'ce' => 'en', 'sclr' => 'rst' }"
	  run_core_at_system_period "true"
	  ipcore_fpga_part	  "xlipgetpartsetting(gcb, {'virtex4', 'xc4vsx35', '-10', 'ff668'})"
	  structural_sim	  "false"
	  has_advanced_control	  "0"
	  sggui_pos		  "19,119,440,566"
	  block_type		  "fir_compiler_v5_0"
	  block_version		  "11.2"
	  sg_icon_stat		  "50,64,1,3,white,blue,0,671da946,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.22 0.06 0.3 0.06 0.22 0.48 0.56 0.64 0.92 0.7 0.48 0.32 0.56 0.32 0.48 0.7 0.92 0.64 0.56 0.48 0.22 ],[0.1875"
	  " 0.3125 0.5 0.6875 0.8125 0.8125 0.75 0.8125 0.8125 0.640625 0.8125 0.6875 0.5 0.3125 0.1875 0.359375 0.1875 0.1875"
	  " 0.25 0.1875 0.1875 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics'"
	  ");\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,'din');\ncolor('black');port_label"
	  "('output',1,'dout');\ncolor('black');port_label('output',2,'rfd');\ncolor('black');port_label('output',3,'rdy');\nf"
	  "printf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In A"
	  SID			  36
	  Ports			  [1, 1]
	  Position		  [185, 149, 210, 171]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "coefwidth"
	  bin_pt		  "coefwidth-2"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/Fs"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,406"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.28 0.12 0.32 0.12 0.28 0.52 0.6 0.68 0.92 0.72 0.52 0.4 0.64 0.4 0.52 0.72 0.92 0.68 0.6 0.52 0.28 ],[0.09090"
	  "91 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.090"
	  "9091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
	  "NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway In A1"
	  SID			  37
	  Ports			  [1, 1]
	  Position		  [185, 189, 210, 211]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway In"
	  SourceType		  "Xilinx Gateway In Block"
	  infoedit		  "Gateway in block.  Converts inputs of type Simulink integer, double and fixed point to  Xilinx fixed p"
	  "oint type.<P><P>Hardware notes:  In hardware these blocks become top level input ports."
	  arith_type		  "Signed  (2's comp)"
	  n_bits		  "coefwidth"
	  bin_pt		  "coefwidth-2"
	  quantization		  "Round  (unbiased: +/- Inf)"
	  overflow		  "Saturate"
	  period		  "1/Fs"
	  dbl_ovrd		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  hdl_port		  "on"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayin"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,22,1,1,white,yellow,0,00d3666e,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.28 0.12 0.32 0.12 0.28 0.52 0.6 0.68 0.92 0.72 0.52 0.4 0.64 0.4 0.52 0.72 0.92 0.68 0.6 0.52 0.28 ],[0.09090"
	  "91 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.090"
	  "9091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,'\\fontsize{11pt}\\bf In ','texmode','on');\ncolor('black');port_label('output',1,' ');\nfprintf('','COMME"
	  "NT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out"
	  SID			  38
	  Ports			  [1, 1]
	  Position		  [795, 184, 820, 206]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,22,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.28 0.12 0.32 0.12 0.28 0.52 0.6 0.68 0.92 0.72 0.52 0.4 0.64 0.4 0.52 0.72 0.92 0.68 0.6 0.52 0.28 ],[0.09090"
	  "91 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.090"
	  "9091 0.318182 0.0909091 0.0909091 0.181818 0.0909091 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]"
	  ");\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label('"
	  "input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','on');\nfprintf('','COMM"
	  "ENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out1"
	  SID			  39
	  Ports			  [1, 1]
	  Position		  [795, 285, 820, 305]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  on
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "25,20,1,1,white,yellow,0,cc31b7ac,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.95 0.93 0.65]);\npat"
	  "ch([0.28 0.16 0.36 0.16 0.28 0.48 0.52 0.56 0.8 0.64 0.48 0.36 0.56 0.36 0.48 0.64 0.8 0.56 0.52 0.48 0.28 ],[0.1 0"
	  ".25 0.5 0.75 0.9 0.9 0.85 0.9 0.9 0.7 0.9 0.75 0.5 0.25 0.1 0.3 0.1 0.1 0.15 0.1 0.1 ],[0.98 0.96 0.92]);\nplot([0 "
	  "1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor"
	  "('black');port_label('input',1,' ');\ncolor('black');port_label('output',1,'\\fontsize{11pt}\\bf Out ','texmode','o"
	  "n');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out2"
	  SID			  40
	  Ports			  [1, 1]
	  Position		  [345, 24, 400, 46]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,grey,0,632ec840,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Gateway Out3"
	  SID			  41
	  Ports			  [1, 1]
	  Position		  [345, 79, 400, 101]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Gateway Out"
	  SourceType		  "Xilinx Gateway Out Block"
	  infoedit		  "Gateway out block.  Converts Xilinx fixed point inputs into ouputs of type Simulink integer, double, o"
	  "r fixed point.<P><P>Hardware notes:  In hardware these blocks become top level output ports or are discarded, depen"
	  "ding on how they are configured."
	  hdl_port		  off
	  timing_constraint	  "None"
	  locs_specified	  off
	  LOCs			  "{}"
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "gatewayout"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "55,22,1,1,white,grey,0,632ec840,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.88 0.88 0.88]);\npat"
	  "ch([0.4 0.327273 0.418182 0.327273 0.4 0.509091 0.545455 0.581818 0.690909 0.6 0.509091 0.454545 0.563636 0.454545 "
	  "0.509091 0.6 0.690909 0.581818 0.545455 0.509091 0.4 ],[0.0909091 0.272727 0.5 0.727273 0.909091 0.909091 0.818182 "
	  "0.909091 0.909091 0.681818 0.909091 0.772727 0.5 0.227273 0.0909091 0.318182 0.0909091 0.0909091 0.181818 0.0909091"
	  " 0.0909091 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprin"
	  "tf('','COMMENT: begin icon text');\ncolor('black');port_label('input',1,' ');\ncolor('black');port_label('output',1"
	  ",'\\fontsize{11pt} Out ','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  SubSystem
	  Name			  "NaN Filter"
	  SID			  42
	  Ports			  [2, 2]
	  Position		  [910, 201, 950, 259]
	  MinAlgLoopOccurrences	  off
	  PropExecContextOutsideSubsystem off
	  RTWSystemCode		  "Auto"
	  FunctionWithSeparateData off
	  Opaque		  off
	  RequestExecContextInheritance	off
	  MaskHideContents	  off
	  System {
	    Name		    "NaN Filter"
	    Location		    [335, 152, 889, 616]
	    Open		    off
	    ModelBrowserVisibility  off
	    ModelBrowserWidth	    200
	    ScreenColor		    "white"
	    PaperOrientation	    "landscape"
	    PaperPositionMode	    "auto"
	    PaperType		    "usletter"
	    PaperUnits		    "inches"
	    TiledPaperMargins	    [0.500000, 0.500000, 0.500000, 0.500000]
	    TiledPageScale	    1
	    ShowPageBoundaries	    off
	    ZoomFactor		    "100"
	    Block {
	      BlockType		      Inport
	      Name		      "In1"
	      SID		      43
	      Position		      [40, 133, 70, 147]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Inport
	      Name		      "In2"
	      SID		      44
	      Position		      [40, 328, 70, 342]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Abs
	      Name		      "Abs"
	      SID		      45
	      Position		      [120, 225, 150, 255]
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP\nConstant"
	      SID		      46
	      Ports		      [0, 1]
	      Position		      [125, 273, 150, 297]
	      LibraryVersion	      "1.492"
	      SourceBlock	      "dspobslib/DSP\nConstant"
	      SourceType	      "DSP Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Value		      "-inf"
	      SampleMode	      "Discrete"
	      discreteOutput	      "Sample-based"
	      continuousOutput	      "Sample-based"
	      sampTime		      "1/Fs"
	      framePeriod	      "1/Fs"
	      additionalParams	      off
	      allowOverrides	      on
	      dataType		      "Inherit from 'Constant value'"
	      isSigned		      on
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      InterpretAs1D	      "off"
	      Ts		      "1/Fs"
	      FramebasedOutput	      "off"
	    }
	    Block {
	      BlockType		      Reference
	      Name		      "DSP\nConstant1"
	      SID		      47
	      Ports		      [0, 1]
	      Position		      [120, 343, 145, 367]
	      LibraryVersion	      "1.492"
	      SourceBlock	      "dspobslib/DSP\nConstant"
	      SourceType	      "DSP Constant"
	      ShowPortLabels	      "FromPortIcon"
	      SystemSampleTime	      "-1"
	      FunctionWithSeparateData off
	      RTWMemSecFuncInitTerm   "Inherit from model"
	      RTWMemSecFuncExecute    "Inherit from model"
	      RTWMemSecDataConstants  "Inherit from model"
	      RTWMemSecDataInternal   "Inherit from model"
	      RTWMemSecDataParameters "Inherit from model"
	      Value		      "0+j*eps"
	      SampleMode	      "Discrete"
	      discreteOutput	      "Sample-based"
	      continuousOutput	      "Sample-based"
	      sampTime		      "1/Fs"
	      framePeriod	      "1/Fs"
	      additionalParams	      off
	      allowOverrides	      on
	      dataType		      "Inherit from 'Constant value'"
	      isSigned		      on
	      wordLen		      "16"
	      udDataType	      "sfix(16)"
	      fracBitsMode	      "Best precision"
	      numFracBits	      "15"
	      InterpretAs1D	      "off"
	      Ts		      "1/Fs"
	      FramebasedOutput	      "off"
	    }
	    Block {
	      BlockType		      RelationalOperator
	      Name		      "Relational\nOperator"
	      SID		      48
	      Ports		      [2, 1]
	      Position		      [195, 232, 225, 263]
	      Operator		      ">"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch"
	      SID		      49
	      Position		      [285, 135, 315, 165]
	      Threshold		      "0.5"
	    }
	    Block {
	      BlockType		      Switch
	      Name		      "Switch1"
	      SID		      50
	      Position		      [285, 330, 315, 360]
	      Threshold		      "0.5"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out1"
	      SID		      51
	      Position		      [375, 138, 405, 152]
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Block {
	      BlockType		      Outport
	      Name		      "Out2"
	      SID		      52
	      Position		      [375, 338, 405, 352]
	      Port		      "2"
	      IconDisplay	      "Port number"
	      OutDataType	      "sfix(16)"
	      OutScaling	      "2^0"
	    }
	    Line {
	      SrcBlock		      "DSP\nConstant1"
	      SrcPort		      1
	      Points		      [110, 0]
	      Branch {
		Points			[0, -195]
		DstBlock		"Switch"
		DstPort			3
	      }
	      Branch {
		DstBlock		"Switch1"
		DstPort			3
	      }
	    }
	    Line {
	      SrcBlock		      "Relational\nOperator"
	      SrcPort		      1
	      Points		      [10, 0]
	      Branch {
		Points			[0, 95]
		DstBlock		"Switch1"
		DstPort			2
	      }
	      Branch {
		Points			[0, -100]
		DstBlock		"Switch"
		DstPort			2
	      }
	    }
	    Line {
	      SrcBlock		      "DSP\nConstant"
	      SrcPort		      1
	      Points		      [25, 0]
	      DstBlock		      "Relational\nOperator"
	      DstPort		      2
	    }
	    Line {
	      SrcBlock		      "Abs"
	      SrcPort		      1
	      DstBlock		      "Relational\nOperator"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch1"
	      SrcPort		      1
	      DstBlock		      "Out2"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "Switch"
	      SrcPort		      1
	      Points		      [40, 0]
	      DstBlock		      "Out1"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In1"
	      SrcPort		      1
	      DstBlock		      "Switch"
	      DstPort		      1
	    }
	    Line {
	      SrcBlock		      "In2"
	      SrcPort		      1
	      Points		      [30, 0]
	      Branch {
		DstBlock		"Abs"
		DstPort			1
	      }
	      Branch {
		DstBlock		"Switch1"
		DstPort			1
	      }
	    }
	    Annotation {
	      Name		      "NaNs  (not a numbers) are initially produced by the digital filter. \nThis circuit keeps them from"
	      " propagating to the FFT and being\nincluded in the averaging. "
	      Position		      [114, 72]
	      HorizontalAlignment     "left"
	    }
	  }
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex1"
	  SID			  53
	  Ports			  [2, 1]
	  Position		  [850, 228, 880, 257]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  RealImagToComplex
	  Name			  "Real-Imag to\nComplex2"
	  SID			  54
	  Ports			  [2, 1]
	  Position		  [450, 48, 480, 77]
	  Input			  "Real and imag"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register"
	  SID			  55
	  Ports			  [1, 1]
	  Position		  [300, 320, 340, 360]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "-1,-1,-1,-1"
	  block_type		  "register"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,c80657c5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');text(0"
	  ".46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register1"
	  SID			  56
	  Ports			  [2, 1]
	  Position		  [515, 327, 540, 358]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,6bd0930c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0.24 ],[0.193"
	  "548 0.322581 0.516129 0.709677 0.83871 0.83871 0.774194 0.83871 0.83871 0.645161 0.806452 0.677419 0.516129 0.35483"
	  "9 0.225806 0.387097 0.193548 0.193548 0.258065 0.193548 0.193548 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bl"
	  "ack');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register2"
	  SID			  57
	  Ports			  [1, 1]
	  Position		  [300, 240, 340, 280]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,c80657c5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');text(0"
	  ".46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register3"
	  SID			  58
	  Ports			  [2, 1]
	  Position		  [515, 247, 540, 278]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,6bd0930c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0.24 ],[0.193"
	  "548 0.322581 0.516129 0.709677 0.83871 0.83871 0.774194 0.83871 0.83871 0.645161 0.806452 0.677419 0.516129 0.35483"
	  "9 0.225806 0.387097 0.193548 0.193548 0.258065 0.193548 0.193548 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bl"
	  "ack');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register4"
	  SID			  59
	  Ports			  [2, 1]
	  Position		  [515, 162, 540, 193]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  on
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0,0,0,0,0,0,0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "10.1.3"
	  sg_icon_stat		  "25,31,2,1,white,blue,0,6bd0930c,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.24 0.08 0.32 0.08 0.24 0.52 0.6 0.68 0.96 0.72 0.52 0.36 0.56 0.36 0.52 0.72 0.96 0.68 0.6 0.52 0.24 ],[0.193"
	  "548 0.322581 0.516129 0.709677 0.83871 0.83871 0.774194 0.83871 0.83871 0.645161 0.806452 0.677419 0.516129 0.35483"
	  "9 0.225806 0.387097 0.193548 0.193548 0.258065 0.193548 0.193548 ],[0.98 0.96 0.92]);\nplot([0 1 1 0 0 ],[0 0 1 1 0"
	  " ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon text');\ncolor('black');port_label"
	  "('input',1,'d');\ncolor('black');port_label('input',2,'en');\ncolor('black');port_label('output',1,'q');\ncolor('bl"
	  "ack');text(0.46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register5"
	  SID			  60
	  Ports			  [1, 1]
	  Position		  [735, 175, 775, 215]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,c80657c5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');text(0"
	  ".46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Reference
	  Name			  "Register6"
	  SID			  61
	  Ports			  [1, 1]
	  Position		  [735, 275, 775, 315]
	  LibraryVersion	  "1.2"
	  SourceBlock		  "xbsIndex_r4/Register"
	  SourceType		  "Xilinx Register Block"
	  init			  "0"
	  rst			  off
	  en			  off
	  dbl_ovrd		  off
	  xl_use_area		  off
	  xl_area		  "[0, 0, 0, 0, 0, 0, 0]"
	  has_advanced_control	  "0"
	  sggui_pos		  "20,20,348,193"
	  block_type		  "register"
	  block_version		  "VER_STRING_GOES_HERE"
	  sg_icon_stat		  "40,40,1,1,white,blue,0,c80657c5,right,"
	  sg_mask_display	  "fprintf('','COMMENT: begin icon graphics');\npatch([0 1 1 0 ],[0 0 1 1 ],[0.77 0.82 0.91]);\npat"
	  "ch([0.25 0.075 0.3 0.075 0.25 0.525 0.6 0.675 0.95 0.725 0.5 0.35 0.6 0.35 0.5 0.725 0.95 0.675 0.6 0.525 0.25 ],[0"
	  ".1 0.275 0.5 0.725 0.9 0.9 0.825 0.9 0.9 0.675 0.9 0.75 0.5 0.25 0.1 0.325 0.1 0.1 0.175 0.1 0.1 ],[0.98 0.96 0.92]"
	  ");\nplot([0 1 1 0 0 ],[0 0 1 1 0 ]);\nfprintf('','COMMENT: end icon graphics');\nfprintf('','COMMENT: begin icon te"
	  "xt');\ncolor('black');port_label('input',1,'d');\ncolor('black');port_label('output',1,'q');\ncolor('black');text(0"
	  ".46,0.80,'z^{-1}','texmode','on');\nfprintf('','COMMENT: end icon text');\n"
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator"
	  SID			  62
	  Position		  [465, 333, 480, 347]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator1"
	  SID			  63
	  Position		  [465, 253, 480, 267]
	  ShowName		  off
	}
	Block {
	  BlockType		  Terminator
	  Name			  "Terminator2"
	  SID			  64
	  Position		  [465, 173, 480, 187]
	  ShowName		  off
	}
	Block {
	  BlockType		  Outport
	  Name			  "Stimulus\n"
	  SID			  65
	  Position		  [970, 208, 1000, 222]
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Block {
	  BlockType		  Outport
	  Name			  "Response\n"
	  SID			  66
	  Position		  [970, 238, 1000, 252]
	  Port			  "2"
	  IconDisplay		  "Port number"
	  OutDataType		  "sfix(16)"
	  OutScaling		  "2^0"
	}
	Line {
	  Name			  "B"
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  2
	  DstBlock		  "Gateway In A1"
	  DstPort		  1
	}
	Line {
	  Name			  "A"
	  SrcBlock		  "Complex to\nReal-Imag"
	  SrcPort		  1
	  DstBlock		  "Gateway In A"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway In A"
	  SrcPort		  1
	  Points		  [30, 0]
	  Branch {
	    Points		    [0, 30]
	    Branch {
	      DstBlock		      "AddSub"
	      DstPort		      2
	    }
	    Branch {
	      Points		      [0, 150]
	      DstBlock		      "Register"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, -125]
	    DstBlock		    "Gateway Out2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Gateway In A1"
	  SrcPort		  1
	  Points		  [60, 0]
	  Branch {
	    Points		    [0, -30]
	    Branch {
	      Points		      [0, -80]
	      DstBlock		      "Gateway Out3"
	      DstPort		      1
	    }
	    Branch {
	      DstBlock		      "AddSub"
	      DstPort		      1
	    }
	  }
	  Branch {
	    Points		    [0, 60]
	    DstBlock		    "Register2"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Register"
	  SrcPort		  1
	  DstBlock		  "FIR Compiler 5.0 2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub3"
	  SrcPort		  1
	  DstBlock		  "Register5"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub1"
	  SrcPort		  1
	  DstBlock		  "Register6"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out"
	  SrcPort		  1
	  Points		  [0, 40]
	  DstBlock		  "Real-Imag to\nComplex1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out1"
	  SrcPort		  1
	  Points		  [0, -45]
	  DstBlock		  "Real-Imag to\nComplex1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "In1"
	  SrcPort		  1
	  Points		  [0, 10]
	  DstBlock		  "Complex to\nReal-Imag"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Gateway Out3"
	  SrcPort		  1
	  Points		  [15, 0; 0, -20]
	  DstBlock		  "Real-Imag to\nComplex2"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Gateway Out2"
	  SrcPort		  1
	  Points		  [15, 0; 0, 20]
	  DstBlock		  "Real-Imag to\nComplex2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert3"
	  SrcPort		  1
	  Points		  [25, 0; 0, 25]
	  Branch {
	    DstBlock		    "AddSub3"
	    DstPort		    2
	  }
	  Branch {
	    Points		    [0, 80]
	    DstBlock		    "AddSub1"
	    DstPort		    1
	  }
	}
	Line {
	  SrcBlock		  "Convert"
	  SrcPort		  1
	  Points		  [5, 0; 0, -80]
	  DstBlock		  "AddSub3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Convert1"
	  SrcPort		  1
	  Points		  [25, 0; 0, -40]
	  DstBlock		  "AddSub1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex1"
	  SrcPort		  1
	  DstBlock		  "NaN Filter"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "NaN Filter"
	  SrcPort		  2
	  DstBlock		  "Response\n"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "NaN Filter"
	  SrcPort		  1
	  DstBlock		  "Stimulus\n"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Real-Imag to\nComplex2"
	  SrcPort		  1
	  Points		  [410, 0]
	  DstBlock		  "NaN Filter"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 2"
	  SrcPort		  2
	  DstBlock		  "Terminator"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 2"
	  SrcPort		  1
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Register1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 2"
	  SrcPort		  3
	  Points		  [60, 0; 0, -10]
	  DstBlock		  "Register1"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 1"
	  SrcPort		  1
	  Points		  [60, 0; 0, 15]
	  DstBlock		  "Register3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 1"
	  SrcPort		  3
	  Points		  [60, 0; 0, -10]
	  DstBlock		  "Register3"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 1"
	  SrcPort		  2
	  DstBlock		  "Terminator1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register2"
	  SrcPort		  1
	  DstBlock		  "FIR Compiler 5.0 1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register3"
	  SrcPort		  1
	  DstBlock		  "Convert"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register1"
	  SrcPort		  1
	  DstBlock		  "Convert1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 "
	  SrcPort		  3
	  Points		  [60, 0; 0, -15]
	  DstBlock		  "Register4"
	  DstPort		  2
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 "
	  SrcPort		  2
	  DstBlock		  "Terminator2"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "AddSub"
	  SrcPort		  1
	  DstBlock		  "FIR Compiler 5.0 "
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register4"
	  SrcPort		  1
	  DstBlock		  "Convert3"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register5"
	  SrcPort		  1
	  DstBlock		  "Gateway Out"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "Register6"
	  SrcPort		  1
	  DstBlock		  "Gateway Out1"
	  DstPort		  1
	}
	Line {
	  SrcBlock		  "FIR Compiler 5.0 "
	  SrcPort		  1
	  Points		  [60, 0; 0, 10]
	  DstBlock		  "Register4"
	  DstPort		  1
	}
      }
    }
    Line {
      Name		      "A+J*B"
      Labels		      [0, 0]
      SrcBlock		      "Complex Random\nSource"
      SrcPort		      1
      Points		      [55, 0]
      Branch {
	DstBlock		"Complex \"Reference\" Filter\n(C+J*D)"
	DstPort			1
      }
      Branch {
	Points			[0, 115]
	Branch {
	  Points		  [0, 110]
	  DstBlock		  "Xilinx Filter"
	  DstPort		  1
	}
	Branch {
	  DstBlock		  "Complex Filter implemented \nwith 3 real filters, rather than 4.  "
	  DstPort		  1
	}
      }
      Branch {
	Points			[0, -35]
	DstBlock		"Mux2"
	DstPort			1
      }
    }
    Line {
      SrcBlock		      "Xilinx Filter"
      SrcPort		      2
      DstBlock		      "Mux3"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Complex \"Reference\" Filter\n(C+J*D)"
      SrcPort		      1
      DstBlock		      "Mux2"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Complex Filter implemented \nwith 3 real filters, rather than 4.  "
      SrcPort		      2
      DstBlock		      "Mux1"
      DstPort		      2
    }
    Line {
      SrcBlock		      "Xilinx Filter"
      SrcPort		      1
      DstBlock		      "Mux3"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux3"
      SrcPort		      1
      DstBlock		      "Xilinx\nTransfer Function1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Complex Filter implemented \nwith 3 real filters, rather than 4.  "
      SrcPort		      1
      DstBlock		      "Mux1"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux1"
      SrcPort		      1
      DstBlock		      "Modified Reference\nTransfer Function"
      DstPort		      1
    }
    Line {
      SrcBlock		      "Mux2"
      SrcPort		      1
      DstBlock		      "Reference\nTransfer Function"
      DstPort		      1
    }
    Annotation {
      Name		      "X=(A+jB)     complex signal\nH=(C+jD)     complex filter\nY=X*H ( note: * = convolution)\nY=(A+jB)*"
      "(C+jD)\nY=(B-A)*C - B*(C-D)+j((B-A)*C+A*(C+D))"
      Position		      [507, 279]
      HorizontalAlignment     "left"
      BackgroundColor	      "[0.980392, 0.980392, 0.972549]"
      DropShadow	      on
      FontName		      "Arial"
      FontSize		      14
      FontWeight	      "bold"
    }
    Annotation {
      Name		      "Example showing how to build a complex FIR filter\n using FIR compiler IP blocks"
      Position		      [402, 52]
      FontName		      "Arial"
      FontSize		      24
    }
  }
}
MatData {
  NumRecords		  5
  DataRecord {
    Tag			    DataTag4
    Data		    "  %)30     .    V$D   8    (     @         %    \"     $    !     0         %  0 !@    $    ,    <V%V96"
    "0 =V]R:P        X   # )   !@    @    \"          4    (     0    $    !          4 !  ,     0   !@   !S:&%R960    "
    "   !C;VUP:6QA=&EO;@ .    F 4   8    (     @         %    \"     $    !     0         %  0 $P    $   \"8    8V]M<&E"
    "L871I;VX          &-O;7!I;&%T:6]N7VQU=     !S:6UU;&EN:U]P97)I;V0     :6YC<E]N971L:7-T         '1R:6U?=F)I=',      "
    "     !D8FQ?;W9R9               9&5P<F5C871E9%]C;VYT<F]L &)L;V-K7VEC;VY?9&ES<&QA>0 .    .     8    (    !          "
    "%    \"     $    '     0         0    !P   '1A<F=E=#0 #@   .@\"   &    \"     (         !0    @    !     0    $   "
    "      !0 $  <    !    #@   &ME>7,   !V86QU97,    .    : $   8    (     0         %    \"     $    $     0         "
    ".    0     8    (    !          %    \"     $    +     0         0    \"P   $A$3\"!.971L:7-T       .    4     8   "
    " (    !          %    \"     $    ?     0         0    'P   $U,-3 V(\"A0;VEN=\"UT;RUP;VEN=\"!%=&AE<FYE=\"D #@   $ "
    "    &    \"     0         !0    @    !    #P    $         $     \\   !4:6UI;F<@06YA;'ES:7, #@   %     &    \"     "
    "0         !0    @    !    &0    $         $    !D   !4:6UI;F<@86YD(%!O=V5R($%N86QY<VES          X    H 0  !@    @ "
    "   !          4    (     0    0    !          X    X    !@    @    $          4    (     0    <    !         !    "
    " '    =&%R9V5T,0 .    .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#( #@   #@    "
    "&    \"     0         !0    @    !    !P    $         $     <   !T87)G970S  X    X    !@    @    $          4    ("
    "     0    <    !         !     '    =&%R9V5T-  .    0     8    (    !          %    \"     $    )     0         0 "
    "   \"0   #$O,3 P,# P,          .    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X   !( "
    "   !@    @    $          4    (     0   !<    !         !     7    179E<GEW:&5R92!I;B!3=6)3>7-T96T #@   $@    &   "
    " \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (   "
    " !          %    \"     $    #     0         0  , ;V9F  X    X    !@    @    $          4    (     0    <    !    "
    "     !     '    1&5F875L=  .    R!X   8    (     @         %    \"     $    !     0         %  0 \"     $    @    "
    "=&%R9V5T,0!T87)G970R '1A<F=E=#, =&%R9V5T-  .    0 8   8    (     @         %    \"     $    !     0         %  0 %"
    "P    $   \"> 0  >&EL:6YX9F%M:6QY              !P87)T                         '-P965D                        <&%C:V"
    "%G90                    !S>6YT:&5S:7-?=&]O;            &1I<F5C=&]R>0                  =&5S=&)E;F-H                "
    "  !S>7-C;&M?<&5R:6]D             &-O<F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X               !E=F%L7V9I96QD      "
    "           &)L;V-K7W1Y<&4                 8VQO8VM?;&]C                  !S>6YT:&5S:7-?;&%N9W5A9V4      &-E7V-L<@  "
    "                    <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0   "
    " .    .     8    (    !          %    \"     $    '     0         0    !P   '9I<G1E>#4 #@   $     &    \"     0   "
    "      !0    @    !    \"0    $         $     D   !X8S5V<W@U,'0         #@   #     &    \"     0         !0    @   "
    " !     @    $         $  \" \"TQ   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,"
    "3$S-@  #@   #     &    \"     0         !0    @    !     P    $         $  # %A35  .    0     8    (    !         "
    " %    \"     $    .     0         0    #@   \"XO;F5T;&ES=%]S;VQN   .    ,     8    (    !          %    \"     $  "
    "  \"     0         0  ( ;VX   X    P    !@    @    $          4    (     0    $    !         !   0 U    #@   $@   "
    " &    \"     0         !0    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8   "
    " (    !          %    \"     $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $    "
    "!         !   0 P    #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P"
    "    !@    @    $          4    (               !         !          #@   #     &    \"     0         !0    @    ! "
    "   !     $         $  $ %9(1$P.    .     8    (    !@         %    \"     $    !     0         )    \"            "
    "   #@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X   !(    !@    @    $ "
    "         4    (     0   !0    !         !     4    0VQO8VL@1V5N97)A=&]R*$1#32D     #@   #     &    \"     0       "
    "  !0    @    !     0    $         $  ! #4    .    ( D   8    (     @         %    \"     $    !     0         %  0"
    " %P    $    1 @  >&EL:6YX9F%M:6QY              !P87)T                         '-P965D                        <&%C:"
    "V%G90                    !S>6YT:&5S:7-?=&]O;            &1I<F5C=&]R>0                  =&5S=&)E;F-H               "
    "   !S>7-C;&M?<&5R:6]D             &-O<F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X               !E=F%L7V9I96QD     "
    "            &)L;V-K7W1Y<&4                 8VQO8VM?;&]C                  !S>6YT:&5S:7-?;&%N9W5A9V4      &-E7V-L<@ "
    "                     <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 9"
    "V5T:6UP;W)T8FQO8VM?9F-N      !S971T:6YG<U]F8VX              '9E<G-I;VX                     8VQO8VM?<V5T=&EN9W,    "
    "       !P;W-T9V5N97)A=&EO;E]F8VX                .    .     8    (    !          %    \"     $    '     0         0"
    "    !P   '9I<G1E>#4 #@   $     &    \"     0         !0    @    !    \"0    $         $     D   !X8S5V<W@U,'0     "
    "    #@   #     &    \"     0         !0    @    !     @    $         $  \" \"TQ   .    .     8    (    !          "
    "%    \"     $    &     0         0    !@   &9F,3$S-@  #@   #     &    \"     0         !0    @    !     P    $    "
    "     $  # %A35  .    0     8    (    !          %    \"     $    .     0         0    #@   \"XO;F5T;&ES=%]H=V-S   "
    ".    ,     8    (    !          %    \"     $    \"     0         0  ( ;VX   X    P    !@    @    $          4    "
    "(     0    (    !         !   @ Q,   #@   $@    &    \"     0         !0    @    !    &     $         $    !@   !!"
    "8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \"     $    #     0         0  , ;V9F  X    P"
    "    !@    @    $          4    (     0    $    !         !   0 P    #@   #@    &    \"     0         !0    @    ! "
    "   !@    $         $     8   !S>7-G96X   X    X    !@    @    $          4    (     0    4    !         !     %   "
    " 1FEX960    .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    &    "
    "      4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !     "
    "0         )    \"               #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#;&]C:"
    "R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     P    $         $  # #$P,  .    2     8    (    ! "
    "         %    \"     $    5     0         0    %0   'AL1V5T2'=C;W-I;4)L;V-K3F%M90    X   !(    !@    @    $       "
    "   4    (     0   !(    !         !     2    >&Q%=&AE<FYE=%-E='1I;F=S        #@   #     &    \"     0         !0  "
    "  @    !    !     $         $  $ #$P+C$.    , $   8    (     @         %    \"     $    !     0         %  0 $P   "
    " $    Y    <V]U<F-E7W!E<FEO9        &1U=%]P97)I;V1?86QL;W=E9 !D=71?<&5R:6]D7V1E9F%U;'0           X    P    !@    @"
    "    $          4    (     0    $    !         !   0 U    #@   $     &    \"     0         !0    @    !    #0    $ "
    "        $     T   !;,3 L,34L,C L,S!=    #@   #     &    \"     0         !0    @    !     @    $         $  \" #$P"
    "   .    4     8    (    !          %    \"     $    :     0         0    &@   $U,-3 V7U!0171H7U!O<W1'96YE<F%T:6]N "
    "       #@   *@'   &    \"     (         !0    @    !     0    $         !0 $ !<    !    ^@$  'AI;&EN>&9A;6EL>0    "
    "          <&%R=                         !S<&5E9                        '!A8VMA9V4                     <WEN=&AE<VES"
    "7W1O;VP           !D:7)E8W1O<GD                  '1E<W1B96YC:                   <WES8VQK7W!E<FEO9             !C;W"
    ")E7V=E;F5R871I;VX          ')U;E]C;W)E9V5N                979A;%]F:65L9                 !B;&]C:U]T>7!E            "
    "     &-L;V-K7VQO8P                  <WEN=&AE<VES7VQA;F=U86=E      !C95]C;'(                      '!R97-E<G9E7VAI97"
    ")A<F-H>0      8VQO8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D '!O<W1G96YE<F%T:6]N7V9C;@      =F5R<VEO"
    ";@                    !S971T:6YG<U]F8VX              &-U<W1O;5]S971T:6YG<P                  #@   #@    &    \"    "
    " 0         !0    @    !    !P    $         $     <   !V:7)T97@V  X   !     !@    @    $          4    (     0    H"
    "    !         !     *    >&,V=G-X,S$U=         X    P    !@    @    $          4    (     0    (    !         !   "
    "@ M,0  #@   #@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q-38   X    P    !@    @   "
    " $          4    (     0    ,    !         !   P!84U0 #@   $     &    \"     0         !0    @    !    \"P    $   "
    "      $     L    N+W1I;6EN9U]V-0      #@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ "
    ".    ,     8    (    !          %    \"     $    $     0         0  0 ,BXW-0X   !(    !@    @    $          4    ("
    "     0   !@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    ! "
    "    P    $         $  # &]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    X  "
    "  !@    @    $          4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (    !          %    "
    "\"                0         0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#"
    "@   #@    &    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &     "
    "     4    (     0    $    !          D    (               .    0     8    (    !          %    \"     $    -     0"
    "         0    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 "
    "P  X   !(    !@    @    $          4    (     0   !8    !         !     6    >&Q4:6UI;F=0;W-T1V5N97)A=&EO;@  #@   "
    "#     &    \"     0         !0    @    !    !     $         $  $ #$Q+C(.    0     8    (    !          %    \"    "
    " $    0     0         0    $    'AL5&EM:6YG4V5T=&EN9W,.    .     8    (     @         %    \"     $    !     0    "
    "     %  0  0    $         #@   $@'   &    \"     (         !0    @    !     0    $         !0 $ !<    !    XP$  'A"
    "I;&EN>&9A;6EL>0              <&%R=                         !S<&5E9                        '!A8VMA9V4              "
    "       <WEN=&AE<VES7W1O;VP           !D:7)E8W1O<GD                  '1E<W1B96YC:                   <WES8VQK7W!E<FE"
    "O9             !C;W)E7V=E;F5R871I;VX          ')U;E]C;W)E9V5N                979A;%]F:65L9                 !B;&]C:"
    "U]T>7!E                 &-L;V-K7VQO8P                  <WEN=&AE<VES7VQA;F=U86=E      !C95]C;'(                    "
    "  '!R97-E<G9E7VAI97)A<F-H>0      8VQO8VM?=W)A<'!E<@            !D8VU?:6YP=71?8VQO8VM?<&5R:6]D '9E<G-I;VX          "
    "           <&]S=&=E;F5R871I;VY?9F-N      !S971T:6YG<U]F8VX                     #@   #@    &    \"     0         !0"
    "    @    !    !P    $         $     <   !V:7)T97@V  X   !     !@    @    $          4    (     0    H    !        "
    " !     *    >&,V=G-X,S$U=         X    P    !@    @    $          4    (     0    (    !         !   @ M,0  #@   #"
    "@    &    \"     0         !0    @    !    !@    $         $     8   !F9C$Q-38   X    P    !@    @    $          4"
    "    (     0    ,    !         !   P!84U0 #@   #@    &    \"     0         !0    @    !    \"     $         $     @"
    "    N+W1I;6EN9PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0 "
    "        !0    @    !     @    $         $  \" #$P   .    2     8    (    !          %    \"     $    8     0      "
    "   0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   "
    "P!O9F8 #@   #     &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !         "
    " %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   #     &    \"     0         !0    @               $   "
    "      $          .    ,     8    (    !          %    \"     $    $     0         0  0 5DA$3 X    X    !@    @    "
    "&          4    (     0    $    !          D    (               .    .     8    (    !@         %    \"     $    !"
    "     0         )    \"               #@   $     &    \"     0         !0    @    !    #0    $         $     T   !#"
    ";&]C:R!%;F%B;&5S    #@   #     &    \"     0         !0    @    !     0    $         $  ! #4    .    ,     8    ( "
    "   !          %    \"     $    $     0         0  0 ,3$N,@X   !(    !@    @    $          4    (     0   !8    !  "
    "       !     6    >&Q4:6UI;F=0;W-T1V5N97)A=&EO;@  #@   $     &    \"     0         !0    @    !    $     $        "
    " $    !    !X;%1I;6EN9U-E='1I;F=S#@   , D   &    \"     (         !0    @    !     0    $         !0 $  P    !    "
    "&    '-H87)E9        &-O;7!I;&%T:6]N  X   \"8!0  !@    @    \"          4    (     0    $    !          4 !  3    "
    " 0   )@   !C;VUP:6QA=&EO;@          8V]M<&EL871I;VY?;'5T     '-I;75L:6YK7W!E<FEO9     !I;F-R7VYE=&QI<W0         ='"
    ")I;5]V8FET<P           &1B;%]O=G)D              !D97!R96-A=&5D7V-O;G1R;VP 8FQO8VM?:6-O;E]D:7-P;&%Y  X    X    !@  "
    "  @    $          4    (     0    <    !         !     '    =&%R9V5T-  .    Z (   8    (     @         %    \"    "
    " $    !     0         %  0 !P    $    .    :V5Y<P   '9A;'5E<P    X   !H 0  !@    @    !          4    (     0    0"
    "    !          X   !     !@    @    $          4    (     0    L    !         !     +    2$1,($YE=&QI<W0       X  "
    " !0    !@    @    $          4    (     0   !\\    !         !     ?    34PU,#8@*%!O:6YT+71O+7!O:6YT($5T:&5R;F5T*0"
    " .    0     8    (    !          %    \"     $    /     0         0    #P   %1I;6EN9R!!;F%L>7-I<P .    4     8    "
    "(    !          %    \"     $    9     0         0    &0   %1I;6EN9R!A;F0@4&]W97(@06YA;'ES:7,         #@   \"@!   "
    "&    \"     $         !0    @    !    !     $         #@   #@    &    \"     0         !0    @    !    !P    $    "
    "     $     <   !T87)G970Q  X    X    !@    @    $          4    (     0    <    !         !     '    =&%R9V5T,@ . "
    "   .     8    (    !          %    \"     $    '     0         0    !P   '1A<F=E=#, #@   #@    &    \"     0      "
    "   !0    @    !    !P    $         $     <   !T87)G970T  X   !     !@    @    $          4    (     0    D    !   "
    "      !     )    ,2\\Q,# P,# P          X    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 "
    "#@   $@    &    \"     0         !0    @    !    %P    $         $    !<   !%=F5R>7=H97)E(&EN(%-U8E-Y<W1E;0 .    2"
    "     8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !"
    "@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #@    &    \"     0         !0    @    !    !P"
    "    $         $     <   !$969A=6QT  X   #('@  !@    @    \"          4    (     0    $    !          4 !  (     0 "
    "  \"    !T87)G970Q '1A<F=E=#( =&%R9V5T,P!T87)G970T  X   ! !@  !@    @    \"          4    (     0    $    !       "
    "   4 !  7     0   )X!  !X:6QI;GAF86UI;'D              '!A<G0                         <W!E960                      "
    " !P86-K86=E                     '-Y;G1H97-I<U]T;V]L            9&ER96-T;W)Y                  !T97-T8F5N8V@        "
    "          '-Y<V-L:U]P97)I;V0             8V]R95]G96YE<F%T:6]N          !R=6Y?8V]R96=E;@               &5V86Q?9FEE;"
    "&0                 8FQO8VM?='EP90                !C;&]C:U]L;V,                  '-Y;G1H97-I<U]L86YG=6%G90      8V5"
    "?8VQR                      !P<F5S97)V95]H:65R87)C:'D      &-L;V-K7W=R87!P97(             9&-M7VEN<'5T7V-L;V-K7W!E<"
    "FEO9     X    X    !@    @    $          4    (     0    <    !         !     '    =FER=&5X-0 .    0     8    (   "
    " !          %    \"     $    )     0         0    \"0   'AC-79S>#4P=          .    ,     8    (    !          %   "
    " \"     $    \"     0         0  ( +3$   X    X    !@    @    $          4    (     0    8    !         !     &   "
    " 9F8Q,3,V   .    ,     8    (    !          %    \"     $    #     0         0  , 6%-4  X   !     !@    @    $    "
    "      4    (     0    X    !         !     .    +B]N971L:7-T7W-O;&X   X    P    !@    @    $          4    (     0"
    "    (    !         !   @!O;@  #@   #     &    \"     0         !0    @    !     0    $         $  ! #4    .    2  "
    "   8    (    !          %    \"     $    8     0         0    &    $%C8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@ "
    "   @    $          4    (     0    ,    !         !   P!O9F8 #@   #     &    \"     0         !0    @    !     0  "
    "  $         $  ! #     .    .     8    (    !          %    \"     $    &     0         0    !@   '-Y<V=E;@  #@   "
    "#     &    \"     0         !0    @               $         $          .    ,     8    (    !          %    \"    "
    " $    $     0         0  0 5DA$3 X    X    !@    @    &          4    (     0    $    !          D    (           "
    "    .    .     8    (    !@         %    \"     $    !     0         )    \"               #@   $@    &    \"     "
    "0         !0    @    !    %     $         $    !0   !#;&]C:R!'96YE<F%T;W(H1$--*0     .    ,     8    (    !       "
    "   %    \"     $    !     0         0  $ -0    X    @\"0  !@    @    \"          4    (     0    $    !          4"
    " !  7     0   !$\"  !X:6QI;GAF86UI;'D              '!A<G0                         <W!E960                       !P"
    "86-K86=E                     '-Y;G1H97-I<U]T;V]L            9&ER96-T;W)Y                  !T97-T8F5N8V@           "
    "       '-Y<V-L:U]P97)I;V0             8V]R95]G96YE<F%T:6]N          !R=6Y?8V]R96=E;@               &5V86Q?9FEE;&0 "
    "                8FQO8VM?='EP90                !C;&]C:U]L;V,                  '-Y;G1H97-I<U]L86YG=6%G90      8V5?8V"
    "QR                      !P<F5S97)V95]H:65R87)C:'D      &-L;V-K7W=R87!P97(             9&-M7VEN<'5T7V-L;V-K7W!E<FEO"
    "9 !G971I;7!O<G1B;&]C:U]F8VX      '-E='1I;F=S7V9C;@              =F5R<VEO;@                    !C;&]C:U]S971T:6YG<P"
    "           '!O<W1G96YE<F%T:6]N7V9C;@                X    X    !@    @    $          4    (     0    <    !        "
    " !     '    =FER=&5X-0 .    0     8    (    !          %    \"     $    )     0         0    \"0   'AC-79S>#4P=   "
    "       .    ,     8    (    !          %    \"     $    \"     0         0  ( +3$   X    X    !@    @    $        "
    "  4    (     0    8    !         !     &    9F8Q,3,V   .    ,     8    (    !          %    \"     $    #     0   "
    "      0  , 6%-4  X   !     !@    @    $          4    (     0    X    !         !     .    +B]N971L:7-T7VAW8W,   X"
    "    P    !@    @    $          4    (     0    (    !         !   @!O;@  #@   #     &    \"     0         !0    @ "
    "   !     @    $         $  \" #$P   .    2     8    (    !          %    \"     $    8     0         0    &    $%C"
    "8V]R9&EN9R!T;R!\";&]C:R!-87-K<PX    P    !@    @    $          4    (     0    ,    !         !   P!O9F8 #@   #   "
    "  &    \"     0         !0    @    !     0    $         $  ! #     .    .     8    (    !          %    \"     $  "
    "  &     0         0    !@   '-Y<V=E;@  #@   #@    &    \"     0         !0    @    !    !0    $         $     4   "
    "!&:7AE9     X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    &    \"     8    "
    "     !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    (     0    $    !"
    "          D    (               .    0     8    (    !          %    \"     $    -     0         0    #0   $-L;V-K("
    "$5N86)L97,    .    ,     8    (    !          %    \"     $    #     0         0  , ,3 P  X   !(    !@    @    $  "
    "        4    (     0   !4    !         !     5    >&Q'971(=V-O<VEM0FQO8VM.86UE    #@   $@    &    \"     0        "
    " !0    @    !    $@    $         $    !(   !X;$5T:&5R;F5T4V5T=&EN9W,        .    ,     8    (    !          %    \""
    "     $    $     0         0  0 ,3 N,0X    P 0  !@    @    \"          4    (     0    $    !          4 !  3     0"
    "   #D   !S;W5R8V5?<&5R:6]D        9'5T7W!E<FEO9%]A;&QO=V5D &1U=%]P97)I;V1?9&5F875L=           #@   #     &    \"  "
    "   0         !0    @    !     0    $         $  ! #4    .    0     8    (    !          %    \"     $    -     0  "
    "       0    #0   %LQ,\"PQ-2PR,\"PS,%T    .    ,     8    (    !          %    \"     $    \"     0         0  ( ,3"
    "    X   !0    !@    @    $          4    (     0   !H    !         !     :    34PU,#9?4%!%=&A?4&]S=$=E;F5R871I;VX "
    "       .    J <   8    (     @         %    \"     $    !     0         %  0 %P    $   #Z 0  >&EL:6YX9F%M:6QY     "
    "         !P87)T                         '-P965D                        <&%C:V%G90                    !S>6YT:&5S:7-"
    "?=&]O;            &1I<F5C=&]R>0                  =&5S=&)E;F-H                  !S>7-C;&M?<&5R:6]D             &-O<"
    "F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X               !E=F%L7V9I96QD                 &)L;V-K7W1Y<&4            "
    "     8VQO8VM?;&]C                  !S>6YT:&5S:7-?;&%N9W5A9V4      &-E7V-L<@                      <')E<V5R=F5?:&EE<"
    "F%R8VAY      !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 <&]S=&=E;F5R871I;VY?9F-N      !V97)S:6]"
    "N                     '-E='1I;F=S7V9C;@              8W5S=&]M7W-E='1I;F=S                   .    .     8    (    !"
    "          %    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \""
    "@    $         $     H   !X8S9V<W@S,35T        #@   #     &    \"     0         !0    @    !     @    $         $ "
    " \" \"TQ   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \""
    "     0         !0    @    !     P    $         $  # %A35  .    0     8    (    !          %    \"     $    +     0"
    "         0    \"P   \"XO=&EM:6YG7W8U       .    ,     8    (    !          %    \"     $    #     0         0  , ;"
    "V9F  X    P    !@    @    $          4    (     0    0    !         !  !  R+C<U#@   $@    &    \"     0         !0"
    "    @    !    &     $         $    !@   !!8V-O<F1I;F<@=&\\@0FQO8VL@36%S:W,.    ,     8    (    !          %    \" "
    "    $    #     0         0  , ;V9F  X    P    !@    @    $          4    (     0    $    !         !   0 P    #@  "
    " #@    &    \"     0         !0    @    !    !@    $         $     8   !S>7-G96X   X    P    !@    @    $         "
    " 4    (               !         !          #@   #     &    \"     0         !0    @    !    !     $         $  $ %"
    "9(1$P.    .     8    (    !@         %    \"     $    !     0         )    \"               #@   #@    &    \"    "
    " 8         !0    @    !     0    $         \"0    @               X   !     !@    @    $          4    (     0    "
    "T    !         !     -    0VQO8VL@16YA8FQE<P    X    P    !@    @    $          4    (     0    ,    !         !  "
    " P Q,#  #@   $@    &    \"     0         !0    @    !    %@    $         $    !8   !X;%1I;6EN9U!O<W1'96YE<F%T:6]N "
    "  .    ,     8    (    !          %    \"     $    $     0         0  0 ,3$N,@X   !     !@    @    $          4   "
    " (     0   !     !         !     0    >&Q4:6UI;F=3971T:6YG<PX    X    !@    @    \"          4    (     0    $    "
    "!          4 !  !     0         .    2 <   8    (     @         %    \"     $    !     0         %  0 %P    $   #C"
    " 0  >&EL:6YX9F%M:6QY              !P87)T                         '-P965D                        <&%C:V%G90        "
    "            !S>6YT:&5S:7-?=&]O;            &1I<F5C=&]R>0                  =&5S=&)E;F-H                  !S>7-C;&M?"
    "<&5R:6]D             &-O<F5?9V5N97)A=&EO;@          <G5N7V-O<F5G96X               !E=F%L7V9I96QD                 &"
    ")L;V-K7W1Y<&4                 8VQO8VM?;&]C                  !S>6YT:&5S:7-?;&%N9W5A9V4      &-E7V-L<@              "
    "        <')E<V5R=F5?:&EE<F%R8VAY      !C;&]C:U]W<F%P<&5R             &1C;5]I;G!U=%]C;&]C:U]P97)I;V0 =F5R<VEO;@    "
    "                !P;W-T9V5N97)A=&EO;E]F8VX      '-E='1I;F=S7V9C;@                     .    .     8    (    !       "
    "   %    \"     $    '     0         0    !P   '9I<G1E>#8 #@   $     &    \"     0         !0    @    !    \"@    $"
    "         $     H   !X8S9V<W@S,35T        #@   #     &    \"     0         !0    @    !     @    $         $  \" \""
    "TQ   .    .     8    (    !          %    \"     $    &     0         0    !@   &9F,3$U-@  #@   #     &    \"     "
    "0         !0    @    !     P    $         $  # %A35  .    .     8    (    !          %    \"     $    (     0     "
    "    0    \"    \"XO=&EM:6YG#@   #     &    \"     0         !0    @    !     P    $         $  # &]F9@ .    ,     "
    "8    (    !          %    \"     $    \"     0         0  ( ,3    X   !(    !@    @    $          4    (     0   !"
    "@    !         !     8    06-C;W)D:6YG('1O($)L;V-K($UA<VMS#@   #     &    \"     0         !0    @    !     P    $"
    "         $  # &]F9@ .    ,     8    (    !          %    \"     $    !     0         0  $ ,     X    X    !@    @ "
    "   $          4    (     0    8    !         !     &    <WES9V5N   .    ,     8    (    !          %    \"        "
    "        0         0          X    P    !@    @    $          4    (     0    0    !         !  ! !62$1,#@   #@    "
    "&    \"     8         !0    @    !     0    $         \"0    @               X    X    !@    @    &          4    "
    "(     0    $    !          D    (               .    0     8    (    !          %    \"     $    -     0         0"
    "    #0   $-L;V-K($5N86)L97,    .    ,     8    (    !          %    \"     $    !     0         0  $ -0    X    P "
    "   !@    @    $          4    (     0    0    !         !  !  Q,2XR#@   $@    &    \"     0         !0    @    !  "
    "  %@    $         $    !8   !X;%1I;6EN9U!O<W1'96YE<F%T:6]N   .    0     8    (    !          %    \"     $    0   "
    "  0         0    $    'AL5&EM:6YG4V5T=&EN9W,"
  }
  DataRecord {
    Tag			    DataTag3
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag2
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag1
    Data		    "  %)30     .    ,     8    (    !          %    \"                0         0          "
  }
  DataRecord {
    Tag			    DataTag0
    Data		    "  %)30     .    V     8    (     @         %    \"     $    !     0         %  0 \"0    $    2    4V5E9"
    "       4V5E9$9L86<         #@   #@    &    \"     0         !0    @    !    !0    $         $     4    R,S$Q,P    "
    "X   !     !@    @    $          4    (     0    T    !         !     -    1&].;W13879E4V5E9     "
  }
}
