GowinSynthesis start
Running parser ...
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v'
Undeclared symbol 'O_pll_phase', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":590)
Undeclared symbol 'O_pll_phase_lock', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":591)
Undeclared symbol 'lcd_', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":656)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DDR3MI\DDR3MI.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\RX\DVI_RX.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\TX\DVI_TX.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Frame_Buffer\Frame_Buffer.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\PLL\HDMI_PLL.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\PLL\SYS_PLL.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDMA.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBRCC.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v'
Undeclared symbol 'hdmi4_rst_n', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":57)
Undeclared symbol 'vo_hs', assumed default net type 'wire'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":91)
WARN  (EX3801) : Parameter 'H_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":141)
WARN  (EX3801) : Parameter 'V_TOTAL' becomes localparam in 'vga_timing' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":142)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v'
WARN  (EX3788) : Block identifier is required on this block("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":237)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v'
WARN  (EX3788) : Block identifier is required on this block("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":311)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\VexRiscv.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\binarizer.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\cutter.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\edger.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filler.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\rgb2ycbcr.v'
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v'
WARN  (EX3801) : Parameter 'DATA_WIDTH' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":28)
WARN  (EX3801) : Parameter 'CHANNELS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":29)
WARN  (EX3801) : Parameter 'BUFFER_SIZE' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":30)
WARN  (EX3801) : Parameter 'DISCARD_CNT_WIDTH' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":32)
WARN  (EX3801) : Parameter 'FRACTION_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":33)
WARN  (EX3801) : Parameter 'SCALE_INT_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":34)
WARN  (EX3801) : Parameter 'SCALE_FRAC_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":35)
WARN  (EX3801) : Parameter 'SCALE_BITS' becomes localparam in 'scaler' with formal parameter declaration list("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":36)
WARN  (EX3788) : Block identifier is required on this block("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":652)
Analyzing Verilog file 'F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v'
Compiling module 'Cyber'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":4)
Compiling module 'BufferCC_RST'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1020)
Compiling module 'JtagBridge'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1181)
Compiling module 'FlowCCUnsafeByToggle'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1998)
Compiling module 'BufferCC_JTAG'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":2070)
Compiling module 'Debugger'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1911)
Compiling module 'VexRiscv'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\VexRiscv.v":1)
Extracting RAM for identifier 'RegFilePlugin_regFile'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\VexRiscv.v":1083)
Compiling module 'StreamFifoLowLatency'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1038)
Compiling module 'StreamFifo_VexRisv'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":1086)
Compiling module 'MasterArbiter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":2096)
Compiling module 'AhbBridge'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v":1)
Compiling module 'AhbPRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v":123)
WARN  (EX2420) : Latch inferred for net 'Ahb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v":180)
WARN  (EX2420) : Latch inferred for net '_zz_io_input_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v":226)
Compiling module 'AhbRCC'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBRCC.v":1)
WARN  (EX2420) : Latch inferred for net 'io_ahb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBRCC.v":116)
Compiling module 'HDMI_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\PLL\HDMI_PLL.v":10)
Compiling module 'SYS_PLL'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\PLL\SYS_PLL.v":10)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 4 for port 'io_ahb_PADDR'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":511)
Compiling module 'AHBDMA'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDMA.v":1)
Compiling module 'Frame_Buffer'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Frame_Buffer\Frame_Buffer.v":5020)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Frame_Buffer\Frame_Buffer.v":5019)
WARN  (EX3670) : Actual bit length 29 differs from formal bit length 28 for port 'O_addr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDMA.v":89)
Compiling module 'DDR3MI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DDR3MI\DDR3MI.v":31949)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DDR3MI\DDR3MI.v":31948)
WARN  (EX3670) : Actual bit length 16 differs from formal bit length 15 for port 'O_ddr_addr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDMA.v":129)
Compiling module 'EDID_PROM_Top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v":819)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v":818)
Compiling module 'DVI_RX'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\RX\DVI_RX.v":7006)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\RX\DVI_RX.v":7005)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 4 for port 'O_pll_phase'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":590)
Compiling module 'AhbDVP'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":1)
WARN  (EX2420) : Latch inferred for net 'io_ahb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":131)
Compiling module 'AHBVI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1)
Compiling module 'testpattern'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":149)
Compiling module 'CAM'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":415)
WARN  (EX3791) : Expression size 6 truncated to fit in target size 5("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":452)
Compiling module 'timing_check'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":587)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":672)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":698)
WARN  (EX3791) : Expression size 9 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":715)
Compiling module 'lut_ov5640_rgb565(HActive=12'd1280,VActive=12'd720,HTotal=13'd1892,VTotal=13'd740,USE_4vs3_frame="false")'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1907)
Compiling module 'i2c_config'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":741)
Compiling module 'i2c_master_top'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":860)
Compiling module 'i2c_master_byte_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1156)
Compiling module 'i2c_master_bit_ctrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1530)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1579)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1595)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1596)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1598)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1599)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1601)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1602)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1604)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1605)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1615)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1616)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1618)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1619)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 14("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1631)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1650)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1651)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1653)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1654)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1656)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1657)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1659)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1660)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1662)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1663)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1665)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1666)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1675)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1676)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1678)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1679)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1681)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1682)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1688)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1689)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1690)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1699)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1700)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1701)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1704)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1705)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1706)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1710)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1737)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1738)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1739)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1740)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1741)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1743)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1744)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1745)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1746)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1747)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1749)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1756)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1757)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1758)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1759)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1760)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1763)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1764)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1765)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1770)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1771)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1772)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1773)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1777)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1778)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1779)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1780)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1784)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1785)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1786)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1787)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1791)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1792)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1793)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1794)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1798)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1799)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1800)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1801)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1802)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1807)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1808)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1809)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1810)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1814)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1815)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1816)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1817)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1821)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1822)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1823)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1824)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1828)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1829)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1830)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1831)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1832)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1837)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1838)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1839)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1840)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1844)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1845)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1846)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1847)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1851)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1852)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1853)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1854)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1858)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1859)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1860)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1861)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1862)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1867)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1868)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1869)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1870)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1874)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1875)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1876)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1877)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1882)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1883)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1884)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1885)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1889)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1890)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1891)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1892)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1893)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1752)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1255)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1256)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1257)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1258)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1262)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1263)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1264)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1265)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1276)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1277)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1278)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1279)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1280)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1281)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1282)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1284)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1285)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1286)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1287)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1288)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1289)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1290)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1293)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1294)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1295)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1296)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1302)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1303)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1305)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1306)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1308)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1309)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1312)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1313)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1316)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1322)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1323)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1325)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1326)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1329)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1335)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1336)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1338)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1339)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1340)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1346)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1347)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1349)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1350)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1353)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1354)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1360)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1361)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1363)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1364)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1367)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1371)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1373)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1374)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1378)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1379)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1382)
WARN  (EX3827) : Synthesis - simulation differences may occur when using full_case directive("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":1298)
WARN  (EX1998) : Net 'i2c_read_req' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":768)
Compiling module 'cmos_8_16bit'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":542)
WARN  (EX3073) : Port 'color' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
Compiling module 'AHBVP(H_DISP=12'b010100000000,V_DISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":1)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":71)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":72)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":73)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":74)
Compiling module 'cutter(H_DISP=12'b010100000000,V_DISP=12'b001011010000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\cutter.v":1)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\cutter.v":43)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\cutter.v":46)
Compiling module 'filter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":1)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":224)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":246)
Compiling module 'gaussian'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":133)
Compiling module 'matrix3x3'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":844)
Compiling module 'line_shift_ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":961)
Extracting RAM for identifier 'line_ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":973)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":261)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":263)
WARN  (EX3791) : Expression size 13 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":265)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":381)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":403)
Compiling module 'mean'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":290)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":418)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":420)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":422)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":555)
WARN  (EX3073) : Port 'matrix_vs' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":593)
Compiling module 'median'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":447)
Compiling module 'Matrix3x3Median'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":633)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":626)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filter.v":627)
WARN  (EX3073) : Port 'DataVal' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":67)
Compiling module 'scaler'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1)
WARN  (EX3780) : Using initial value of 'algorithm_sel' since it is never assigned("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":45)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 18("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":38)
WARN  (EX3791) : Expression size 26 truncated to fit in target size 18("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":39)
Compiling module 'FIFO(DATA_WIDTH=24,FIFO_DEPTH=1024)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":792)
Extracting RAM for identifier 'FifoBuff'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":876)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":828)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":829)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":830)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":834)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":835)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":836)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":844)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":845)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":848)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":849)
Compiling module 'FifoAddrCnt(CounterWidth_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1136)
Compiling module 'GrayCnt(CounterWidth_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1200)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1228)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1229)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1230)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1247)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1248)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1175)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1176)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1183)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1184)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":880)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":911)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":927)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":928)
Compiling module 'GrayDecode(DataWidht_C=10)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1264)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":944)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":945)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":961)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":962)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":966)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":967)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":976)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":977)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":987)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":988)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":989)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1006)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1007)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1021)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1037)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1038)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1054)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1055)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1059)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1060)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1072)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1073)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1082)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1083)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1084)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1093)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1094)
WARN  (EX2629) : Delay control is not supported for synthesis("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1113)
Compiling module 'streamScaler(DISCARD_CNT_WIDTH=2,BUFFER_SIZE=3)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":114)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":252)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":258)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 25("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":259)
WARN  (EX3791) : Expression size 31 truncated to fit in target size 25("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":286)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":441)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":444)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":495)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":524)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 11("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":526)
Compiling module 'ramFifo(DATA_WIDTH=24,ADDRESS_WIDTH=11,BUFFER_SIZE=3)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":574)
Compiling module 'ramDualPort(DATA_WIDTH=24,ADDRESS_WIDTH=11)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":686)
Extracting RAM for identifier 'ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":697)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":648)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":648)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 11 for port 'addrB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":647)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 24 for port 'dataB'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":648)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":672)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":673)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":675)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":676)
WARN  (EX1998) : Net 'ramDataOutA[7][23]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":626)
WARN  (EX1998) : Net 'ramDataOutB[7][23]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":627)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 2 for port 'inputDiscardCnt'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":102)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 25 for port 'leftOffset'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":103)
WARN  (EX3670) : Actual bit length 32 differs from formal bit length 14 for port 'topFracOffset'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":104)
Compiling module 'rgb2ycbcr'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\rgb2ycbcr.v":1)
Compiling module 'edger'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\edger.v":1)
Compiling module 'binarizer'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\binarizer.v":1)
Compiling module 'filler(H_DISP=12'b010100000000)'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filler.v":1)
WARN  (EX3791) : Expression size 5 truncated to fit in target size 4("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\filler.v":89)
WARN  (EX2565) : Input 'mode[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":107)
WARN  (EX2565) : Input 'mode[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":107)
WARN  (EX2565) : Input 'color[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX2565) : Input 'color[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVP.v":291)
WARN  (EX3073) : Port 'active_x' remains unconnected for this instance("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":94)
Compiling module 'AHBVO'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":1)
Compiling module 'vga_timing'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":118)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":219)
WARN  (EX3791) : Expression size 12 truncated to fit in target size 10("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVO.v":224)
Compiling module 'DVI_TX'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\TX\DVI_TX.v":1088)
Compiling module '**'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\DVI\TX\DVI_TX.v":1087)
WARN  (EX1998) : Net 'VI_SR[31]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":65)
WARN  (EX1998) : Net 'VP_SR[31]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":67)
WARN  (EX1998) : Net 'VO_SR[31]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":73)
WARN  (EX2565) : Input 'VP_SR[31]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[30]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[29]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[28]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[27]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[26]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[25]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[24]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[23]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[22]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[21]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[20]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[19]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[18]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[17]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[16]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[15]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[14]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[13]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[12]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[11]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[10]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[9]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[8]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[7]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[6]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[5]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[4]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[3]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[2]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'VP_SR[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":196)
WARN  (EX2565) : Input 'mode[1]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":222)
WARN  (EX2565) : Input 'mode[0]' on this instance is undriven. Assigning to 0, simulation mismatch possible. Please assign the input or remove the declaration("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBDVP.v":222)
WARN  (EX3670) : Actual bit length 1 differs from formal bit length 6 for port 'lcd_g'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":656)
Compiling module 'Apb3Bridge'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":1)
Compiling module 'Apb3RAM'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v":1)
Extracting RAM for identifier 'ram_symbol0'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v":26)
Extracting RAM for identifier 'ram_symbol1'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v":27)
Extracting RAM for identifier 'ram_symbol2'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v":28)
Extracting RAM for identifier 'ram_symbol3'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3RAM.v":29)
Compiling module 'Apb3PRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":123)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":210)
WARN  (EX2420) : Latch inferred for net '_zz_io_input_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
Compiling module 'Apb3GPIORouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":1)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":76)
Compiling module 'Apb3GPIO'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":109)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
Compiling module 'Apb3USARTRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":1)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":77)
Compiling module 'Apb3USART'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":112)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
Compiling module 'StreamFifo_UART'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":321)
Extracting RAM for identifier 'logic_ram'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":369)
Compiling module 'UartCtrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":475)
Compiling module 'UartCtrlTx'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":606)
Compiling module 'UartCtrlRx'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":850)
Compiling module 'BufferCC_UART'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":1123)
Compiling module 'Apb3I2CRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":1)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":78)
Compiling module 'Apb3I2C'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":113)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
Compiling module 'Apb3SPIRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":1)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":82)
Compiling module 'Apb3SPI'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":121)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
Compiling module 'SPICtrl'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":263)
WARN  (EX3791) : Expression size 4 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":410)
Compiling module 'Apb3TIMRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":1)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":76)
Compiling module 'Apb3TIM'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":109)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
Compiling module 'Apb3WDGRouter'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":1)
WARN  (EX3791) : Expression size 3 truncated to fit in target size 2("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":28)
WARN  (EX2420) : Latch inferred for net '_zz_io_apb_PREADY'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (EX2420) : Latch inferred for net 'Apb3PSEL[15]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":74)
Compiling module 'IWDG'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":105)
WARN  (EX2420) : Latch inferred for net 'io_apb_PRDATA[31]'; We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
Compiling module 'WWDG'("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":205)
WARN  (EX3791) : Expression size 16 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":246)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":248)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 1("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":249)
WARN  (EX3791) : Expression size 32 truncated to fit in target size 8("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":258)
WARN  (EX3791) : Expression size 17 truncated to fit in target size 16("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":263)
WARN  (EX1998) : Net 'I2C1_SDA' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":74)
WARN  (EX1998) : Net 'I2C2_SDA' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":76)
WARN  (EX1998) : Net 'system_dmaCtrl_io_ahb_PREADY' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":142)
WARN  (EX1998) : Net 'system_dmaCtrl_io_ahb_PRDATA[31]' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":143)
WARN  (EX1998) : Net 'system_dmaCtrl_io_ahb_PSLVERROR' does not have a driver("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":144)
NOTE  (EX0101) : Current top module is "Cyber"
WARN  (EX0211) : The output port "I2C2_interrupt" of module "Apb3I2CRouter" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":18)
WARN  (EX0211) : The output port "interrupt" of module "Apb3SPI" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":137)
WARN  (EX0211) : The output port "o_SPI_CS" of module "SPICtrl" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":288)
WARN  (EX0211) : The output port "lcd_g[5]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
WARN  (EX0211) : The output port "lcd_g[4]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
WARN  (EX0211) : The output port "lcd_g[3]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
WARN  (EX0211) : The output port "lcd_g[2]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
WARN  (EX0211) : The output port "lcd_g[1]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
WARN  (EX0211) : The output port "lcd_g[0]" of module "Cyber" has no driver, assigning undriven bits to Z, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":58)
[5%] Running netlist conversion ...
Running device independent optimization ...
WARN  (DI0002) : Asynchronous register "writeNextPlusOne[0]" initial values do not match with the Gowin library, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":449)
WARN  (DI0002) : Asynchronous register "getNextPlusOne" initial values do not match with the Gowin library, simulation mismatch possible("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":449)
[10%] Optimizing Phase 0 completed
[15%] Optimizing Phase 1 completed
[25%] Optimizing Phase 2 completed
Running inference ...
[30%] Inferring Phase 0 completed
[40%] Inferring Phase 1 completed
[50%] Inferring Phase 2 completed
[55%] Inferring Phase 3 completed
Running technical mapping ...
[60%] Tech-Mapping Phase 0 completed
[65%] Tech-Mapping Phase 1 completed
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBBUS.v":226)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_input_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3BUS.v":271)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":68)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":69)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":73)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":67)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net '_zz_io_apb_PREADY';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":65)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[31]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[30]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[29]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[28]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[27]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[26]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[25]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[24]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[23]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[22]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[21]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[20]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[19]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[18]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[17]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[16]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3GPIO.v":171)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3USART.v":248)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3I2C.v":240)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":231)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3TIM.v":283)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[15]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[14]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[13]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[12]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[11]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[10]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[9]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[8]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[7]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[6]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[5]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[4]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[3]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[2]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[1]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
WARN  (DI0003) : Latch inferred for net 'io_apb_PRDATA[0]';We do not recommend the use of latches in FPGA designs, as they may lead to timing problems("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3WDG.v":161)
[75%] Tech-Mapping Phase 2 completed
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0100) : Find logical loop signal : "r_SPI_clk"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":357)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[3]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[2]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[1]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0100) : Find logical loop signal : "r_TX_Bit_Count[0]"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":391)
WARN  (AG0101) : The netlist is not one directed acyclic graph
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0100) : Find logical loop signal : "o_SPI_SCK"("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\APB3SPI.v":418)
WARN  (AG0101) : The netlist is not one directed acyclic graph
[80%] Tech-Mapping Phase 3 completed
[90%] Tech-Mapping Phase 4 completed
WARN  (NL0002) : The module "lut_ov5640_rgb565" instantiated to "lut_ov5640_rgb565" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":510)
WARN  (NL0002) : The module "timing_check" instantiated to "timing_check" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\RISCV\AHBVI.v":498)
WARN  (NL0002) : The module "GrayDecode" instantiated to "RRAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1029)
WARN  (NL0002) : The module "GrayDecode" instantiated to "RWAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":1028)
WARN  (NL0002) : The module "GrayDecode" instantiated to "WRAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":935)
WARN  (NL0002) : The module "GrayDecode" instantiated to "WWAGray2Hex" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\VP\scaler.v":936)
WARN  (NL0002) : The module "EDID_PROM_Top" instantiated to "EDID_PROM_Top" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\Cyber.v":581)
WARN  (NL0002) : The module "~i2c_slave_wrapper.EDID_PROM_Top" instantiated to "i2c_slave_wrapper_inst" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v":846)
WARN  (NL0002) : The module "~edid_ram.EDID_PROM_Top" instantiated to "edid_ram_inst" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v":818)
WARN  (NL0002) : The module "~i2c_slave.EDID_PROM_Top" instantiated to "u_i2c_slave" is swept in optimizing("F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\src\edid_prom\edid_prom.v":818)
[95%] Generate netlist file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\gwsynthesis\SoC.vg" completed
[100%] Generate report file "F:\Project\Sipeed\FPGA\Tang_Mega\Riscv-SoC\Project\SoC\impl\gwsynthesis\SoC_syn.rpt.html" completed
GowinSynthesis finish
