# compile verilog/system verilog design source files
verilog xil_defaultlib  --include "../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/b65a" \
"../../../../HTA128_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0_clk_wiz.v" \
"../../../../HTA128_test.ip_user_files/bd/design_1/ip/design_1_clk_wiz_0/design_1_clk_wiz_0.v" \
"../../../../HTA128_test.ip_user_files/bd/design_1/sim/design_1.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_addrhbi.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_addribs.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_buddfYi.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_buddg8j.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_groubkb.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_groudEe.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_markjbC.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_mux_kbM.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta_shifeOg.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/log_2_64bit.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/155d/hdl/verilog/HTA128_theta.v" \
"../../../../HTA128_test.ip_user_files/bd/design_1/ip/design_1_HTA128_theta_0_0/sim/design_1_HTA128_theta_0_0.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/17d5/hdl/verilog/acc128_128_mau_rebkb.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/17d5/hdl/verilog/acc128_128_mau_recud.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/17d5/hdl/verilog/HLS_free_1_s.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/17d5/hdl/verilog/HLS_malloc_1_s.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/ipshared/17d5/hdl/verilog/acc128_128_mau.v" \
"../../../../HTA128_test.ip_user_files/bd/design_1/ip/design_1_acc128_128_mau_0_0/sim/design_1_acc128_128_mau_0_0.v" \
"../../../../HTA128_test.srcs/sources_1/bd/design_1/hdl/design_1_wrapper.v" \

# compile glbl module
verilog xil_defaultlib "glbl.v"

# Do not sort compile order
nosort
