{"path":"Revision/MixQue/DLD/media/Pasted image 20231107133214.png","text":"Example: A full adder is implemented using two input OR gate and two half adders. Half adder is implemented using two input XOR and two input AND gate. The propagation delays of XOR gate, AND gate and OR gate respectively are 2ns, 1.5ns. and Ins. The propagation delay of full adder is ..... ns. Solution: A 2 ns HA 4 ns B ’ >———Sum 1.5 ns (2+1.5)=35ns Ins 35+ I)ns Cout =4.5ns Ci Fig. 3.7.","libVersion":"0.2.3","langs":"eng"}