// Seed: 3835160939
module module_0 (
    output wire id_0,
    input wor id_1,
    output wor id_2,
    input supply0 id_3,
    input tri0 id_4,
    output wire id_5
);
  localparam id_7 = 1;
  wire id_8;
  assign module_1.id_4 = 0;
  logic id_9;
endmodule
module module_1 #(
    parameter id_15 = 32'd76,
    parameter id_6  = 32'd41
) (
    input tri0 id_0,
    output wire id_1,
    input supply0 id_2,
    output wire id_3,
    output supply0 id_4,
    output logic id_5,
    input tri _id_6,
    input supply1 id_7,
    input uwire id_8,
    input wand id_9,
    output supply0 id_10,
    input wand id_11,
    output wire id_12,
    input wand id_13,
    output wor id_14,
    input tri1 _id_15,
    input tri1 id_16
);
  assign id_12 = !id_7;
  logic [1 : 1 'b0] id_18;
  ;
  module_0 modCall_1 (
      id_14,
      id_9,
      id_14,
      id_2,
      id_13,
      id_1
  );
  logic [id_6 : id_15] id_19 = 1 * -1;
  always @(negedge 1'h0 ==? -1) id_5 <= id_2;
endmodule
