

================================================================
== Vivado HLS Report for 'product_dense_ap_fixed_ap_fixed_ap_fixed_s'
================================================================
* Date:           Wed Jul 27 22:58:13 2022

* Version:        2019.2 (Build 2704478 on Wed Nov 06 22:10:23 MST 2019)
* Project:        myproject_prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020-clg400-1


================================================================
== Performance Estimates
================================================================
+ Timing: 
    * Summary: 
    +--------+---------+----------+------------+
    |  Clock |  Target | Estimated| Uncertainty|
    +--------+---------+----------+------------+
    |ap_clk  | 5.00 ns | 3.950 ns |   0.62 ns  |
    +--------+---------+----------+------------+

+ Latency: 
    * Summary: 
    +---------+---------+-----------+-----------+-----+-----+----------+
    |  Latency (cycles) |   Latency (absolute)  |  Interval | Pipeline |
    |   min   |   max   |    min    |    max    | min | max |   Type   |
    +---------+---------+-----------+-----------+-----+-----+----------+
    |        4|        4| 20.000 ns | 20.000 ns |    1|    1| function |
    +---------+---------+-----------+-----------+-----+-----+----------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        N/A



================================================================
== Utilization Estimates
================================================================
* Summary: 
+-----------------+---------+-------+--------+-------+-----+
|       Name      | BRAM_18K| DSP48E|   FF   |  LUT  | URAM|
+-----------------+---------+-------+--------+-------+-----+
|DSP              |        -|      -|       -|      -|    -|
|Expression       |        -|      -|       -|      -|    -|
|FIFO             |        -|      -|       -|      -|    -|
|Instance         |        -|      2|     215|      1|    -|
|Memory           |        -|      -|       -|      -|    -|
|Multiplexer      |        -|      -|       -|      -|    -|
|Register         |        -|      -|      47|      -|    -|
+-----------------+---------+-------+--------+-------+-----+
|Total            |        0|      2|     262|      1|    0|
+-----------------+---------+-------+--------+-------+-----+
|Available        |      280|    220|  106400|  53200|    0|
+-----------------+---------+-------+--------+-------+-----+
|Utilization (%)  |        0|   ~0  |   ~0   |   ~0  |    0|
+-----------------+---------+-------+--------+-------+-----+

+ Detail: 
    * Instance: 
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |               Instance               |              Module              | BRAM_18K| DSP48E|  FF | LUT| URAM|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |myproject_axi_mul_32s_15s_47_5_1_U17  |myproject_axi_mul_32s_15s_47_5_1  |        0|      2|  215|   1|    0|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+
    |Total                                 |                                  |        0|      2|  215|   1|    0|
    +--------------------------------------+----------------------------------+---------+-------+-----+----+-----+

    * DSP48E: 
    N/A

    * Memory: 
    N/A

    * FIFO: 
    N/A

    * Expression: 
    N/A

    * Multiplexer: 
    N/A

    * Register: 
    +-------------+----+----+-----+-----------+
    |     Name    | FF | LUT| Bits| Const Bits|
    +-------------+----+----+-----+-----------+
    |a_V_int_reg  |  32|   0|   32|          0|
    |w_V_int_reg  |  15|   0|   15|          0|
    +-------------+----+----+-----+-----------+
    |Total        |  47|   0|   47|          0|
    +-------------+----+----+-----+-----------+



================================================================
== Interface
================================================================
* Summary: 
+-----------+-----+-----+------------+--------------------------------------------+--------------+
| RTL Ports | Dir | Bits|  Protocol  |                Source Object               |    C Type    |
+-----------+-----+-----+------------+--------------------------------------------+--------------+
|ap_clk     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed > | return value |
|ap_rst     |  in |    1| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed > | return value |
|ap_return  | out |   31| ap_ctrl_hs | product_dense<ap_fixed,ap_fixed,ap_fixed > | return value |
|a_V        |  in |   32|   ap_none  |                     a_V                    |    scalar    |
|w_V        |  in |   15|   ap_none  |                     w_V                    |    scalar    |
+-----------+-----+-----+------------+--------------------------------------------+--------------+

