# Traffic-Controller-using-Verilog
This project involves building a 4 way traffic controller using Verilog HDL on Xilinx Vivado 2016.3
