/*******************************************************************************
* File Name: cyfittergnu.inc
* 
* PSoC Creator  4.4
*
* Description:
* 
* This file is automatically generated by PSoC Creator.
*
********************************************************************************
* Copyright (c) 2007-2020 Cypress Semiconductor.  All rights reserved.
* You may use this file only in accordance with the license, terms, conditions, 
* disclaimers, and limitations in the end user license agreement accompanying 
* the software package with which this file was provided.
********************************************************************************/

.ifndef INCLUDED_CYFITTERGNU_INC
.set INCLUDED_CYFITTERGNU_INC, 1
.include "cydevicegnu.inc"
.include "cydevicegnu_trm.inc"

/* E_L */
.set E_L__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set E_L__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set E_L__INTC_MASK, 0x01
.set E_L__INTC_NUMBER, 0
.set E_L__INTC_PRIOR_NUM, 3
.set E_L__INTC_PRIOR_REG, CYREG_NVIC_PRI_0
.set E_L__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set E_L__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* E_R */
.set E_R__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set E_R__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set E_R__INTC_MASK, 0x02
.set E_R__INTC_NUMBER, 1
.set E_R__INTC_PRIOR_NUM, 3
.set E_R__INTC_PRIOR_REG, CYREG_NVIC_PRI_1
.set E_R__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set E_R__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* PWM */
.set PWM_PWMUDB_genblk1_ctrlreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk1_ctrlreg__0__POS, 0
.set PWM_PWMUDB_genblk1_ctrlreg__1__MASK, 0x02
.set PWM_PWMUDB_genblk1_ctrlreg__1__POS, 1
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_04_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB03_04_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB03_04_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB03_04_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB03_04_MSK
.set PWM_PWMUDB_genblk1_ctrlreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk1_ctrlreg__2__POS, 2
.set PWM_PWMUDB_genblk1_ctrlreg__7__MASK, 0x80
.set PWM_PWMUDB_genblk1_ctrlreg__7__POS, 7
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB03_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_REG, CYREG_B0_UDB03_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_REG, CYREG_B0_UDB03_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB03_ST_CTL
.set PWM_PWMUDB_genblk1_ctrlreg__MASK, 0x87
.set PWM_PWMUDB_genblk1_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB03_MSK_ACTL
.set PWM_PWMUDB_genblk1_ctrlreg__PERIOD_REG, CYREG_B0_UDB03_MSK
.set PWM_PWMUDB_genblk8_stsreg__0__MASK, 0x01
.set PWM_PWMUDB_genblk8_stsreg__0__POS, 0
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_PWMUDB_genblk8_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB11_12_ST
.set PWM_PWMUDB_genblk8_stsreg__2__MASK, 0x04
.set PWM_PWMUDB_genblk8_stsreg__2__POS, 2
.set PWM_PWMUDB_genblk8_stsreg__3__MASK, 0x08
.set PWM_PWMUDB_genblk8_stsreg__3__POS, 3
.set PWM_PWMUDB_genblk8_stsreg__MASK, 0x0D
.set PWM_PWMUDB_genblk8_stsreg__MASK_REG, CYREG_B0_UDB11_MSK
.set PWM_PWMUDB_genblk8_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_PWMUDB_genblk8_stsreg__STATUS_REG, CYREG_B0_UDB11_ST
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A0_REG, CYREG_B0_UDB10_11_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_A1_REG, CYREG_B0_UDB10_11_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D0_REG, CYREG_B0_UDB10_11_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_D1_REG, CYREG_B0_UDB10_11_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F0_REG, CYREG_B0_UDB10_11_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__16BIT_F1_REG, CYREG_B0_UDB10_11_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_A1_REG, CYREG_B0_UDB10_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__A0_REG, CYREG_B0_UDB10_A0
.set PWM_PWMUDB_sP16_pwmdp_u0__A1_REG, CYREG_B0_UDB10_A1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_D1_REG, CYREG_B0_UDB10_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__D0_REG, CYREG_B0_UDB10_D0
.set PWM_PWMUDB_sP16_pwmdp_u0__D1_REG, CYREG_B0_UDB10_D1
.set PWM_PWMUDB_sP16_pwmdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_F1_REG, CYREG_B0_UDB10_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u0__F0_REG, CYREG_B0_UDB10_F0
.set PWM_PWMUDB_sP16_pwmdp_u0__F1_REG, CYREG_B0_UDB10_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A0_REG, CYREG_B0_UDB11_12_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_A1_REG, CYREG_B0_UDB11_12_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D0_REG, CYREG_B0_UDB11_12_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_D1_REG, CYREG_B0_UDB11_12_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB11_12_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F0_REG, CYREG_B0_UDB11_12_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__16BIT_F1_REG, CYREG_B0_UDB11_12_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_A1_REG, CYREG_B0_UDB11_A0_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__A0_REG, CYREG_B0_UDB11_A0
.set PWM_PWMUDB_sP16_pwmdp_u1__A1_REG, CYREG_B0_UDB11_A1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_D1_REG, CYREG_B0_UDB11_D0_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__D0_REG, CYREG_B0_UDB11_D0
.set PWM_PWMUDB_sP16_pwmdp_u1__D1_REG, CYREG_B0_UDB11_D1
.set PWM_PWMUDB_sP16_pwmdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB11_ACTL
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_F1_REG, CYREG_B0_UDB11_F0_F1
.set PWM_PWMUDB_sP16_pwmdp_u1__F0_REG, CYREG_B0_UDB11_F0
.set PWM_PWMUDB_sP16_pwmdp_u1__F1_REG, CYREG_B0_UDB11_F1

/* SG90 */
.set SG90__0__INTTYPE, CYREG_PICU0_INTTYPE2
.set SG90__0__MASK, 0x04
.set SG90__0__PC, CYREG_PRT0_PC2
.set SG90__0__PORT, 0
.set SG90__0__SHIFT, 2
.set SG90__AG, CYREG_PRT0_AG
.set SG90__AMUX, CYREG_PRT0_AMUX
.set SG90__BIE, CYREG_PRT0_BIE
.set SG90__BIT_MASK, CYREG_PRT0_BIT_MASK
.set SG90__BYP, CYREG_PRT0_BYP
.set SG90__CTL, CYREG_PRT0_CTL
.set SG90__DM0, CYREG_PRT0_DM0
.set SG90__DM1, CYREG_PRT0_DM1
.set SG90__DM2, CYREG_PRT0_DM2
.set SG90__DR, CYREG_PRT0_DR
.set SG90__INP_DIS, CYREG_PRT0_INP_DIS
.set SG90__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set SG90__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set SG90__LCD_EN, CYREG_PRT0_LCD_EN
.set SG90__MASK, 0x04
.set SG90__PORT, 0
.set SG90__PRT, CYREG_PRT0_PRT
.set SG90__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set SG90__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set SG90__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set SG90__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set SG90__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set SG90__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set SG90__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set SG90__PS, CYREG_PRT0_PS
.set SG90__SHIFT, 2
.set SG90__SLW, CYREG_PRT0_SLW

/* UART */
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB13_14_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB13_14_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB13_14_MSK
.set UART_RPi_BUART_sRX_RxBitCounter__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB13_14_MSK
.set UART_RPi_BUART_sRX_RxBitCounter__CONTROL_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter__CONTROL_REG, CYREG_B0_UDB13_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__CONTROL_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__COUNT_REG, CYREG_B0_UDB13_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__COUNT_ST_REG, CYREG_B0_UDB13_ST_CTL
.set UART_RPi_BUART_sRX_RxBitCounter__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter__PERIOD_REG, CYREG_B0_UDB13_MSK
.set UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB13_14_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__16BIT_STATUS_REG, CYREG_B0_UDB13_14_ST
.set UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_REG, CYREG_B0_UDB13_MSK
.set UART_RPi_BUART_sRX_RxBitCounter_ST__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__PER_ST_AUX_CTL_REG, CYREG_B0_UDB13_MSK_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_AUX_CTL_REG, CYREG_B0_UDB13_ACTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CNT_REG, CYREG_B0_UDB13_ST_CTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_CONTROL_REG, CYREG_B0_UDB13_ST_CTL
.set UART_RPi_BUART_sRX_RxBitCounter_ST__STATUS_REG, CYREG_B0_UDB13_ST
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB14_15_A0
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB14_15_A1
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB14_15_D0
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB14_15_D1
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB14_15_F0
.set UART_RPi_BUART_sRX_RxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB14_15_F1
.set UART_RPi_BUART_sRX_RxShifter_u0__A0_A1_REG, CYREG_B0_UDB14_A0_A1
.set UART_RPi_BUART_sRX_RxShifter_u0__A0_REG, CYREG_B0_UDB14_A0
.set UART_RPi_BUART_sRX_RxShifter_u0__A1_REG, CYREG_B0_UDB14_A1
.set UART_RPi_BUART_sRX_RxShifter_u0__D0_D1_REG, CYREG_B0_UDB14_D0_D1
.set UART_RPi_BUART_sRX_RxShifter_u0__D0_REG, CYREG_B0_UDB14_D0
.set UART_RPi_BUART_sRX_RxShifter_u0__D1_REG, CYREG_B0_UDB14_D1
.set UART_RPi_BUART_sRX_RxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_RPi_BUART_sRX_RxShifter_u0__F0_F1_REG, CYREG_B0_UDB14_F0_F1
.set UART_RPi_BUART_sRX_RxShifter_u0__F0_REG, CYREG_B0_UDB14_F0
.set UART_RPi_BUART_sRX_RxShifter_u0__F1_REG, CYREG_B0_UDB14_F1
.set UART_RPi_BUART_sRX_RxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB14_15_ACTL
.set UART_RPi_BUART_sRX_RxSts__16BIT_STATUS_REG, CYREG_B0_UDB14_15_ST
.set UART_RPi_BUART_sRX_RxSts__3__MASK, 0x08
.set UART_RPi_BUART_sRX_RxSts__3__POS, 3
.set UART_RPi_BUART_sRX_RxSts__4__MASK, 0x10
.set UART_RPi_BUART_sRX_RxSts__4__POS, 4
.set UART_RPi_BUART_sRX_RxSts__5__MASK, 0x20
.set UART_RPi_BUART_sRX_RxSts__5__POS, 5
.set UART_RPi_BUART_sRX_RxSts__MASK, 0x38
.set UART_RPi_BUART_sRX_RxSts__MASK_REG, CYREG_B0_UDB14_MSK
.set UART_RPi_BUART_sRX_RxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB14_ACTL
.set UART_RPi_BUART_sRX_RxSts__STATUS_REG, CYREG_B0_UDB14_ST
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_A1_REG, CYREG_B0_UDB15_A0_A1
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A0_REG, CYREG_B0_UDB15_A0
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__A1_REG, CYREG_B0_UDB15_A1
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_D1_REG, CYREG_B0_UDB15_D0_D1
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D0_REG, CYREG_B0_UDB15_D0
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__D1_REG, CYREG_B0_UDB15_D1
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__DP_AUX_CTL_REG, CYREG_B0_UDB15_ACTL
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_F1_REG, CYREG_B0_UDB15_F0_F1
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F0_REG, CYREG_B0_UDB15_F0
.set UART_RPi_BUART_sTX_sCLOCK_TxBitClkGen__F1_REG, CYREG_B0_UDB15_F1
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A0_REG, CYREG_B0_UDB12_13_A0
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_A1_REG, CYREG_B0_UDB12_13_A1
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D0_REG, CYREG_B0_UDB12_13_D0
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_D1_REG, CYREG_B0_UDB12_13_D1
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB12_13_ACTL
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F0_REG, CYREG_B0_UDB12_13_F0
.set UART_RPi_BUART_sTX_TxShifter_u0__16BIT_F1_REG, CYREG_B0_UDB12_13_F1
.set UART_RPi_BUART_sTX_TxShifter_u0__A0_A1_REG, CYREG_B0_UDB12_A0_A1
.set UART_RPi_BUART_sTX_TxShifter_u0__A0_REG, CYREG_B0_UDB12_A0
.set UART_RPi_BUART_sTX_TxShifter_u0__A1_REG, CYREG_B0_UDB12_A1
.set UART_RPi_BUART_sTX_TxShifter_u0__D0_D1_REG, CYREG_B0_UDB12_D0_D1
.set UART_RPi_BUART_sTX_TxShifter_u0__D0_REG, CYREG_B0_UDB12_D0
.set UART_RPi_BUART_sTX_TxShifter_u0__D1_REG, CYREG_B0_UDB12_D1
.set UART_RPi_BUART_sTX_TxShifter_u0__DP_AUX_CTL_REG, CYREG_B0_UDB12_ACTL
.set UART_RPi_BUART_sTX_TxShifter_u0__F0_F1_REG, CYREG_B0_UDB12_F0_F1
.set UART_RPi_BUART_sTX_TxShifter_u0__F0_REG, CYREG_B0_UDB12_F0
.set UART_RPi_BUART_sTX_TxShifter_u0__F1_REG, CYREG_B0_UDB12_F1
.set UART_RPi_BUART_sTX_TxSts__0__MASK, 0x01
.set UART_RPi_BUART_sTX_TxSts__0__POS, 0
.set UART_RPi_BUART_sTX_TxSts__1__MASK, 0x02
.set UART_RPi_BUART_sTX_TxSts__1__POS, 1
.set UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB10_11_ACTL
.set UART_RPi_BUART_sTX_TxSts__16BIT_STATUS_REG, CYREG_B0_UDB10_11_ST
.set UART_RPi_BUART_sTX_TxSts__2__MASK, 0x04
.set UART_RPi_BUART_sTX_TxSts__2__POS, 2
.set UART_RPi_BUART_sTX_TxSts__3__MASK, 0x08
.set UART_RPi_BUART_sTX_TxSts__3__POS, 3
.set UART_RPi_BUART_sTX_TxSts__MASK, 0x0F
.set UART_RPi_BUART_sTX_TxSts__MASK_REG, CYREG_B0_UDB10_MSK
.set UART_RPi_BUART_sTX_TxSts__STATUS_AUX_CTL_REG, CYREG_B0_UDB10_ACTL
.set UART_RPi_BUART_sTX_TxSts__STATUS_REG, CYREG_B0_UDB10_ST
.set UART_RPi_IntClock__CFG0, CYREG_CLKDIST_DCFG0_CFG0
.set UART_RPi_IntClock__CFG1, CYREG_CLKDIST_DCFG0_CFG1
.set UART_RPi_IntClock__CFG2, CYREG_CLKDIST_DCFG0_CFG2
.set UART_RPi_IntClock__CFG2_SRC_SEL_MASK, 0x07
.set UART_RPi_IntClock__INDEX, 0x00
.set UART_RPi_IntClock__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set UART_RPi_IntClock__PM_ACT_MSK, 0x01
.set UART_RPi_IntClock__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set UART_RPi_IntClock__PM_STBY_MSK, 0x01
.set UART_RPi_RXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RPi_RXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RPi_RXInternalInterrupt__INTC_MASK, 0x08
.set UART_RPi_RXInternalInterrupt__INTC_NUMBER, 3
.set UART_RPi_RXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RPi_RXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_3
.set UART_RPi_RXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RPi_RXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_RPi_TXInternalInterrupt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set UART_RPi_TXInternalInterrupt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set UART_RPi_TXInternalInterrupt__INTC_MASK, 0x10
.set UART_RPi_TXInternalInterrupt__INTC_NUMBER, 4
.set UART_RPi_TXInternalInterrupt__INTC_PRIOR_NUM, 7
.set UART_RPi_TXInternalInterrupt__INTC_PRIOR_REG, CYREG_NVIC_PRI_4
.set UART_RPi_TXInternalInterrupt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set UART_RPi_TXInternalInterrupt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0
.set UART_tx__0__INTTYPE, CYREG_PICU12_INTTYPE7
.set UART_tx__0__MASK, 0x80
.set UART_tx__0__PC, CYREG_PRT12_PC7
.set UART_tx__0__PORT, 12
.set UART_tx__0__SHIFT, 7
.set UART_tx__AG, CYREG_PRT12_AG
.set UART_tx__BIE, CYREG_PRT12_BIE
.set UART_tx__BIT_MASK, CYREG_PRT12_BIT_MASK
.set UART_tx__BYP, CYREG_PRT12_BYP
.set UART_tx__DM0, CYREG_PRT12_DM0
.set UART_tx__DM1, CYREG_PRT12_DM1
.set UART_tx__DM2, CYREG_PRT12_DM2
.set UART_tx__DR, CYREG_PRT12_DR
.set UART_tx__INP_DIS, CYREG_PRT12_INP_DIS
.set UART_tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set UART_tx__MASK, 0x80
.set UART_tx__PORT, 12
.set UART_tx__PRT, CYREG_PRT12_PRT
.set UART_tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set UART_tx__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set UART_tx__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set UART_tx__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set UART_tx__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set UART_tx__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set UART_tx__PS, CYREG_PRT12_PS
.set UART_tx__SHIFT, 7
.set UART_tx__SIO_CFG, CYREG_PRT12_SIO_CFG
.set UART_tx__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set UART_tx__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set UART_tx__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set UART_tx__SLW, CYREG_PRT12_SLW

/* US_L */
.set US_L_Sync_ctrl_reg__0__MASK, 0x01
.set US_L_Sync_ctrl_reg__0__POS, 0
.set US_L_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set US_L_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set US_L_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set US_L_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB02_03_CTL
.set US_L_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB02_03_CTL
.set US_L_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB02_03_MSK
.set US_L_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set US_L_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB02_03_MSK
.set US_L_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB02_03_MSK
.set US_L_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set US_L_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB02_CTL
.set US_L_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB02_ST_CTL
.set US_L_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB02_CTL
.set US_L_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB02_ST_CTL
.set US_L_Sync_ctrl_reg__MASK, 0x01
.set US_L_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set US_L_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set US_L_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB02_MSK

/* US_R */
.set US_R_Sync_ctrl_reg__0__MASK, 0x01
.set US_R_Sync_ctrl_reg__0__POS, 0
.set US_R_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set US_R_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set US_R_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set US_R_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB01_02_CTL
.set US_R_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB01_02_CTL
.set US_R_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB01_02_MSK
.set US_R_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set US_R_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB01_02_MSK
.set US_R_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB01_02_MSK
.set US_R_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set US_R_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB01_CTL
.set US_R_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB01_ST_CTL
.set US_R_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB01_CTL
.set US_R_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB01_ST_CTL
.set US_R_Sync_ctrl_reg__MASK, 0x01
.set US_R_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set US_R_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set US_R_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB01_MSK

/* I2C_1 */
.set I2C_1_I2C_FF__ADR, CYREG_I2C_ADR
.set I2C_1_I2C_FF__CFG, CYREG_I2C_CFG
.set I2C_1_I2C_FF__CLK_DIV1, CYREG_I2C_CLK_DIV1
.set I2C_1_I2C_FF__CLK_DIV2, CYREG_I2C_CLK_DIV2
.set I2C_1_I2C_FF__CSR, CYREG_I2C_CSR
.set I2C_1_I2C_FF__D, CYREG_I2C_D
.set I2C_1_I2C_FF__MCSR, CYREG_I2C_MCSR
.set I2C_1_I2C_FF__PM_ACT_CFG, CYREG_PM_ACT_CFG5
.set I2C_1_I2C_FF__PM_ACT_MSK, 0x04
.set I2C_1_I2C_FF__PM_STBY_CFG, CYREG_PM_STBY_CFG5
.set I2C_1_I2C_FF__PM_STBY_MSK, 0x04
.set I2C_1_I2C_FF__TMOUT_CFG0, CYREG_I2C_TMOUT_CFG0
.set I2C_1_I2C_FF__TMOUT_CFG1, CYREG_I2C_TMOUT_CFG1
.set I2C_1_I2C_FF__TMOUT_CSR, CYREG_I2C_TMOUT_CSR
.set I2C_1_I2C_FF__TMOUT_SR, CYREG_I2C_TMOUT_SR
.set I2C_1_I2C_FF__XCFG, CYREG_I2C_XCFG
.set I2C_1_I2C_IRQ__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set I2C_1_I2C_IRQ__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set I2C_1_I2C_IRQ__INTC_MASK, 0x8000
.set I2C_1_I2C_IRQ__INTC_NUMBER, 15
.set I2C_1_I2C_IRQ__INTC_PRIOR_NUM, 7
.set I2C_1_I2C_IRQ__INTC_PRIOR_REG, CYREG_NVIC_PRI_15
.set I2C_1_I2C_IRQ__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set I2C_1_I2C_IRQ__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* SCL_1 */
.set SCL_1__0__INTTYPE, CYREG_PICU12_INTTYPE4
.set SCL_1__0__MASK, 0x10
.set SCL_1__0__PC, CYREG_PRT12_PC4
.set SCL_1__0__PORT, 12
.set SCL_1__0__SHIFT, 4
.set SCL_1__AG, CYREG_PRT12_AG
.set SCL_1__BIE, CYREG_PRT12_BIE
.set SCL_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SCL_1__BYP, CYREG_PRT12_BYP
.set SCL_1__DM0, CYREG_PRT12_DM0
.set SCL_1__DM1, CYREG_PRT12_DM1
.set SCL_1__DM2, CYREG_PRT12_DM2
.set SCL_1__DR, CYREG_PRT12_DR
.set SCL_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SCL_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SCL_1__MASK, 0x10
.set SCL_1__PORT, 12
.set SCL_1__PRT, CYREG_PRT12_PRT
.set SCL_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SCL_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SCL_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SCL_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SCL_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SCL_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SCL_1__PS, CYREG_PRT12_PS
.set SCL_1__SHIFT, 4
.set SCL_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SCL_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SCL_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SCL_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SCL_1__SLW, CYREG_PRT12_SLW

/* SDA_1 */
.set SDA_1__0__INTTYPE, CYREG_PICU12_INTTYPE5
.set SDA_1__0__MASK, 0x20
.set SDA_1__0__PC, CYREG_PRT12_PC5
.set SDA_1__0__PORT, 12
.set SDA_1__0__SHIFT, 5
.set SDA_1__AG, CYREG_PRT12_AG
.set SDA_1__BIE, CYREG_PRT12_BIE
.set SDA_1__BIT_MASK, CYREG_PRT12_BIT_MASK
.set SDA_1__BYP, CYREG_PRT12_BYP
.set SDA_1__DM0, CYREG_PRT12_DM0
.set SDA_1__DM1, CYREG_PRT12_DM1
.set SDA_1__DM2, CYREG_PRT12_DM2
.set SDA_1__DR, CYREG_PRT12_DR
.set SDA_1__INP_DIS, CYREG_PRT12_INP_DIS
.set SDA_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set SDA_1__MASK, 0x20
.set SDA_1__PORT, 12
.set SDA_1__PRT, CYREG_PRT12_PRT
.set SDA_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set SDA_1__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set SDA_1__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set SDA_1__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set SDA_1__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set SDA_1__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set SDA_1__PS, CYREG_PRT12_PS
.set SDA_1__SHIFT, 5
.set SDA_1__SIO_CFG, CYREG_PRT12_SIO_CFG
.set SDA_1__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set SDA_1__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set SDA_1__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set SDA_1__SLW, CYREG_PRT12_SLW

/* STP_0 */
.set STP_0__0__INTTYPE, CYREG_PICU3_INTTYPE0
.set STP_0__0__MASK, 0x01
.set STP_0__0__PC, CYREG_PRT3_PC0
.set STP_0__0__PORT, 3
.set STP_0__0__SHIFT, 0
.set STP_0__AG, CYREG_PRT3_AG
.set STP_0__AMUX, CYREG_PRT3_AMUX
.set STP_0__BIE, CYREG_PRT3_BIE
.set STP_0__BIT_MASK, CYREG_PRT3_BIT_MASK
.set STP_0__BYP, CYREG_PRT3_BYP
.set STP_0__CTL, CYREG_PRT3_CTL
.set STP_0__DM0, CYREG_PRT3_DM0
.set STP_0__DM1, CYREG_PRT3_DM1
.set STP_0__DM2, CYREG_PRT3_DM2
.set STP_0__DR, CYREG_PRT3_DR
.set STP_0__INP_DIS, CYREG_PRT3_INP_DIS
.set STP_0__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set STP_0__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set STP_0__LCD_EN, CYREG_PRT3_LCD_EN
.set STP_0__MASK, 0x01
.set STP_0__PORT, 3
.set STP_0__PRT, CYREG_PRT3_PRT
.set STP_0__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set STP_0__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set STP_0__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set STP_0__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set STP_0__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set STP_0__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set STP_0__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set STP_0__PS, CYREG_PRT3_PS
.set STP_0__SHIFT, 0
.set STP_0__SLW, CYREG_PRT3_SLW

/* STP_1 */
.set STP_1__0__INTTYPE, CYREG_PICU3_INTTYPE1
.set STP_1__0__MASK, 0x02
.set STP_1__0__PC, CYREG_PRT3_PC1
.set STP_1__0__PORT, 3
.set STP_1__0__SHIFT, 1
.set STP_1__AG, CYREG_PRT3_AG
.set STP_1__AMUX, CYREG_PRT3_AMUX
.set STP_1__BIE, CYREG_PRT3_BIE
.set STP_1__BIT_MASK, CYREG_PRT3_BIT_MASK
.set STP_1__BYP, CYREG_PRT3_BYP
.set STP_1__CTL, CYREG_PRT3_CTL
.set STP_1__DM0, CYREG_PRT3_DM0
.set STP_1__DM1, CYREG_PRT3_DM1
.set STP_1__DM2, CYREG_PRT3_DM2
.set STP_1__DR, CYREG_PRT3_DR
.set STP_1__INP_DIS, CYREG_PRT3_INP_DIS
.set STP_1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set STP_1__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set STP_1__LCD_EN, CYREG_PRT3_LCD_EN
.set STP_1__MASK, 0x02
.set STP_1__PORT, 3
.set STP_1__PRT, CYREG_PRT3_PRT
.set STP_1__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set STP_1__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set STP_1__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set STP_1__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set STP_1__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set STP_1__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set STP_1__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set STP_1__PS, CYREG_PRT3_PS
.set STP_1__SHIFT, 1
.set STP_1__SLW, CYREG_PRT3_SLW

/* STP_2 */
.set STP_2__0__INTTYPE, CYREG_PICU3_INTTYPE2
.set STP_2__0__MASK, 0x04
.set STP_2__0__PC, CYREG_PRT3_PC2
.set STP_2__0__PORT, 3
.set STP_2__0__SHIFT, 2
.set STP_2__AG, CYREG_PRT3_AG
.set STP_2__AMUX, CYREG_PRT3_AMUX
.set STP_2__BIE, CYREG_PRT3_BIE
.set STP_2__BIT_MASK, CYREG_PRT3_BIT_MASK
.set STP_2__BYP, CYREG_PRT3_BYP
.set STP_2__CTL, CYREG_PRT3_CTL
.set STP_2__DM0, CYREG_PRT3_DM0
.set STP_2__DM1, CYREG_PRT3_DM1
.set STP_2__DM2, CYREG_PRT3_DM2
.set STP_2__DR, CYREG_PRT3_DR
.set STP_2__INP_DIS, CYREG_PRT3_INP_DIS
.set STP_2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set STP_2__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set STP_2__LCD_EN, CYREG_PRT3_LCD_EN
.set STP_2__MASK, 0x04
.set STP_2__PORT, 3
.set STP_2__PRT, CYREG_PRT3_PRT
.set STP_2__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set STP_2__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set STP_2__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set STP_2__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set STP_2__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set STP_2__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set STP_2__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set STP_2__PS, CYREG_PRT3_PS
.set STP_2__SHIFT, 2
.set STP_2__SLW, CYREG_PRT3_SLW

/* STP_3 */
.set STP_3__0__INTTYPE, CYREG_PICU3_INTTYPE3
.set STP_3__0__MASK, 0x08
.set STP_3__0__PC, CYREG_PRT3_PC3
.set STP_3__0__PORT, 3
.set STP_3__0__SHIFT, 3
.set STP_3__AG, CYREG_PRT3_AG
.set STP_3__AMUX, CYREG_PRT3_AMUX
.set STP_3__BIE, CYREG_PRT3_BIE
.set STP_3__BIT_MASK, CYREG_PRT3_BIT_MASK
.set STP_3__BYP, CYREG_PRT3_BYP
.set STP_3__CTL, CYREG_PRT3_CTL
.set STP_3__DM0, CYREG_PRT3_DM0
.set STP_3__DM1, CYREG_PRT3_DM1
.set STP_3__DM2, CYREG_PRT3_DM2
.set STP_3__DR, CYREG_PRT3_DR
.set STP_3__INP_DIS, CYREG_PRT3_INP_DIS
.set STP_3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU3_BASE
.set STP_3__LCD_COM_SEG, CYREG_PRT3_LCD_COM_SEG
.set STP_3__LCD_EN, CYREG_PRT3_LCD_EN
.set STP_3__MASK, 0x08
.set STP_3__PORT, 3
.set STP_3__PRT, CYREG_PRT3_PRT
.set STP_3__PRTDSI__CAPS_SEL, CYREG_PRT3_CAPS_SEL
.set STP_3__PRTDSI__DBL_SYNC_IN, CYREG_PRT3_DBL_SYNC_IN
.set STP_3__PRTDSI__OE_SEL0, CYREG_PRT3_OE_SEL0
.set STP_3__PRTDSI__OE_SEL1, CYREG_PRT3_OE_SEL1
.set STP_3__PRTDSI__OUT_SEL0, CYREG_PRT3_OUT_SEL0
.set STP_3__PRTDSI__OUT_SEL1, CYREG_PRT3_OUT_SEL1
.set STP_3__PRTDSI__SYNC_OUT, CYREG_PRT3_SYNC_OUT
.set STP_3__PS, CYREG_PRT3_PS
.set STP_3__SHIFT, 3
.set STP_3__SLW, CYREG_PRT3_SLW

/* TB_EN */
.set TB_EN__0__INTTYPE, CYREG_PICU12_INTTYPE2
.set TB_EN__0__MASK, 0x04
.set TB_EN__0__PC, CYREG_PRT12_PC2
.set TB_EN__0__PORT, 12
.set TB_EN__0__SHIFT, 2
.set TB_EN__AG, CYREG_PRT12_AG
.set TB_EN__BIE, CYREG_PRT12_BIE
.set TB_EN__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TB_EN__BYP, CYREG_PRT12_BYP
.set TB_EN__DM0, CYREG_PRT12_DM0
.set TB_EN__DM1, CYREG_PRT12_DM1
.set TB_EN__DM2, CYREG_PRT12_DM2
.set TB_EN__DR, CYREG_PRT12_DR
.set TB_EN__INP_DIS, CYREG_PRT12_INP_DIS
.set TB_EN__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TB_EN__MASK, 0x04
.set TB_EN__PORT, 12
.set TB_EN__PRT, CYREG_PRT12_PRT
.set TB_EN__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TB_EN__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TB_EN__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TB_EN__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TB_EN__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TB_EN__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TB_EN__PS, CYREG_PRT12_PS
.set TB_EN__SHIFT, 2
.set TB_EN__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TB_EN__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TB_EN__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TB_EN__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TB_EN__SLW, CYREG_PRT12_SLW

/* rxDMA */
.set rxDMA__DRQ_CTL, CYREG_IDMUX_DRQ_CTL0
.set rxDMA__DRQ_NUMBER, 0
.set rxDMA__NUMBEROF_TDS, 0
.set rxDMA__PRIORITY, 2
.set rxDMA__TERMIN_EN, 0
.set rxDMA__TERMIN_SEL, 0
.set rxDMA__TERMOUT0_EN, 1
.set rxDMA__TERMOUT0_SEL, 0
.set rxDMA__TERMOUT1_EN, 0
.set rxDMA__TERMOUT1_SEL, 0

/* Echo_L */
.set Echo_L__0__INTTYPE, CYREG_PICU0_INTTYPE0
.set Echo_L__0__MASK, 0x01
.set Echo_L__0__PC, CYREG_PRT0_PC0
.set Echo_L__0__PORT, 0
.set Echo_L__0__SHIFT, 0
.set Echo_L__AG, CYREG_PRT0_AG
.set Echo_L__AMUX, CYREG_PRT0_AMUX
.set Echo_L__BIE, CYREG_PRT0_BIE
.set Echo_L__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_L__BYP, CYREG_PRT0_BYP
.set Echo_L__CTL, CYREG_PRT0_CTL
.set Echo_L__DM0, CYREG_PRT0_DM0
.set Echo_L__DM1, CYREG_PRT0_DM1
.set Echo_L__DM2, CYREG_PRT0_DM2
.set Echo_L__DR, CYREG_PRT0_DR
.set Echo_L__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_L__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_L__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_L__MASK, 0x01
.set Echo_L__PORT, 0
.set Echo_L__PRT, CYREG_PRT0_PRT
.set Echo_L__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_L__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_L__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_L__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_L__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_L__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_L__PS, CYREG_PRT0_PS
.set Echo_L__SHIFT, 0
.set Echo_L__SLW, CYREG_PRT0_SLW

/* Echo_R */
.set Echo_R__0__INTTYPE, CYREG_PICU0_INTTYPE1
.set Echo_R__0__MASK, 0x02
.set Echo_R__0__PC, CYREG_PRT0_PC1
.set Echo_R__0__PORT, 0
.set Echo_R__0__SHIFT, 1
.set Echo_R__AG, CYREG_PRT0_AG
.set Echo_R__AMUX, CYREG_PRT0_AMUX
.set Echo_R__BIE, CYREG_PRT0_BIE
.set Echo_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Echo_R__BYP, CYREG_PRT0_BYP
.set Echo_R__CTL, CYREG_PRT0_CTL
.set Echo_R__DM0, CYREG_PRT0_DM0
.set Echo_R__DM1, CYREG_PRT0_DM1
.set Echo_R__DM2, CYREG_PRT0_DM2
.set Echo_R__DR, CYREG_PRT0_DR
.set Echo_R__INP_DIS, CYREG_PRT0_INP_DIS
.set Echo_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Echo_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Echo_R__LCD_EN, CYREG_PRT0_LCD_EN
.set Echo_R__MASK, 0x02
.set Echo_R__PORT, 0
.set Echo_R__PRT, CYREG_PRT0_PRT
.set Echo_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Echo_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Echo_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Echo_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Echo_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Echo_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Echo_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Echo_R__PS, CYREG_PRT0_PS
.set Echo_R__SHIFT, 1
.set Echo_R__SLW, CYREG_PRT0_SLW

/* RPi_RX */
.set RPi_RX__0__INTTYPE, CYREG_PICU2_INTTYPE3
.set RPi_RX__0__MASK, 0x08
.set RPi_RX__0__PC, CYREG_PRT2_PC3
.set RPi_RX__0__PORT, 2
.set RPi_RX__0__SHIFT, 3
.set RPi_RX__AG, CYREG_PRT2_AG
.set RPi_RX__AMUX, CYREG_PRT2_AMUX
.set RPi_RX__BIE, CYREG_PRT2_BIE
.set RPi_RX__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RPi_RX__BYP, CYREG_PRT2_BYP
.set RPi_RX__CTL, CYREG_PRT2_CTL
.set RPi_RX__DM0, CYREG_PRT2_DM0
.set RPi_RX__DM1, CYREG_PRT2_DM1
.set RPi_RX__DM2, CYREG_PRT2_DM2
.set RPi_RX__DR, CYREG_PRT2_DR
.set RPi_RX__INP_DIS, CYREG_PRT2_INP_DIS
.set RPi_RX__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RPi_RX__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RPi_RX__LCD_EN, CYREG_PRT2_LCD_EN
.set RPi_RX__MASK, 0x08
.set RPi_RX__PORT, 2
.set RPi_RX__PRT, CYREG_PRT2_PRT
.set RPi_RX__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RPi_RX__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RPi_RX__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RPi_RX__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RPi_RX__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RPi_RX__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RPi_RX__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RPi_RX__PS, CYREG_PRT2_PS
.set RPi_RX__SHIFT, 3
.set RPi_RX__SLW, CYREG_PRT2_SLW

/* RPi_Tx */
.set RPi_Tx__0__INTTYPE, CYREG_PICU2_INTTYPE2
.set RPi_Tx__0__MASK, 0x04
.set RPi_Tx__0__PC, CYREG_PRT2_PC2
.set RPi_Tx__0__PORT, 2
.set RPi_Tx__0__SHIFT, 2
.set RPi_Tx__AG, CYREG_PRT2_AG
.set RPi_Tx__AMUX, CYREG_PRT2_AMUX
.set RPi_Tx__BIE, CYREG_PRT2_BIE
.set RPi_Tx__BIT_MASK, CYREG_PRT2_BIT_MASK
.set RPi_Tx__BYP, CYREG_PRT2_BYP
.set RPi_Tx__CTL, CYREG_PRT2_CTL
.set RPi_Tx__DM0, CYREG_PRT2_DM0
.set RPi_Tx__DM1, CYREG_PRT2_DM1
.set RPi_Tx__DM2, CYREG_PRT2_DM2
.set RPi_Tx__DR, CYREG_PRT2_DR
.set RPi_Tx__INP_DIS, CYREG_PRT2_INP_DIS
.set RPi_Tx__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set RPi_Tx__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set RPi_Tx__LCD_EN, CYREG_PRT2_LCD_EN
.set RPi_Tx__MASK, 0x04
.set RPi_Tx__PORT, 2
.set RPi_Tx__PRT, CYREG_PRT2_PRT
.set RPi_Tx__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set RPi_Tx__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set RPi_Tx__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set RPi_Tx__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set RPi_Tx__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set RPi_Tx__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set RPi_Tx__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set RPi_Tx__PS, CYREG_PRT2_PS
.set RPi_Tx__SHIFT, 2
.set RPi_Tx__SLW, CYREG_PRT2_SLW

/* TB_ENB */
.set TB_ENB__0__INTTYPE, CYREG_PICU12_INTTYPE3
.set TB_ENB__0__MASK, 0x08
.set TB_ENB__0__PC, CYREG_PRT12_PC3
.set TB_ENB__0__PORT, 12
.set TB_ENB__0__SHIFT, 3
.set TB_ENB__AG, CYREG_PRT12_AG
.set TB_ENB__BIE, CYREG_PRT12_BIE
.set TB_ENB__BIT_MASK, CYREG_PRT12_BIT_MASK
.set TB_ENB__BYP, CYREG_PRT12_BYP
.set TB_ENB__DM0, CYREG_PRT12_DM0
.set TB_ENB__DM1, CYREG_PRT12_DM1
.set TB_ENB__DM2, CYREG_PRT12_DM2
.set TB_ENB__DR, CYREG_PRT12_DR
.set TB_ENB__INP_DIS, CYREG_PRT12_INP_DIS
.set TB_ENB__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU12_BASE
.set TB_ENB__MASK, 0x08
.set TB_ENB__PORT, 12
.set TB_ENB__PRT, CYREG_PRT12_PRT
.set TB_ENB__PRTDSI__DBL_SYNC_IN, CYREG_PRT12_DBL_SYNC_IN
.set TB_ENB__PRTDSI__OE_SEL0, CYREG_PRT12_OE_SEL0
.set TB_ENB__PRTDSI__OE_SEL1, CYREG_PRT12_OE_SEL1
.set TB_ENB__PRTDSI__OUT_SEL0, CYREG_PRT12_OUT_SEL0
.set TB_ENB__PRTDSI__OUT_SEL1, CYREG_PRT12_OUT_SEL1
.set TB_ENB__PRTDSI__SYNC_OUT, CYREG_PRT12_SYNC_OUT
.set TB_ENB__PS, CYREG_PRT12_PS
.set TB_ENB__SHIFT, 3
.set TB_ENB__SIO_CFG, CYREG_PRT12_SIO_CFG
.set TB_ENB__SIO_DIFF, CYREG_PRT12_SIO_DIFF
.set TB_ENB__SIO_HYST_EN, CYREG_PRT12_SIO_HYST_EN
.set TB_ENB__SIO_REG_HIFREQ, CYREG_PRT12_SIO_REG_HIFREQ
.set TB_ENB__SLW, CYREG_PRT12_SLW

/* Trig_L */
.set Trig_L__0__INTTYPE, CYREG_PICU0_INTTYPE6
.set Trig_L__0__MASK, 0x40
.set Trig_L__0__PC, CYREG_PRT0_PC6
.set Trig_L__0__PORT, 0
.set Trig_L__0__SHIFT, 6
.set Trig_L__AG, CYREG_PRT0_AG
.set Trig_L__AMUX, CYREG_PRT0_AMUX
.set Trig_L__BIE, CYREG_PRT0_BIE
.set Trig_L__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trig_L__BYP, CYREG_PRT0_BYP
.set Trig_L__CTL, CYREG_PRT0_CTL
.set Trig_L__DM0, CYREG_PRT0_DM0
.set Trig_L__DM1, CYREG_PRT0_DM1
.set Trig_L__DM2, CYREG_PRT0_DM2
.set Trig_L__DR, CYREG_PRT0_DR
.set Trig_L__INP_DIS, CYREG_PRT0_INP_DIS
.set Trig_L__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trig_L__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trig_L__LCD_EN, CYREG_PRT0_LCD_EN
.set Trig_L__MASK, 0x40
.set Trig_L__PORT, 0
.set Trig_L__PRT, CYREG_PRT0_PRT
.set Trig_L__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trig_L__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trig_L__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trig_L__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trig_L__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trig_L__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trig_L__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trig_L__PS, CYREG_PRT0_PS
.set Trig_L__SHIFT, 6
.set Trig_L__SLW, CYREG_PRT0_SLW

/* Trig_R */
.set Trig_R__0__INTTYPE, CYREG_PICU0_INTTYPE5
.set Trig_R__0__MASK, 0x20
.set Trig_R__0__PC, CYREG_PRT0_PC5
.set Trig_R__0__PORT, 0
.set Trig_R__0__SHIFT, 5
.set Trig_R__AG, CYREG_PRT0_AG
.set Trig_R__AMUX, CYREG_PRT0_AMUX
.set Trig_R__BIE, CYREG_PRT0_BIE
.set Trig_R__BIT_MASK, CYREG_PRT0_BIT_MASK
.set Trig_R__BYP, CYREG_PRT0_BYP
.set Trig_R__CTL, CYREG_PRT0_CTL
.set Trig_R__DM0, CYREG_PRT0_DM0
.set Trig_R__DM1, CYREG_PRT0_DM1
.set Trig_R__DM2, CYREG_PRT0_DM2
.set Trig_R__DR, CYREG_PRT0_DR
.set Trig_R__INP_DIS, CYREG_PRT0_INP_DIS
.set Trig_R__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU0_BASE
.set Trig_R__LCD_COM_SEG, CYREG_PRT0_LCD_COM_SEG
.set Trig_R__LCD_EN, CYREG_PRT0_LCD_EN
.set Trig_R__MASK, 0x20
.set Trig_R__PORT, 0
.set Trig_R__PRT, CYREG_PRT0_PRT
.set Trig_R__PRTDSI__CAPS_SEL, CYREG_PRT0_CAPS_SEL
.set Trig_R__PRTDSI__DBL_SYNC_IN, CYREG_PRT0_DBL_SYNC_IN
.set Trig_R__PRTDSI__OE_SEL0, CYREG_PRT0_OE_SEL0
.set Trig_R__PRTDSI__OE_SEL1, CYREG_PRT0_OE_SEL1
.set Trig_R__PRTDSI__OUT_SEL0, CYREG_PRT0_OUT_SEL0
.set Trig_R__PRTDSI__OUT_SEL1, CYREG_PRT0_OUT_SEL1
.set Trig_R__PRTDSI__SYNC_OUT, CYREG_PRT0_SYNC_OUT
.set Trig_R__PS, CYREG_PRT0_PS
.set Trig_R__SHIFT, 5
.set Trig_R__SLW, CYREG_PRT0_SLW

/* Clock_1 */
.set Clock_1__CFG0, CYREG_CLKDIST_DCFG1_CFG0
.set Clock_1__CFG1, CYREG_CLKDIST_DCFG1_CFG1
.set Clock_1__CFG2, CYREG_CLKDIST_DCFG1_CFG2
.set Clock_1__CFG2_SRC_SEL_MASK, 0x07
.set Clock_1__INDEX, 0x01
.set Clock_1__PM_ACT_CFG, CYREG_PM_ACT_CFG2
.set Clock_1__PM_ACT_MSK, 0x02
.set Clock_1__PM_STBY_CFG, CYREG_PM_STBY_CFG2
.set Clock_1__PM_STBY_MSK, 0x02

/* QuadPWM */
.set QuadPWM_PwmDatapath_u0__16BIT_A0_REG, CYREG_B0_UDB07_08_A0
.set QuadPWM_PwmDatapath_u0__16BIT_A1_REG, CYREG_B0_UDB07_08_A1
.set QuadPWM_PwmDatapath_u0__16BIT_D0_REG, CYREG_B0_UDB07_08_D0
.set QuadPWM_PwmDatapath_u0__16BIT_D1_REG, CYREG_B0_UDB07_08_D1
.set QuadPWM_PwmDatapath_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB07_08_ACTL
.set QuadPWM_PwmDatapath_u0__16BIT_F0_REG, CYREG_B0_UDB07_08_F0
.set QuadPWM_PwmDatapath_u0__16BIT_F1_REG, CYREG_B0_UDB07_08_F1
.set QuadPWM_PwmDatapath_u0__A0_A1_REG, CYREG_B0_UDB07_A0_A1
.set QuadPWM_PwmDatapath_u0__A0_REG, CYREG_B0_UDB07_A0
.set QuadPWM_PwmDatapath_u0__A1_REG, CYREG_B0_UDB07_A1
.set QuadPWM_PwmDatapath_u0__D0_D1_REG, CYREG_B0_UDB07_D0_D1
.set QuadPWM_PwmDatapath_u0__D0_REG, CYREG_B0_UDB07_D0
.set QuadPWM_PwmDatapath_u0__D1_REG, CYREG_B0_UDB07_D1
.set QuadPWM_PwmDatapath_u0__DP_AUX_CTL_REG, CYREG_B0_UDB07_ACTL
.set QuadPWM_PwmDatapath_u0__F0_F1_REG, CYREG_B0_UDB07_F0_F1
.set QuadPWM_PwmDatapath_u0__F0_REG, CYREG_B0_UDB07_F0
.set QuadPWM_PwmDatapath_u0__F1_REG, CYREG_B0_UDB07_F1

/* RXcmplt */
.set RXcmplt__INTC_CLR_EN_REG, CYREG_NVIC_CLRENA0
.set RXcmplt__INTC_CLR_PD_REG, CYREG_NVIC_CLRPEND0
.set RXcmplt__INTC_MASK, 0x04
.set RXcmplt__INTC_NUMBER, 2
.set RXcmplt__INTC_PRIOR_NUM, 7
.set RXcmplt__INTC_PRIOR_REG, CYREG_NVIC_PRI_2
.set RXcmplt__INTC_SET_EN_REG, CYREG_NVIC_SETENA0
.set RXcmplt__INTC_SET_PD_REG, CYREG_NVIC_SETPEND0

/* TB_PWM1 */
.set TB_PWM1__0__INTTYPE, CYREG_PICU2_INTTYPE0
.set TB_PWM1__0__MASK, 0x01
.set TB_PWM1__0__PC, CYREG_PRT2_PC0
.set TB_PWM1__0__PORT, 2
.set TB_PWM1__0__SHIFT, 0
.set TB_PWM1__AG, CYREG_PRT2_AG
.set TB_PWM1__AMUX, CYREG_PRT2_AMUX
.set TB_PWM1__BIE, CYREG_PRT2_BIE
.set TB_PWM1__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TB_PWM1__BYP, CYREG_PRT2_BYP
.set TB_PWM1__CTL, CYREG_PRT2_CTL
.set TB_PWM1__DM0, CYREG_PRT2_DM0
.set TB_PWM1__DM1, CYREG_PRT2_DM1
.set TB_PWM1__DM2, CYREG_PRT2_DM2
.set TB_PWM1__DR, CYREG_PRT2_DR
.set TB_PWM1__INP_DIS, CYREG_PRT2_INP_DIS
.set TB_PWM1__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TB_PWM1__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TB_PWM1__LCD_EN, CYREG_PRT2_LCD_EN
.set TB_PWM1__MASK, 0x01
.set TB_PWM1__PORT, 2
.set TB_PWM1__PRT, CYREG_PRT2_PRT
.set TB_PWM1__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TB_PWM1__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TB_PWM1__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TB_PWM1__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TB_PWM1__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TB_PWM1__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TB_PWM1__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TB_PWM1__PS, CYREG_PRT2_PS
.set TB_PWM1__SHIFT, 0
.set TB_PWM1__SLW, CYREG_PRT2_SLW

/* TB_PWM2 */
.set TB_PWM2__0__INTTYPE, CYREG_PICU2_INTTYPE1
.set TB_PWM2__0__MASK, 0x02
.set TB_PWM2__0__PC, CYREG_PRT2_PC1
.set TB_PWM2__0__PORT, 2
.set TB_PWM2__0__SHIFT, 1
.set TB_PWM2__AG, CYREG_PRT2_AG
.set TB_PWM2__AMUX, CYREG_PRT2_AMUX
.set TB_PWM2__BIE, CYREG_PRT2_BIE
.set TB_PWM2__BIT_MASK, CYREG_PRT2_BIT_MASK
.set TB_PWM2__BYP, CYREG_PRT2_BYP
.set TB_PWM2__CTL, CYREG_PRT2_CTL
.set TB_PWM2__DM0, CYREG_PRT2_DM0
.set TB_PWM2__DM1, CYREG_PRT2_DM1
.set TB_PWM2__DM2, CYREG_PRT2_DM2
.set TB_PWM2__DR, CYREG_PRT2_DR
.set TB_PWM2__INP_DIS, CYREG_PRT2_INP_DIS
.set TB_PWM2__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU2_BASE
.set TB_PWM2__LCD_COM_SEG, CYREG_PRT2_LCD_COM_SEG
.set TB_PWM2__LCD_EN, CYREG_PRT2_LCD_EN
.set TB_PWM2__MASK, 0x02
.set TB_PWM2__PORT, 2
.set TB_PWM2__PRT, CYREG_PRT2_PRT
.set TB_PWM2__PRTDSI__CAPS_SEL, CYREG_PRT2_CAPS_SEL
.set TB_PWM2__PRTDSI__DBL_SYNC_IN, CYREG_PRT2_DBL_SYNC_IN
.set TB_PWM2__PRTDSI__OE_SEL0, CYREG_PRT2_OE_SEL0
.set TB_PWM2__PRTDSI__OE_SEL1, CYREG_PRT2_OE_SEL1
.set TB_PWM2__PRTDSI__OUT_SEL0, CYREG_PRT2_OUT_SEL0
.set TB_PWM2__PRTDSI__OUT_SEL1, CYREG_PRT2_OUT_SEL1
.set TB_PWM2__PRTDSI__SYNC_OUT, CYREG_PRT2_SYNC_OUT
.set TB_PWM2__PS, CYREG_PRT2_PS
.set TB_PWM2__SHIFT, 1
.set TB_PWM2__SLW, CYREG_PRT2_SLW

/* TB_PWM3 */
.set TB_PWM3__0__INTTYPE, CYREG_PICU1_INTTYPE4
.set TB_PWM3__0__MASK, 0x10
.set TB_PWM3__0__PC, CYREG_PRT1_PC4
.set TB_PWM3__0__PORT, 1
.set TB_PWM3__0__SHIFT, 4
.set TB_PWM3__AG, CYREG_PRT1_AG
.set TB_PWM3__AMUX, CYREG_PRT1_AMUX
.set TB_PWM3__BIE, CYREG_PRT1_BIE
.set TB_PWM3__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TB_PWM3__BYP, CYREG_PRT1_BYP
.set TB_PWM3__CTL, CYREG_PRT1_CTL
.set TB_PWM3__DM0, CYREG_PRT1_DM0
.set TB_PWM3__DM1, CYREG_PRT1_DM1
.set TB_PWM3__DM2, CYREG_PRT1_DM2
.set TB_PWM3__DR, CYREG_PRT1_DR
.set TB_PWM3__INP_DIS, CYREG_PRT1_INP_DIS
.set TB_PWM3__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TB_PWM3__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TB_PWM3__LCD_EN, CYREG_PRT1_LCD_EN
.set TB_PWM3__MASK, 0x10
.set TB_PWM3__PORT, 1
.set TB_PWM3__PRT, CYREG_PRT1_PRT
.set TB_PWM3__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TB_PWM3__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TB_PWM3__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TB_PWM3__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TB_PWM3__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TB_PWM3__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TB_PWM3__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TB_PWM3__PS, CYREG_PRT1_PS
.set TB_PWM3__SHIFT, 4
.set TB_PWM3__SLW, CYREG_PRT1_SLW

/* TB_PWM4 */
.set TB_PWM4__0__INTTYPE, CYREG_PICU1_INTTYPE5
.set TB_PWM4__0__MASK, 0x20
.set TB_PWM4__0__PC, CYREG_PRT1_PC5
.set TB_PWM4__0__PORT, 1
.set TB_PWM4__0__SHIFT, 5
.set TB_PWM4__AG, CYREG_PRT1_AG
.set TB_PWM4__AMUX, CYREG_PRT1_AMUX
.set TB_PWM4__BIE, CYREG_PRT1_BIE
.set TB_PWM4__BIT_MASK, CYREG_PRT1_BIT_MASK
.set TB_PWM4__BYP, CYREG_PRT1_BYP
.set TB_PWM4__CTL, CYREG_PRT1_CTL
.set TB_PWM4__DM0, CYREG_PRT1_DM0
.set TB_PWM4__DM1, CYREG_PRT1_DM1
.set TB_PWM4__DM2, CYREG_PRT1_DM2
.set TB_PWM4__DR, CYREG_PRT1_DR
.set TB_PWM4__INP_DIS, CYREG_PRT1_INP_DIS
.set TB_PWM4__INTTYPE_BASE, CYDEV_PICU_INTTYPE_PICU1_BASE
.set TB_PWM4__LCD_COM_SEG, CYREG_PRT1_LCD_COM_SEG
.set TB_PWM4__LCD_EN, CYREG_PRT1_LCD_EN
.set TB_PWM4__MASK, 0x20
.set TB_PWM4__PORT, 1
.set TB_PWM4__PRT, CYREG_PRT1_PRT
.set TB_PWM4__PRTDSI__CAPS_SEL, CYREG_PRT1_CAPS_SEL
.set TB_PWM4__PRTDSI__DBL_SYNC_IN, CYREG_PRT1_DBL_SYNC_IN
.set TB_PWM4__PRTDSI__OE_SEL0, CYREG_PRT1_OE_SEL0
.set TB_PWM4__PRTDSI__OE_SEL1, CYREG_PRT1_OE_SEL1
.set TB_PWM4__PRTDSI__OUT_SEL0, CYREG_PRT1_OUT_SEL0
.set TB_PWM4__PRTDSI__OUT_SEL1, CYREG_PRT1_OUT_SEL1
.set TB_PWM4__PRTDSI__SYNC_OUT, CYREG_PRT1_SYNC_OUT
.set TB_PWM4__PS, CYREG_PRT1_PS
.set TB_PWM4__SHIFT, 5
.set TB_PWM4__SLW, CYREG_PRT1_SLW

/* Timer_L */
.set Timer_L_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_L_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_L_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_L_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_L_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB06_07_ST
.set Timer_L_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_L_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_L_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_L_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_L_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_L_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB06_MSK
.set Timer_L_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_L_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_L_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_L_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB06_ST_CTL
.set Timer_L_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB06_ST_CTL
.set Timer_L_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB06_ST
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB04_05_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB04_05_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB04_05_MSK
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB04_05_MSK
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB04_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB04_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB04_ST_CTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_L_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB04_MSK
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB04_05_A0
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB04_05_A1
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB04_05_D0
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB04_05_D1
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB04_05_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB04_05_F0
.set Timer_L_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB04_05_F1
.set Timer_L_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB04_A0_A1
.set Timer_L_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB04_A0
.set Timer_L_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB04_A1
.set Timer_L_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB04_D0_D1
.set Timer_L_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB04_D0
.set Timer_L_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB04_D1
.set Timer_L_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB04_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB04_F0_F1
.set Timer_L_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB04_F0
.set Timer_L_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB04_F1
.set Timer_L_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB04_MSK_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB05_06_A0
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB05_06_A1
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB05_06_D0
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB05_06_D1
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB05_06_F0
.set Timer_L_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB05_06_F1
.set Timer_L_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB05_A0_A1
.set Timer_L_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB05_A0
.set Timer_L_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB05_A1
.set Timer_L_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB05_D0_D1
.set Timer_L_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB05_D0
.set Timer_L_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB05_D1
.set Timer_L_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB05_F0_F1
.set Timer_L_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB05_F0
.set Timer_L_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB05_F1
.set Timer_L_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB06_07_A0
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB06_07_A1
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB06_07_D0
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB06_07_D1
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB06_07_F0
.set Timer_L_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB06_07_F1
.set Timer_L_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB06_A0_A1
.set Timer_L_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB06_A0
.set Timer_L_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB06_A1
.set Timer_L_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB06_D0_D1
.set Timer_L_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB06_D0
.set Timer_L_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB06_D1
.set Timer_L_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB06_F0_F1
.set Timer_L_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB06_F0
.set Timer_L_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB06_F1
.set Timer_L_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set Timer_L_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL

/* Timer_R */
.set Timer_R_TimerUDB_rstSts_stsreg__0__MASK, 0x01
.set Timer_R_TimerUDB_rstSts_stsreg__0__POS, 0
.set Timer_R_TimerUDB_rstSts_stsreg__1__MASK, 0x02
.set Timer_R_TimerUDB_rstSts_stsreg__1__POS, 1
.set Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_R_TimerUDB_rstSts_stsreg__16BIT_STATUS_REG, CYREG_B0_UDB01_02_ST
.set Timer_R_TimerUDB_rstSts_stsreg__2__MASK, 0x04
.set Timer_R_TimerUDB_rstSts_stsreg__2__POS, 2
.set Timer_R_TimerUDB_rstSts_stsreg__3__MASK, 0x08
.set Timer_R_TimerUDB_rstSts_stsreg__3__POS, 3
.set Timer_R_TimerUDB_rstSts_stsreg__MASK, 0x0F
.set Timer_R_TimerUDB_rstSts_stsreg__MASK_REG, CYREG_B0_UDB01_MSK
.set Timer_R_TimerUDB_rstSts_stsreg__MASK_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_R_TimerUDB_rstSts_stsreg__PER_ST_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_R_TimerUDB_rstSts_stsreg__STATUS_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_R_TimerUDB_rstSts_stsreg__STATUS_CNT_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_R_TimerUDB_rstSts_stsreg__STATUS_CONTROL_REG, CYREG_B0_UDB01_ST_CTL
.set Timer_R_TimerUDB_rstSts_stsreg__STATUS_REG, CYREG_B0_UDB01_ST
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB00_01_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB00_01_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB00_01_MSK
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB00_01_MSK
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__MASK, 0x80
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__7__POS, 7
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_REG, CYREG_B0_UDB00_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__CONTROL_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_REG, CYREG_B0_UDB00_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__COUNT_ST_REG, CYREG_B0_UDB00_ST_CTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK, 0x80
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_R_TimerUDB_sCTRLReg_SyncCtl_ctrlreg__PERIOD_REG, CYREG_B0_UDB00_MSK
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A0_REG, CYREG_B0_UDB00_01_A0
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_A1_REG, CYREG_B0_UDB00_01_A1
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D0_REG, CYREG_B0_UDB00_01_D0
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_D1_REG, CYREG_B0_UDB00_01_D1
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB00_01_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F0_REG, CYREG_B0_UDB00_01_F0
.set Timer_R_TimerUDB_sT24_timerdp_u0__16BIT_F1_REG, CYREG_B0_UDB00_01_F1
.set Timer_R_TimerUDB_sT24_timerdp_u0__A0_A1_REG, CYREG_B0_UDB00_A0_A1
.set Timer_R_TimerUDB_sT24_timerdp_u0__A0_REG, CYREG_B0_UDB00_A0
.set Timer_R_TimerUDB_sT24_timerdp_u0__A1_REG, CYREG_B0_UDB00_A1
.set Timer_R_TimerUDB_sT24_timerdp_u0__D0_D1_REG, CYREG_B0_UDB00_D0_D1
.set Timer_R_TimerUDB_sT24_timerdp_u0__D0_REG, CYREG_B0_UDB00_D0
.set Timer_R_TimerUDB_sT24_timerdp_u0__D1_REG, CYREG_B0_UDB00_D1
.set Timer_R_TimerUDB_sT24_timerdp_u0__DP_AUX_CTL_REG, CYREG_B0_UDB00_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u0__F0_F1_REG, CYREG_B0_UDB00_F0_F1
.set Timer_R_TimerUDB_sT24_timerdp_u0__F0_REG, CYREG_B0_UDB00_F0
.set Timer_R_TimerUDB_sT24_timerdp_u0__F1_REG, CYREG_B0_UDB00_F1
.set Timer_R_TimerUDB_sT24_timerdp_u0__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u0__PER_DP_AUX_CTL_REG, CYREG_B0_UDB00_MSK_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A0_REG, CYREG_B0_UDB01_02_A0
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_A1_REG, CYREG_B0_UDB01_02_A1
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D0_REG, CYREG_B0_UDB01_02_D0
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_D1_REG, CYREG_B0_UDB01_02_D1
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB01_02_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F0_REG, CYREG_B0_UDB01_02_F0
.set Timer_R_TimerUDB_sT24_timerdp_u1__16BIT_F1_REG, CYREG_B0_UDB01_02_F1
.set Timer_R_TimerUDB_sT24_timerdp_u1__A0_A1_REG, CYREG_B0_UDB01_A0_A1
.set Timer_R_TimerUDB_sT24_timerdp_u1__A0_REG, CYREG_B0_UDB01_A0
.set Timer_R_TimerUDB_sT24_timerdp_u1__A1_REG, CYREG_B0_UDB01_A1
.set Timer_R_TimerUDB_sT24_timerdp_u1__D0_D1_REG, CYREG_B0_UDB01_D0_D1
.set Timer_R_TimerUDB_sT24_timerdp_u1__D0_REG, CYREG_B0_UDB01_D0
.set Timer_R_TimerUDB_sT24_timerdp_u1__D1_REG, CYREG_B0_UDB01_D1
.set Timer_R_TimerUDB_sT24_timerdp_u1__DP_AUX_CTL_REG, CYREG_B0_UDB01_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u1__F0_F1_REG, CYREG_B0_UDB01_F0_F1
.set Timer_R_TimerUDB_sT24_timerdp_u1__F0_REG, CYREG_B0_UDB01_F0
.set Timer_R_TimerUDB_sT24_timerdp_u1__F1_REG, CYREG_B0_UDB01_F1
.set Timer_R_TimerUDB_sT24_timerdp_u1__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u1__PER_DP_AUX_CTL_REG, CYREG_B0_UDB01_MSK_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A0_REG, CYREG_B0_UDB02_03_A0
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_A1_REG, CYREG_B0_UDB02_03_A1
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D0_REG, CYREG_B0_UDB02_03_D0
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_D1_REG, CYREG_B0_UDB02_03_D1
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_DP_AUX_CTL_REG, CYREG_B0_UDB02_03_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F0_REG, CYREG_B0_UDB02_03_F0
.set Timer_R_TimerUDB_sT24_timerdp_u2__16BIT_F1_REG, CYREG_B0_UDB02_03_F1
.set Timer_R_TimerUDB_sT24_timerdp_u2__A0_A1_REG, CYREG_B0_UDB02_A0_A1
.set Timer_R_TimerUDB_sT24_timerdp_u2__A0_REG, CYREG_B0_UDB02_A0
.set Timer_R_TimerUDB_sT24_timerdp_u2__A1_REG, CYREG_B0_UDB02_A1
.set Timer_R_TimerUDB_sT24_timerdp_u2__D0_D1_REG, CYREG_B0_UDB02_D0_D1
.set Timer_R_TimerUDB_sT24_timerdp_u2__D0_REG, CYREG_B0_UDB02_D0
.set Timer_R_TimerUDB_sT24_timerdp_u2__D1_REG, CYREG_B0_UDB02_D1
.set Timer_R_TimerUDB_sT24_timerdp_u2__DP_AUX_CTL_REG, CYREG_B0_UDB02_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u2__F0_F1_REG, CYREG_B0_UDB02_F0_F1
.set Timer_R_TimerUDB_sT24_timerdp_u2__F0_REG, CYREG_B0_UDB02_F0
.set Timer_R_TimerUDB_sT24_timerdp_u2__F1_REG, CYREG_B0_UDB02_F1
.set Timer_R_TimerUDB_sT24_timerdp_u2__MSK_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL
.set Timer_R_TimerUDB_sT24_timerdp_u2__PER_DP_AUX_CTL_REG, CYREG_B0_UDB02_MSK_ACTL

/* TB9051_EN */
.set TB9051_EN_Sync_ctrl_reg__0__MASK, 0x01
.set TB9051_EN_Sync_ctrl_reg__0__POS, 0
.set TB9051_EN_Sync_ctrl_reg__1__MASK, 0x02
.set TB9051_EN_Sync_ctrl_reg__1__POS, 1
.set TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_06_ACTL
.set TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set TB9051_EN_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB05_06_CTL
.set TB9051_EN_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB05_06_CTL
.set TB9051_EN_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB05_06_MSK
.set TB9051_EN_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB05_06_MSK
.set TB9051_EN_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB05_06_MSK
.set TB9051_EN_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB05_ACTL
.set TB9051_EN_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB05_CTL
.set TB9051_EN_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB05_ST_CTL
.set TB9051_EN_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB05_CTL
.set TB9051_EN_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB05_ST_CTL
.set TB9051_EN_Sync_ctrl_reg__MASK, 0x03
.set TB9051_EN_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set TB9051_EN_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB05_MSK_ACTL
.set TB9051_EN_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB05_MSK

/* StepperDriver */
.set StepperDriver_Sync_ctrl_reg__0__MASK, 0x01
.set StepperDriver_Sync_ctrl_reg__0__POS, 0
.set StepperDriver_Sync_ctrl_reg__1__MASK, 0x02
.set StepperDriver_Sync_ctrl_reg__1__POS, 1
.set StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_07_ACTL
.set StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set StepperDriver_Sync_ctrl_reg__16BIT_CONTROL_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set StepperDriver_Sync_ctrl_reg__16BIT_COUNT_CONTROL_REG, CYREG_B0_UDB06_07_CTL
.set StepperDriver_Sync_ctrl_reg__16BIT_COUNT_COUNT_REG, CYREG_B0_UDB06_07_CTL
.set StepperDriver_Sync_ctrl_reg__16BIT_MASK_MASK_REG, CYREG_B0_UDB06_07_MSK
.set StepperDriver_Sync_ctrl_reg__16BIT_MASK_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_MASK_REG, CYREG_B0_UDB06_07_MSK
.set StepperDriver_Sync_ctrl_reg__16BIT_PERIOD_PERIOD_REG, CYREG_B0_UDB06_07_MSK
.set StepperDriver_Sync_ctrl_reg__2__MASK, 0x04
.set StepperDriver_Sync_ctrl_reg__2__POS, 2
.set StepperDriver_Sync_ctrl_reg__3__MASK, 0x08
.set StepperDriver_Sync_ctrl_reg__3__POS, 3
.set StepperDriver_Sync_ctrl_reg__CONTROL_AUX_CTL_REG, CYREG_B0_UDB06_ACTL
.set StepperDriver_Sync_ctrl_reg__CONTROL_REG, CYREG_B0_UDB06_CTL
.set StepperDriver_Sync_ctrl_reg__CONTROL_ST_REG, CYREG_B0_UDB06_ST_CTL
.set StepperDriver_Sync_ctrl_reg__COUNT_REG, CYREG_B0_UDB06_CTL
.set StepperDriver_Sync_ctrl_reg__COUNT_ST_REG, CYREG_B0_UDB06_ST_CTL
.set StepperDriver_Sync_ctrl_reg__MASK, 0x0F
.set StepperDriver_Sync_ctrl_reg__MASK_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set StepperDriver_Sync_ctrl_reg__PER_CTL_AUX_CTL_REG, CYREG_B0_UDB06_MSK_ACTL
.set StepperDriver_Sync_ctrl_reg__PERIOD_REG, CYREG_B0_UDB06_MSK

/* Miscellaneous */
.set BCLK__BUS_CLK__HZ, 24000000
.set BCLK__BUS_CLK__KHZ, 24000
.set BCLK__BUS_CLK__MHZ, 24
.set CYDEV_CHIP_DIE_LEOPARD, 1
.set CYDEV_CHIP_DIE_PSOC4A, 26
.set CYDEV_CHIP_DIE_PSOC5LP, 2
.set CYDEV_CHIP_DIE_PSOC5TM, 3
.set CYDEV_CHIP_DIE_TMA4, 4
.set CYDEV_CHIP_DIE_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_FM0P, 5
.set CYDEV_CHIP_FAMILY_FM3, 6
.set CYDEV_CHIP_FAMILY_FM4, 7
.set CYDEV_CHIP_FAMILY_PSOC3, 1
.set CYDEV_CHIP_FAMILY_PSOC4, 2
.set CYDEV_CHIP_FAMILY_PSOC5, 3
.set CYDEV_CHIP_FAMILY_PSOC6, 4
.set CYDEV_CHIP_FAMILY_UNKNOWN, 0
.set CYDEV_CHIP_FAMILY_USED, CYDEV_CHIP_FAMILY_PSOC5
.set CYDEV_CHIP_JTAG_ID, 0x2E161069
.set CYDEV_CHIP_MEMBER_3A, 1
.set CYDEV_CHIP_MEMBER_4A, 26
.set CYDEV_CHIP_MEMBER_4AA, 25
.set CYDEV_CHIP_MEMBER_4AB, 30
.set CYDEV_CHIP_MEMBER_4AC, 14
.set CYDEV_CHIP_MEMBER_4AD, 15
.set CYDEV_CHIP_MEMBER_4AE, 16
.set CYDEV_CHIP_MEMBER_4D, 20
.set CYDEV_CHIP_MEMBER_4E, 6
.set CYDEV_CHIP_MEMBER_4F, 27
.set CYDEV_CHIP_MEMBER_4G, 4
.set CYDEV_CHIP_MEMBER_4H, 24
.set CYDEV_CHIP_MEMBER_4I, 32
.set CYDEV_CHIP_MEMBER_4J, 21
.set CYDEV_CHIP_MEMBER_4K, 22
.set CYDEV_CHIP_MEMBER_4L, 31
.set CYDEV_CHIP_MEMBER_4M, 29
.set CYDEV_CHIP_MEMBER_4N, 11
.set CYDEV_CHIP_MEMBER_4O, 8
.set CYDEV_CHIP_MEMBER_4P, 28
.set CYDEV_CHIP_MEMBER_4Q, 17
.set CYDEV_CHIP_MEMBER_4R, 9
.set CYDEV_CHIP_MEMBER_4S, 12
.set CYDEV_CHIP_MEMBER_4T, 10
.set CYDEV_CHIP_MEMBER_4U, 5
.set CYDEV_CHIP_MEMBER_4V, 23
.set CYDEV_CHIP_MEMBER_4W, 13
.set CYDEV_CHIP_MEMBER_4X, 7
.set CYDEV_CHIP_MEMBER_4Y, 18
.set CYDEV_CHIP_MEMBER_4Z, 19
.set CYDEV_CHIP_MEMBER_5A, 3
.set CYDEV_CHIP_MEMBER_5B, 2
.set CYDEV_CHIP_MEMBER_6A, 33
.set CYDEV_CHIP_MEMBER_FM3, 37
.set CYDEV_CHIP_MEMBER_FM4, 38
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE1, 34
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE2, 35
.set CYDEV_CHIP_MEMBER_PDL_FM0P_TYPE3, 36
.set CYDEV_CHIP_MEMBER_UNKNOWN, 0
.set CYDEV_CHIP_MEMBER_USED, CYDEV_CHIP_MEMBER_5B
.set CYDEV_CHIP_DIE_EXPECT, CYDEV_CHIP_MEMBER_USED
.set CYDEV_CHIP_DIE_ACTUAL, CYDEV_CHIP_DIE_EXPECT
.set CYDEV_CHIP_REV_LEOPARD_ES1, 0
.set CYDEV_CHIP_REV_LEOPARD_ES2, 1
.set CYDEV_CHIP_REV_LEOPARD_ES3, 3
.set CYDEV_CHIP_REV_LEOPARD_PRODUCTION, 3
.set CYDEV_CHIP_REV_PSOC4A_ES0, 17
.set CYDEV_CHIP_REV_PSOC4A_PRODUCTION, 17
.set CYDEV_CHIP_REV_PSOC5LP_ES0, 0
.set CYDEV_CHIP_REV_PSOC5LP_PRODUCTION, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES0, 0
.set CYDEV_CHIP_REV_PSOC5TM_ES1, 1
.set CYDEV_CHIP_REV_PSOC5TM_PRODUCTION, 1
.set CYDEV_CHIP_REV_TMA4_ES, 17
.set CYDEV_CHIP_REV_TMA4_ES2, 33
.set CYDEV_CHIP_REV_TMA4_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_3A_ES1, 0
.set CYDEV_CHIP_REVISION_3A_ES2, 1
.set CYDEV_CHIP_REVISION_3A_ES3, 3
.set CYDEV_CHIP_REVISION_3A_PRODUCTION, 3
.set CYDEV_CHIP_REVISION_4A_ES0, 17
.set CYDEV_CHIP_REVISION_4A_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4AA_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AB_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AC_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AD_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4AE_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4D_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4E_CCG2_NO_USBPD, 0
.set CYDEV_CHIP_REVISION_4E_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256DMA, 0
.set CYDEV_CHIP_REVISION_4F_PRODUCTION_256K, 0
.set CYDEV_CHIP_REVISION_4G_ES, 17
.set CYDEV_CHIP_REVISION_4G_ES2, 33
.set CYDEV_CHIP_REVISION_4G_PRODUCTION, 17
.set CYDEV_CHIP_REVISION_4H_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4I_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4J_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4K_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4L_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4M_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4N_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4O_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4P_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Q_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4R_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4S_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4T_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4U_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4V_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4W_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4X_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Y_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_4Z_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_5A_ES0, 0
.set CYDEV_CHIP_REVISION_5A_ES1, 1
.set CYDEV_CHIP_REVISION_5A_PRODUCTION, 1
.set CYDEV_CHIP_REVISION_5B_ES0, 0
.set CYDEV_CHIP_REVISION_5B_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_6A_ES, 17
.set CYDEV_CHIP_REVISION_6A_NO_UDB, 33
.set CYDEV_CHIP_REVISION_6A_PRODUCTION, 33
.set CYDEV_CHIP_REVISION_FM3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_FM4_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE1_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE2_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_PDL_FM0P_TYPE3_PRODUCTION, 0
.set CYDEV_CHIP_REVISION_USED, CYDEV_CHIP_REVISION_5B_PRODUCTION
.set CYDEV_CHIP_REV_EXPECT, CYDEV_CHIP_REVISION_USED
.set CYDEV_CONFIG_FASTBOOT_ENABLED, 1
.set CYDEV_CONFIG_UNUSED_IO_AllowButWarn, 0
.set CYDEV_CONFIG_UNUSED_IO, CYDEV_CONFIG_UNUSED_IO_AllowButWarn
.set CYDEV_CONFIG_UNUSED_IO_AllowWithInfo, 1
.set CYDEV_CONFIG_UNUSED_IO_Disallowed, 2
.set CYDEV_CONFIGURATION_COMPRESSED, 1
.set CYDEV_CONFIGURATION_DMA, 0
.set CYDEV_CONFIGURATION_ECC, 1
.set CYDEV_CONFIGURATION_IMOENABLED, CYDEV_CONFIG_FASTBOOT_ENABLED
.set CYDEV_CONFIGURATION_MODE_COMPRESSED, 0
.set CYDEV_CONFIGURATION_MODE, CYDEV_CONFIGURATION_MODE_COMPRESSED
.set CYDEV_CONFIGURATION_MODE_DMA, 2
.set CYDEV_CONFIGURATION_MODE_UNCOMPRESSED, 1
.set CYDEV_DEBUG_ENABLE_MASK, 0x20
.set CYDEV_DEBUG_ENABLE_REGISTER, CYREG_MLOGIC_DEBUG
.set CYDEV_DEBUGGING_DPS_Disable, 3
.set CYDEV_DEBUGGING_DPS_JTAG_4, 1
.set CYDEV_DEBUGGING_DPS_JTAG_5, 0
.set CYDEV_DEBUGGING_DPS_SWD, 2
.set CYDEV_DEBUGGING_DPS_SWD_SWV, 6
.set CYDEV_DEBUGGING_DPS, CYDEV_DEBUGGING_DPS_SWD_SWV
.set CYDEV_DEBUGGING_ENABLE, 1
.set CYDEV_DEBUGGING_XRES, 0
.set CYDEV_DMA_CHANNELS_AVAILABLE, 24
.set CYDEV_ECC_ENABLE, 0
.set CYDEV_HEAP_SIZE, 0x800
.set CYDEV_INSTRUCT_CACHE_ENABLED, 1
.set CYDEV_INTR_RISING, 0x0000801F
.set CYDEV_IS_EXPORTING_CODE, 0
.set CYDEV_IS_IMPORTING_CODE, 0
.set CYDEV_PROJ_TYPE, 0
.set CYDEV_PROJ_TYPE_BOOTLOADER, 1
.set CYDEV_PROJ_TYPE_LAUNCHER, 5
.set CYDEV_PROJ_TYPE_LOADABLE, 2
.set CYDEV_PROJ_TYPE_LOADABLEANDBOOTLOADER, 4
.set CYDEV_PROJ_TYPE_MULTIAPPBOOTLOADER, 3
.set CYDEV_PROJ_TYPE_STANDARD, 0
.set CYDEV_PROTECTION_ENABLE, 0
.set CYDEV_STACK_SIZE, 0x0800
.set CYDEV_USE_BUNDLED_CMSIS, 1
.set CYDEV_VARIABLE_VDDA, 0
.set CYDEV_VDDA_MV, 5000
.set CYDEV_VDDD_MV, 5000
.set CYDEV_VDDIO0_MV, 5000
.set CYDEV_VDDIO1_MV, 5000
.set CYDEV_VDDIO2_MV, 5000
.set CYDEV_VDDIO3_MV, 5000
.set CYDEV_VIO0_MV, 5000
.set CYDEV_VIO1_MV, 5000
.set CYDEV_VIO2_MV, 5000
.set CYDEV_VIO3_MV, 5000
.set CYIPBLOCK_ARM_CM3_VERSION, 0
.set CYIPBLOCK_P3_ANAIF_VERSION, 0
.set CYIPBLOCK_P3_CAN_VERSION, 0
.set CYIPBLOCK_P3_CAPSENSE_VERSION, 0
.set CYIPBLOCK_P3_COMP_VERSION, 0
.set CYIPBLOCK_P3_DECIMATOR_VERSION, 0
.set CYIPBLOCK_P3_DFB_VERSION, 0
.set CYIPBLOCK_P3_DMA_VERSION, 0
.set CYIPBLOCK_P3_DRQ_VERSION, 0
.set CYIPBLOCK_P3_DSM_VERSION, 0
.set CYIPBLOCK_P3_EMIF_VERSION, 0
.set CYIPBLOCK_P3_I2C_VERSION, 0
.set CYIPBLOCK_P3_LCD_VERSION, 0
.set CYIPBLOCK_P3_LPF_VERSION, 0
.set CYIPBLOCK_P3_OPAMP_VERSION, 0
.set CYIPBLOCK_P3_PM_VERSION, 0
.set CYIPBLOCK_P3_SCCT_VERSION, 0
.set CYIPBLOCK_P3_TIMER_VERSION, 0
.set CYIPBLOCK_P3_USB_VERSION, 0
.set CYIPBLOCK_P3_VIDAC_VERSION, 0
.set CYIPBLOCK_P3_VREF_VERSION, 0
.set CYIPBLOCK_S8_GPIO_VERSION, 0
.set CYIPBLOCK_S8_IRQ_VERSION, 0
.set CYIPBLOCK_S8_SAR_VERSION, 0
.set CYIPBLOCK_S8_SIO_VERSION, 0
.set CYIPBLOCK_S8_UDB_VERSION, 0
.set DMA_CHANNELS_USED__MASK0, 0x00000001
.set CYDEV_BOOTLOADER_ENABLE, 0
.endif
