//
// Created by stellaura on 29/02/24.
//
// #include "catch2/catch_all.hpp"
#include "fmt/format.h"
#include "logisim.hpp"
#include <memory>

void jyy_example() {
    //  åˆå§‹åŒ–

    // ç”µè·¯çš„æ ¸å¿ƒéƒ¨åˆ†
    // éœ€è¦çš„å¯¼çº¿
    Wire line1, line2, line3, line4, line5;
    // è¿æ¥ç”µè·¯
    DFlipFlop flip_flop_1{&line1, &line2};
    DFlipFlop flip_flop_2{&line5, &line3};
    NotGate not_gate{};
    not_gate.add_input(&line2);
    not_gate.add_output(&line4);
    AndGate and_gate{};
    and_gate.add_input(&line3, &line4);
    and_gate.add_output(&line1);
    NOrGate nor_gate{};
    nor_gate.add_input(&line2, &line3);
    nor_gate.add_output(&line5);

    // æœ€ç»ˆçš„è¾“å‡ºç»“æœçš„å¯¼çº¿ åªè¿æ¥ä¸€ç«¯
    Wire a, b, d, e;
    // å˜é‡å£°æ˜ä¿®é¥°ç¬¦è·Ÿç€å˜é‡èµ°!!!
    // ä¸ºäº†å‡è½»å¤§è„‘ğŸ§ è´Ÿæ‹… ä¸€è¡Œä¸€ä¸ª!!!
    Wire &c{line4};
    Wire &f{line5};
    Wire &g{line2};
    b = Wire(true);
    NotGate finial_not_gate{};
    finial_not_gate.add_input(&line3, &line3, &line3);
    finial_not_gate.add_output(&a, &d, &e);

    // å°†ä¸Šé¢çš„æ‰€æœ‰è®¾å¤‡è£…åˆ°éå†å®¹å™¨ä¸­ ç»å¯¹çš„æŠ½è±¡åŒ– å¯æ‰©å±•æ€§
    // è§¦å‘å™¨åœ¨ä¸€ä¸ªæ—¶é’Ÿå‘¨æœŸåªéœ€è¦updateä¸€æ¬¡
    // ä½†æ˜¯é—¨ç”µè·¯éœ€è¦ä¸€ç›´æ›´æ–°ä¸€ç›´æ›´æ–° ç›´åˆ°å†ä¹Ÿæ²¡æœ‰æ›´æ–°
    std::vector<Device *> flip_flop_devices;
    flip_flop_devices.push_back(&flip_flop_1);
    flip_flop_devices.push_back(&flip_flop_2);
    std::vector<Device *> gate_devices;
    gate_devices.push_back(&not_gate);
    gate_devices.push_back(&and_gate);
    gate_devices.push_back(&nor_gate);
    gate_devices.push_back(&finial_not_gate);

    // æ¯æ¬¡å¾ªç¯ç»“æŸè¦è¿›è¡Œçš„ä»»åŠ¡
    auto print_func = [&]() {
        fmt::println("A = {}; B = {}; C = {}; D = {}; E = {}; F = {}; G = {};", a, b, c, d, e, f, g);
        // ä¸€å®šè¦åˆ·æ–°ä»¥ä¸‹ç¼“å†²åŒº ä¸ç„¶ä¼šå¡ç€ä»€ä¹ˆéƒ½æ²¡æœ‰
        fflush(stdout);
    };

    // æ‰§è¡Œä»£ç 
    start_simulation_with_container(flip_flop_devices, gate_devices, print_func);
}

void eight_numbers_example() {
    // åˆå§‹åŒ–

    // å®¹å™¨ç›´æ¥å†™åˆ°æœ€å‰é¢ ç„¶åå¾€é‡Œé¢æ”¾ä¸œè¥¿å°±è¡Œ
    // è§¦å‘å™¨ï¼Œé—¨ç”µè·¯çš„åå­—å¹¶ä¸é‡è¦
    std::vector<std::unique_ptr<Device>> flip_flop_devices;
    std::vector<std::unique_ptr<Device>> gate_devices;

    // æ ¸å¿ƒå¯¼çº¿
    Wire line[10];
    // è§¦å‘å™¨
    flip_flop_devices.push_back(std::make_unique<DFlipFlop>(&line[0], &line[1]));
    flip_flop_devices.push_back(std::make_unique<DFlipFlop>(&line[2], &line[3]));
    flip_flop_devices.push_back(std::make_unique<DFlipFlop>(&line[7], &line[6]));
    // é—¨ç”µè·¯
    // ä¼˜é›…çš„ä¼ å‚æ–¹å¼
    gate_devices.push_back(make_gate<NotGate>({&line[1]}, {&line[0]}));
    gate_devices.push_back(make_gate<XorGate>({&line[1], &line[3]}, {&line[2]}));
    gate_devices.push_back(make_gate<NotGate>({&line[3]}, {&line[4]}));
    gate_devices.push_back(make_gate<AndGate>({&line[4], &line[6]}, {&line[5]}));
    gate_devices.push_back(make_gate<XorGate>({&line[1], &line[6]}, {&line[9]}));
    gate_devices.push_back(make_gate<AndGate>({&line[3], &line[9]}, {&line[8]}));
    gate_devices.push_back(make_gate<OrGate>({&line[5], &line[8]}, {&line[7]}));

    // è¾“å‡ºç”µè·¯
    Wire &q1{line[1]};
    Wire &q2{line[3]};
    Wire &q3{line[6]};

    // boolè¡¨è¾¾å¼åŒ–ç®€çš„ç½‘ç«™ https://tma.main.jp/logic/index_en.html
    // ~a~c + ac + b
    Monitor a{[&]() { return q2 || !(q1 ^ q3); }};
    // ~b~c + bc + ~a
    Monitor b{[&]() { return !((q3) && (q1 ^ q2)); }};
    // ~b + c + a
    Monitor c{[&]() { return q3 || !(q2) || q1; }};
    // a~bc + ~a~c + ~ab + b~c
    Monitor d{[&]() { return q3 && !q2 && q1 || !q3 && !q1 || !q3 && q2 || q2 && !q1; }};
    // ~a~c + b~c
    Monitor e{[&]() { return !(q1) && (q2 || !(q3)); }};
    // ~b~c + a~b + a~c
    Monitor f{[&]() { return (!(q2) && !(q1)) || (q3 && (!(q2) || !(q1))); }};
    // ~ab + a~b + b~c
    Monitor g{[&]() { return (q2 ^ q3) || (q2 && !(q1)); }};

    // å®šä¹‰æ‰§è¡Œå‡½æ•°
    // æ¯æ¬¡å¾ªç¯ç»“æŸè¦è¿›è¡Œçš„ä»»åŠ¡
    auto print_func = [&]() {
        fmt::println("A = {}; B = {}; C = {}; D = {}; E = {}; F = {}; G = {};", a, b, c, d, e, f, g);
        //        fmt::println("Q3 = {}; Q2 = {}; Q1 = {};", q3, q2, q1);
        // ä¸€å®šè¦åˆ·æ–°ä»¥ä¸‹ç¼“å†²åŒº ä¸ç„¶ä¼šå¡ç€ä»€ä¹ˆéƒ½æ²¡æœ‰
        fflush(stdout);
    };

    // æ‰§è¡Œ
    start_simulation_with_container(flip_flop_devices, gate_devices, print_func);
}

// å†å°è£…çš„è¿™å±‚å…¶å®æ„ä¹‰ä¸å¤§
void easy_way() {
    LogicSimulator logic_simulator{10};

    logic_simulator.add_flip_flop<DFlipFlop>(0, 1);
    logic_simulator.add_flip_flop<DFlipFlop>(2, 3);
    logic_simulator.add_flip_flop<DFlipFlop>(7, 6);

    logic_simulator.add_gate<NotGate>({1}, {0});
    logic_simulator.add_gate<XorGate>({1, 3}, {2});
    logic_simulator.add_gate<NotGate>({3}, {4});
    logic_simulator.add_gate<AndGate>({4, 6}, {5});
    logic_simulator.add_gate<XorGate>({1, 6}, {9});
    logic_simulator.add_gate<AndGate>({3, 9}, {8});
    logic_simulator.add_gate<OrGate>({5, 8}, {7});

    // è¾“å‡ºç”µè·¯
    Wire &q1{logic_simulator.array_ptr[1]};
    Wire &q2{logic_simulator.array_ptr[3]};
    Wire &q3{logic_simulator.array_ptr[6]};

    // ~a~c + ac + b
    Monitor a{[&]() { return q2 || !(q1 ^ q3); }};
    // ~b~c + bc + ~a
    Monitor b{[&]() { return !((q3) && (q1 ^ q2)); }};
    // ~b + c + a
    Monitor c{[&]() { return q3 || !(q2) || q1; }};
    // a~bc + ~a~c + ~ab + b~c
    Monitor d{[&]() { return q3 && !q2 && q1 || !q3 && !q1 || !q3 && q2 || q2 && !q1; }};
    // ~a~c + b~c
    Monitor e{[&]() { return !(q1) && (q2 || !(q3)); }};
    // ~b~c + a~b + a~c
    Monitor f{[&]() { return (!(q2) && !(q1)) || (q3 && (!(q2) || !(q1))); }};
    // ~ab + a~b + b~c
    Monitor g{[&]() { return (q2 ^ q3) || (q2 && !(q1)); }};

    auto print_func = [&]() {
        fmt::println("A = {}; B = {}; C = {}; D = {}; E = {}; F = {}; G = {};", a, b, c, d, e, f, g);
        //        fmt::println("Q3 = {}; Q2 = {}; Q1 = {};", q3, q2, q1);
        // ä¸€å®šè¦åˆ·æ–°ä»¥ä¸‹ç¼“å†²åŒº ä¸ç„¶ä¼šå¡ç€ä»€ä¹ˆéƒ½æ²¡æœ‰
        fflush(stdout);
    };

    logic_simulator.start_simulation(print_func);
}

// TEST_CASE("test for jyy example", "[test]") { jyy_example(); }

// TEST_CASE("test for the 0-7 clock circuit which I designed", "[extend]") { eight_numbers_example(); }

int main() {
    easy_way();
    return 0;
}
