#Vendor source

package:
  name: cv32e20

dependencies:
  lowrisc_opentitan: {path : ../lowrisc_opentitan}  #primitive cells

export_include_dirs:
  - rtl
  - vendor/lowrisc_ip/dv/sv/dv_utils

sources:
  - files:
    - rtl/cve2_pkg.sv
    - rtl/cve2_pmp_reset_default.svh  #: {is_include_file: true}
    - rtl/cve2_branch_predict.sv
    - rtl/cve2_alu.sv
    - rtl/cve2_compressed_decoder.sv
    - rtl/cve2_controller.sv
    - rtl/cve2_cs_registers.sv
    - rtl/cve2_csr.sv
    - rtl/cve2_counter.sv
    - rtl/cve2_decoder.sv
    - rtl/cve2_ex_block.sv
    - rtl/cve2_id_stage.sv
    - rtl/cve2_if_stage.sv
    - rtl/cve2_wb.sv
    - rtl/cve2_load_store_unit.sv
#    - rtl/cve2_icache.sv
    - rtl/cve2_multdiv_slow.sv
    - rtl/cve2_multdiv_fast.sv
    - rtl/cve2_prefetch_buffer.sv
    - rtl/cve2_fetch_fifo.sv
    - rtl/cve2_pmp.sv
    - rtl/cve2_core.sv
    - rtl/cve2_tracer_pkg.sv
    - rtl/cve2_tracer.sv
#    - rtl/cve2_core_tracing.sv
    - rtl/cve2_top_tracing.sv
    - rtl/cve2_top.sv
#    - rtl/cve2_register_file_fpga.sv
    - rtl/cve2_register_file_ff.sv # generic FF-based

  - target: any(simulation,test)
    files:
    - bhv/cve2_sim_clock_gate.sv
