// Seed: 2898152135
module module_0 (
    id_1,
    id_2
);
  input wire id_2;
  output wire id_1;
  assign id_1 = id_2;
  assign module_1.id_1 = 0;
endmodule
module module_1 (
    input tri1 id_0,
    input tri id_1,
    input wand id_2,
    output tri id_3,
    input supply1 id_4,
    input supply0 id_5,
    output supply1 id_6,
    input wand id_7,
    input wor id_8,
    output supply1 id_9
);
  wire id_11;
  module_0 modCall_1 (
      id_11,
      id_11
  );
endmodule
module module_2 (
    output wire id_0,
    output supply1 id_1,
    input wire id_2
    , id_26,
    input tri1 id_3,
    output wire id_4,
    output uwire id_5,
    output tri1 id_6,
    input tri1 id_7,
    input wor id_8,
    input wor id_9,
    output logic id_10,
    input uwire id_11,
    input tri1 id_12,
    input supply1 id_13,
    input wor id_14,
    input wor id_15,
    input tri0 id_16,
    input supply1 id_17,
    input wor id_18,
    output wor id_19,
    input tri0 id_20,
    input tri1 id_21,
    input tri id_22,
    output wor id_23,
    input tri1 id_24
);
  assign id_4 = -1;
  module_0 modCall_1 (
      id_26,
      id_26
  );
  id_27 :
  assert property (@(id_2) id_3 && id_12 == -1'b0)
  else id_10 <= -1;
endmodule
