// Seed: 1631681516
module module_0;
  assign id_1 = 1'h0;
endmodule
module module_1 (
    input tri0 id_0,
    input tri1 id_1,
    inout tri id_2,
    input tri id_3,
    output uwire id_4,
    input uwire id_5,
    input wire id_6,
    input supply1 id_7,
    input tri0 id_8,
    input tri0 id_9,
    output logic id_10,
    input logic id_11,
    output supply1 id_12
);
  if (1) always id_10 <= 1;
  module_0 modCall_1 ();
  assign modCall_1.id_1 = 0;
  int id_14;
  always id_10 <= id_11;
endmodule
