#-----------------------------------------------------------
# Vivado v2019.1 (64-bit)
# SW Build 2552052 on Fri May 24 14:47:09 MDT 2019
# IP Build 2548770 on Fri May 24 18:01:18 MDT 2019
# Start of session at: Fri Nov 29 15:29:04 2019
# Process ID: 466274
# Current directory: /home/necryotiks/WSU-CPTE/EE324
# Command line: vivado
# Log file: /home/necryotiks/WSU-CPTE/EE324/vivado.log
# Journal file: /home/necryotiks/WSU-CPTE/EE324/vivado.jou
#-----------------------------------------------------------
start_gui
open_project /home/necryotiks/WSU-CPTE/EE324/Module_5/Module_5.xpr
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
update_compile_order -fileset sources_1
open_run synth_2 -name synth_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
set_max_delay -from [get_pins CHAR_ROM_DISPLAY_i/hdmi_tx_0/inst/serial_g/oserdes_m/CLK] -to [get_ports {hdmi_tx_0_tmds_data_n[1]}] 3.0
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
save_constraints
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
report_timing -from [get_pins {CHAR_ROM_DISPLAY_i/RESOLUTION_CONTROLLER_0/inst/o_END_OF_LINE_reg[4]/C}] -to [get_pins {CHAR_ROM_DISPLAY_i/VGA_controller_0/inst/o_HCNT_reg[10]/R}] -delay_type min_max -max_paths 10 -sort_by group -input_pins -routable_nets -name timing_2
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_VGA_controller_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_C_ROM_LOGIC_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
reset_run synth_2
update_module_reference CHAR_ROM_DISPLAY_RAM_RANGLER_FSM_0_0
launch_runs synth_2 -jobs 8
wait_on_run synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_2 -jobs 8
wait_on_run impl_2
close_design
open_run impl_2
open_bd_design {/home/necryotiks/WSU-CPTE/EE324/Module_5/Module_5.srcs/sources_1/bd/CHAR_ROM_DISPLAY/CHAR_ROM_DISPLAY.bd}
startgroup
set_property -dict [list CONFIG.CLKOUT1_REQUESTED_PHASE {25} CONFIG.CLKOUT2_REQUESTED_PHASE {25} CONFIG.MMCM_CLKOUT0_PHASE {27.000} CONFIG.MMCM_CLKOUT1_PHASE {22.500}] [get_bd_cells clk_wiz_0]
endgroup
save_bd_design
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
open_run synth_2 -name synth_2
current_design impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
current_design synth_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_2 -jobs 8
wait_on_run impl_2
current_design impl_2
refresh_design
reset_run synth_2
launch_runs impl_2 -jobs 8
wait_on_run impl_2
refresh_design
reset_run synth_2
launch_runs synth_2 -jobs 8
wait_on_run synth_2
current_design synth_2
refresh_design
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
launch_runs impl_2 -jobs 8
wait_on_run impl_2
current_design impl_2
report_timing_summary -delay_type min_max -report_unconstrained -check_timing_verbose -max_paths 10 -input_pins -routable_nets -name timing_1
refresh_design
