@N: MF916 |Option synthesis_strategy=base is enabled. 
@N: MF248 |Running in 64-bit mode.
@N: MF667 |Clock conversion disabled. (Command "set_option -fix_gated_and_generated_clocks 0" in the project file.)
@N: MF104 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_dma_controller.v":10:0:10:12|Found compile point of type hard on View view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAl1IOI_Z9(verilog) 
@N: MF104 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":10:0:10:52|Found compile point of type hard on View view:COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog) 
@N: MF105 |Performing bottom-up mapping of Compile point view:COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog) 
@N: MF106 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":10:0:10:52|Mapping Compile point view:COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog) because 
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v":201:0:201:12|Tristate driver CAXI4DMAO00OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) on net CAXI4DMAO00OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v":198:0:198:12|Tristate driver CAXI4DMAll0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) on net CAXI4DMAll0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v":195:0:195:12|Tristate driver CAXI4DMAIl0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) on net CAXI4DMAIl0OI (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_controller.v":189:0:189:13|Tristate driver waitStrDscrptr (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) on net waitStrDscrptr (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAIO0OI_4s_2s_1s_1s_1s_1s_4s_0s_0s_0s(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":3382:0:3384:0|Tristate driver CAXI4DMAI0OOI (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) on net CAXI4DMAI0OOI (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":3382:0:3384:0|Tristate driver CAXI4DMAl11l (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) on net CAXI4DMAl11l (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":1118:0:1118:5|Tristate driver TREADY (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) on net TREADY (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":1739:0:1739:12|Tristate driver CAXI4DMAl0OOI (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) on net CAXI4DMAl0OOI (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) has its enable tied to GND.
@N: MO111 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\work\dma_controller\dma_controller_0\rtl\vlog\core_obfuscated\coreaxi4dmacontroller.v":2379:0:2379:11|Tristate driver CAXI4DMAI11l (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) on net CAXI4DMAI11l (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) has its enable tied to GND.
@N: MO106 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v":1010:0:2003:0|Found ROM un402_CAXI4DMAll0II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z1(verilog)) with 31 words by 2 bits.
@N: MO225 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvread.v":341:1:341:6|There are no possible illegal states for state machine FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCRd.currStateARd[1:0] (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)); safe FSM implementation is not required.
@N: MO225 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4interconnect\2.8.103\rtl\vlog\core\axi4convertors\slvaxi4protconvwrite.v":429:1:429:6|There are no possible illegal states for state machine FIC_0_PERIPHERALS_1.FIC0_INITIATOR_inst_0.FIC0_INITIATOR_0.SlvConvertor_loop\[0\]\.slvcnv.slvProtConv.genblk1\.u_AXILtePC.SlvPCWr.currStateAWr[1:0] (in view: work.MPFS_ICICLE_KIT_BASE_DESIGN(verilog)); safe FSM implementation is not required.
@N: MO225 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_buffer_descriptors.v":2453:0:2453:5|There are no possible illegal states for state machine CAXI4DMAIO1II[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAllIOI_Z1(verilog)); safe FSM implementation is not required.
@N: MO225 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_int_status_mux.v":235:0:235:5|There are no possible illegal states for state machine CAXI4DMAI0I1I.CAXI4DMAl10OI[1:0] (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAl1IOI_Z9(verilog)); safe FSM implementation is not required.
@N: MO231 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":7999:0:7999:5|Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog) instance CAXI4DMAO00I[7:0] 
@N: MO231 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":11108:0:11108:5|Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog) instance CAXI4DMAll1I[7:0] 
@N: MO231 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":8035:0:8035:5|Found counter in view:COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog) instance CAXI4DMAIl0I[8:0] 
@N: MF179 :|Found 9 by 9 bit equality operator ('==') CAXI4DMAl0II42 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog))
@N: MF179 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":6275:0:6278:0|Found 24 by 24 bit equality operator ('==') CAXI4DMAI00I22 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog))
@N: MF179 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":5665:0:5668:0|Found 9 by 9 bit equality operator ('==') CAXI4DMAOO0I5 (in view: COREAXI4DMACONTROLLER_LIB.CAXI4DMAO_Z10(verilog))
@N: FX271 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_axi4_master_ctrl.v":11275:0:11275:5|Replicating instance CAXI4DMAI00OI.CAXI4DMAl1Ol (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) with 5 loads 1 time to improve timing.
@N: FX271 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v":571:0:573:3|Replicating instance CAXI4DMAl00OI.CAXI4DMAIO1049_2 (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) with 49 loads 1 time to improve timing.
@N: FX271 :"f:\risc-v\reference code\icicle-kit-reference-design-master\mpfs_icicle\component\actel\directcore\coreaxi4dmacontroller\2.0.100\rtl\vlog\core_obfuscated\coreaxi4dmacontroller_cache.v":507:0:507:3|Replicating instance CAXI4DMAl00OI.CAXI4DMAIO1051 (in view: COREAXI4DMACONTROLLER_LIB.DMA_CONTROLLER_DMA_CONTROLLER_0_COREAXI4DMACONTROLLER_Z11(verilog)) with 52 loads 1 time to improve timing.
@N: MT615 |Found clock REF_CLK_50MHz with period 20.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT0 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT1 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT2 with period 8.00ns 
@N: MT615 |Found clock CLOCKS_AND_RESETS_inst_0/CCC_FIC_x_CLK/PF_CCC_C0_0/pll_inst_0/OUT3 with period 20.00ns 
@N: MT320 |This timing report is an estimate of place and route data. For final timing results, use the FPGA vendor place and route report.
@N: MT322 |Clock constraints include only register-to-register paths associated with each individual clock.
