--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -intstyle ise -v 3 -s 3
-n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf -ucf top.ucf

Design file:              top.ncd
Physical constraint file: top.pcf
Device,package,speed:     xc6slx9,tqg144,C,-3 (PRODUCTION 1.23 2013-10-13)
Report level:             verbose report

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths 
   option. All paths that are not constrained will be reported in the 
   unconstrained paths section(s) of the report.
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.

================================================================================
Timing constraint: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 0 paths analyzed, 0 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 component switching limit errors)
 Minimum period is   5.000ns.
--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk = PERIOD TIMEGRP "clk" 50 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.837ns (period - min period limit)
  Period: 4.762ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKOUT1
  Logical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKOUT1
  Location pin: PLL_ADV_X0Y0.CLKOUT1
  Clock network: clk_gen/clk_generator/clkout1
--------------------------------------------------------------------------------
Slack: 5.742ns (period - min period limit)
  Period: 6.667ns
  Min period limit: 0.925ns (1081.081MHz) (Tpllper_CLKOUT(Foutmax))
  Physical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKOUT0
  Logical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKOUT0
  Location pin: PLL_ADV_X0Y0.CLKOUT0
  Clock network: clk_gen/clk_generator/clkout0
--------------------------------------------------------------------------------
Slack: 15.000ns (period - (min low pulse limit / (low pulse / period)))
  Period: 20.000ns
  Low pulse: 10.000ns
  Low pulse limit: 2.500ns (Tdcmpw_CLKIN_50_100)
  Physical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKIN1
  Logical resource: clk_gen/clk_generator/pll_base_inst/PLL_ADV/CLKIN1
  Location pin: PLL_ADV_X0Y0.CLKIN2
  Clock network: clk_gen/clk_generator/pll_base_inst/PLL_ADV_ML_NEW_DIVCLK
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_calc = PERIOD TIMEGRP "clk_gen/clk_calc" 251 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 2047 paths analyzed, 92 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   3.968ns.
--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_12 (SLICE_X21Y51.C6), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.016ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_13 (FF)
  Destination:          matrix_calc/cnt_12 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.926ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_13 to matrix_calc/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.BQ      Tcko                  0.447   matrix_calc/cnt<9>
                                                       matrix_calc/cnt_13
    SLICE_X20Y51.A2      net (fanout=5)        0.616   matrix_calc/cnt<13>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.C6      net (fanout=14)       0.551   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n038341
                                                       matrix_calc/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.926ns (1.695ns logic, 2.231ns route)
                                                       (43.2% logic, 56.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_8 (FF)
  Destination:          matrix_calc/cnt_12 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.869ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_8 to matrix_calc/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   matrix_calc/cnt<8>
                                                       matrix_calc/cnt_8
    SLICE_X20Y51.D2      net (fanout=4)        0.640   matrix_calc/cnt<8>
    SLICE_X20Y51.D       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.C4      net (fanout=3)        0.388   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.C6      net (fanout=14)       0.551   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n038341
                                                       matrix_calc/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.869ns (1.695ns logic, 2.174ns route)
                                                       (43.8% logic, 56.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.070ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_0 (FF)
  Destination:          matrix_calc/cnt_12 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.875ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_0 to matrix_calc/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.BQ      Tcko                  0.391   matrix_calc/cnt<14>
                                                       matrix_calc/cnt_0
    SLICE_X20Y51.A6      net (fanout=3)        0.621   matrix_calc/cnt<0>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.C6      net (fanout=14)       0.551   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n038341
                                                       matrix_calc/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      3.875ns (1.639ns logic, 2.236ns route)
                                                       (42.3% logic, 57.7% route)

--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_4 (SLICE_X21Y51.B3), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.034ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_13 (FF)
  Destination:          matrix_calc/cnt_4 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.908ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_13 to matrix_calc/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.BQ      Tcko                  0.447   matrix_calc/cnt<9>
                                                       matrix_calc/cnt_13
    SLICE_X20Y51.A2      net (fanout=5)        0.616   matrix_calc/cnt<13>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.B3      net (fanout=14)       0.533   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383112
                                                       matrix_calc/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.908ns (1.695ns logic, 2.213ns route)
                                                       (43.4% logic, 56.6% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_8 (FF)
  Destination:          matrix_calc/cnt_4 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.851ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_8 to matrix_calc/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   matrix_calc/cnt<8>
                                                       matrix_calc/cnt_8
    SLICE_X20Y51.D2      net (fanout=4)        0.640   matrix_calc/cnt<8>
    SLICE_X20Y51.D       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.C4      net (fanout=3)        0.388   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.B3      net (fanout=14)       0.533   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383112
                                                       matrix_calc/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.851ns (1.695ns logic, 2.156ns route)
                                                       (44.0% logic, 56.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.088ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_0 (FF)
  Destination:          matrix_calc/cnt_4 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.857ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_0 to matrix_calc/cnt_4
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.BQ      Tcko                  0.391   matrix_calc/cnt<14>
                                                       matrix_calc/cnt_0
    SLICE_X20Y51.A6      net (fanout=3)        0.621   matrix_calc/cnt<0>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.B3      net (fanout=14)       0.533   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383112
                                                       matrix_calc/cnt_4
    -------------------------------------------------  ---------------------------
    Total                                      3.857ns (1.639ns logic, 2.218ns route)
                                                       (42.5% logic, 57.5% route)

--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_6 (SLICE_X21Y51.A3), 65 paths
--------------------------------------------------------------------------------
Slack (setup path):     0.042ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_13 (FF)
  Destination:          matrix_calc/cnt_6 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.900ns (Levels of Logic = 5)
  Clock Path Skew:      -0.007ns (0.153 - 0.160)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_13 to matrix_calc/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y52.BQ      Tcko                  0.447   matrix_calc/cnt<9>
                                                       matrix_calc/cnt_13
    SLICE_X20Y51.A2      net (fanout=5)        0.616   matrix_calc/cnt<13>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.A3      net (fanout=14)       0.525   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383131
                                                       matrix_calc/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.900ns (1.695ns logic, 2.205ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_8 (FF)
  Destination:          matrix_calc/cnt_6 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.843ns (Levels of Logic = 5)
  Clock Path Skew:      -0.010ns (0.153 - 0.163)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_8 to matrix_calc/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X20Y50.CQ      Tcko                  0.447   matrix_calc/cnt<8>
                                                       matrix_calc/cnt_8
    SLICE_X20Y51.D2      net (fanout=4)        0.640   matrix_calc/cnt<8>
    SLICE_X20Y51.D       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.C4      net (fanout=3)        0.388   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.A3      net (fanout=14)       0.525   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383131
                                                       matrix_calc/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.843ns (1.695ns logic, 2.148ns route)
                                                       (44.1% logic, 55.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     0.096ns (requirement - (data path - clock path skew + uncertainty))
  Source:               matrix_calc/cnt_0 (FF)
  Destination:          matrix_calc/cnt_6 (FF)
  Requirement:          3.984ns
  Data Path Delay:      3.849ns (Levels of Logic = 5)
  Clock Path Skew:      -0.004ns (0.153 - 0.157)
  Source Clock:         clk_gen/clk_calc_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: matrix_calc/cnt_0 to matrix_calc/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.BQ      Tcko                  0.391   matrix_calc/cnt<14>
                                                       matrix_calc/cnt_0
    SLICE_X20Y51.A6      net (fanout=3)        0.621   matrix_calc/cnt<0>
    SLICE_X20Y51.A       Tilo                  0.203   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.C1      net (fanout=3)        0.469   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>11
    SLICE_X20Y51.CMUX    Tilo                  0.261   matrix_calc/GND_26_o_GND_26_o_equal_136_o<15>12
                                                       matrix_calc/Mmux__n038317_SW0
    SLICE_X20Y53.D6      net (fanout=1)        0.467   N11
    SLICE_X20Y53.D       Tilo                  0.203   matrix_calc/wec
                                                       matrix_calc/Mmux__n038317
    SLICE_X21Y53.D6      net (fanout=3)        0.128   matrix_calc/Mmux__n038317
    SLICE_X21Y53.D       Tilo                  0.259   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n03831101
    SLICE_X21Y51.A3      net (fanout=14)       0.525   matrix_calc/Mmux__n0383110
    SLICE_X21Y51.CLK     Tas                   0.322   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383131
                                                       matrix_calc/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      3.849ns (1.639ns logic, 2.210ns route)
                                                       (42.6% logic, 57.4% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_calc = PERIOD TIMEGRP "clk_gen/clk_calc" 251 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_6 (SLICE_X21Y51.A6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.450ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_calc/cnt_6 (FF)
  Destination:          matrix_calc/cnt_6 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.450ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_calc_BUFG rising at 3.984ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_calc/cnt_6 to matrix_calc/cnt_6
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y51.AQ      Tcko                  0.198   matrix_calc/cnt<1>
                                                       matrix_calc/cnt_6
    SLICE_X21Y51.A6      net (fanout=4)        0.037   matrix_calc/cnt<6>
    SLICE_X21Y51.CLK     Tah         (-Th)    -0.215   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n0383131
                                                       matrix_calc/cnt_6
    -------------------------------------------------  ---------------------------
    Total                                      0.450ns (0.413ns logic, 0.037ns route)
                                                       (91.8% logic, 8.2% route)

--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_12 (SLICE_X21Y51.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.480ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_calc/cnt_12 (FF)
  Destination:          matrix_calc/cnt_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.480ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_calc_BUFG rising at 3.984ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_calc/cnt_12 to matrix_calc/cnt_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y51.CQ      Tcko                  0.198   matrix_calc/cnt<1>
                                                       matrix_calc/cnt_12
    SLICE_X21Y51.C5      net (fanout=5)        0.067   matrix_calc/cnt<12>
    SLICE_X21Y51.CLK     Tah         (-Th)    -0.215   matrix_calc/cnt<1>
                                                       matrix_calc/Mmux__n038341
                                                       matrix_calc/cnt_12
    -------------------------------------------------  ---------------------------
    Total                                      0.480ns (0.413ns logic, 0.067ns route)
                                                       (86.0% logic, 14.0% route)

--------------------------------------------------------------------------------

Paths for end point matrix_calc/cnt_0 (SLICE_X21Y53.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.494ns (requirement - (clock path skew + uncertainty - data path))
  Source:               matrix_calc/cnt_0 (FF)
  Destination:          matrix_calc/cnt_0 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.494ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_calc_BUFG rising at 3.984ns
  Destination Clock:    clk_gen/clk_calc_BUFG rising at 3.984ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: matrix_calc/cnt_0 to matrix_calc/cnt_0
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X21Y53.BQ      Tcko                  0.198   matrix_calc/cnt<14>
                                                       matrix_calc/cnt_0
    SLICE_X21Y53.B5      net (fanout=3)        0.081   matrix_calc/cnt<0>
    SLICE_X21Y53.CLK     Tah         (-Th)    -0.215   matrix_calc/cnt<14>
                                                       matrix_calc/Mmux__n038311
                                                       matrix_calc/cnt_0
    -------------------------------------------------  ---------------------------
    Total                                      0.494ns (0.413ns logic, 0.081ns route)
                                                       (83.6% logic, 16.4% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_calc = PERIOD TIMEGRP "clk_gen/clk_calc" 251 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 2.254ns (period - min period limit)
  Period: 3.984ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clk_calc_BUFG/I0
  Logical resource: clk_gen/clk_calc_BUFG/I0
  Location pin: BUFGMUX_X3Y13.I0
  Clock network: clk_gen/clk_calc
--------------------------------------------------------------------------------
Slack: 3.579ns (period - min period limit)
  Period: 3.984ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: matrix_calc/Mmux_op[2]_finish_Mux_203_o2/CLK
  Logical resource: matrix_calc/finish/CK
  Location pin: SLICE_X20Y54.CLK
  Clock network: clk_gen/clk_calc_BUFG
--------------------------------------------------------------------------------
Slack: 3.579ns (period - min period limit)
  Period: 3.984ns
  Min period limit: 0.405ns (2469.136MHz) (Tcp)
  Physical resource: matrix_calc/cnt<8>/CLK
  Logical resource: matrix_calc/cnt_3/CK
  Location pin: SLICE_X20Y50.CLK
  Clock network: clk_gen/clk_calc_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_uart = PERIOD TIMEGRP "clk_gen/clk_uart" 35 
MHz HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1048721 paths analyzed, 380 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is  10.574ns.
--------------------------------------------------------------------------------

Paths for end point data_valid (SLICE_X6Y47.A4), 184134 paths
--------------------------------------------------------------------------------
Slack (setup path):     17.997ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.469ns (Levels of Logic = 12)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X5Y54.C3       net (fanout=17)       0.491   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.C1       net (fanout=4)        0.646   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.C        Tilo                  0.259   N193
                                                       _n0064<0>4_SW1
    SLICE_X5Y47.B4       net (fanout=2)        0.333   N46
    SLICE_X5Y47.B        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW0
    SLICE_X6Y47.A4       net (fanout=1)        0.425   N147
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.469ns (3.360ns logic, 7.109ns route)
                                                       (32.1% logic, 67.9% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.023ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.443ns (Levels of Logic = 12)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X5Y54.C3       net (fanout=17)       0.491   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.A1       net (fanout=4)        0.829   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.A        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X5Y47.B6       net (fanout=2)        0.124   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X5Y47.B        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW0
    SLICE_X6Y47.A4       net (fanout=1)        0.425   N147
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.443ns (3.360ns logic, 7.083ns route)
                                                       (32.2% logic, 67.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.105ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_10 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.361ns (Levels of Logic = 11)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_10 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.447   counter<11>
                                                       counter_10
    SLICE_X6Y57.C2       net (fanout=6)        0.994   counter<10>
    SLICE_X6Y57.C        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/BUS_0007_INV_127_o1
    SLICE_X6Y57.A1       net (fanout=7)        0.464   counter[13]_PWR_1_o_mod_2/BUS_0007_INV_127_o
    SLICE_X6Y57.A        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o13
    SLICE_X5Y54.A1       net (fanout=4)        1.004   counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o12
    SLICE_X5Y54.A        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW0
    SLICE_X5Y54.C4       net (fanout=9)        1.163   N39
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.C1       net (fanout=4)        0.646   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.C        Tilo                  0.259   N193
                                                       _n0064<0>4_SW1
    SLICE_X5Y47.B4       net (fanout=2)        0.333   N46
    SLICE_X5Y47.B        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW0
    SLICE_X6Y47.A4       net (fanout=1)        0.425   N147
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.361ns (3.103ns logic, 7.258ns route)
                                                       (29.9% logic, 70.1% route)

--------------------------------------------------------------------------------

Paths for end point data_valid (SLICE_X6Y47.A5), 218378 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.074ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.392ns (Levels of Logic = 12)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X5Y54.C3       net (fanout=17)       0.491   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.A1       net (fanout=4)        0.829   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.A        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X6Y47.B5       net (fanout=2)        0.383   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X6Y47.B        Tilo                  0.205   data_valid
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW1
    SLICE_X6Y47.A5       net (fanout=1)        0.169   N148
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.392ns (3.306ns logic, 7.086ns route)
                                                       (31.8% logic, 68.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.123ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.343ns (Levels of Logic = 12)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X5Y54.C3       net (fanout=17)       0.491   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.C1       net (fanout=4)        0.646   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.C        Tilo                  0.259   N193
                                                       _n0064<0>4_SW1
    SLICE_X6Y47.B3       net (fanout=2)        0.517   N46
    SLICE_X6Y47.B        Tilo                  0.205   data_valid
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW1
    SLICE_X6Y47.A5       net (fanout=1)        0.169   N148
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.343ns (3.306ns logic, 7.037ns route)
                                                       (32.0% logic, 68.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.182ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_10 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.284ns (Levels of Logic = 11)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_10 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.CQ       Tcko                  0.447   counter<11>
                                                       counter_10
    SLICE_X6Y57.C2       net (fanout=6)        0.994   counter<10>
    SLICE_X6Y57.C        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/BUS_0007_INV_127_o1
    SLICE_X6Y57.A1       net (fanout=7)        0.464   counter[13]_PWR_1_o_mod_2/BUS_0007_INV_127_o
    SLICE_X6Y57.A        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o13
    SLICE_X5Y54.A1       net (fanout=4)        1.004   counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o12
    SLICE_X5Y54.A        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW0
    SLICE_X5Y54.C4       net (fanout=9)        1.163   N39
    SLICE_X5Y54.C        Tilo                  0.259   start_send_c
                                                       counter[13]_PWR_1_o_mod_2/BUS_0012_INV_202_o1_SW5
    SLICE_X4Y50.A4       net (fanout=1)        0.654   N100
    SLICE_X4Y50.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14_SW0
    SLICE_X4Y50.C1       net (fanout=5)        0.469   N51
    SLICE_X4Y50.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211_SW01
    SLICE_X4Y50.D3       net (fanout=1)        0.404   N86
    SLICE_X4Y50.D        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o211
    SLICE_X7Y48.D3       net (fanout=3)        0.702   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o21
    SLICE_X7Y48.D        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o134
    SLICE_X5Y47.A1       net (fanout=4)        0.829   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
    SLICE_X5Y47.A        Tilo                  0.259   N193
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X6Y47.B5       net (fanout=2)        0.383   counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o22
    SLICE_X6Y47.B        Tilo                  0.205   data_valid
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW1
    SLICE_X6Y47.A5       net (fanout=1)        0.169   N148
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.284ns (3.049ns logic, 7.235ns route)
                                                       (29.6% logic, 70.4% route)

--------------------------------------------------------------------------------

Paths for end point data_valid (SLICE_X6Y47.A1), 372952 paths
--------------------------------------------------------------------------------
Slack (setup path):     18.425ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.041ns (Levels of Logic = 11)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X6Y54.C3       net (fanout=17)       0.561   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X6Y54.C        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/a[7]_a[13]_MUX_410_o
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_421_o1_SW0
    SLICE_X6Y53.B1       net (fanout=2)        0.621   N43
    SLICE_X6Y53.B        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/Mmux_a[9]_a[13]_MUX_436_o12
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_421_o1
    SLICE_X7Y48.B3       net (fanout=9)        1.018   counter[13]_PWR_1_o_mod_2/a[10]_a[13]_MUX_421_o
    SLICE_X7Y48.B        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14
    SLICE_X6Y49.C4       net (fanout=16)       0.582   counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o
    SLICE_X6Y49.COUT     Topcyc                0.295   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_lut<8>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
    SLICE_X6Y50.AMUX     Tcina                 0.177   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<13>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_xor<13>
    SLICE_X7Y49.B4       net (fanout=1)        0.516   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<10>
    SLICE_X7Y49.B        Tilo                  0.259   N195
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW2_SW0
    SLICE_X6Y47.A1       net (fanout=1)        0.641   N205
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.041ns (3.114ns logic, 6.927ns route)
                                                       (31.0% logic, 69.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.461ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_11 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      10.005ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_11 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y55.DQ       Tcko                  0.447   counter<11>
                                                       counter_11
    SLICE_X6Y57.B2       net (fanout=6)        1.040   counter<11>
    SLICE_X6Y57.B        Tilo                  0.205   N66
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_351_o11
    SLICE_X5Y56.C5       net (fanout=12)       0.421   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_15_OUT_lut<10>
    SLICE_X5Y56.C        Tilo                  0.259   N141
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11_SW0
    SLICE_X4Y57.A1       net (fanout=1)        0.635   N60
    SLICE_X4Y57.A        Tilo                  0.203   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>11
    SLICE_X5Y53.A4       net (fanout=14)       0.889   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_21_OUT_cy<7>
    SLICE_X5Y53.A        Tilo                  0.259   N62
                                                       counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o11
    SLICE_X6Y54.C3       net (fanout=17)       0.561   counter[13]_PWR_1_o_mod_2/BUS_0011_INV_187_o
    SLICE_X6Y54.C        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/a[7]_a[13]_MUX_410_o
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_421_o1_SW0
    SLICE_X6Y53.B1       net (fanout=2)        0.621   N43
    SLICE_X6Y53.B        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/Mmux_a[9]_a[13]_MUX_436_o12
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_421_o1
    SLICE_X7Y48.B3       net (fanout=9)        1.018   counter[13]_PWR_1_o_mod_2/a[10]_a[13]_MUX_421_o
    SLICE_X7Y48.B        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14
    SLICE_X6Y50.A2       net (fanout=16)       0.644   counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o
    SLICE_X6Y50.AMUX     Topaa                 0.377   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<13>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_lut<10>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_xor<13>
    SLICE_X7Y49.B4       net (fanout=1)        0.516   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<10>
    SLICE_X7Y49.B        Tilo                  0.259   N195
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW2_SW0
    SLICE_X6Y47.A1       net (fanout=1)        0.641   N205
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                     10.005ns (3.019ns logic, 6.986ns route)
                                                       (30.2% logic, 69.8% route)

--------------------------------------------------------------------------------
Slack (setup path):     18.486ns (requirement - (data path - clock path skew + uncertainty))
  Source:               counter_13 (FF)
  Destination:          data_valid (FF)
  Requirement:          28.571ns
  Data Path Delay:      9.980ns (Levels of Logic = 10)
  Clock Path Skew:      -0.070ns (0.553 - 0.623)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 0.000ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.035ns

  Clock Uncertainty:          0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Total Input Jitter (TIJ):   0.000ns
    Discrete Jitter (DJ):       0.000ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: counter_13 to data_valid
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X4Y56.BQ       Tcko                  0.447   counter<13>
                                                       counter_13
    SLICE_X4Y57.C1       net (fanout=6)        0.644   counter<13>
    SLICE_X4Y57.C        Tilo                  0.204   counter[13]_PWR_1_o_mod_2/BUS_0009_INV_157_o
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[13]_a[13]_MUX_376_o111
    SLICE_X6Y56.C1       net (fanout=6)        0.813   counter[13]_PWR_1_o_mod_2/Mmux_a[13]_a[13]_MUX_376_o11
    SLICE_X6Y56.CMUX     Tilo                  0.343   N106
                                                       counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o14_G
                                                       counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o14
    SLICE_X5Y55.B1       net (fanout=16)       1.346   counter[13]_PWR_1_o_mod_2/BUS_0010_INV_172_o
    SLICE_X5Y55.B        Tilo                  0.259   N65
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[8]_a[13]_MUX_395_o11
    SLICE_X6Y53.C5       net (fanout=8)        0.591   counter[13]_PWR_1_o_mod_2/a[8]_a[13]_MUX_395_o
    SLICE_X6Y53.C        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/Mmux_a[9]_a[13]_MUX_436_o12
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[9]_a[13]_MUX_408_o11
    SLICE_X6Y53.B2       net (fanout=12)       0.832   counter[13]_PWR_1_o_mod_2/a[9]_a[13]_MUX_408_o
    SLICE_X6Y53.B        Tilo                  0.205   counter[13]_PWR_1_o_mod_2/Mmux_a[9]_a[13]_MUX_436_o12
                                                       counter[13]_PWR_1_o_mod_2/Mmux_a[10]_a[13]_MUX_421_o1
    SLICE_X7Y48.B3       net (fanout=9)        1.018   counter[13]_PWR_1_o_mod_2/a[10]_a[13]_MUX_421_o
    SLICE_X7Y48.B        Tilo                  0.259   counter[13]_PWR_1_o_mod_2/BUS_0014_INV_232_o13
                                                       counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o14
    SLICE_X6Y49.C4       net (fanout=16)       0.582   counter[13]_PWR_1_o_mod_2/BUS_0013_INV_217_o
    SLICE_X6Y49.COUT     Topcyc                0.295   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_lut<8>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
    SLICE_X6Y50.CIN      net (fanout=1)        0.003   counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_cy<9>
    SLICE_X6Y50.AMUX     Tcina                 0.177   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<13>
                                                       counter[13]_PWR_1_o_mod_2/Madd_a[13]_GND_32_o_add_27_OUT_xor<13>
    SLICE_X7Y49.B4       net (fanout=1)        0.516   counter[13]_PWR_1_o_mod_2/a[13]_GND_32_o_add_27_OUT<10>
    SLICE_X7Y49.B        Tilo                  0.259   N195
                                                       counter[13]_PWR_1_o_mod_2/BUS_0015_INV_247_o27_SW2_SW0
    SLICE_X6Y47.A1       net (fanout=1)        0.641   N205
    SLICE_X6Y47.CLK      Tas                   0.341   data_valid
                                                       _n0064<0>4
                                                       data_valid
    -------------------------------------------------  ---------------------------
    Total                                      9.980ns (2.994ns logic, 6.986ns route)
                                                       (30.0% logic, 70.0% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_uart = PERIOD TIMEGRP "clk_gen/clk_uart" 35 MHz HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point counter_13 (SLICE_X4Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.363ns (requirement - (clock path skew + uncertainty - data path))
  Source:               start_send_c (FF)
  Destination:          counter_13 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.365ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.101 - 0.099)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 28.571ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: start_send_c to counter_13
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DQ       Tcko                  0.198   start_send_c
                                                       start_send_c
    SLICE_X4Y56.CE       net (fanout=7)        0.269   start_send_c
    SLICE_X4Y56.CLK      Tckce       (-Th)     0.102   counter<13>
                                                       counter_13
    -------------------------------------------------  ---------------------------
    Total                                      0.365ns (0.096ns logic, 0.269ns route)
                                                       (26.3% logic, 73.7% route)

--------------------------------------------------------------------------------

Paths for end point counter_12 (SLICE_X4Y56.CE), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.373ns (requirement - (clock path skew + uncertainty - data path))
  Source:               start_send_c (FF)
  Destination:          counter_12 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.375ns (Levels of Logic = 0)
  Clock Path Skew:      0.002ns (0.101 - 0.099)
  Source Clock:         clk_gen/clk_uart_BUFG rising at 28.571ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: start_send_c to counter_12
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X5Y54.DQ       Tcko                  0.198   start_send_c
                                                       start_send_c
    SLICE_X4Y56.CE       net (fanout=7)        0.269   start_send_c
    SLICE_X4Y56.CLK      Tckce       (-Th)     0.092   counter<13>
                                                       counter_12
    -------------------------------------------------  ---------------------------
    Total                                      0.375ns (0.106ns logic, 0.269ns route)
                                                       (28.3% logic, 71.7% route)

--------------------------------------------------------------------------------

Paths for end point trans_matrix_C/addr_2 (SLICE_X14Y39.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.406ns (requirement - (clock path skew + uncertainty - data path))
  Source:               trans_matrix_C/addr_1 (FF)
  Destination:          trans_matrix_C/addr_2 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.406ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_uart_BUFG rising at 28.571ns
  Destination Clock:    clk_gen/clk_uart_BUFG rising at 28.571ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: trans_matrix_C/addr_1 to trans_matrix_C/addr_2
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X14Y39.BQ      Tcko                  0.200   trans_matrix_C/addr<4>
                                                       trans_matrix_C/addr_1
    SLICE_X14Y39.B5      net (fanout=4)        0.085   trans_matrix_C/addr<1>
    SLICE_X14Y39.CLK     Tah         (-Th)    -0.121   trans_matrix_C/addr<4>
                                                       trans_matrix_C/Mmux_addr[9]_addr[9]_mux_17_OUT31
                                                       trans_matrix_C/addr_2
    -------------------------------------------------  ---------------------------
    Total                                      0.406ns (0.321ns logic, 0.085ns route)
                                                       (79.1% logic, 20.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_uart = PERIOD TIMEGRP "clk_gen/clk_uart" 35 MHz HIGH 50%;
--------------------------------------------------------------------------------
Slack: 26.841ns (period - min period limit)
  Period: 28.571ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clk_uart_BUFG/I0
  Logical resource: clk_gen/clk_uart_BUFG/I0
  Location pin: BUFGMUX_X2Y1.I0
  Clock network: clk_gen/clk_uart
--------------------------------------------------------------------------------
Slack: 26.932ns (period - min period limit)
  Period: 28.571ns
  Min period limit: 1.639ns (610.128MHz) (Tockper)
  Physical resource: trans_matrix_C/transmit_output/CLK0
  Logical resource: trans_matrix_C/transmit_output/CK0
  Location pin: OLOGIC_X9Y60.CLK0
  Clock network: clk_gen/clk_uart_BUFG
--------------------------------------------------------------------------------
Slack: 28.141ns (period - min period limit)
  Period: 28.571ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: rec_matrix_B/counter<3>/CLK
  Logical resource: rec_matrix_B/counter_0/CK
  Location pin: SLICE_X14Y61.CLK
  Clock network: clk_gen/clk_uart_BUFG
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_generator_clkout1 = PERIOD TIMEGRP         
"clk_gen_clk_generator_clkout1" TS_clk * 4.2 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 1 path analyzed, 1 endpoint analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   1.730ns.
--------------------------------------------------------------------------------

Paths for end point clk_gen/clk_calc (SLICE_X11Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (setup path):     3.832ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/clk_calc (FF)
  Destination:          clk_gen/clk_calc (FF)
  Requirement:          4.761ns
  Data Path Delay:      0.840ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_100 rising at 0.000ns
  Destination Clock:    clk_gen/clk_100 rising at 4.761ns
  Clock Uncertainty:    0.089ns

  Clock Uncertainty:          0.089ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.164ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/clk_calc to clk_gen/clk_calc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.DQ      Tcko                  0.391   clk_gen/clk_calc
                                                       clk_gen/clk_calc
    SLICE_X11Y30.D6      net (fanout=2)        0.127   clk_gen/clk_calc
    SLICE_X11Y30.CLK     Tas                   0.322   clk_gen/clk_calc
                                                       clk_gen/clk_calc_INV_3_o1_INV_0
                                                       clk_gen/clk_calc
    -------------------------------------------------  ---------------------------
    Total                                      0.840ns (0.713ns logic, 0.127ns route)
                                                       (84.9% logic, 15.1% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_generator_clkout1 = PERIOD TIMEGRP
        "clk_gen_clk_generator_clkout1" TS_clk * 4.2 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_gen/clk_calc (SLICE_X11Y30.D6), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.438ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/clk_calc (FF)
  Destination:          clk_gen/clk_calc (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.438ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_100 rising at 0.000ns
  Destination Clock:    clk_gen/clk_100 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/clk_calc to clk_gen/clk_calc
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y30.DQ      Tcko                  0.198   clk_gen/clk_calc
                                                       clk_gen/clk_calc
    SLICE_X11Y30.D6      net (fanout=2)        0.025   clk_gen/clk_calc
    SLICE_X11Y30.CLK     Tah         (-Th)    -0.215   clk_gen/clk_calc
                                                       clk_gen/clk_calc_INV_3_o1_INV_0
                                                       clk_gen/clk_calc
    -------------------------------------------------  ---------------------------
    Total                                      0.438ns (0.413ns logic, 0.025ns route)
                                                       (94.3% logic, 5.7% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_generator_clkout1 = PERIOD TIMEGRP
        "clk_gen_clk_generator_clkout1" TS_clk * 4.2 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 3.031ns (period - min period limit)
  Period: 4.761ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clk_generator/clkout2_buf/I0
  Logical resource: clk_gen/clk_generator/clkout2_buf/I0
  Location pin: BUFGMUX_X2Y2.I0
  Clock network: clk_gen/clk_generator/clkout1
--------------------------------------------------------------------------------
Slack: 4.367ns (period - min period limit)
  Period: 4.761ns
  Min period limit: 0.394ns (2538.071MHz) (Tcp)
  Physical resource: clk_gen/clk_calc/CLK
  Logical resource: clk_gen/clk_calc/CK
  Location pin: SLICE_X11Y30.CLK
  Clock network: clk_gen/clk_100
--------------------------------------------------------------------------------

================================================================================
Timing constraint: TS_clk_gen_clk_generator_clkout0 = PERIOD TIMEGRP         
"clk_gen_clk_generator_clkout0" TS_clk * 3 HIGH 50%;
For more information, see Period Analysis in the Timing Closure User Guide (UG612).

 266 paths analyzed, 51 endpoints analyzed, 0 failing endpoints
 0 timing errors detected. (0 setup errors, 0 hold errors, 0 component switching limit errors)
 Minimum period is   4.007ns.
--------------------------------------------------------------------------------

Paths for end point clk_gen/cnt_8 (SLICE_X10Y35.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.659ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_3 (FF)
  Destination:          clk_gen/cnt_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.901ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_3 to clk_gen/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_3
    SLICE_X9Y33.C1       net (fanout=3)        1.677   clk_gen/cnt<3>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.335   clk_gen/cnt<9>
                                                       clk_gen/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.901ns (1.261ns logic, 2.640ns route)
                                                       (32.3% logic, 67.7% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.543ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_1 (FF)
  Destination:          clk_gen/cnt_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.017ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_1 to clk_gen/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.BQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_1
    SLICE_X9Y33.C2       net (fanout=3)        0.793   clk_gen/cnt<1>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.335   clk_gen/cnt<9>
                                                       clk_gen/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      3.017ns (1.261ns logic, 1.756ns route)
                                                       (41.8% logic, 58.2% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.665ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_6 (FF)
  Destination:          clk_gen/cnt_8 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.896ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_6 to clk_gen/cnt_8
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.408   clk_gen/cnt<7>
                                                       clk_gen/cnt_6
    SLICE_X9Y33.C3       net (fanout=3)        0.672   clk_gen/cnt<6>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.335   clk_gen/cnt<9>
                                                       clk_gen/cnt_8
    -------------------------------------------------  ---------------------------
    Total                                      2.896ns (1.261ns logic, 1.635ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/cnt_9 (SLICE_X10Y35.CE), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.698ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_3 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.862ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_3 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_3
    SLICE_X9Y33.C1       net (fanout=3)        1.677   clk_gen/cnt<3>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.296   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.862ns (1.222ns logic, 2.640ns route)
                                                       (31.6% logic, 68.4% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.582ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_1 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.978ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_1 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.BQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_1
    SLICE_X9Y33.C2       net (fanout=3)        0.793   clk_gen/cnt<1>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.296   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.978ns (1.222ns logic, 1.756ns route)
                                                       (41.0% logic, 59.0% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.704ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_6 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      2.857ns (Levels of Logic = 2)
  Clock Path Skew:      -0.011ns (0.152 - 0.163)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_6 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y34.CQ      Tcko                  0.408   clk_gen/cnt<7>
                                                       clk_gen/cnt_6
    SLICE_X9Y33.C3       net (fanout=3)        0.672   clk_gen/cnt<6>
    SLICE_X9Y33.C        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o11
    SLICE_X9Y33.B4       net (fanout=1)        0.327   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
    SLICE_X9Y33.B        Tilo                  0.259   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o1
                                                       clk_gen/cnt[9]_PWR_2_o_LessThan_2_o12
    SLICE_X10Y35.CE      net (fanout=3)        0.636   clk_gen/cnt[9]_PWR_2_o_LessThan_2_o
    SLICE_X10Y35.CLK     Tceck                 0.296   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      2.857ns (1.222ns logic, 1.635ns route)
                                                       (42.8% logic, 57.2% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/cnt_9 (SLICE_X10Y35.SR), 10 paths
--------------------------------------------------------------------------------
Slack (setup path):     2.720ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_0 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.840ns (Levels of Logic = 3)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_0 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.AQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_0
    SLICE_X11Y33.D4      net (fanout=3)        1.283   clk_gen/cnt<0>
    SLICE_X11Y33.D       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/_n0031_SW0
    SLICE_X11Y33.A3      net (fanout=1)        0.291   N25
    SLICE_X11Y33.A       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/_n0031
    SLICE_X11Y33.B6      net (fanout=2)        0.124   clk_gen/_n0031
    SLICE_X11Y33.B       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/Mcount_cnt_val1
    SLICE_X10Y35.SR      net (fanout=3)        0.502   clk_gen/Mcount_cnt_val
    SLICE_X10Y35.CLK     Tsrck                 0.455   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.840ns (1.640ns logic, 2.200ns route)
                                                       (42.7% logic, 57.3% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.384ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_3 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.176ns (Levels of Logic = 2)
  Clock Path Skew:      -0.012ns (0.152 - 0.164)
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_3 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.DQ      Tcko                  0.408   clk_gen/cnt<3>
                                                       clk_gen/cnt_3
    SLICE_X11Y33.A6      net (fanout=3)        1.169   clk_gen/cnt<3>
    SLICE_X11Y33.A       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/_n0031
    SLICE_X11Y33.B6      net (fanout=2)        0.124   clk_gen/_n0031
    SLICE_X11Y33.B       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/Mcount_cnt_val1
    SLICE_X10Y35.SR      net (fanout=3)        0.502   clk_gen/Mcount_cnt_val
    SLICE_X10Y35.CLK     Tsrck                 0.455   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.176ns (1.381ns logic, 1.795ns route)
                                                       (43.5% logic, 56.5% route)

--------------------------------------------------------------------------------
Slack (setup path):     3.387ns (requirement - (data path - clock path skew + uncertainty))
  Source:               clk_gen/cnt_9 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          6.666ns
  Data Path Delay:      3.185ns (Levels of Logic = 3)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 6.666ns
  Clock Uncertainty:    0.094ns

  Clock Uncertainty:          0.094ns  ((TSJ^2 + DJ^2)^1/2) / 2 + PE
    Total System Jitter (TSJ):  0.070ns
    Discrete Jitter (DJ):       0.174ns
    Phase Error (PE):           0.000ns

  Maximum Data Path at Slow Process Corner: clk_gen/cnt_9 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.408   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    SLICE_X11Y33.D2      net (fanout=3)        0.628   clk_gen/cnt<9>
    SLICE_X11Y33.D       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/_n0031_SW0
    SLICE_X11Y33.A3      net (fanout=1)        0.291   N25
    SLICE_X11Y33.A       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/_n0031
    SLICE_X11Y33.B6      net (fanout=2)        0.124   clk_gen/_n0031
    SLICE_X11Y33.B       Tilo                  0.259   clk_gen/clk_uart
                                                       clk_gen/Mcount_cnt_val1
    SLICE_X10Y35.SR      net (fanout=3)        0.502   clk_gen/Mcount_cnt_val
    SLICE_X10Y35.CLK     Tsrck                 0.455   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      3.185ns (1.640ns logic, 1.545ns route)
                                                       (51.5% logic, 48.5% route)

--------------------------------------------------------------------------------

Hold Paths: TS_clk_gen_clk_generator_clkout0 = PERIOD TIMEGRP
        "clk_gen_clk_generator_clkout0" TS_clk * 3 HIGH 50%;
--------------------------------------------------------------------------------

Paths for end point clk_gen/clk_uart (SLICE_X11Y33.C5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.469ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/clk_uart (FF)
  Destination:          clk_gen/clk_uart (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.469ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/clk_uart to clk_gen/clk_uart
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X11Y33.CQ      Tcko                  0.198   clk_gen/clk_uart
                                                       clk_gen/clk_uart
    SLICE_X11Y33.C5      net (fanout=3)        0.056   clk_gen/clk_uart
    SLICE_X11Y33.CLK     Tah         (-Th)    -0.215   clk_gen/clk_uart
                                                       clk_gen/clk_uart_INV_2_o1_INV_0
                                                       clk_gen/clk_uart
    -------------------------------------------------  ---------------------------
    Total                                      0.469ns (0.413ns logic, 0.056ns route)
                                                       (88.1% logic, 11.9% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/cnt_9 (SLICE_X10Y35.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.513ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/cnt_9 (FF)
  Destination:          clk_gen/cnt_9 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.513ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/cnt_9 to clk_gen/cnt_9
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y35.BQ      Tcko                  0.200   clk_gen/cnt<9>
                                                       clk_gen/cnt_9
    SLICE_X10Y35.B5      net (fanout=3)        0.079   clk_gen/cnt<9>
    SLICE_X10Y35.CLK     Tah         (-Th)    -0.234   clk_gen/cnt<9>
                                                       clk_gen/cnt<9>_rt
                                                       clk_gen/Mcount_cnt_xor<9>
                                                       clk_gen/cnt_9
    -------------------------------------------------  ---------------------------
    Total                                      0.513ns (0.434ns logic, 0.079ns route)
                                                       (84.6% logic, 15.4% route)

--------------------------------------------------------------------------------

Paths for end point clk_gen/cnt_1 (SLICE_X10Y33.B5), 1 path
--------------------------------------------------------------------------------
Slack (hold path):      0.516ns (requirement - (clock path skew + uncertainty - data path))
  Source:               clk_gen/cnt_1 (FF)
  Destination:          clk_gen/cnt_1 (FF)
  Requirement:          0.000ns
  Data Path Delay:      0.516ns (Levels of Logic = 1)
  Clock Path Skew:      0.000ns
  Source Clock:         clk_gen/clk_72 rising at 0.000ns
  Destination Clock:    clk_gen/clk_72 rising at 0.000ns
  Clock Uncertainty:    0.000ns

  Minimum Data Path at Fast Process Corner: clk_gen/cnt_1 to clk_gen/cnt_1
    Location             Delay type         Delay(ns)  Physical Resource
                                                       Logical Resource(s)
    -------------------------------------------------  -------------------
    SLICE_X10Y33.BQ      Tcko                  0.200   clk_gen/cnt<3>
                                                       clk_gen/cnt_1
    SLICE_X10Y33.B5      net (fanout=3)        0.082   clk_gen/cnt<1>
    SLICE_X10Y33.CLK     Tah         (-Th)    -0.234   clk_gen/cnt<3>
                                                       clk_gen/cnt<1>_rt
                                                       clk_gen/Mcount_cnt_cy<3>
                                                       clk_gen/cnt_1
    -------------------------------------------------  ---------------------------
    Total                                      0.516ns (0.434ns logic, 0.082ns route)
                                                       (84.1% logic, 15.9% route)

--------------------------------------------------------------------------------

Component Switching Limit Checks: TS_clk_gen_clk_generator_clkout0 = PERIOD TIMEGRP
        "clk_gen_clk_generator_clkout0" TS_clk * 3 HIGH 50%;
--------------------------------------------------------------------------------
Slack: 4.936ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 1.730ns (578.035MHz) (Tbcper_I)
  Physical resource: clk_gen/clk_generator/clkout1_buf/I0
  Logical resource: clk_gen/clk_generator/clkout1_buf/I0
  Location pin: BUFGMUX_X2Y4.I0
  Clock network: clk_gen/clk_generator/clkout0
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_gen/cnt<3>/CLK
  Logical resource: clk_gen/cnt_0/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_gen/clk_72
--------------------------------------------------------------------------------
Slack: 6.236ns (period - min period limit)
  Period: 6.666ns
  Min period limit: 0.430ns (2325.581MHz) (Tcp)
  Physical resource: clk_gen/cnt<3>/CLK
  Logical resource: clk_gen/cnt_1/CK
  Location pin: SLICE_X10Y33.CLK
  Clock network: clk_gen/clk_72
--------------------------------------------------------------------------------


Derived Constraint Report
Derived Constraints for TS_clk
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|                               |   Period    |       Actual Period       |      Timing Errors        |      Paths Analyzed       |
|           Constraint          | Requirement |-------------+-------------|-------------+-------------|-------------+-------------|
|                               |             |   Direct    | Derivative  |   Direct    | Derivative  |   Direct    | Derivative  |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+
|TS_clk                         |     20.000ns|      5.000ns|     12.021ns|            0|            0|            0|          267|
| TS_clk_gen_clk_generator_clkou|      4.762ns|      1.730ns|          N/A|            0|            0|            1|            0|
| t1                            |             |             |             |             |             |             |             |
| TS_clk_gen_clk_generator_clkou|      6.667ns|      4.007ns|          N/A|            0|            0|          266|            0|
| t0                            |             |             |             |             |             |             |             |
+-------------------------------+-------------+-------------+-------------+-------------+-------------+-------------+-------------+

All constraints were met.


Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Clock to Setup on destination clock clk
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
clk            |    4.007|         |         |         |
---------------+---------+---------+---------+---------+


Timing summary:
---------------

Timing errors: 0  Score: 0  (Setup/Max: 0, Hold: 0)

Constraints cover 1051035 paths, 0 nets, and 1168 connections

Design statistics:
   Minimum period:  10.574ns{1}   (Maximum frequency:  94.572MHz)


------------------------------------Footnotes-----------------------------------
1)  The minimum period statistic assumes all single cycle delays.

Analysis completed Sat Aug 01 00:15:56 2020 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4572 MB



