--------------------------------------------------------------------------------
Release 14.7 Trace  (nt64)
Copyright (c) 1995-2013 Xilinx, Inc.  All rights reserved.

C:\Xilinx\14.7\ISE_DS\ISE\bin\nt64\unwrapped\trce.exe -l 30 -u 30
fpga_project.ncd
C:\Users\Administrator\Desktop\arquitectura_Angel\FPGA_Project\ProjectOutputs\NB3000XN_05\FPGA_Project_map.pcf

Design file:              fpga_project.ncd
Physical constraint file: FPGA_Project_map.pcf
Device,package,speed:     xc3s1400an,fgg676,-4 (PRODUCTION 1.42 2013-10-13)
Report level:             summary report, limited to 0 items per constraint
                          unconstrained path report, limited to 30 items

Environment Variable      Effect 
--------------------      ------ 
NONE                      No environment variables were set
--------------------------------------------------------------------------------

INFO:Timing:2698 - No timing constraints found, doing default enumeration.
INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).
INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on 
   a 50 Ohm transmission line loading model.  For the details of this model, 
   and for more information on accounting for different loading conditions, 
   please see the device datasheet.
INFO:Timing:3390 - This architecture does not support a default System Jitter 
   value, please add SYSTEM_JITTER constraint to the UCF to modify the Clock 
   Uncertainty calculation.
INFO:Timing:3389 - This architecture does not support 'Discrete Jitter' and 
   'Phase Error' calculations, these terms will be zero in the Clock 
   Uncertainty calculation.  Please make appropriate modification to 
   SYSTEM_JITTER to account for the unsupported Discrete Jitter and Phase 
   Error.

Data Sheet report:
-----------------
All values displayed in nanoseconds (ns)

Setup/Hold to clock JTAG_NEXUS_TCK
--------------+------------+------------+------------------+--------+
              |Max Setup to|Max Hold to |                  | Clock  |
Source        | clk (edge) | clk (edge) |Internal Clock(s) | Phase  |
--------------+------------+------------+------------------+--------+
JTAG_NEXUS_TDI|    3.411(R)|   -0.573(R)|n14s              |   0.000|
JTAG_NEXUS_TMS|    2.995(R)|   -0.508(R)|n14s              |   0.000|
--------------+------------+------------+------------------+--------+

Clock JTAG_NEXUS_TCK to Pad
--------------+------------+------------------+--------+
              | clk (edge) |                  | Clock  |
Destination   |   to PAD   |Internal Clock(s) | Phase  |
--------------+------------+------------------+--------+
JTAG_NEXUS_TDO|   13.612(R)|n14s              |   0.000|
              |   15.327(F)|n14s              |   0.000|
--------------+------------+------------------+--------+

Clock to Setup on destination clock CLK_BRD
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_BRD        |    8.942|         |         |   14.972|
JTAG_NEXUS_TCK |    5.433|         |   14.755|         |
---------------+---------+---------+---------+---------+

Clock to Setup on destination clock JTAG_NEXUS_TCK
---------------+---------+---------+---------+---------+
               | Src:Rise| Src:Fall| Src:Rise| Src:Fall|
Source Clock   |Dest:Rise|Dest:Rise|Dest:Fall|Dest:Fall|
---------------+---------+---------+---------+---------+
CLK_BRD        |         |   38.797|         |         |
JTAG_NEXUS_TCK |    9.747|    4.562|    3.959|         |
---------------+---------+---------+---------+---------+


Analysis completed Tue Sep 06 20:12:17 2022 
--------------------------------------------------------------------------------

Trace Settings:
-------------------------
Trace Settings 

Peak Memory Usage: 4555 MB



