

================================================================
== Vivado HLS Report for 'update_knn'
================================================================
* Date:           Tue Feb 20 21:13:14 2018

* Version:        2017.4 (Build 2086221 on Fri Dec 15 21:13:33 MST 2017)
* Project:        2-nn.prj
* Solution:       solution1
* Product family: zynq
* Target device:  xc7z020clg484-1


================================================================
== Performance Estimates
================================================================
+ Timing (ns): 
    * Summary: 
    +--------+-------+----------+------------+
    |  Clock | Target| Estimated| Uncertainty|
    +--------+-------+----------+------------+
    |ap_clk  |  10.00|      4.64|        1.25|
    +--------+-------+----------+------------+

+ Latency (clock cycles): 
    * Summary: 
    +-----+-----+-----+-----+---------+
    |  Latency  |  Interval | Pipeline|
    | min | max | min | max |   Type  |
    +-----+-----+-----+-----+---------+
    |   52|   52|   52|   52|   none  |
    +-----+-----+-----+-----+---------+

    + Detail: 
        * Instance: 
        N/A

        * Loop: 
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |          |  Latency  | Iteration|  Initiation Interval  | Trip |          |
        | Loop Name| min | max |  Latency |  achieved |   target  | Count| Pipelined|
        +----------+-----+-----+----------+-----------+-----------+------+----------+
        |- Loop 1  |   49|   49|         1|          -|          -|    49|    no    |
        +----------+-----+-----+----------+-----------+-----------+------+----------+

============================================================
+ Verbose Summary: Synthesis Manager
============================================================
InlineROM: 1
ExposeGlobal: 0
============================================================
+ Verbose Summary: CDFG Model
============================================================
IsTopModel: 0
ResetActiveHigh: 1
IsCombinational: 0
IsDatapathOnly: 0
HasWiredReturn: 1
HasMFsm: 0
HasVarLatency: 1
IsPipeline: 0
IsRtlPipelined: 0
IsInstanceOverlapped: 0
IsDontTouch: 0
HasImplIP: 0
IsGatedGlobalClock: 0


============================================================
+ Verbose Summary: Schedule
============================================================
* Number of FSM states : 4
* Pipeline : 0
* Dataflow Pipeline: 0

* FSM state transitions: 
1 --> 
	2  / true
2 --> 
	3  / (exitcond)
	2  / (!exitcond)
3 --> 
	4  / true
4 --> 

* FSM state operations: 

 <State 1> : 1.77ns
ST_1 : Operation 5 [1/1] (0.00ns)   --->   "%min_distances_V_offs = call i4 @_ssdm_op_Read.ap_auto.i4(i4 %min_distances_V_offset)"
ST_1 : Operation 6 [1/1] (0.00ns)   --->   "%train_inst_V_read = call i48 @_ssdm_op_Read.ap_auto.i48(i48 %train_inst_V)"
ST_1 : Operation 7 [1/1] (0.00ns)   --->   "%test_inst_V_read = call i49 @_ssdm_op_Read.ap_auto.i49(i49 %test_inst_V)"
ST_1 : Operation 8 [1/1] (0.00ns)   --->   "%tmp = call i5 @_ssdm_op_BitConcatenate.i5.i4.i1(i4 %min_distances_V_offs, i1 false)"
ST_1 : Operation 9 [1/1] (0.00ns)   --->   "%tmp_1 = zext i5 %tmp to i64" [digitrec.cpp:89]
ST_1 : Operation 10 [1/1] (0.00ns)   --->   "%tmp_2 = or i5 %tmp, 1"
ST_1 : Operation 11 [1/1] (0.00ns)   --->   "%tmp_3 = call i64 @_ssdm_op_BitConcatenate.i64.i59.i5(i59 0, i5 %tmp_2)" [digitrec.cpp:89]
ST_1 : Operation 12 [1/1] (0.00ns)   --->   "%min_distances_V_addr = getelementptr [20 x i6]* %min_distances_V, i64 0, i64 %tmp_3" [digitrec.cpp:89]
ST_1 : Operation 13 [1/1] (0.00ns)   --->   "%min_distances_V_addr_1 = getelementptr [20 x i6]* %min_distances_V, i64 0, i64 %tmp_1" [digitrec.cpp:93]
ST_1 : Operation 14 [1/1] (0.00ns)   --->   "%train_inst_V_cast = zext i48 %train_inst_V_read to i49"
ST_1 : Operation 15 [1/1] (1.27ns)   --->   "%r_V = xor i49 %train_inst_V_cast, %test_inst_V_read" [digitrec.cpp:59]   --->   Core 27 'LogicGate' <Latency = 0> <II = 1> <Delay = 1.27> <FuncUnit> <Opcode : 'and' 'or' 'xor'> <InPorts = 2> <OutPorts = 1>
ST_1 : Operation 16 [1/1] (1.76ns)   --->   "br label %1" [digitrec.cpp:63]

 <State 2> : 2.32ns
ST_2 : Operation 17 [1/1] (0.00ns)   --->   "%min_distance_last_el = phi i6 [ 0, %0 ], [ %dist_V, %2 ]"
ST_2 : Operation 18 [1/1] (0.00ns)   --->   "%bvh_d_index = phi i6 [ 0, %0 ], [ %i, %2 ]"
ST_2 : Operation 19 [1/1] (0.00ns)   --->   "%index_assign_cast1 = zext i6 %bvh_d_index to i32" [digitrec.cpp:87]
ST_2 : Operation 20 [1/1] (1.42ns)   --->   "%exitcond = icmp eq i6 %bvh_d_index, -15" [digitrec.cpp:63]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 21 [1/1] (0.00ns)   --->   "%empty = call i32 (...)* @_ssdm_op_SpecLoopTripCount(i64 49, i64 49, i64 49)"
ST_2 : Operation 22 [1/1] (1.82ns)   --->   "%i = add i6 %bvh_d_index, 1" [digitrec.cpp:63]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 23 [1/1] (0.00ns)   --->   "br i1 %exitcond, label %.preheader.0, label %2" [digitrec.cpp:63]
ST_2 : Operation 24 [1/1] (0.00ns)   --->   "%tmp_4 = call i1 @_ssdm_op_BitSelect.i1.i49.i32(i49 %r_V, i32 %index_assign_cast1)" [digitrec.cpp:64]
ST_2 : Operation 25 [1/1] (0.00ns)   --->   "%tmp_1_cast = zext i1 %tmp_4 to i6" [digitrec.cpp:64]
ST_2 : Operation 26 [1/1] (1.82ns)   --->   "%dist_V = add i6 %min_distance_last_el, %tmp_1_cast" [digitrec.cpp:64]   --->   Core 14 'AddSub' <Latency = 0> <II = 1> <Delay = 1.82> <FuncUnit> <Opcode : 'add' 'sub'> <InPorts = 2> <OutPorts = 1>
ST_2 : Operation 27 [1/1] (0.00ns)   --->   "br label %1" [digitrec.cpp:63]
ST_2 : Operation 28 [2/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>

 <State 3> : 3.75ns
ST_3 : Operation 29 [1/2] (2.32ns)   --->   "%min_distances_V_load = load i6* %min_distances_V_addr, align 1" [digitrec.cpp:89]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_3 : Operation 30 [1/1] (1.42ns)   --->   "%tmp_6 = icmp ult i6 %min_distance_last_el, %min_distances_V_load" [digitrec.cpp:89]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_3 : Operation 31 [1/1] (0.00ns)   --->   "br i1 %tmp_6, label %3, label %4" [digitrec.cpp:89]
ST_3 : Operation 32 [2/2] (2.32ns)   --->   "%min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_3 : Operation 33 [1/1] (2.32ns)   --->   "store i6 %min_distance_last_el, i6* %min_distances_V_addr, align 1" [digitrec.cpp:92]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_3 : Operation 34 [1/1] (0.00ns)   --->   "br label %.preheader.1" [digitrec.cpp:93]

 <State 4> : 4.64ns
ST_4 : Operation 35 [1/2] (2.32ns)   --->   "%min_distances_V_load_1 = load i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:93]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_4 : Operation 36 [1/1] (1.42ns)   --->   "%tmp_9 = icmp ult i6 %min_distances_V_load, %min_distances_V_load_1" [digitrec.cpp:93]   --->   Core 25 'Cmp' <Latency = 0> <II = 1> <Delay = 1.42> <FuncUnit> <Opcode : 'icmp'> <InPorts = 2> <OutPorts = 1>
ST_4 : Operation 37 [1/1] (0.00ns)   --->   "br i1 %tmp_9, label %5, label %._crit_edge.0" [digitrec.cpp:93]
ST_4 : Operation 38 [1/1] (2.32ns)   --->   "store i6 %min_distances_V_load_1, i6* %min_distances_V_addr, align 1" [digitrec.cpp:95]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_4 : Operation 39 [1/1] (2.32ns)   --->   "store i6 %min_distances_V_load, i6* %min_distances_V_addr_1, align 1" [digitrec.cpp:96]   --->   Core 37 'RAM' <Latency = 1> <II = 1> <Delay = 2.32> <Storage> <Opcode : 'load' 'store'> <Ports = 2> <Width = 6> <Depth = 20> <RAM>
ST_4 : Operation 40 [1/1] (0.00ns)   --->   "br label %._crit_edge.0" [digitrec.cpp:97]
ST_4 : Operation 41 [1/1] (0.00ns)   --->   "br label %.preheader.1"
ST_4 : Operation 42 [1/1] (0.00ns)   --->   "ret void" [digitrec.cpp:99]


============================================================
+ Verbose Summary: Binding
============================================================
STG Binding: 
---------------- STG Properties BEGIN ----------------
- Is combinational: 0
- Is one-state seq: 0
- Is datapath-only: 0
- Is pipelined: 0
- Is top level: 0
Port [ Return ] is wired: 1; IO mode=ap_ctrl_hs:ce=0
Port [ test_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ train_inst_V]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
Port [ min_distances_V]:  wired=1; compound=1; hidden=0; nouse=0; global=0; static=0; extern=0; dir=2; type=1; pingpong=0; private_global=0; MemPort=[20]; IO mode=ap_memory:ce=0
Port [ min_distances_V_offset]:  wired=1; compound=0; hidden=0; nouse=0; global=0; static=0; extern=0; dir=0; type=0; pingpong=0; private_global=0; IO mode=ap_none:ce=0
---------------- STG Properties END ------------------

---------------- Datapath Model BEGIN ----------------

<LifeTime>
<method=bitvector/>
min_distances_V_offs   (read             ) [ 00000]
train_inst_V_read      (read             ) [ 00000]
test_inst_V_read       (read             ) [ 00000]
tmp                    (bitconcatenate   ) [ 00000]
tmp_1                  (zext             ) [ 00000]
tmp_2                  (or               ) [ 00000]
tmp_3                  (bitconcatenate   ) [ 00000]
min_distances_V_addr   (getelementptr    ) [ 00111]
min_distances_V_addr_1 (getelementptr    ) [ 00111]
train_inst_V_cast      (zext             ) [ 00000]
r_V                    (xor              ) [ 00100]
StgValue_16            (br               ) [ 01100]
min_distance_last_el   (phi              ) [ 00110]
bvh_d_index            (phi              ) [ 00100]
index_assign_cast1     (zext             ) [ 00000]
exitcond               (icmp             ) [ 00100]
empty                  (speclooptripcount) [ 00000]
i                      (add              ) [ 01100]
StgValue_23            (br               ) [ 00000]
tmp_4                  (bitselect        ) [ 00000]
tmp_1_cast             (zext             ) [ 00000]
dist_V                 (add              ) [ 01100]
StgValue_27            (br               ) [ 01100]
min_distances_V_load   (load             ) [ 00001]
tmp_6                  (icmp             ) [ 00011]
StgValue_31            (br               ) [ 00000]
StgValue_33            (store            ) [ 00000]
StgValue_34            (br               ) [ 00000]
min_distances_V_load_1 (load             ) [ 00000]
tmp_9                  (icmp             ) [ 00001]
StgValue_37            (br               ) [ 00000]
StgValue_38            (store            ) [ 00000]
StgValue_39            (store            ) [ 00000]
StgValue_40            (br               ) [ 00000]
StgValue_41            (br               ) [ 00000]
StgValue_42            (ret              ) [ 00000]
</LifeTime>

<model>

<comp_list>
<comp id="0" class="1000" name="test_inst_V">
<pin_list>
<pin id="1" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="test_inst_V"/></StgValue>
</bind>
</comp>

<comp id="2" class="1000" name="train_inst_V">
<pin_list>
<pin id="3" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="train_inst_V"/></StgValue>
</bind>
</comp>

<comp id="4" class="1000" name="min_distances_V">
<pin_list>
<pin id="5" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V"/><MemPortTyVec>2 0 </MemPortTyVec>
</StgValue>
</bind>
</comp>

<comp id="6" class="1000" name="min_distances_V_offset">
<pin_list>
<pin id="7" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="min_distances_V_offset"/></StgValue>
</bind>
</comp>

<comp id="8" class="1001" name="const_8">
<pin_list>
<pin id="9" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i4"/></StgValue>
</bind>
</comp>

<comp id="10" class="1001" name="const_10">
<pin_list>
<pin id="11" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i48"/></StgValue>
</bind>
</comp>

<comp id="12" class="1001" name="const_12">
<pin_list>
<pin id="13" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_Read.ap_auto.i49"/></StgValue>
</bind>
</comp>

<comp id="14" class="1001" name="const_14">
<pin_list>
<pin id="15" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i5.i4.i1"/></StgValue>
</bind>
</comp>

<comp id="16" class="1001" name="const_16">
<pin_list>
<pin id="17" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="18" class="1001" name="const_18">
<pin_list>
<pin id="19" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="20" class="1001" name="const_20">
<pin_list>
<pin id="21" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitConcatenate.i64.i59.i5"/></StgValue>
</bind>
</comp>

<comp id="22" class="1001" name="const_22">
<pin_list>
<pin id="23" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="24" class="1001" name="const_24">
<pin_list>
<pin id="25" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="26" class="1001" name="const_26">
<pin_list>
<pin id="27" dir="1" index="0" bw="1" slack="1"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="28" class="1001" name="const_28">
<pin_list>
<pin id="29" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="30" class="1001" name="const_30">
<pin_list>
<pin id="31" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_SpecLoopTripCount"/></StgValue>
</bind>
</comp>

<comp id="32" class="1001" name="const_32">
<pin_list>
<pin id="33" dir="1" index="0" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="34" class="1001" name="const_34">
<pin_list>
<pin id="35" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name=""/></StgValue>
</bind>
</comp>

<comp id="36" class="1001" name="const_36">
<pin_list>
<pin id="37" dir="1" index="0" bw="1" slack="0"/>
</pin_list>
<bind>
<StgValue><ssdm name="_ssdm_op_BitSelect.i1.i49.i32"/></StgValue>
</bind>
</comp>

<comp id="38" class="1004" name="min_distances_V_offs_read_fu_38">
<pin_list>
<pin id="39" dir="0" index="0" bw="4" slack="0"/>
<pin id="40" dir="0" index="1" bw="4" slack="0"/>
<pin id="41" dir="1" index="2" bw="4" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="min_distances_V_offs/1 "/>
</bind>
</comp>

<comp id="44" class="1004" name="train_inst_V_read_read_fu_44">
<pin_list>
<pin id="45" dir="0" index="0" bw="48" slack="0"/>
<pin id="46" dir="0" index="1" bw="48" slack="0"/>
<pin id="47" dir="1" index="2" bw="48" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="train_inst_V_read/1 "/>
</bind>
</comp>

<comp id="50" class="1004" name="test_inst_V_read_read_fu_50">
<pin_list>
<pin id="51" dir="0" index="0" bw="49" slack="0"/>
<pin id="52" dir="0" index="1" bw="49" slack="0"/>
<pin id="53" dir="1" index="2" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="read(1150) " fcode="read"/>
<opset="test_inst_V_read/1 "/>
</bind>
</comp>

<comp id="56" class="1004" name="min_distances_V_addr_gep_fu_56">
<pin_list>
<pin id="57" dir="0" index="0" bw="6" slack="0"/>
<pin id="58" dir="0" index="1" bw="1" slack="0"/>
<pin id="59" dir="0" index="2" bw="64" slack="0"/>
<pin id="60" dir="1" index="3" bw="5" slack="1"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr/1 "/>
</bind>
</comp>

<comp id="63" class="1004" name="min_distances_V_addr_1_gep_fu_63">
<pin_list>
<pin id="64" dir="0" index="0" bw="6" slack="0"/>
<pin id="65" dir="0" index="1" bw="1" slack="0"/>
<pin id="66" dir="0" index="2" bw="5" slack="0"/>
<pin id="67" dir="1" index="3" bw="5" slack="2"/>
</pin_list>
<bind>
<opcode="getelementptr(29) " fcode="getelementptr"/>
<opset="min_distances_V_addr_1/1 "/>
</bind>
</comp>

<comp id="70" class="1004" name="grp_access_fu_70">
<pin_list>
<pin id="71" dir="0" index="0" bw="5" slack="1"/>
<pin id="72" dir="0" index="1" bw="6" slack="0"/>
<pin id="75" dir="0" index="3" bw="5" slack="3"/>
<pin id="76" dir="0" index="4" bw="6" slack="1"/>
<pin id="73" dir="1" index="2" bw="6" slack="0"/>
<pin id="77" dir="1" index="5" bw="6" slack="2147483647"/>
</pin_list>
<bind>
<opcode="load(27) store(28) " fcode="store"/>
<opset="min_distances_V_load/2 min_distances_V_load_1/3 StgValue_33/3 StgValue_38/4 StgValue_39/4 "/>
</bind>
</comp>

<comp id="78" class="1005" name="min_distance_last_el_reg_78">
<pin_list>
<pin id="79" dir="0" index="0" bw="6" slack="1"/>
<pin id="80" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distance_last_el (phireg) "/>
</bind>
</comp>

<comp id="83" class="1004" name="min_distance_last_el_phi_fu_83">
<pin_list>
<pin id="84" dir="0" index="0" bw="1" slack="1"/>
<pin id="85" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="86" dir="0" index="2" bw="6" slack="0"/>
<pin id="87" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="88" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="min_distance_last_el/2 "/>
</bind>
</comp>

<comp id="91" class="1005" name="bvh_d_index_reg_91">
<pin_list>
<pin id="92" dir="0" index="0" bw="6" slack="1"/>
<pin id="93" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="bvh_d_index (phireg) "/>
</bind>
</comp>

<comp id="95" class="1004" name="bvh_d_index_phi_fu_95">
<pin_list>
<pin id="96" dir="0" index="0" bw="1" slack="1"/>
<pin id="97" dir="0" index="1" bw="0" slack="2147483647"/>
<pin id="98" dir="0" index="2" bw="6" slack="0"/>
<pin id="99" dir="0" index="3" bw="0" slack="2147483647"/>
<pin id="100" dir="1" index="4" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="phi(47) " fcode="phi"/>
<opset="bvh_d_index/2 "/>
</bind>
</comp>

<comp id="102" class="1004" name="tmp_fu_102">
<pin_list>
<pin id="103" dir="0" index="0" bw="5" slack="0"/>
<pin id="104" dir="0" index="1" bw="4" slack="0"/>
<pin id="105" dir="0" index="2" bw="1" slack="0"/>
<pin id="106" dir="1" index="3" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp/1 "/>
</bind>
</comp>

<comp id="110" class="1004" name="tmp_1_fu_110">
<pin_list>
<pin id="111" dir="0" index="0" bw="5" slack="0"/>
<pin id="112" dir="1" index="1" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1/1 "/>
</bind>
</comp>

<comp id="115" class="1004" name="tmp_2_fu_115">
<pin_list>
<pin id="116" dir="0" index="0" bw="5" slack="0"/>
<pin id="117" dir="0" index="1" bw="1" slack="0"/>
<pin id="118" dir="1" index="2" bw="5" slack="0"/>
</pin_list>
<bind>
<opcode="or(24) " fcode="or"/>
<opset="tmp_2/1 "/>
</bind>
</comp>

<comp id="121" class="1004" name="tmp_3_fu_121">
<pin_list>
<pin id="122" dir="0" index="0" bw="64" slack="0"/>
<pin id="123" dir="0" index="1" bw="1" slack="0"/>
<pin id="124" dir="0" index="2" bw="5" slack="0"/>
<pin id="125" dir="1" index="3" bw="64" slack="0"/>
</pin_list>
<bind>
<opcode="bitconcatenate(1004) " fcode="bitconcatenate"/>
<opset="tmp_3/1 "/>
</bind>
</comp>

<comp id="130" class="1004" name="train_inst_V_cast_fu_130">
<pin_list>
<pin id="131" dir="0" index="0" bw="48" slack="0"/>
<pin id="132" dir="1" index="1" bw="49" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="train_inst_V_cast/1 "/>
</bind>
</comp>

<comp id="134" class="1004" name="r_V_fu_134">
<pin_list>
<pin id="135" dir="0" index="0" bw="48" slack="0"/>
<pin id="136" dir="0" index="1" bw="49" slack="0"/>
<pin id="137" dir="1" index="2" bw="49" slack="1"/>
</pin_list>
<bind>
<opcode="xor(25) " fcode="xor"/>
<opset="r_V/1 "/>
</bind>
</comp>

<comp id="140" class="1004" name="index_assign_cast1_fu_140">
<pin_list>
<pin id="141" dir="0" index="0" bw="6" slack="0"/>
<pin id="142" dir="1" index="1" bw="32" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="index_assign_cast1/2 "/>
</bind>
</comp>

<comp id="144" class="1004" name="exitcond_fu_144">
<pin_list>
<pin id="145" dir="0" index="0" bw="6" slack="0"/>
<pin id="146" dir="0" index="1" bw="5" slack="0"/>
<pin id="147" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="exitcond/2 "/>
</bind>
</comp>

<comp id="150" class="1004" name="i_fu_150">
<pin_list>
<pin id="151" dir="0" index="0" bw="6" slack="0"/>
<pin id="152" dir="0" index="1" bw="1" slack="0"/>
<pin id="153" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="i/2 "/>
</bind>
</comp>

<comp id="156" class="1004" name="tmp_4_fu_156">
<pin_list>
<pin id="157" dir="0" index="0" bw="1" slack="0"/>
<pin id="158" dir="0" index="1" bw="49" slack="1"/>
<pin id="159" dir="0" index="2" bw="6" slack="0"/>
<pin id="160" dir="1" index="3" bw="1" slack="0"/>
</pin_list>
<bind>
<opcode="bitselect(1000) " fcode="bitselect"/>
<opset="tmp_4/2 "/>
</bind>
</comp>

<comp id="163" class="1004" name="tmp_1_cast_fu_163">
<pin_list>
<pin id="164" dir="0" index="0" bw="1" slack="0"/>
<pin id="165" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="zext(34) " fcode="zext"/>
<opset="tmp_1_cast/2 "/>
</bind>
</comp>

<comp id="167" class="1004" name="dist_V_fu_167">
<pin_list>
<pin id="168" dir="0" index="0" bw="6" slack="0"/>
<pin id="169" dir="0" index="1" bw="1" slack="0"/>
<pin id="170" dir="1" index="2" bw="6" slack="0"/>
</pin_list>
<bind>
<opcode="add(8) " fcode="add"/>
<opset="dist_V/2 "/>
</bind>
</comp>

<comp id="173" class="1004" name="tmp_6_fu_173">
<pin_list>
<pin id="174" dir="0" index="0" bw="6" slack="1"/>
<pin id="175" dir="0" index="1" bw="6" slack="0"/>
<pin id="176" dir="1" index="2" bw="1" slack="1"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_6/3 "/>
</bind>
</comp>

<comp id="179" class="1004" name="tmp_9_fu_179">
<pin_list>
<pin id="180" dir="0" index="0" bw="6" slack="1"/>
<pin id="181" dir="0" index="1" bw="6" slack="0"/>
<pin id="182" dir="1" index="2" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opcode="icmp(45) " fcode="icmp"/>
<opset="tmp_9/4 "/>
</bind>
</comp>

<comp id="184" class="1005" name="min_distances_V_addr_reg_184">
<pin_list>
<pin id="185" dir="0" index="0" bw="5" slack="1"/>
<pin id="186" dir="1" index="1" bw="5" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_addr "/>
</bind>
</comp>

<comp id="189" class="1005" name="min_distances_V_addr_1_reg_189">
<pin_list>
<pin id="190" dir="0" index="0" bw="5" slack="2"/>
<pin id="191" dir="1" index="1" bw="5" slack="2"/>
</pin_list>
<bind>
<opset="min_distances_V_addr_1 "/>
</bind>
</comp>

<comp id="195" class="1005" name="r_V_reg_195">
<pin_list>
<pin id="196" dir="0" index="0" bw="49" slack="1"/>
<pin id="197" dir="1" index="1" bw="49" slack="1"/>
</pin_list>
<bind>
<opset="r_V "/>
</bind>
</comp>

<comp id="203" class="1005" name="i_reg_203">
<pin_list>
<pin id="204" dir="0" index="0" bw="6" slack="0"/>
<pin id="205" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="i "/>
</bind>
</comp>

<comp id="208" class="1005" name="dist_V_reg_208">
<pin_list>
<pin id="209" dir="0" index="0" bw="6" slack="0"/>
<pin id="210" dir="1" index="1" bw="6" slack="0"/>
</pin_list>
<bind>
<opset="dist_V "/>
</bind>
</comp>

<comp id="213" class="1005" name="min_distances_V_load_reg_213">
<pin_list>
<pin id="214" dir="0" index="0" bw="6" slack="1"/>
<pin id="215" dir="1" index="1" bw="6" slack="1"/>
</pin_list>
<bind>
<opset="min_distances_V_load "/>
</bind>
</comp>

<comp id="219" class="1005" name="tmp_6_reg_219">
<pin_list>
<pin id="220" dir="0" index="0" bw="1" slack="1"/>
<pin id="221" dir="1" index="1" bw="1" slack="2147483647"/>
</pin_list>
<bind>
<opset="tmp_6 "/>
</bind>
</comp>

</comp_list>

<net_list>
<net id="42"><net_src comp="8" pin="0"/><net_sink comp="38" pin=0"/></net>

<net id="43"><net_src comp="6" pin="0"/><net_sink comp="38" pin=1"/></net>

<net id="48"><net_src comp="10" pin="0"/><net_sink comp="44" pin=0"/></net>

<net id="49"><net_src comp="2" pin="0"/><net_sink comp="44" pin=1"/></net>

<net id="54"><net_src comp="12" pin="0"/><net_sink comp="50" pin=0"/></net>

<net id="55"><net_src comp="0" pin="0"/><net_sink comp="50" pin=1"/></net>

<net id="61"><net_src comp="4" pin="0"/><net_sink comp="56" pin=0"/></net>

<net id="62"><net_src comp="24" pin="0"/><net_sink comp="56" pin=1"/></net>

<net id="68"><net_src comp="4" pin="0"/><net_sink comp="63" pin=0"/></net>

<net id="69"><net_src comp="24" pin="0"/><net_sink comp="63" pin=1"/></net>

<net id="74"><net_src comp="70" pin="2"/><net_sink comp="70" pin=1"/></net>

<net id="81"><net_src comp="26" pin="0"/><net_sink comp="78" pin=0"/></net>

<net id="82"><net_src comp="78" pin="1"/><net_sink comp="70" pin=1"/></net>

<net id="89"><net_src comp="78" pin="1"/><net_sink comp="83" pin=0"/></net>

<net id="90"><net_src comp="83" pin="4"/><net_sink comp="78" pin=0"/></net>

<net id="94"><net_src comp="26" pin="0"/><net_sink comp="91" pin=0"/></net>

<net id="101"><net_src comp="91" pin="1"/><net_sink comp="95" pin=0"/></net>

<net id="107"><net_src comp="14" pin="0"/><net_sink comp="102" pin=0"/></net>

<net id="108"><net_src comp="38" pin="2"/><net_sink comp="102" pin=1"/></net>

<net id="109"><net_src comp="16" pin="0"/><net_sink comp="102" pin=2"/></net>

<net id="113"><net_src comp="102" pin="3"/><net_sink comp="110" pin=0"/></net>

<net id="114"><net_src comp="110" pin="1"/><net_sink comp="63" pin=2"/></net>

<net id="119"><net_src comp="102" pin="3"/><net_sink comp="115" pin=0"/></net>

<net id="120"><net_src comp="18" pin="0"/><net_sink comp="115" pin=1"/></net>

<net id="126"><net_src comp="20" pin="0"/><net_sink comp="121" pin=0"/></net>

<net id="127"><net_src comp="22" pin="0"/><net_sink comp="121" pin=1"/></net>

<net id="128"><net_src comp="115" pin="2"/><net_sink comp="121" pin=2"/></net>

<net id="129"><net_src comp="121" pin="3"/><net_sink comp="56" pin=2"/></net>

<net id="133"><net_src comp="44" pin="2"/><net_sink comp="130" pin=0"/></net>

<net id="138"><net_src comp="130" pin="1"/><net_sink comp="134" pin=0"/></net>

<net id="139"><net_src comp="50" pin="2"/><net_sink comp="134" pin=1"/></net>

<net id="143"><net_src comp="95" pin="4"/><net_sink comp="140" pin=0"/></net>

<net id="148"><net_src comp="95" pin="4"/><net_sink comp="144" pin=0"/></net>

<net id="149"><net_src comp="28" pin="0"/><net_sink comp="144" pin=1"/></net>

<net id="154"><net_src comp="95" pin="4"/><net_sink comp="150" pin=0"/></net>

<net id="155"><net_src comp="34" pin="0"/><net_sink comp="150" pin=1"/></net>

<net id="161"><net_src comp="36" pin="0"/><net_sink comp="156" pin=0"/></net>

<net id="162"><net_src comp="140" pin="1"/><net_sink comp="156" pin=2"/></net>

<net id="166"><net_src comp="156" pin="3"/><net_sink comp="163" pin=0"/></net>

<net id="171"><net_src comp="83" pin="4"/><net_sink comp="167" pin=0"/></net>

<net id="172"><net_src comp="163" pin="1"/><net_sink comp="167" pin=1"/></net>

<net id="177"><net_src comp="78" pin="1"/><net_sink comp="173" pin=0"/></net>

<net id="178"><net_src comp="70" pin="2"/><net_sink comp="173" pin=1"/></net>

<net id="183"><net_src comp="70" pin="2"/><net_sink comp="179" pin=1"/></net>

<net id="187"><net_src comp="56" pin="3"/><net_sink comp="184" pin=0"/></net>

<net id="188"><net_src comp="184" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="192"><net_src comp="63" pin="3"/><net_sink comp="189" pin=0"/></net>

<net id="193"><net_src comp="189" pin="1"/><net_sink comp="70" pin=0"/></net>

<net id="194"><net_src comp="189" pin="1"/><net_sink comp="70" pin=3"/></net>

<net id="198"><net_src comp="134" pin="2"/><net_sink comp="195" pin=0"/></net>

<net id="199"><net_src comp="195" pin="1"/><net_sink comp="156" pin=1"/></net>

<net id="206"><net_src comp="150" pin="2"/><net_sink comp="203" pin=0"/></net>

<net id="207"><net_src comp="203" pin="1"/><net_sink comp="95" pin=2"/></net>

<net id="211"><net_src comp="167" pin="2"/><net_sink comp="208" pin=0"/></net>

<net id="212"><net_src comp="208" pin="1"/><net_sink comp="83" pin=2"/></net>

<net id="216"><net_src comp="70" pin="2"/><net_sink comp="213" pin=0"/></net>

<net id="217"><net_src comp="213" pin="1"/><net_sink comp="179" pin=0"/></net>

<net id="218"><net_src comp="213" pin="1"/><net_sink comp="70" pin=4"/></net>

<net id="222"><net_src comp="173" pin="2"/><net_sink comp="219" pin=0"/></net>

</net_list>

</model> 
---------------- Datapath Model END ------------------

* FSMD analyzer results:
  - Output states:
	Port: min_distances_V | {3 4 }
 - Input state : 
	Port: update_knn : test_inst_V | {1 }
	Port: update_knn : train_inst_V | {1 }
	Port: update_knn : min_distances_V | {2 3 4 }
	Port: update_knn : min_distances_V_offset | {1 }
  - Chain level:
	State 1
		tmp_1 : 1
		tmp_2 : 1
		tmp_3 : 1
		min_distances_V_addr : 2
		min_distances_V_addr_1 : 2
		r_V : 1
	State 2
		index_assign_cast1 : 1
		exitcond : 1
		i : 1
		StgValue_23 : 2
		tmp_4 : 2
		tmp_1_cast : 3
		dist_V : 4
	State 3
		tmp_6 : 1
		StgValue_31 : 2
	State 4
		tmp_9 : 1
		StgValue_37 : 2
		StgValue_38 : 1


============================================================
+ Verbose Summary: Datapath Resource usage 
============================================================

* Functional unit list:
|----------|---------------------------------|---------|---------|
| Operation|         Functional Unit         |    FF   |   LUT   |
|----------|---------------------------------|---------|---------|
|    xor   |            r_V_fu_134           |    0    |    56   |
|----------|---------------------------------|---------|---------|
|          |         exitcond_fu_144         |    0    |    11   |
|   icmp   |           tmp_6_fu_173          |    0    |    11   |
|          |           tmp_9_fu_179          |    0    |    11   |
|----------|---------------------------------|---------|---------|
|    add   |             i_fu_150            |    0    |    15   |
|          |          dist_V_fu_167          |    0    |    15   |
|----------|---------------------------------|---------|---------|
|          | min_distances_V_offs_read_fu_38 |    0    |    0    |
|   read   |   train_inst_V_read_read_fu_44  |    0    |    0    |
|          |   test_inst_V_read_read_fu_50   |    0    |    0    |
|----------|---------------------------------|---------|---------|
|bitconcatenate|            tmp_fu_102           |    0    |    0    |
|          |           tmp_3_fu_121          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|          |           tmp_1_fu_110          |    0    |    0    |
|   zext   |     train_inst_V_cast_fu_130    |    0    |    0    |
|          |    index_assign_cast1_fu_140    |    0    |    0    |
|          |        tmp_1_cast_fu_163        |    0    |    0    |
|----------|---------------------------------|---------|---------|
|    or    |           tmp_2_fu_115          |    0    |    0    |
|----------|---------------------------------|---------|---------|
| bitselect|           tmp_4_fu_156          |    0    |    0    |
|----------|---------------------------------|---------|---------|
|   Total  |                                 |    0    |   119   |
|----------|---------------------------------|---------|---------|

Memories:
N/A

* Register list:
+------------------------------+--------+
|                              |   FF   |
+------------------------------+--------+
|      bvh_d_index_reg_91      |    6   |
|        dist_V_reg_208        |    6   |
|           i_reg_203          |    6   |
|  min_distance_last_el_reg_78 |    6   |
|min_distances_V_addr_1_reg_189|    5   |
| min_distances_V_addr_reg_184 |    5   |
| min_distances_V_load_reg_213 |    6   |
|          r_V_reg_195         |   49   |
|         tmp_6_reg_219        |    1   |
+------------------------------+--------+
|             Total            |   90   |
+------------------------------+--------+

* Multiplexer (MUX) list: 
|-----------------------------|------|------|------|--------||---------||---------|
|             Comp            |  Pin | Size |  BW  | S x BW ||  Delay  ||   LUT   |
|-----------------------------|------|------|------|--------||---------||---------|
|       grp_access_fu_70      |  p0  |   2  |   5  |   10   ||    9    |
|       grp_access_fu_70      |  p1  |   2  |   6  |   12   ||    9    |
| min_distance_last_el_reg_78 |  p0  |   2  |   6  |   12   ||    9    |
|-----------------------------|------|------|------|--------||---------||---------|
|            Total            |      |      |      |   34   ||  5.307  ||    27   |
|-----------------------------|------|------|------|--------||---------||---------|



* Summary:
+-----------+--------+--------+--------+
|           |  Delay |   FF   |   LUT  |
+-----------+--------+--------+--------+
|  Function |    -   |    0   |   119  |
|   Memory  |    -   |    -   |    -   |
|Multiplexer|    5   |    -   |   27   |
|  Register |    -   |   90   |    -   |
+-----------+--------+--------+--------+
|   Total   |    5   |   90   |   146  |
+-----------+--------+--------+--------+
