Checking out license 'RTL_Compiler_RD'......   (1 seconds elapsed)
Checking out license 'RTL_Compiler_Ultra'......   (0 seconds elapsed)
                           Cadence RTL Compiler (RC)
                    Version v05.10-b006_1, built May 13 2005
                      This program is the confidential and
                     proprietary property of Cadence, Inc.


  Setting attribute of message 'VLOGPT-35': 'max_print' = 1
  Setting attribute of root '/': 'library' = ../../library/GSCLib_3.0.lib
  Elaborating top-level block 's713_bench' from file '../rtl/s713.v'.
  Done elaborating 's713_bench'.
Mapping s713_bench to gates.
 
Global mapping status
=====================
                         Worst  
                 Total    Neg   
Operation         Area   Slack  Worst Path
-------------------------------------------------------------------------------
 global_map       8207   -1031  G3 --> G78_reg/D
 area_map         7935    -996  G67_reg/CK --> G79_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7935    -996         0 G67_reg/CK --> G79_reg/D
 incr_delay       8301    -921         0 G67_reg/CK --> G75_reg/D

  Done mapping s713_bench
  Synthesis succeeded.
  Incrementally optimizing s713_bench

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       8301    -921         0 G67_reg/CK --> G75_reg/D
 incr_delay       8656    -818         0 G3 --> G78_reg/D
 incr_delay       8646    -809         0 G3 --> G76_reg/D
 incr_delay       8745    -794         0 G67_reg/CK --> G79_reg/D
 incr_delay       8719    -790         0 G67_reg/CK --> G79_reg/D
 incr_delay       8740    -790         0 G67_reg/CK --> G79_reg/D
 init_drc         8740    -790         0 G67_reg/CK --> G79_reg/D
 init_area        8740    -790         0 G67_reg/CK --> G79_reg/D
 rem_buf          8630    -790         0 G67_reg/CK --> G79_reg/D
 rem_inv          8196    -790         0 G67_reg/CK --> G79_reg/D
 merge_bi         7966    -790         0 G3 --> G73_reg/D
 glob_area        7935    -790         0 G67_reg/CK --> G79_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7935    -790         0 G67_reg/CK --> G79_reg/D
 incr_delay       8134    -789         0 G67_reg/CK --> G79_reg/D
 init_drc         8134    -789         0 G67_reg/CK --> G79_reg/D
 init_area        8134    -789         0 G67_reg/CK --> G79_reg/D
 rem_buf          7992    -789         0 G67_reg/CK --> G79_reg/D
 rem_inv          7971    -789         0 G67_reg/CK --> G79_reg/D
 merge_bi         7956    -789         0 G67_reg/CK --> G79_reg/D
 glob_area        7951    -789         0 G67_reg/CK --> G79_reg/D

Incremental optimization status
===============================
                         Worst  DRC Total 
                 Total    Neg        Max 
Operation         Area   Slack       Cap Worst Path
-------------------------------------------------------------------------------
 init_delay       7951    -789         0 G67_reg/CK --> G79_reg/D
 init_area        7951    -789         0 G67_reg/CK --> G79_reg/D

  Done mapping s713_bench
  Synthesis succeeded.
============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:17 PM
  Module:                 s713_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

    Pin             Type    Fanout  Load  Slew   Delay   Arrival
                                    (fF)  (ps)    (ps)    (ps)
--------------------------------------------------------------------
(clock clock)       launch                                    0 R
G67_reg/CK                                    0               0 R
G67_reg/Q           DFFSRX1      1    6.3    35     +82      82 F
g1163/A                                              +0      82  
g1163/Y             INVX1        1    8.2    28     +28     110 R
g1364/A                                              +0     110  
g1364/Y             NAND3X1      2   18.9    58     +46     156 F
g1363/A                                              +0     156  
g1363/Y             NAND2X2      1   12.6    34     +33     189 R
g1362/A                                              +0     189  
g1362/Y             NAND2X2      2   18.9    46     +44     233 F
g1157/A                                              +0     233  
g1157/Y             NAND2X2      1   12.6    33     +30     263 R
g1318/A                                              +0     263  
g1318/Y             NAND2X2      2   18.9    47     +44     307 F
g23/A                                                +0     307  
g23/Y               NAND2X2      2   18.9    37     +35     342 R
g22/A                                                +0     342  
g22/Y               NAND2X2      1   12.6    39     +38     380 F
g1350/A                                              +0     380  
g1350/Y             NAND2X2      2   20.8    41     +35     415 R
g31/A                                                +0     415  
g31/Y               NAND2X2      2   18.9    45     +46     461 F
g1330/A                                              +0     461  
g1330/Y             NAND2X2      3   26.7    45     +41     502 R
g1328/B                                              +0     502  
g1328/Y             AND2X1       2   14.5    42     +74     576 R
g26/A                                                +0     576  
g26/Y               NAND3X1      1   12.6    50     +40     615 F
g1274/A                                              +0     615  
g1274/Y             INVX2        1   18.7    33     +33     649 R
G79_reg/D           DFFSRX1                          +0     649  
G79_reg/CK          setup                     0    +141     789 R
- - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - - 
(clock clock)       capture                                   0 R
--------------------------------------------------------------------
Timing slack :    -789ps (TIMING VIOLATION)
Start-point  : G67_reg/CK
End-point    : G79_reg/D

============================================================
  Generated by:           RTL Compiler (RC) v05.10-b006_1
  Generated on:           Jun 07 2005  04:06:17 PM
  Module:                 s713_bench
  Technology library:     gsclib 
  Operating conditions:   typical (balanced_tree)
  Wireload mode:          enclosed
============================================================

                             
  Gate   Instances    Area    Library  
---------------------------------------
AND2X1          14   439.082    gsclib 
AOI21X1          1    31.363    gsclib 
AOI22X1          1    41.818    gsclib 
CLKBUFX1         3    78.408    gsclib 
CLKBUFX2         1    31.363    gsclib 
CLKBUFX3         2    62.726    gsclib 
DFFSRX1         19  3078.817    gsclib 
INVX1           46   961.814    gsclib 
INVX2            6   156.816    gsclib 
NAND2X1         34   888.624    gsclib 
NAND2X2         16   585.440    gsclib 
NAND3X1         10   365.900    gsclib 
NAND4X1          6   250.908    gsclib 
NOR2X1          23   601.128    gsclib 
OAI21X1          6   250.908    gsclib 
OR2X1            4   125.452    gsclib 
---------------------------------------
total          192  7950.567           

                                     
   Type    Instances   Area   Area % 
-------------------------------------
sequential        19 3078.817   38.7 
inverter          52 1118.630   14.1 
buffer             6  172.497    2.2 
logic            115 3580.623   45.0 
-------------------------------------
total            192 7950.567  100.0 

Normal exit.
