sv axi_protocol_checker_v2_0_1 --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/02c8/hdl/verilog" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/1313/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ip/base_processing_system7_0_0" \
"../../../../sdspi.srcs/sources_1/bd/base/ipshared/3b24/hdl/axi_protocol_checker_v2_0_vl_rfs.sv" \

sv axi_vip_v1_1_1 --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/02c8/hdl/verilog" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/1313/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ip/base_processing_system7_0_0" \
"../../../../sdspi.srcs/sources_1/bd/base/ipshared/a16a/hdl/axi_vip_v1_1_vl_rfs.sv" \

sv processing_system7_vip_v1_0_3 --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/02c8/hdl/verilog" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/1313/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ip/base_processing_system7_0_0" \
"../../../../sdspi.srcs/sources_1/bd/base/ipshared/1313/hdl/processing_system7_vip_v1_0_vl_rfs.sv" \

verilog xil_defaultlib --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/ec67/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/02c8/hdl/verilog" --include "../../../../sdspi.srcs/sources_1/bd/base/ipshared/1313/hdl" --include "../../../../sdspi.srcs/sources_1/bd/base/ip/base_processing_system7_0_0" \
"../../../bd/base/ip/base_processing_system7_0_0/sim/base_processing_system7_0_0.v" \
"../../../bd/base/sim/base.v" \
"../../../bd/base/ip/base_xlconstant_0_0/sim/base_xlconstant_0_0.v" \

verilog xil_defaultlib "glbl.v"

nosort
