Running: /opt/Xilinx/14.7/ISE_DS/ISE/bin/lin64/unwrapped/fuse -intstyle ise -incremental -lib secureip -o /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/regN_isim_beh.exe -prj /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/regN_beh.prj work.regN 
ISim P.20131013 (signature 0xfbc00daa)
Number of CPUs detected in this system: 8
Turning on mult-threading, number of parallel sub-compilation jobs: 16 
Determining compilation order of HDL files
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/Dlatch.vhd" into library work
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/DFF.vhd" into library work
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/reg.vhd" into library work
Parsing VHDL file "/media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/regN.vhd" into library work
Starting static elaboration
Completed static elaboration
Fuse Memory Usage: 83220 KB
Fuse CPU Usage: 850 ms
Compiling package standard
Compiling package std_logic_1164
Compiling architecture structural of entity Dlatch [dlatch_default]
Compiling architecture structural of entity DFF [dff_default]
Compiling architecture structural of entity reg [reg_default]
Compiling architecture structural of entity regn
Time Resolution for simulation is 1ps.
Waiting for 1 sub-compilation(s) to finish...
Compiled 9 VHDL Units
Built simulation executable /media/fazel/4600AC1600AC0ECD/Uni/CADS/codes/regN/regN_isim_beh.exe
Fuse Memory Usage: 1173184 KB
Fuse CPU Usage: 880 ms
GCC CPU Usage: 260 ms
