Copyright 1986-2022 Xilinx, Inc. All Rights Reserved. Copyright 2022-2023 Advanced Micro Devices, Inc. All Rights Reserved.
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------
| Tool Version : Vivado v.2023.2 (win64) Build 4029153 Fri Oct 13 20:14:34 MDT 2023
| Date         : Thu Apr 17 21:02:04 2025
| Host         : DESKTOP-2R1EJAP running 64-bit major release  (build 9200)
| Command      : report_timing_summary -max_paths 10 -report_unconstrained -file test_env_timing_summary_routed.rpt -pb test_env_timing_summary_routed.pb -rpx test_env_timing_summary_routed.rpx -warn_on_violation
| Design       : test_env
| Device       : 7a35t-cpg236
| Speed File   : -1  PRODUCTION 1.23 2018-06-13
| Design State : Routed
---------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------

Timing Summary Report

------------------------------------------------------------------------------------------------
| Timer Settings
| --------------
------------------------------------------------------------------------------------------------

  Enable Multi Corner Analysis               :  Yes
  Enable Pessimism Removal                   :  Yes
  Pessimism Removal Resolution               :  Nearest Common Node
  Enable Input Delay Default Clock           :  No
  Enable Preset / Clear Arcs                 :  No
  Disable Flight Delays                      :  No
  Ignore I/O Paths                           :  No
  Timing Early Launch at Borrowing Latches   :  No
  Borrow Time for Max Delay Exceptions       :  Yes
  Merge Timing Exceptions                    :  Yes
  Inter-SLR Compensation                     :  Conservative

  Corner  Analyze    Analyze    
  Name    Max Paths  Min Paths  
  ------  ---------  ---------  
  Slow    Yes        Yes        
  Fast    Yes        Yes        


------------------------------------------------------------------------------------------------
| Report Methodology
| ------------------
------------------------------------------------------------------------------------------------

Rule       Severity  Description                    Violations  
---------  --------  -----------------------------  ----------  
TIMING-18  Warning   Missing input or output delay  33          

Note: This report is based on the most recent report_methodology run and may not be up-to-date. Run report_methodology on the current design for the latest report.



check_timing report

Table of Contents
-----------------
1. checking no_clock (0)
2. checking constant_clock (0)
3. checking pulse_width_clock (0)
4. checking unconstrained_internal_endpoints (0)
5. checking no_input_delay (4)
6. checking no_output_delay (16)
7. checking multiple_clock (0)
8. checking generated_clocks (0)
9. checking loops (0)
10. checking partial_input_delay (0)
11. checking partial_output_delay (0)
12. checking latch_loops (0)

1. checking no_clock (0)
------------------------
 There are 0 register/latch pins with no clock.


2. checking constant_clock (0)
------------------------------
 There are 0 register/latch pins with constant_clock.


3. checking pulse_width_clock (0)
---------------------------------
 There are 0 register/latch pins which need pulse_width check


4. checking unconstrained_internal_endpoints (0)
------------------------------------------------
 There are 0 pins that are not constrained for maximum delay.

 There are 0 pins that are not constrained for maximum delay due to constant clock.


5. checking no_input_delay (4)
------------------------------
 There are 4 input ports with no input delay specified. (HIGH)

 There are 0 input ports with no input delay but user has a false path constraint.


6. checking no_output_delay (16)
--------------------------------
 There are 16 ports with no output delay specified. (HIGH)

 There are 0 ports with no output delay but user has a false path constraint

 There are 0 ports with no output delay but with a timing clock defined on it or propagating through it


7. checking multiple_clock (0)
------------------------------
 There are 0 register/latch pins with multiple clocks.


8. checking generated_clocks (0)
--------------------------------
 There are 0 generated clocks that are not connected to a clock source.


9. checking loops (0)
---------------------
 There are 0 combinational loops in the design.


10. checking partial_input_delay (0)
------------------------------------
 There are 0 input ports with partial input delay specified.


11. checking partial_output_delay (0)
-------------------------------------
 There are 0 ports with partial output delay specified.


12. checking latch_loops (0)
----------------------------
 There are 0 combinational latch loops in the design through latch input



------------------------------------------------------------------------------------------------
| Design Timing Summary
| ---------------------
------------------------------------------------------------------------------------------------

    WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
    -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
      6.310        0.000                      0                   89        0.215        0.000                      0                   89        4.500        0.000                       0                    58  


All user specified timing constraints are met.


------------------------------------------------------------------------------------------------
| Clock Summary
| -------------
------------------------------------------------------------------------------------------------

Clock        Waveform(ns)       Period(ns)      Frequency(MHz)
-----        ------------       ----------      --------------
sys_clk_pin  {0.000 5.000}      10.000          100.000         


------------------------------------------------------------------------------------------------
| Intra Clock Table
| -----------------
------------------------------------------------------------------------------------------------

Clock             WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints     WPWS(ns)     TPWS(ns)  TPWS Failing Endpoints  TPWS Total Endpoints  
-----             -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------     --------     --------  ----------------------  --------------------  
sys_clk_pin         6.310        0.000                      0                   89        0.215        0.000                      0                   89        4.500        0.000                       0                    58  


------------------------------------------------------------------------------------------------
| Inter Clock Table
| -----------------
------------------------------------------------------------------------------------------------

From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| Other Path Groups Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock          WNS(ns)      TNS(ns)  TNS Failing Endpoints  TNS Total Endpoints      WHS(ns)      THS(ns)  THS Failing Endpoints  THS Total Endpoints  
----------    ----------    --------          -------      -------  ---------------------  -------------------      -------      -------  ---------------------  -------------------  


------------------------------------------------------------------------------------------------
| User Ignored Path Table
| -----------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    


------------------------------------------------------------------------------------------------
| Unconstrained Path Table
| ------------------------
------------------------------------------------------------------------------------------------

Path Group    From Clock    To Clock    
----------    ----------    --------    
(none)                                    
(none)        sys_clk_pin                 
(none)                      sys_clk_pin   


------------------------------------------------------------------------------------------------
| Timing Details
| --------------
------------------------------------------------------------------------------------------------


---------------------------------------------------------------------------------------------------
From Clock:  sys_clk_pin
  To Clock:  sys_clk_pin

Setup :            0  Failing Endpoints,  Worst Slack        6.310ns,  Total Violation        0.000ns
Hold  :            0  Failing Endpoints,  Worst Slack        0.215ns,  Total Violation        0.000ns
PW    :            0  Failing Endpoints,  Worst Slack        4.500ns,  Total Violation        0.000ns
---------------------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             6.310ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.709ns  (logic 2.170ns (58.505%)  route 1.539ns (41.495%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_IF/plusOp_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_IF/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_IF/plusOp_carry__1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.634 r  inst_IF/plusOp_carry__2/O[1]
                         net (fo=1, routed)           0.846     8.479    inst_IF/plusOp[14]
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.303     8.782 r  inst_IF/s_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     8.782    inst_IF/p_0_in[14]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430    14.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.081    15.092    inst_IF/s_pc_reg[14]
  -------------------------------------------------------------------
                         required time                         15.092    
                         arrival time                          -8.782    
  -------------------------------------------------------------------
                         slack                                  6.310    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 mpg_i_fetch/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.828ns (25.493%)  route 2.420ns (74.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  mpg_i_fetch/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mpg_i_fetch/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.680     6.211    mpg_i_fetch/mpg_reg_write/cnt_int_reg[3]
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.335 r  mpg_i_fetch/Q1_i_4/O
                         net (fo=1, routed)           0.634     6.970    mpg_i_fetch/Q1_i_4_n_0
    SLICE_X29Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.094 f  mpg_i_fetch/Q1_i_3/O
                         net (fo=1, routed)           0.635     7.728    mpg_i_fetch/Q1_i_3_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  mpg_i_fetch/Q1_i_1/O
                         net (fo=2, routed)           0.471     8.323    mpg_i_fetch/eqOp
    SLICE_X29Y23         FDRE                                         r  mpg_i_fetch/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.432    14.773    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_i_fetch/Q1_reg/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.807    mpg_i_fetch/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.484ns  (required time - arrival time)
  Source:                 mpg_i_fetch/cnt_int_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q1_reg/CE
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.248ns  (logic 0.828ns (25.493%)  route 2.420ns (74.507%))
  Logic Levels:           3  (LUT5=2 LUT6=1)
  Clock Path Skew:        -0.028ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.773ns = ( 14.773 - 10.000 ) 
    Source Clock Delay      (SCD):    5.075ns
    Clock Pessimism Removal (CPR):    0.274ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.554     5.075    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X28Y19         FDRE                                         r  mpg_i_fetch/cnt_int_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X28Y19         FDRE (Prop_fdre_C_Q)         0.456     5.531 r  mpg_i_fetch/cnt_int_reg[3]/Q
                         net (fo=2, routed)           0.680     6.211    mpg_i_fetch/mpg_reg_write/cnt_int_reg[3]
    SLICE_X29Y19         LUT5 (Prop_lut5_I4_O)        0.124     6.335 r  mpg_i_fetch/Q1_i_4/O
                         net (fo=1, routed)           0.634     6.970    mpg_i_fetch/Q1_i_4_n_0
    SLICE_X29Y20         LUT5 (Prop_lut5_I0_O)        0.124     7.094 f  mpg_i_fetch/Q1_i_3/O
                         net (fo=1, routed)           0.635     7.728    mpg_i_fetch/Q1_i_3_n_0
    SLICE_X29Y22         LUT6 (Prop_lut6_I5_O)        0.124     7.852 r  mpg_i_fetch/Q1_i_1/O
                         net (fo=2, routed)           0.471     8.323    mpg_rst/eqOp
    SLICE_X29Y23         FDRE                                         r  mpg_rst/Q1_reg/CE
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.432    14.773    mpg_rst/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_rst/Q1_reg/C
                         clock pessimism              0.274    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X29Y23         FDRE (Setup_fdre_C_CE)      -0.205    14.807    mpg_rst/Q1_reg
  -------------------------------------------------------------------
                         required time                         14.807    
                         arrival time                          -8.323    
  -------------------------------------------------------------------
                         slack                                  6.484    

Slack (MET) :             6.641ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.416ns  (logic 2.066ns (60.488%)  route 1.350ns (39.512%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_IF/plusOp_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.499 r  inst_IF/plusOp_carry__1/O[3]
                         net (fo=1, routed)           0.656     8.155    inst_IF/plusOp[12]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.334     8.489 r  inst_IF/s_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     8.489    inst_IF/p_0_in[12]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431    14.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.118    15.130    inst_IF/s_pc_reg[12]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.489    
  -------------------------------------------------------------------
                         slack                                  6.641    

Slack (MET) :             6.644ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.374ns  (logic 1.846ns (54.714%)  route 1.528ns (45.286%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.311 r  inst_IF/plusOp_carry__0/O[2]
                         net (fo=1, routed)           0.835     8.145    inst_IF/plusOp[7]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.302     8.447 r  inst_IF/s_pc[7]_i_1/O
                         net (fo=1, routed)           0.000     8.447    inst_IF/s_pc[7]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431    14.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.079    15.091    inst_IF/s_pc_reg[7]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.447    
  -------------------------------------------------------------------
                         slack                                  6.644    

Slack (MET) :             6.661ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.396ns  (logic 1.949ns (57.390%)  route 1.447ns (42.610%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[3])
                                                      0.313     7.385 r  inst_IF/plusOp_carry__0/O[3]
                         net (fo=1, routed)           0.754     8.138    inst_IF/plusOp[8]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.331     8.469 r  inst_IF/s_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     8.469    inst_IF/p_0_in[8]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431    14.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.118    15.130    inst_IF/s_pc_reg[8]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.469    
  -------------------------------------------------------------------
                         slack                                  6.661    

Slack (MET) :             6.668ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.346ns  (logic 2.056ns (61.441%)  route 1.290ns (38.559%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_IF/plusOp_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.520 r  inst_IF/plusOp_carry__1/O[1]
                         net (fo=1, routed)           0.597     8.117    inst_IF/plusOp[10]
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.303     8.420 r  inst_IF/s_pc[10]_i_1/O
                         net (fo=1, routed)           0.000     8.420    inst_IF/p_0_in[10]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430    14.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[10]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.077    15.088    inst_IF/s_pc_reg[10]
  -------------------------------------------------------------------
                         required time                         15.088    
                         arrival time                          -8.420    
  -------------------------------------------------------------------
                         slack                                  6.668    

Slack (MET) :             6.736ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[9]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.321ns  (logic 1.969ns (59.294%)  route 1.352ns (40.706%))
  Logic Levels:           4  (CARRY4=3 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_IF/plusOp_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_O[0])
                                                      0.222     7.408 r  inst_IF/plusOp_carry__1/O[0]
                         net (fo=1, routed)           0.658     8.066    inst_IF/plusOp[9]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.328     8.394 r  inst_IF/s_pc[9]_i_1/O
                         net (fo=1, routed)           0.000     8.394    inst_IF/p_0_in[9]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[9]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431    14.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[9]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.118    15.130    inst_IF/s_pc_reg[9]
  -------------------------------------------------------------------
                         required time                         15.130    
                         arrival time                          -8.394    
  -------------------------------------------------------------------
                         slack                                  6.736    

Slack (MET) :             6.740ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.316ns  (logic 2.100ns (63.338%)  route 1.216ns (36.662%))
  Logic Levels:           5  (CARRY4=4 LUT3=1)
  Clock Path Skew:        -0.027ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns = ( 14.771 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.186 r  inst_IF/plusOp_carry__0/CO[3]
                         net (fo=1, routed)           0.000     7.186    inst_IF/plusOp_carry__0_n_0
    SLICE_X31Y22         CARRY4 (Prop_carry4_CI_CO[3])
                                                      0.114     7.300 r  inst_IF/plusOp_carry__1/CO[3]
                         net (fo=1, routed)           0.000     7.300    inst_IF/plusOp_carry__1_n_0
    SLICE_X31Y23         CARRY4 (Prop_carry4_CI_O[2])
                                                      0.239     7.539 r  inst_IF/plusOp_carry__2/O[2]
                         net (fo=1, routed)           0.522     8.061    inst_IF/plusOp[15]
    SLICE_X30Y23         LUT3 (Prop_lut3_I1_O)        0.328     8.389 r  inst_IF/s_pc[15]_i_3/O
                         net (fo=1, routed)           0.000     8.389    inst_IF/p_0_in[15]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430    14.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[15]/C
                         clock pessimism              0.275    15.046    
                         clock uncertainty           -0.035    15.011    
    SLICE_X30Y23         FDRE (Setup_fdre_C_D)        0.118    15.129    inst_IF/s_pc_reg[15]
  -------------------------------------------------------------------
                         required time                         15.129    
                         arrival time                          -8.389    
  -------------------------------------------------------------------
                         slack                                  6.740    

Slack (MET) :             6.788ns  (required time - arrival time)
  Source:                 inst_IF/s_pc_reg[1]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            inst_IF/s_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Setup (Max at Slow Process Corner)
  Requirement:            10.000ns  (sys_clk_pin rise@10.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        3.229ns  (logic 1.942ns (60.137%)  route 1.287ns (39.863%))
  Logic Levels:           3  (CARRY4=2 LUT3=1)
  Clock Path Skew:        -0.026ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns = ( 14.772 - 10.000 ) 
    Source Clock Delay      (SCD):    5.073ns
    Clock Pessimism Removal (CPR):    0.275ns
  Clock Uncertainty:      0.035ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.071ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.552     5.073    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.478     5.551 r  inst_IF/s_pc_reg[1]/Q
                         net (fo=10, routed)          0.693     6.245    inst_IF/s_pc_reg[6]_0[0]
    SLICE_X31Y20         CARRY4 (Prop_carry4_S[0]_CO[3])
                                                      0.827     7.072 r  inst_IF/plusOp_carry/CO[3]
                         net (fo=1, routed)           0.000     7.072    inst_IF/plusOp_carry_n_0
    SLICE_X31Y21         CARRY4 (Prop_carry4_CI_O[1])
                                                      0.334     7.406 r  inst_IF/plusOp_carry__0/O[1]
                         net (fo=1, routed)           0.594     8.000    inst_IF/plusOp[6]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.303     8.303 r  inst_IF/s_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     8.303    inst_IF/s_pc[6]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                     10.000    10.000 r  
    W5                                                0.000    10.000 r  clk (IN)
                         net (fo=0)                   0.000    10.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388    11.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862    13.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091    13.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431    14.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
                         clock pessimism              0.275    15.047    
                         clock uncertainty           -0.035    15.012    
    SLICE_X30Y22         FDRE (Setup_fdre_C_D)        0.079    15.091    inst_IF/s_pc_reg[6]
  -------------------------------------------------------------------
                         required time                         15.091    
                         arrival time                          -8.303    
  -------------------------------------------------------------------
                         slack                                  6.788    





Min Delay Paths
--------------------------------------------------------------------------------------
Slack (MET) :             0.215ns  (arrival time - required time)
  Source:                 mpg_i_fetch/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.317ns  (logic 0.141ns (44.538%)  route 0.176ns (55.462%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_i_fetch/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mpg_i_fetch/Q1_reg/Q
                         net (fo=1, routed)           0.176     1.751    mpg_i_fetch/Q1
    SLICE_X29Y25         FDRE                                         r  mpg_i_fetch/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  mpg_i_fetch/Q2_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.070     1.536    mpg_i_fetch/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.751    
  -------------------------------------------------------------------
                         slack                                  0.215    

Slack (MET) :             0.245ns  (arrival time - required time)
  Source:                 mpg_rst/Q1_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_rst/Q2_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.347ns  (logic 0.141ns (40.607%)  route 0.206ns (59.393%))
  Logic Levels:           0  
  Clock Path Skew:        0.032ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.434ns
    Clock Pessimism Removal (CPR):    0.478ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.551     1.434    mpg_rst/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_rst/Q1_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y23         FDRE (Prop_fdre_C_Q)         0.141     1.575 r  mpg_rst/Q1_reg/Q
                         net (fo=1, routed)           0.206     1.781    mpg_rst/Q1_reg_n_0
    SLICE_X29Y25         FDRE                                         r  mpg_rst/Q2_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    mpg_rst/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  mpg_rst/Q2_reg/C
                         clock pessimism             -0.478     1.466    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.070     1.536    mpg_rst/Q2_reg
  -------------------------------------------------------------------
                         required time                         -1.536    
                         arrival time                           1.781    
  -------------------------------------------------------------------
                         slack                                  0.245    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[3]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[3]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.954ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.512ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y14         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SevenSegmentDisplay/counter_reg[3]/Q
                         net (fo=1, routed)           0.108     1.691    SevenSegmentDisplay/counter_reg_n_0_[3]
    SLICE_X31Y14         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  SevenSegmentDisplay/counter_reg[0]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    SevenSegmentDisplay/counter_reg[0]_i_1_n_4
    SLICE_X31Y14         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.827     1.954    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y14         FDRE                                         r  SevenSegmentDisplay/counter_reg[3]/C
                         clock pessimism             -0.512     1.442    
    SLICE_X31Y14         FDRE (Hold_fdre_C_D)         0.105     1.547    SevenSegmentDisplay/counter_reg[3]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[7]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SevenSegmentDisplay/counter_reg[7]/Q
                         net (fo=1, routed)           0.108     1.691    SevenSegmentDisplay/counter_reg_n_0_[7]
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.799 r  SevenSegmentDisplay/counter_reg[4]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.799    SevenSegmentDisplay/counter_reg[4]_i_1_n_4
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[7]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SevenSegmentDisplay/counter_reg[7]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.799    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.252ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[11]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.357ns  (logic 0.249ns (69.714%)  route 0.108ns (30.286%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SevenSegmentDisplay/counter_reg[11]/Q
                         net (fo=1, routed)           0.108     1.690    SevenSegmentDisplay/counter_reg_n_0_[11]
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[3]_O[3])
                                                      0.108     1.798 r  SevenSegmentDisplay/counter_reg[8]_i_1/O[3]
                         net (fo=1, routed)           0.000     1.798    SevenSegmentDisplay/counter_reg[8]_i_1_n_4
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[11]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SevenSegmentDisplay/counter_reg[11]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.798    
  -------------------------------------------------------------------
                         slack                                  0.252    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[12]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SevenSegmentDisplay/counter_reg[12]/Q
                         net (fo=1, routed)           0.105     1.686    SevenSegmentDisplay/counter_reg_n_0_[12]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.801 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.801    SevenSegmentDisplay/counter_reg[12]_i_1_n_7
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[12]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    SevenSegmentDisplay/counter_reg[12]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.801    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.953ns
    Source Clock Delay      (SCD):    1.442ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.559     1.442    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y15         FDRE (Prop_fdre_C_Q)         0.141     1.583 r  SevenSegmentDisplay/counter_reg[4]/Q
                         net (fo=1, routed)           0.105     1.688    SevenSegmentDisplay/counter_reg_n_0_[4]
    SLICE_X31Y15         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.803 r  SevenSegmentDisplay/counter_reg[4]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.803    SevenSegmentDisplay/counter_reg[4]_i_1_n_7
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.826     1.953    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y15         FDRE                                         r  SevenSegmentDisplay/counter_reg[4]/C
                         clock pessimism             -0.511     1.442    
    SLICE_X31Y15         FDRE (Hold_fdre_C_D)         0.105     1.547    SevenSegmentDisplay/counter_reg[4]
  -------------------------------------------------------------------
                         required time                         -1.547    
                         arrival time                           1.803    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[8]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.256ns (70.880%)  route 0.105ns (29.120%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.952ns
    Source Clock Delay      (SCD):    1.441ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.558     1.441    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y16         FDRE (Prop_fdre_C_Q)         0.141     1.582 r  SevenSegmentDisplay/counter_reg[8]/Q
                         net (fo=1, routed)           0.105     1.687    SevenSegmentDisplay/counter_reg_n_0_[8]
    SLICE_X31Y16         CARRY4 (Prop_carry4_S[0]_O[0])
                                                      0.115     1.802 r  SevenSegmentDisplay/counter_reg[8]_i_1/O[0]
                         net (fo=1, routed)           0.000     1.802    SevenSegmentDisplay/counter_reg[8]_i_1_n_7
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.825     1.952    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y16         FDRE                                         r  SevenSegmentDisplay/counter_reg[8]/C
                         clock pessimism             -0.511     1.441    
    SLICE_X31Y16         FDRE (Hold_fdre_C_D)         0.105     1.546    SevenSegmentDisplay/counter_reg[8]
  -------------------------------------------------------------------
                         required time                         -1.546    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 mpg_i_fetch/Q2_reg/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            mpg_i_fetch/Q3_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.322ns  (logic 0.141ns (43.738%)  route 0.181ns (56.262%))
  Logic Levels:           0  
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    1.433ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.550     1.433    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  mpg_i_fetch/Q2_reg/C
  -------------------------------------------------------------------    -------------------
    SLICE_X29Y25         FDRE (Prop_fdre_C_Q)         0.141     1.574 r  mpg_i_fetch/Q2_reg/Q
                         net (fo=2, routed)           0.181     1.756    mpg_i_fetch/Q2
    SLICE_X29Y25         FDRE                                         r  mpg_i_fetch/Q3_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y25         FDRE                                         r  mpg_i_fetch/Q3_reg/C
                         clock pessimism             -0.511     1.433    
    SLICE_X29Y25         FDRE (Hold_fdre_C_D)         0.066     1.499    mpg_i_fetch/Q3_reg
  -------------------------------------------------------------------
                         required time                         -1.499    
                         arrival time                           1.756    
  -------------------------------------------------------------------
                         slack                                  0.256    

Slack (MET) :             0.256ns  (arrival time - required time)
  Source:                 SevenSegmentDisplay/counter_reg[14]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            SevenSegmentDisplay/counter_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             sys_clk_pin
  Path Type:              Hold (Min at Fast Process Corner)
  Requirement:            0.000ns  (sys_clk_pin rise@0.000ns - sys_clk_pin rise@0.000ns)
  Data Path Delay:        0.361ns  (logic 0.252ns (69.733%)  route 0.109ns (30.267%))
  Logic Levels:           1  (CARRY4=1)
  Clock Path Skew:        0.000ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.951ns
    Source Clock Delay      (SCD):    1.440ns
    Clock Pessimism Removal (CPR):    0.511ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SevenSegmentDisplay/counter_reg[14]/Q
                         net (fo=1, routed)           0.109     1.691    SevenSegmentDisplay/counter_reg_n_0_[14]
    SLICE_X31Y17         CARRY4 (Prop_carry4_S[2]_O[2])
                                                      0.111     1.802 r  SevenSegmentDisplay/counter_reg[12]_i_1/O[2]
                         net (fo=1, routed)           0.000     1.802    SevenSegmentDisplay/counter_reg[12]_i_1_n_5
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.824     1.951    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[14]/C
                         clock pessimism             -0.511     1.440    
    SLICE_X31Y17         FDRE (Hold_fdre_C_D)         0.105     1.545    SevenSegmentDisplay/counter_reg[14]
  -------------------------------------------------------------------
                         required time                         -1.545    
                         arrival time                           1.802    
  -------------------------------------------------------------------
                         slack                                  0.256    





Pulse Width Checks
--------------------------------------------------------------------------------------
Clock Name:         sys_clk_pin
Waveform(ns):       { 0.000 5.000 }
Period(ns):         10.000
Sources:            { clk }

Check Type        Corner  Lib Pin  Reference Pin  Required(ns)  Actual(ns)  Slack(ns)  Location       Pin
Min Period        n/a     BUFG/I   n/a            2.155         10.000      7.845      BUFGCTRL_X0Y0  clk_IBUF_BUFG_inst/I
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[0]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[10]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[11]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[12]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[13]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[14]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[15]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y18   SevenSegmentDisplay/counter_reg[16]/C
Min Period        n/a     FDRE/C   n/a            1.000         10.000      9.000      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[1]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[0]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[0]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[10]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[10]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[11]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[11]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[12]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[12]/C
Low Pulse Width   Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[13]/C
Low Pulse Width   Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[13]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[0]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y14   SevenSegmentDisplay/counter_reg[0]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[10]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[10]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[11]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y16   SevenSegmentDisplay/counter_reg[11]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[12]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[12]/C
High Pulse Width  Slow    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[13]/C
High Pulse Width  Fast    FDRE/C   n/a            0.500         5.000       4.500      SLICE_X31Y17   SevenSegmentDisplay/counter_reg[13]/C



--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  

Max Delay             7 Endpoints
Min Delay             7 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.340ns  (logic 5.342ns (40.041%)  route 7.999ns (59.959%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 r  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 r  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 f  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.017     6.943    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.067 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.753     9.820    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    13.340 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    13.340    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.178ns  (logic 5.357ns (40.653%)  route 7.821ns (59.347%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           1.027     6.953    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     7.077 r  SevenSegmentDisplay/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.565     9.643    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    13.178 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    13.178    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.116ns  (logic 5.351ns (40.798%)  route 7.765ns (59.202%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.834     6.760    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124     6.884 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702     9.586    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    13.116 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    13.116    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        13.110ns  (logic 5.353ns (40.834%)  route 7.756ns (59.166%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.873     6.799    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.923 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.655     9.578    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    13.110 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    13.110    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.987ns  (logic 5.332ns (41.061%)  route 7.654ns (58.939%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.069     4.519    SevenSegmentDisplay/sw_IBUF[1]
    SLICE_X32Y23         LUT6 (Prop_lut6_I1_O)        0.124     4.643 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_10/O
                         net (fo=1, routed)           0.726     5.369    SevenSegmentDisplay/cat_OBUF[6]_inst_i_10_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I2_O)        0.124     5.493 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.152     6.645    SevenSegmentDisplay/number__29[3]
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     6.769 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.707     9.476    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    12.987 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    12.987    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.932ns  (logic 5.326ns (41.187%)  route 7.605ns (58.813%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.629     6.555    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     6.679 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.748     9.427    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    12.932 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    12.932    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        12.768ns  (logic 5.357ns (41.954%)  route 7.412ns (58.046%))
  Logic Levels:           5  (IBUF=1 LUT6=3 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         1.450     1.450 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          3.277     4.727    inst_IF/sw_IBUF[3]
    SLICE_X32Y23         LUT6 (Prop_lut6_I4_O)        0.124     4.851 r  inst_IF/cat_OBUF[6]_inst_i_22/O
                         net (fo=1, routed)           0.951     5.802    SevenSegmentDisplay/s_digits[4]
    SLICE_X32Y22         LUT6 (Prop_lut6_I2_O)        0.124     5.926 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.326     6.252    SevenSegmentDisplay/number__29[1]
    SLICE_X33Y21         LUT6 (Prop_lut6_I4_O)        0.124     6.376 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.857     9.233    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    12.768 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    12.768    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.560ns  (logic 1.553ns (43.638%)  route 2.006ns (56.362%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.238     1.497    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.045     1.542 r  SevenSegmentDisplay/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           0.781     2.323    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         1.236     3.560 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000     3.560    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[6]
                            (input port)
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.588ns  (logic 1.540ns (42.929%)  route 2.048ns (57.071%))
  Logic Levels:           4  (IBUF=1 LUT6=2 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W14                                               0.000     0.000 f  sw[6] (IN)
                         net (fo=0)                   0.000     0.000    sw[6]
    W14                  IBUF (Prop_ibuf_I_O)         0.218     0.218 f  sw_IBUF[6]_inst/O
                         net (fo=16, routed)          1.141     1.359    inst_IF/sw_IBUF[3]
    SLICE_X33Y22         LUT6 (Prop_lut6_I4_O)        0.045     1.404 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172     1.576    SevenSegmentDisplay/cat[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I3_O)        0.045     1.621 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.356    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     3.588 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     3.588    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.700ns  (logic 1.538ns (41.563%)  route 2.162ns (58.437%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.314     1.573    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.618 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           0.861     2.479    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         1.221     3.700 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000     3.700    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.711ns  (logic 1.529ns (41.196%)  route 2.182ns (58.804%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.358     1.617    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.045     1.662 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.499    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     3.711 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     3.711    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.717ns  (logic 1.553ns (41.774%)  route 2.164ns (58.226%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 r  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 r  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 f  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.275     1.534    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.045     1.579 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.902     2.481    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     3.717 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.717    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.727ns  (logic 1.547ns (41.506%)  route 2.180ns (58.494%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.362     1.621    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.666 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.497    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     3.727 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     3.727    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 sw[7]
                            (input port)
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        3.757ns  (logic 1.522ns (40.521%)  route 2.235ns (59.479%))
  Logic Levels:           4  (IBUF=1 LUT5=1 LUT6=1 OBUF=1)

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    W13                                               0.000     0.000 f  sw[7] (IN)
                         net (fo=0)                   0.000     0.000    sw[7]
    W13                  IBUF (Prop_ibuf_I_O)         0.227     0.227 f  sw_IBUF[7]_inst/O
                         net (fo=16, routed)          0.987     1.214    SevenSegmentDisplay/sw_IBUF[2]
    SLICE_X30Y21         LUT5 (Prop_lut5_I0_O)        0.045     1.259 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_3/O
                         net (fo=7, routed)           0.376     1.635    SevenSegmentDisplay/cat_OBUF[6]_inst_i_3_n_0
    SLICE_X34Y21         LUT6 (Prop_lut6_I4_O)        0.045     1.680 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.872     2.552    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     3.757 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     3.757    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  sys_clk_pin
  To Clock:  

Max Delay            16 Endpoints
Min Delay            16 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[4]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.378ns  (logic 4.666ns (41.008%)  route 6.712ns (58.992%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.993     7.809    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.805     8.738    SevenSegmentDisplay/s_digits[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.192    10.053    SevenSegmentDisplay/number__29[2]
    SLICE_X34Y21         LUT6 (Prop_lut6_I2_O)        0.124    10.177 r  SevenSegmentDisplay/cat_OBUF[4]_inst_i_1/O
                         net (fo=1, routed)           2.753    12.930    cat_OBUF[4]
    U5                   OBUF (Prop_obuf_I_O)         3.520    16.450 r  cat_OBUF[4]_inst/O
                         net (fo=0)                   0.000    16.450    cat[4]
    U5                                                                r  cat[4] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[3]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.214ns  (logic 4.682ns (41.748%)  route 6.532ns (58.252%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.993     7.809    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.805     8.738    SevenSegmentDisplay/s_digits[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           1.200    10.061    SevenSegmentDisplay/number__29[2]
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.124    10.185 r  SevenSegmentDisplay/cat_OBUF[3]_inst_i_1/O
                         net (fo=1, routed)           2.565    12.751    cat_OBUF[3]
    V8                   OBUF (Prop_obuf_I_O)         3.536    16.286 r  cat_OBUF[3]_inst/O
                         net (fo=0)                   0.000    16.286    cat[3]
    V8                                                                r  cat[3] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        11.153ns  (logic 4.650ns (41.696%)  route 6.503ns (58.304%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.993     7.809    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.805     8.738    SevenSegmentDisplay/s_digits[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.988     9.849    SevenSegmentDisplay/number__29[2]
    SLICE_X34Y21         LUT6 (Prop_lut6_I1_O)        0.124     9.973 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           2.748    12.721    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         3.504    16.225 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000    16.225    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.907ns  (logic 4.543ns (41.653%)  route 6.364ns (58.347%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.548     5.069    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=5, routed)           1.159     6.746    inst_IF/s_pc_reg[6]_0[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.870 r  inst_IF/cat_OBUF[6]_inst_i_25/O
                         net (fo=3, routed)           1.001     7.872    inst_IF/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  inst_IF/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.667     8.663    SevenSegmentDisplay/s_digits[1]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.834     9.621    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y23         LUT6 (Prop_lut6_I2_O)        0.124     9.745 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           2.702    12.447    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         3.529    15.976 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.976    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.901ns  (logic 4.545ns (41.698%)  route 6.356ns (58.302%))
  Logic Levels:           5  (LUT6=4 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.548     5.069    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.518     5.587 f  inst_IF/s_pc_reg[6]/Q
                         net (fo=5, routed)           1.159     6.746    inst_IF/s_pc_reg[6]_0[4]
    SLICE_X33Y21         LUT6 (Prop_lut6_I1_O)        0.124     6.870 r  inst_IF/cat_OBUF[6]_inst_i_25/O
                         net (fo=3, routed)           1.001     7.872    inst_IF/cat_OBUF[6]_inst_i_25_n_0
    SLICE_X32Y22         LUT6 (Prop_lut6_I1_O)        0.124     7.996 r  inst_IF/cat_OBUF[6]_inst_i_23/O
                         net (fo=1, routed)           0.667     8.663    SevenSegmentDisplay/s_digits[1]
    SLICE_X32Y22         LUT6 (Prop_lut6_I5_O)        0.124     8.787 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_7/O
                         net (fo=7, routed)           0.873     9.660    SevenSegmentDisplay/number__29[1]
    SLICE_X34Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.784 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           2.655    12.439    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         3.531    15.970 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000    15.970    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.862ns  (logic 4.681ns (43.096%)  route 6.181ns (56.904%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.993     7.809    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y23         LUT6 (Prop_lut6_I0_O)        0.124     7.933 r  inst_IF/cat_OBUF[6]_inst_i_18/O
                         net (fo=1, routed)           0.805     8.738    SevenSegmentDisplay/s_digits[5]
    SLICE_X33Y23         LUT6 (Prop_lut6_I2_O)        0.124     8.862 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.556     9.418    SevenSegmentDisplay/number__29[2]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.124     9.542 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           2.857    12.399    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         3.535    15.934 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000    15.934    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.843ns  (logic 4.657ns (42.948%)  route 6.186ns (57.052%))
  Logic Levels:           5  (LUT5=1 LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.683     7.499    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X32Y21         LUT6 (Prop_lut6_I1_O)        0.124     7.623 r  inst_IF/cat_OBUF[6]_inst_i_8/O
                         net (fo=1, routed)           0.674     8.297    SevenSegmentDisplay/s_digits[0]
    SLICE_X32Y21         LUT6 (Prop_lut6_I0_O)        0.124     8.421 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           1.152     9.573    SevenSegmentDisplay/number__29[3]
    SLICE_X34Y23         LUT6 (Prop_lut6_I0_O)        0.124     9.697 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           2.707    12.404    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         3.511    15.915 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000    15.915    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        10.638ns  (logic 4.428ns (41.622%)  route 6.210ns (58.378%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.836     7.652    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.776 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           4.404    12.180    led_OBUF[1]
    E19                  OBUF (Prop_obuf_I_O)         3.530    15.710 r  led_OBUF[1]_inst/O
                         net (fo=0)                   0.000    15.710    led[1]
    E19                                                               r  led[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.380ns  (logic 4.651ns (49.583%)  route 4.729ns (50.417%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 r  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 f  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.836     7.652    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I0_O)        0.152     7.804 r  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           2.923    10.727    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         3.725    14.452 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000    14.452    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[5]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Max at Slow Process Corner
  Data Path Delay:        9.250ns  (logic 4.402ns (47.592%)  route 4.847ns (52.408%))
  Logic Levels:           3  (LUT4=1 LUT5=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.458     1.458 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.967     3.425    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.096     3.521 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.551     5.072    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.478     5.550 f  inst_IF/s_pc_reg[5]/Q
                         net (fo=5, routed)           0.970     6.520    inst_IF/s_pc_reg[6]_0[3]
    SLICE_X33Y21         LUT5 (Prop_lut5_I2_O)        0.296     6.816 r  inst_IF/led_OBUF[8]_inst_i_2/O
                         net (fo=9, routed)           0.836     7.652    inst_IF/led_OBUF[8]_inst_i_2_n_0
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.124     7.776 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           3.042    10.818    led_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         3.504    14.322 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000    14.322    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 inst_IF/s_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.495ns  (logic 1.411ns (56.560%)  route 1.084ns (43.440%))
  Logic Levels:           2  (LUT3=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  inst_IF/s_pc_reg[2]/Q
                         net (fo=10, routed)          0.316     1.917    inst_IF/s_pc_reg[6]_0[1]
    SLICE_X30Y22         LUT3 (Prop_lut3_I1_O)        0.045     1.962 r  inst_IF/led_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.768     2.730    led_OBUF[2]
    U19                  OBUF (Prop_obuf_I_O)         1.202     3.932 r  led_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.932    led[2]
    U19                                                               r  led[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[15]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            an[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.505ns  (logic 1.410ns (56.283%)  route 1.095ns (43.717%))
  Logic Levels:           2  (LUT2=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.557     1.440    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y17         FDRE                                         r  SevenSegmentDisplay/counter_reg[15]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y17         FDRE (Prop_fdre_C_Q)         0.141     1.581 r  SevenSegmentDisplay/counter_reg[15]/Q
                         net (fo=17, routed)          0.355     1.936    SevenSegmentDisplay/sel[0]
    SLICE_X32Y23         LUT2 (Prop_lut2_I0_O)        0.045     1.981 r  SevenSegmentDisplay/an_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.741     2.721    an_OBUF[2]
    V4                   OBUF (Prop_obuf_I_O)         1.224     3.945 r  an_OBUF[2]_inst/O
                         net (fo=0)                   0.000     3.945    an[2]
    V4                                                                r  an[2] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[4]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[6]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.630ns  (logic 1.486ns (56.506%)  route 1.144ns (43.494%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[4]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y21         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  inst_IF/s_pc_reg[4]/Q
                         net (fo=5, routed)           0.237     1.838    inst_IF/s_pc_reg_rep[4]
    SLICE_X33Y22         LUT6 (Prop_lut6_I2_O)        0.045     1.883 r  inst_IF/cat_OBUF[6]_inst_i_5/O
                         net (fo=7, routed)           0.172     2.055    SevenSegmentDisplay/cat[0]
    SLICE_X34Y21         LUT6 (Prop_lut6_I3_O)        0.045     2.100 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_1/O
                         net (fo=1, routed)           0.735     2.834    cat_OBUF[6]
    U7                   OBUF (Prop_obuf_I_O)         1.232     4.067 r  cat_OBUF[6]_inst/O
                         net (fo=0)                   0.000     4.067    cat[6]
    U7                                                                r  cat[6] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[0]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.651ns  (logic 1.511ns (56.982%)  route 1.141ns (43.018%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  inst_IF/s_pc_reg[6]/Q
                         net (fo=5, routed)           0.107     1.707    SevenSegmentDisplay/s_pc_reg_rep[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.052     1.804    SevenSegmentDisplay/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.145     1.994    SevenSegmentDisplay/number__29[2]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.039 r  SevenSegmentDisplay/cat_OBUF[0]_inst_i_1/O
                         net (fo=1, routed)           0.837     2.876    cat_OBUF[0]
    W7                   OBUF (Prop_obuf_I_O)         1.212     4.087 r  cat_OBUF[0]_inst/O
                         net (fo=0)                   0.000     4.087    cat[0]
    W7                                                                r  cat[0] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[1]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.662ns  (logic 1.529ns (57.448%)  route 1.133ns (42.552%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  inst_IF/s_pc_reg[6]/Q
                         net (fo=5, routed)           0.107     1.707    SevenSegmentDisplay/s_pc_reg_rep[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.052     1.804    SevenSegmentDisplay/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.143     1.992    SevenSegmentDisplay/number__29[2]
    SLICE_X34Y23         LUT6 (Prop_lut6_I1_O)        0.045     2.037 r  SevenSegmentDisplay/cat_OBUF[1]_inst_i_1/O
                         net (fo=1, routed)           0.831     2.868    cat_OBUF[1]
    W6                   OBUF (Prop_obuf_I_O)         1.230     4.098 r  cat_OBUF[1]_inst/O
                         net (fo=0)                   0.000     4.098    cat[1]
    W6                                                                r  cat[1] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.723ns  (logic 1.425ns (52.319%)  route 1.298ns (47.681%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  inst_IF/s_pc_reg[2]/Q
                         net (fo=10, routed)          0.306     1.907    inst_IF/s_pc_reg[6]_0[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.952 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           0.993     2.944    led_OBUF[1]
    U15                  OBUF (Prop_obuf_I_O)         1.216     4.160 r  led_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.160    led[5]
    U15                                                               r  led[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[8]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.772ns  (logic 1.414ns (51.024%)  route 1.357ns (48.976%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 r  inst_IF/s_pc_reg[2]/Q
                         net (fo=10, routed)          0.306     1.907    inst_IF/s_pc_reg[6]_0[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I0_O)        0.045     1.952 r  inst_IF/led_OBUF[8]_inst_i_1/O
                         net (fo=3, routed)           1.052     3.004    led_OBUF[1]
    V13                  OBUF (Prop_obuf_I_O)         1.205     4.209 r  led_OBUF[8]_inst/O
                         net (fo=0)                   0.000     4.209    led[8]
    V13                                                               r  led[8] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[2]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            led[7]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.789ns  (logic 1.486ns (53.280%)  route 1.303ns (46.720%))
  Logic Levels:           2  (LUT4=1 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.554     1.437    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[2]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y20         FDRE (Prop_fdre_C_Q)         0.164     1.601 f  inst_IF/s_pc_reg[2]/Q
                         net (fo=10, routed)          0.306     1.907    inst_IF/s_pc_reg[6]_0[1]
    SLICE_X30Y21         LUT4 (Prop_lut4_I3_O)        0.047     1.954 r  inst_IF/led_OBUF[7]_inst_i_1/O
                         net (fo=1, routed)           0.997     2.951    led_OBUF[7]
    V14                  OBUF (Prop_obuf_I_O)         1.275     4.226 r  led_OBUF[7]_inst/O
                         net (fo=0)                   0.000     4.226    led[7]
    V14                                                               r  led[7] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 SevenSegmentDisplay/counter_reg[16]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[5]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.787ns  (logic 1.437ns (51.539%)  route 1.351ns (48.461%))
  Logic Levels:           3  (LUT6=2 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.556     1.439    SevenSegmentDisplay/clk_IBUF_BUFG
    SLICE_X31Y18         FDRE                                         r  SevenSegmentDisplay/counter_reg[16]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X31Y18         FDRE (Prop_fdre_C_Q)         0.141     1.580 r  SevenSegmentDisplay/counter_reg[16]/Q
                         net (fo=17, routed)          0.314     1.894    SevenSegmentDisplay/sel[1]
    SLICE_X32Y21         LUT6 (Prop_lut6_I5_O)        0.045     1.939 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_2/O
                         net (fo=7, routed)           0.165     2.104    SevenSegmentDisplay/number__29[3]
    SLICE_X34Y21         LUT6 (Prop_lut6_I0_O)        0.045     2.149 r  SevenSegmentDisplay/cat_OBUF[5]_inst_i_1/O
                         net (fo=1, routed)           0.872     3.021    cat_OBUF[5]
    V5                   OBUF (Prop_obuf_I_O)         1.206     4.226 r  cat_OBUF[5]_inst/O
                         net (fo=0)                   0.000     4.226    cat[5]
    V5                                                                r  cat[5] (OUT)
  -------------------------------------------------------------------    -------------------

Slack:                    inf
  Source:                 inst_IF/s_pc_reg[6]/C
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Destination:            cat[2]
                            (output port)
  Path Group:             (none)
  Path Type:              Min at Fast Process Corner
  Data Path Delay:        2.805ns  (logic 1.535ns (54.723%)  route 1.270ns (45.277%))
  Logic Levels:           4  (LUT6=3 OBUF=1)
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.226     0.226 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.631     0.858    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.026     0.884 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.553     1.436    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C
  -------------------------------------------------------------------    -------------------
    SLICE_X30Y22         FDRE (Prop_fdre_C_Q)         0.164     1.600 r  inst_IF/s_pc_reg[6]/Q
                         net (fo=5, routed)           0.107     1.707    SevenSegmentDisplay/s_pc_reg_rep[4]
    SLICE_X33Y23         LUT6 (Prop_lut6_I3_O)        0.045     1.752 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_16/O
                         net (fo=1, routed)           0.052     1.804    SevenSegmentDisplay/cat_OBUF[6]_inst_i_16_n_0
    SLICE_X33Y23         LUT6 (Prop_lut6_I0_O)        0.045     1.849 r  SevenSegmentDisplay/cat_OBUF[6]_inst_i_6/O
                         net (fo=7, routed)           0.209     2.058    SevenSegmentDisplay/number__29[2]
    SLICE_X33Y21         LUT6 (Prop_lut6_I5_O)        0.045     2.103 r  SevenSegmentDisplay/cat_OBUF[2]_inst_i_1/O
                         net (fo=1, routed)           0.902     3.005    cat_OBUF[2]
    U8                   OBUF (Prop_obuf_I_O)         1.236     4.241 r  cat_OBUF[2]_inst/O
                         net (fo=0)                   0.000     4.241    cat[2]
    U8                                                                r  cat[2] (OUT)
  -------------------------------------------------------------------    -------------------





--------------------------------------------------------------------------------------
Path Group:  (none)
From Clock:  
  To Clock:  sys_clk_pin

Max Delay            18 Endpoints
Min Delay            18 Endpoints
--------------------------------------------------------------------------------------


Max Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.301ns  (logic 1.605ns (37.309%)  route 2.697ns (62.691%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.697     4.149    inst_IF/sw_IBUF[0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.152     4.301 r  inst_IF/s_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     4.301    inst_IF/p_0_in[12]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431     4.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[13]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.281ns  (logic 1.611ns (37.638%)  route 2.670ns (62.362%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.670     4.131    inst_IF/sw_IBUF[1]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.150     4.281 r  inst_IF/s_pc[13]_i_1/O
                         net (fo=1, routed)           0.000     4.281    inst_IF/p_0_in[13]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[13]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430     4.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[13]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 1.577ns (36.898%)  route 2.697ns (63.102%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         1.453     1.453 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          2.697     4.149    inst_IF/sw_IBUF[0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.124     4.273 r  inst_IF/s_pc[11]_i_1/O
                         net (fo=1, routed)           0.000     4.273    inst_IF/p_0_in[11]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431     4.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[15]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.273ns  (logic 1.613ns (37.755%)  route 2.660ns (62.244%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.660     4.121    inst_IF/sw_IBUF[1]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.152     4.273 r  inst_IF/s_pc[15]_i_3/O
                         net (fo=1, routed)           0.000     4.273    inst_IF/p_0_in[15]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[15]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430     4.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[15]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[10]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.255ns  (logic 1.585ns (37.257%)  route 2.670ns (62.743%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.670     4.131    inst_IF/sw_IBUF[1]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.255 r  inst_IF/s_pc[10]_i_1/O
                         net (fo=1, routed)           0.000     4.255    inst_IF/p_0_in[10]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[10]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430     4.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[10]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.245ns  (logic 1.585ns (37.345%)  route 2.660ns (62.655%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.771ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.771ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.660     4.121    inst_IF/sw_IBUF[1]
    SLICE_X30Y23         LUT3 (Prop_lut3_I0_O)        0.124     4.245 r  inst_IF/s_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     4.245    inst_IF/p_0_in[14]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.430     4.771    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.128ns  (logic 1.618ns (39.203%)  route 2.510ns (60.797%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.510     3.971    inst_IF/sw_IBUF[1]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.157     4.128 r  inst_IF/s_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     4.128    inst_IF/p_0_in[8]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431     4.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[1]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.112ns  (logic 1.609ns (39.135%)  route 2.503ns (60.865%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.503     3.964    inst_IF/sw_IBUF[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.148     4.112 r  inst_IF/s_pc[1]_i_1/O
                         net (fo=1, routed)           0.000     4.112    inst_IF/s_pc[1]_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.434     4.775    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[1]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.095ns  (logic 1.585ns (38.714%)  route 2.510ns (61.286%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.772ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.772ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.510     3.971    inst_IF/sw_IBUF[1]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.124     4.095 r  inst_IF/s_pc[7]_i_1/O
                         net (fo=1, routed)           0.000     4.095    inst_IF/s_pc[7]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.431     4.772    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[0]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Setup (Max at Slow Process Corner)
  Data Path Delay:        4.088ns  (logic 1.585ns (38.778%)  route 2.503ns (61.222%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        4.775ns (DCD - SCD + CPR)
    Destination Clock Delay (DCD):    4.775ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    0.000ns
  Clock Uncertainty:      0.025ns  ((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE
    Total System Jitter     (TSJ):    0.050ns
    Total Input Jitter      (TIJ):    0.000ns
    Discrete Jitter          (DJ):    0.000ns
    Phase Error              (PE):    0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         1.461     1.461 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          2.503     3.964    inst_IF/sw_IBUF[1]
    SLICE_X30Y20         LUT3 (Prop_lut3_I0_O)        0.124     4.088 r  inst_IF/s_pc[0]_i_1/O
                         net (fo=1, routed)           0.000     4.088    inst_IF/s_pc[0]_i_1_n_0
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[0]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         1.388     1.388 r  clk_IBUF_inst/O
                         net (fo=1, routed)           1.862     3.250    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.091     3.341 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          1.434     4.775    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y20         FDRE                                         r  inst_IF/s_pc_reg[0]/C





Min Delay Paths
--------------------------------------------------------------------------------------
Slack:                    inf
  Source:                 btn[0]
                            (input port)
  Destination:            mpg_i_fetch/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.129ns  (logic 0.210ns (18.557%)  route 0.920ns (81.443%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    U18                                               0.000     0.000 r  btn[0] (IN)
                         net (fo=0)                   0.000     0.000    btn[0]
    U18                  IBUF (Prop_ibuf_I_O)         0.210     0.210 r  btn_IBUF[0]_inst/O
                         net (fo=1, routed)           0.920     1.129    mpg_i_fetch/btn_IBUF[0]
    SLICE_X29Y23         FDRE                                         r  mpg_i_fetch/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.818     1.945    mpg_i_fetch/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_i_fetch/Q1_reg/C

Slack:                    inf
  Source:                 btn[1]
                            (input port)
  Destination:            mpg_rst/Q1_reg/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.132ns  (logic 0.222ns (19.596%)  route 0.910ns (80.404%))
  Logic Levels:           1  (IBUF=1)
  Clock Path Skew:        1.945ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.945ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    T18                                               0.000     0.000 r  btn[1] (IN)
                         net (fo=0)                   0.000     0.000    btn[1]
    T18                  IBUF (Prop_ibuf_I_O)         0.222     0.222 r  btn_IBUF[1]_inst/O
                         net (fo=1, routed)           0.910     1.132    mpg_rst/btn_IBUF[0]
    SLICE_X29Y23         FDRE                                         r  mpg_rst/Q1_reg/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.818     1.945    mpg_rst/clk_IBUF_BUFG
    SLICE_X29Y23         FDRE                                         r  mpg_rst/Q1_reg/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[11]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.198ns  (logic 0.274ns (22.893%)  route 0.924ns (77.107%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.924     1.153    inst_IF/sw_IBUF[1]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.045     1.198 r  inst_IF/s_pc[11]_i_1/O
                         net (fo=1, routed)           0.000     1.198    inst_IF/p_0_in[11]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[11]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.946    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[11]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[12]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.201ns  (logic 0.277ns (23.085%)  route 0.924ns (76.915%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          0.924     1.153    inst_IF/sw_IBUF[1]
    SLICE_X30Y22         LUT3 (Prop_lut3_I0_O)        0.048     1.201 r  inst_IF/s_pc[12]_i_1/O
                         net (fo=1, routed)           0.000     1.201    inst_IF/p_0_in[12]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.946    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[12]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[7]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.274ns  (logic 0.266ns (20.877%)  route 1.008ns (79.123%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.008     1.229    inst_IF/sw_IBUF[0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.274 r  inst_IF/s_pc[7]_i_1/O
                         net (fo=1, routed)           0.000     1.274    inst_IF/s_pc[7]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.946    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[7]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[4]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.274ns (21.473%)  route 1.003ns (78.527%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          1.003     1.233    inst_IF/sw_IBUF[1]
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.045     1.278 r  inst_IF/s_pc[4]_i_1/O
                         net (fo=1, routed)           0.000     1.278    inst_IF/s_pc[4]_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[4]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[4]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[8]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.278ns  (logic 0.270ns (21.124%)  route 1.008ns (78.876%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.008     1.229    inst_IF/sw_IBUF[0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.049     1.278 r  inst_IF/s_pc[8]_i_1/O
                         net (fo=1, routed)           0.000     1.278    inst_IF/p_0_in[8]
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.946    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[8]/C

Slack:                    inf
  Source:                 sw[1]
                            (input port)
  Destination:            inst_IF/s_pc_reg[5]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.282ns  (logic 0.278ns (21.718%)  route 1.003ns (78.282%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.947ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.947ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V16                                               0.000     0.000 f  sw[1] (IN)
                         net (fo=0)                   0.000     0.000    sw[1]
    V16                  IBUF (Prop_ibuf_I_O)         0.229     0.229 f  sw_IBUF[1]_inst/O
                         net (fo=16, routed)          1.003     1.233    inst_IF/sw_IBUF[1]
    SLICE_X30Y21         LUT3 (Prop_lut3_I0_O)        0.049     1.282 r  inst_IF/s_pc[5]_i_1/O
                         net (fo=1, routed)           0.000     1.282    inst_IF/s_pc[5]_i_1_n_0
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.820     1.947    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y21         FDRE                                         r  inst_IF/s_pc_reg[5]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[6]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.283ns  (logic 0.266ns (20.730%)  route 1.017ns (79.270%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.946ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.946ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.017     1.238    inst_IF/sw_IBUF[0]
    SLICE_X30Y22         LUT3 (Prop_lut3_I2_O)        0.045     1.283 r  inst_IF/s_pc[6]_i_1/O
                         net (fo=1, routed)           0.000     1.283    inst_IF/s_pc[6]_i_1_n_0
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.819     1.946    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y22         FDRE                                         r  inst_IF/s_pc_reg[6]/C

Slack:                    inf
  Source:                 sw[0]
                            (input port)
  Destination:            inst_IF/s_pc_reg[14]/D
                            (rising edge-triggered cell FDRE clocked by sys_clk_pin  {rise@0.000ns fall@5.000ns period=10.000ns})
  Path Group:             (none)
  Path Type:              Hold (Min at Fast Process Corner)
  Data Path Delay:        1.285ns  (logic 0.266ns (20.698%)  route 1.019ns (79.302%))
  Logic Levels:           2  (IBUF=1 LUT3=1)
  Clock Path Skew:        1.944ns (DCD - SCD - CPR)
    Destination Clock Delay (DCD):    1.944ns
    Source Clock Delay      (SCD):    0.000ns
    Clock Pessimism Removal (CPR):    -0.000ns

    Location             Delay type                Incr(ns)  Path(ns)    Netlist Resource(s)
  -------------------------------------------------------------------    -------------------
    V17                                               0.000     0.000 f  sw[0] (IN)
                         net (fo=0)                   0.000     0.000    sw[0]
    V17                  IBUF (Prop_ibuf_I_O)         0.221     0.221 f  sw_IBUF[0]_inst/O
                         net (fo=16, routed)          1.019     1.240    inst_IF/sw_IBUF[0]
    SLICE_X30Y23         LUT3 (Prop_lut3_I2_O)        0.045     1.285 r  inst_IF/s_pc[14]_i_1/O
                         net (fo=1, routed)           0.000     1.285    inst_IF/p_0_in[14]
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/D
  -------------------------------------------------------------------    -------------------

                         (clock sys_clk_pin rise edge)
                                                      0.000     0.000 r  
    W5                                                0.000     0.000 r  clk (IN)
                         net (fo=0)                   0.000     0.000    clk
    W5                   IBUF (Prop_ibuf_I_O)         0.414     0.414 r  clk_IBUF_inst/O
                         net (fo=1, routed)           0.685     1.099    clk_IBUF
    BUFGCTRL_X0Y0        BUFG (Prop_bufg_I_O)         0.029     1.128 r  clk_IBUF_BUFG_inst/O
                         net (fo=57, routed)          0.817     1.944    inst_IF/clk_IBUF_BUFG
    SLICE_X30Y23         FDRE                                         r  inst_IF/s_pc_reg[14]/C





