+------------------------------------+----------+------+-------------------+--------------+---------------+
|                               Name | Instance | Type |            Values |      Default | Documentation |
+====================================+==========+======+===================+==============+===============+
|        ADDR_DQS_DELAY_CHAIN_LENGTH |          |  Ram |               0-3 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|          DELAY_CHAIN_CONTROL_INPUT |          |  Mux | - dll1in          |       dll1in |          TODO |
|                                    |          |      | - dll2in          |              |               |
|                                    |          |      | - core_in         |              |               |
|                                    |          |      | - sel_0           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|         DELAY_CHAIN_LATCHES_BYPASS |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|            DFT_RB_RSCANOVRD_REG_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|            DFT_RB_RSCANOVRD_TDF_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      DQS_BUS_WIDTH |          |  Num | - 0               |            8 |          TODO |
|                                    |          |      | - 8               |              |               |
|                                    |          |      | - 16              |              |               |
|                                    |          |      | - 32              |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
| DQS_DELAY_CHAIN_PWDOWN_DFT_DEF_DIS |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
| DQS_DELAY_CHAIN_PWDOWN_DQS_DEF_DIS |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|         DQS_DELAY_CHAIN_RB_ADDI_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|              DQS_DELAY_CHAIN_RB_CO |          |  Ram |               0-3 |            3 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|         DQS_DELAY_CHAIN_TWO_DLY_EN |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     DQS_ENABLE_SEL |          |  Mux | - combi_pst       |    combi_pst |          TODO |
|                                    |          |      | - pst             |              |               |
|                                    |          |      | - ht_pst          |              |               |
|                                    |          |      | - pst_ena         |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|          DQS_PHASE_TRANSFER_NEG_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   DQS_POSTAMBLE_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|              DQS_POSTAMBLE_NEJ_SEL |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     DQS_PWR_SVG_EN |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     HR_CLK_PST_INV |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     HR_CLK_PST_SEL |          |  Mux | - dqs_clkout      |   seq_hr_clk |          TODO |
|                                    |          |      | - seq_hr_clk      |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|          PST_DQS_CLK_INV_PHASE_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|          PST_DQS_CLK_INV_PHASE_SEL |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|         PST_DQS_DELAY_CHAIN_LENGTH |          |  Ram |               0-3 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                PST_USE_PHASECTRLIN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     RBT_BYPASS_VAL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|               RBT_NEJ_OCT_HALFT_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_2X_CLK_DQS_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_2X_CLK_DQS_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_2X_CLK_OCT_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_2X_CLK_OCT_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_ACLR_LFIFO_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     RB_ACLR_PST_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     RB_BYP_OCT_SEL |          |  Mux | - combi           |   bypass_val |          TODO |
|                                    |          |      | - reg             |              |               |
|                                    |          |      | - reg_2x          |              |               |
|                                    |          |      | - bypass_val      |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RB_CLK_AC_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      RB_CLK_AC_INV |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RB_CLK_DQ_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RB_CLK_HR_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RB_CLK_OP_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      RB_CLK_OP_SEL |          |  Mux | - clk0            |         clk0 |          TODO |
|                                    |          |      | - delay_clk       |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      RB_CLK_PST_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     RB_FIFO_WEN_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_FR_CLK_OCT_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_FR_CLK_OCT_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_FR_CLK_OCT_SEL |          |  Mux | - clk_out_1       |    clk_out_1 |          TODO |
|                                    |          |      | - seq_hr_clk      |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                RB_HR_BYPASS_CFF_EN |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|              RB_HR_BYPASS_SEL_IPEN |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_HR_CLK_OCT_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_HR_CLK_OCT_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_HR_CLK_OCT_SEL |          |  Mux | - clk_out_1       |    clk_out_1 |          TODO |
|                                    |          |      | - seq_hr_clk      |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                           RB_LFIFO |          |  Ram |           32 bits |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    RB_LFIFO_BYPASS |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    RB_LFIFO_OCT_EN |          | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|               RB_LFIFO_PHY_CLK_INV |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|               RB_LFIFO_PHY_CLK_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|              RB_T11_GATING_SEL_CFF |          |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|             RB_T11_GATING_SEL_IPEN |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|            RB_T11_UNGATING_SEL_CFF |          |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|           RB_T11_UNGATING_SEL_IPEN |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|             RB_T7_DQS_SEL_DQS_IPEN |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|           RB_T7_SEL_IREG_CFF_DELAY |          |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RB_T9_SEL_OCT_CFF |          |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                 RB_T9_SEL_OCT_IPEN |          |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                        RB_VFIFO_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    RDFT_ITG_XOR_EN |          | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RXCLK_01_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RXCLK_45_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RXCLK_89_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       RXCLK_CD_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       TXCLK_23_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       TXCLK_67_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       TXCLK_AB_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       TXCLK_EF_SEL |          |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                UPDATE_ENABLE_INPUT |          |  Mux | - sel1            |         sel1 |          TODO |
|                                    |          |      | - sel2            |              |               |
|                                    |          |      | - core            |              |               |
|                                    |          |      | - sel0            |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                        BITSLIP_CFG |     0-15 |  Num | - 1-11            |            1 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                 CE_OEREG_TIEOFF_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                CE_OUTREG_TIEOFF_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                         DDIO_OE_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                        DQS_CLK_SEL |     0-15 |  Mux | - clkout0         |      clkout0 |          TODO |
|                                    |          |      | - dq_clk          |              |               |
|                                    |          |      | - dqs_clk         |              |               |
|                                    |          |      | - addr_clk        |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      FIFO_MODE_SEL |     0-15 |  Mux | - fifo_hr_mode    | fifo_hr_mode |          TODO |
|                                    |          |      | - fifo_fr_mode    |              |               |
|                                    |          |      | - bitslip_mode    |              |               |
|                                    |          |      | - des_bs_input    |              |               |
|                                    |          |      | - des_io_input    |              |               |
|                                    |          |      | - ser_output      |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     FIFO_RCLK_IPEN |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      FIFO_RCLK_SEL |     0-15 |  Mux | - clkin1          |          vcc |          TODO |
|                                    |          |      | - dqs_clk         |              |               |
|                                    |          |      | - seq_hr_clk      |              |               |
|                                    |          |      | - vcc             |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   INPUT_PATH_CE_IN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INPUT_REG0_SEL |     0-15 |  Mux | - sel_bypass      |   sel_bypass |          TODO |
|                                    |          |      | - sel_group_fifo0 |              |               |
|                                    |          |      | - sel_cdatamxin0  |              |               |
|                                    |          |      | - sel_cdatamxin5  |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INPUT_REG1_SEL |     0-15 |  Mux | - sel_bypass      |   sel_bypass |          TODO |
|                                    |          |      | - sel_group_fifo1 |              |               |
|                                    |          |      | - sel_cdatamxin1  |              |               |
|                                    |          |      | - sel_cdatamxin6  |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INPUT_REG2_SEL |     0-15 |  Mux | - sel_bypass      |   sel_bypass |          TODO |
|                                    |          |      | - sel_group_fifo2 |              |               |
|                                    |          |      | - sel_cdatamxin2  |              |               |
|                                    |          |      | - sel_cdatamxin7  |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INPUT_REG3_SEL |     0-15 |  Mux | - sel_bypass      |   sel_bypass |          TODO |
|                                    |          |      | - sel_group_fifo3 |              |               |
|                                    |          |      | - sel_cdatamxin3  |              |               |
|                                    |          |      | - sel_cdatamxin8  |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INPUT_REG4_SEL |     0-15 |  Mux | - sel_bypass      |   sel_bypass |          TODO |
|                                    |          |      | - sel_locked_dpa  |              |               |
|                                    |          |      | - sel_cdatamxin4  |              |               |
|                                    |          |      | - sel_cdatamxin9  |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|               INREG_POWER_UP_STATE |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      INREG_SCLR_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     INREG_SCLR_VAL |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   IOREG_PWR_SVG_EN |     0-15 | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  IP_SC_OR_FIFO_SEL |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   IR_FIFO_RCLK_INV |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    IR_FIFO_TCLK_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      OEREG_ACLR_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      OEREG_CLK_INV |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    OEREG_HR_CLK_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   OEREG_OUTPUT_SEL |     0-15 |  Mux | - sel_oe0         |      sel_oe0 |          TODO |
|                                    |          |      | - sel_1x          |              |               |
|                                    |          |      | - sel_1x_delay    |              |               |
|                                    |          |      | - sel_2x          |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|               OEREG_POWER_UP_STATE |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   OEREG_SCLR_DEREG |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      OEREG_SCLR_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                       OE_2X_CLK_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                      OE_2X_CLK_INV |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                OE_HALF_RATE_BYPASS |     0-15 | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  OE_HALF_RATE_IPEN |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    OUTREG_MODE_SEL |     0-15 |  Mux | - sdr             |          sdr |          TODO |
|                                    |          |      | - ddr             |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  OUTREG_OUTPUT_SEL |     0-15 |  Mux | - sel_iodout0     |  sel_iodout0 |          TODO |
|                                    |          |      | - sel_sdr         |              |               |
|                                    |          |      | - sel_sdr_delay   |              |               |
|                                    |          |      | - sel_2xff        |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|              OUTREG_POWER_UP_STATE |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     OUTREG_SCLR_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    OUTREG_SCLR_VAL |     0-15 |  Ram |               0-1 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  RBE_HRATE_CLK_SEL |     0-15 |  Mux | - clkout1         |      clkout1 |          TODO |
|                                    |          |      | - hr_clk          |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                 RBOE_LVL_FR_CLK_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                RBOE_LVL_FR_CLK_INV |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                    RB_FIFO_WCLK_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_FIFO_WCLK_INV |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   RB_FIFO_WCLK_SEL |     0-15 |  Mux | - clkin0          |       clkin0 |          TODO |
|                                    |          |      | - dqs_bus         |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|             RB_IREG_T1T1_BYPASS_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                         RB_OEO_INV |     0-15 | Bool |               t/f |            t |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|           RB_T1_SEL_IREG_CFF_DELAY |     0-15 |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                RB_T1_SEL_IREG_IPEN |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|           RB_T9_SEL_EREG_CFF_DELAY |     0-15 |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                RB_T9_SEL_EREG_IPEN |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|           RB_T9_SEL_OREG_DFF_DELAY |     0-15 |  Ram |             00-1f |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                RB_T9_SEL_OREG_IPEN |     0-15 |  Mux | - cff             |          cff |          TODO |
|                                    |          |      | - ip_sc           |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                SET_T3_FOR_CDATA0IN |     0-15 |  Ram |               0-7 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                SET_T3_FOR_CDATA1IN |     0-15 |  Ram |               0-7 |            0 |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                     TXOUT_FCLK_SEL |     0-15 |  Mux | - txout           |        txout |          TODO |
|                                    |          |      | - fclk            |              |               |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                   USE_CLR_INREG_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
|                  USE_CLR_OUTREG_EN |     0-15 | Bool |               t/f |            f |          TODO |
+------------------------------------+----------+------+-------------------+--------------+---------------+
