ISim log file
Running: /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/tb_round_isim_beh.exe -intstyle ise -gui -tclbatch isim.cmd -wdb /home/ise/my_shared_folder/Rep-EIT-VHDL-SDL/assignments/direct/tb_round_isim_beh.wdb 
ISim P.20131013 (signature 0xfbc00daa)
----------------------------------------------------------------------
WARNING:Security:42 - Your software subscription period has lapsed. Your current version of Xilinx tools will continue to function, but you no longer qualify for Xilinx software updates or new releases.


----------------------------------------------------------------------
This is a Full version of ISim.
Time resolution is 1 ps
# onerror resume
# wave add /
# run 1000 ns
Simulator is doing circuit initialization process.
at 0 ps: Note: Test 0/11 passed (/tb_round/).
at 0 ps, Instance /tb_round/uut/lv1_mod_l/ : Warning: There is an 'U'|'X'|'W'|'Z'|'-' in an arithmetic operand, the result will be 'X'(es).
Finished circuit initialization process.
at 10 ns: Note: Test 1/11 passed (/tb_round/).
at 20 ns: Note: Test 2/11 passed (/tb_round/).
at 30 ns: Note: Test 3/11 passed (/tb_round/).
at 40 ns: Note: Test 4/11 passed (/tb_round/).
at 50 ns: Note: Test 5/11 passed (/tb_round/).
at 60 ns: Note: Test 6/11 passed (/tb_round/).
at 70 ns: Note: Test 7/11 passed (/tb_round/).
at 80 ns: Note: Test 8/11 passed (/tb_round/).
at 90 ns: Note: Test 9/11 passed (/tb_round/).
at 100 ns: Note: Test 10/11 passed (/tb_round/).
at 110 ns: Note: Test 11/11 passed (/tb_round/).
