Copyright 1986-2017 Xilinx, Inc. All Rights Reserved.
------------------------------------------------------------------------------------
| Tool Version : Vivado v.2017.4 (win64) Build 2086221 Fri Dec 15 20:55:39 MST 2017
| Date         : Sat Jul 30 22:54:44 2022
| Host         : LAPTOP-J1V8P7F0 running 64-bit major release  (build 9200)
| Command      : report_control_sets -verbose -file vga_control_sets_placed.rpt
| Design       : vga
| Device       : xc7a35t
------------------------------------------------------------------------------------

Control Set Information

Table of Contents
-----------------
1. Summary
2. Flip-Flop Distribution
3. Detailed Control Set Information

1. Summary
----------

+----------------------------------------------------------+-------+
|                          Status                          | Count |
+----------------------------------------------------------+-------+
| Number of unique control sets                            |   141 |
| Unused register locations in slices containing registers |   929 |
+----------------------------------------------------------+-------+


2. Flip-Flop Distribution
-------------------------

+--------------+-----------------------+------------------------+-----------------+--------------+
| Clock Enable | Synchronous Set/Reset | Asynchronous Set/Reset | Total Registers | Total Slices |
+--------------+-----------------------+------------------------+-----------------+--------------+
| No           | No                    | No                     |              58 |           23 |
| No           | No                    | Yes                    |             145 |           80 |
| No           | Yes                   | No                     |              40 |           40 |
| Yes          | No                    | No                     |               0 |            0 |
| Yes          | No                    | Yes                    |             156 |           97 |
| Yes          | Yes                   | No                     |               0 |            0 |
+--------------+-----------------------+------------------------+-----------------+--------------+


3. Detailed Control Set Information
-----------------------------------

+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+
|             Clock Signal             |        Enable Signal        |           Set/Reset Signal          | Slice Load Count | Bel Load Count |
+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+
|  p/b/bigheight_reg[0]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[12]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[12]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[14]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[14]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[1]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[13]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[13]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[10]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[15]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[11]_LDC_i_1_n_0   |                             | p/b/bigheight_reg[11]_LDC_i_2_n_0   |                1 |              1 |
|  p/b/bigheight_reg[4]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[3]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[5]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[8]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[6]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[7]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[9]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  p/b/bigheight_reg[2]_LDC_i_1_n_0    |                             | p/b/bigheight_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[4]_LDC_i_1__0_n_0 |                1 |              1 |
|  p/p3/p_height_reg[1]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  p/p3/p_height_reg[2]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[2]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[8]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[8]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[7]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[7]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[6]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[6]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[5]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[5]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[3]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[3]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p3/p_height_reg[4]_LDC_i_1__1_n_0 |                             | p/p3/p_height_reg[4]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p1/p_height_reg[3]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[2]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[1]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p1/p_height_reg[5]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[7]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[4]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[6]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  p/p1/p_height_reg[8]_LDC_i_1_n_0    |                             | p/p1/p_height_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[5]_LDC_i_1__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[1]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[1]_LDC_i_2__1_n_0 |                1 |              1 |
|  p/p2/p_height_reg[7]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[7]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[8]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[2]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[4]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[4]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[5]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[5]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[6]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[6]_LDC_i_2__0_n_0 |                1 |              1 |
|  p/p2/p_height_reg[3]_LDC_i_1__0_n_0 |                             | p/p2/p_height_reg[3]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[4]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[3]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[5]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[6]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[2]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[8]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[6]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[7]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[1]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[9]_C_0            |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p1/p_height_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[3]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[6]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[2]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[7]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[8]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[4]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[1]_LDC_i_2__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      |                             | p/p2/p_height_reg[5]_LDC_i_2__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[3]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[13]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[0]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[12]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[0]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[12]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[14]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[14]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[1]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[13]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[10]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[15]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[11]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[11]_LDC_i_1_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[15]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[1]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[10]_LDC_i_2_n_0   |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[4]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[3]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[4]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[3]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[5]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[5]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[8]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[8]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[6]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[7]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[9]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[9]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[2]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[7]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[2]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/bigheight1__0           | p/b/bigheight_reg[6]_LDC_i_2_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/p_pos_reg[10][0]        | p/p1/hspeed_reg[1]_0                |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/p_pos_reg[10]_0[0]      | p/p1/hspeed_reg[1]_0                |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[7]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[1]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[2]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[8]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[7]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[6]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[5]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[3]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p3/p_height_reg[1]_P_0[0] | p/p3/p_height_reg[4]_LDC_i_1__1_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/sel                    | p/p3/p_height_reg[9]_C_0            |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[3]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[2]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[1]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[5]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[4]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[6]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p1/p_height_reg[1]_P_0[0] | p/p1/p_height_reg[8]_LDC_i_1_n_0    |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[1]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[7]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[8]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/p2/p_height_reg[1]_P_0[0] | p/p2/p_height_reg[2]_LDC_i_1__0_n_0 |                1 |              1 |
|  fps_pulse_BUFG                      | p/b/hsCD[4]_i_1__2_n_0      | p/p3/p_height_reg[9]_C_0            |                2 |              5 |
|  fps_pulse_BUFG                      | p/p2/hsCD[4]_i_1__0_n_0     | p/p3/p_height_reg[9]_C_0            |                2 |              5 |
|  fps_pulse_BUFG                      | p/p1/hsCD[4]_i_1__1_n_0     | p/p3/p_height_reg[9]_C_0            |                2 |              5 |
|  fps_pulse_BUFG                      | p/p3/hsCD[4]_i_1_n_0        | p/p3/p_height_reg[9]_C_0            |                2 |              5 |
|  p/cd/CLK                            |                             |                                     |                3 |              8 |
|  fps_pulse_BUFG                      | p/p1/sel                    | p/p1/hspeed_reg[1]_0                |                5 |             10 |
|  fps_pulse_BUFG                      | p/p3/hspeed[10]_i_1_n_0     | p/p3/p_height_reg[9]_C_0            |                5 |             11 |
|  fps_pulse_BUFG                      | p/b/p_pos_reg[10]_0[0]      | p/p3/p_height_reg[9]_C_0            |                3 |             11 |
|  fps_pulse_BUFG                      | p/b/p_pos_reg[10][0]        | p/p3/p_height_reg[9]_C_0            |                2 |             11 |
|  fps_pulse_BUFG                      | p/p2/hspeed[10]_i_1__0_n_0  | p/p3/p_height_reg[9]_C_0            |                6 |             11 |
|  clk_inst/inst/clk_out1              | vc                          | p/p3/p_height_reg[9]_C_0            |                4 |             11 |
|  p/p2/CLK                            |                             | p/p1/p_height_reg[9]_C_0            |                3 |             12 |
|  fps_pulse_BUFG                      | p/b/E[0]                    | p/p1/hspeed_reg[1]_0                |                5 |             12 |
|  clk_inst/inst/clk_out1              |                             | p/p3/p_height_reg[9]_C_0            |                5 |             12 |
|  fps_pulse_BUFG                      |                             | p/p3/p_height_reg[9]_C_0            |                7 |             16 |
|  clk_inst/inst/clk_out1              |                             |                                     |               20 |             50 |
|  clk_inst/inst/clk_out1              |                             | p/p1/hspeed_reg[1]_0                |               40 |             80 |
+--------------------------------------+-----------------------------+-------------------------------------+------------------+----------------+


+--------+-----------------------+
| Fanout | Number of ControlSets |
+--------+-----------------------+
| 1      |                   124 |
| 5      |                     4 |
| 8      |                     1 |
| 10     |                     1 |
| 11     |                     5 |
| 12     |                     3 |
| 16+    |                     3 |
+--------+-----------------------+


