# lenet-5 accelerator engine
VLSI system design : CNN accelerator /n
• Implemented a CNN accelerator for a quantized LeNet model using Verilog /n
• Leveraging SRAM address control for a six-layer CNN. /n
• This complex design required gate-level simulation, APR, and post-layout simulation. /n
