library ieee;
use ieee.std_logic_1164.all;

entity pipe is
port(clock		: IN STD_LOGIC;
		data		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		rdadd: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		rden: IN STD_LOGIC  := '1';
		wradd: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		wren: IN STD_LOGIC  := '0';
		q		: OUT STD_LOGIC_VECTOR (7 DOWNTO 0);
		);
architecture struct of pipe is
component bram is
PORT
	(
		clock		: IN STD_LOGIC  := '1';
		data		: IN STD_LOGIC_VECTOR (7 DOWNTO 0);
		rdaddress		: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		rden		: IN STD_LOGIC  := '1';
		wraddress		: IN STD_LOGIC_VECTOR (15 DOWNTO 0);
		wren		: IN STD_LOGIC  := '0';
		q		: OUT STD_LOGIC_VECTOR (7 DOWNTO 0)
	);
end component;
type state1 is (S0, S1, S2, S3);
signal i: INTEGER:=0;
signal y_pre, y_next: state1:=S0;
begin
