<?xml version="1.0" encoding="UTF-8"?>
<!DOCTYPE twReport [
<!ELEMENT twReport (twHead?, (twWarn | twDebug | twInfo)*, twBody, twSum?,
					twDebug*, twFoot?, twClientInfo?)>
<!ATTLIST twReport version CDATA "10,4">
<!ELEMENT twHead (twExecVer?, twCopyright, twCmdLine?, twDesign?, twPCF?, twDevInfo, twRptInfo, twEnvVar*)>
<!ELEMENT twExecVer (#PCDATA)>
<!ELEMENT twCopyright (#PCDATA)>
<!ELEMENT twCmdLine (#PCDATA)>
<!ELEMENT twDesign (#PCDATA)>
<!ELEMENT twPCF (#PCDATA)>
<!ELEMENT twDevInfo (twDevName, twSpeedGrade, twSpeedVer?)>
<!ELEMENT twDevName (#PCDATA)>
<!ATTLIST twDevInfo arch CDATA #IMPLIED pkg CDATA #IMPLIED>
<!ELEMENT twSpeedGrade (#PCDATA)>
<!ELEMENT twSpeedVer (#PCDATA)>
<!ELEMENT twRptInfo (twItemLimit?, (twUnconst, twUnconstLimit?)?)>
<!ATTLIST twRptInfo twRptLvl (twErr | twVerbose | twTerseErr | twSum | twTimeGrp) #REQUIRED>
<!ATTLIST twRptInfo twAdvRpt  (TRUE | FALSE) "FALSE">
<!ATTLIST twRptInfo twTimeUnits (twPsec | twNsec | twUsec | twMsec | twSec) "twNsec">
<!ATTLIST twRptInfo twFreqUnits (twGHz | twMHz | twHz) "twMHz">
<!ATTLIST twRptInfo twReportMinPaths CDATA #IMPLIED>
<!ELEMENT twItemLimit (#PCDATA)>
<!ELEMENT twUnconst EMPTY>
<!ELEMENT twUnconstLimit (#PCDATA)>
<!ELEMENT twEnvVar EMPTY>
<!ATTLIST twEnvVar name CDATA #REQUIRED>
<!ATTLIST twEnvVar description CDATA #REQUIRED>
<!ELEMENT twWarn (#PCDATA)>
<!ELEMENT twInfo (#PCDATA)>
<!ELEMENT twDebug (#PCDATA)>
<!ELEMENT twBody (twDerating?, (twSumRpt | twVerboseRpt | twErrRpt | twTerseErrRpt | twTimeGrpRpt), twNonDedClks?)>
<!ATTLIST twBody twFastPaths CDATA #IMPLIED>
<!ELEMENT twDerating (twProc?, twTemp?, twVolt?)>
<!ELEMENT twProc (#PCDATA)>
<!ELEMENT twTemp (#PCDATA)>
<!ELEMENT twVolt (#PCDATA)>
<!ELEMENT twSumRpt (twConstRollupTable*, twConstList?, twConstSummaryTable?, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?)>
<!ELEMENT twErrRpt (twCycles?, (twConst | twTIG |  twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)>
<!ELEMENT twTerseErrRpt (twConstList, twUnmetConstCnt?, twDataSheet?)>
<!ELEMENT twVerboseRpt (twCycles?, (twConst | twTIG | twConstRollupTable)*, twUnmetConstCnt?, (twWarn | twInfo | twDebug)*, twDataSheet?, twTimeGrp*)> 
<!ELEMENT twCycles (twSigConn+)>
<!ATTLIST twCycles twNum CDATA #REQUIRED>
<!ELEMENT twSigConn (twSig, twDriver, twLoad)>
<!ELEMENT twSig (#PCDATA)>
<!ELEMENT twDriver (#PCDATA)>
<!ELEMENT twLoad (#PCDATA)> 
<!ELEMENT twConst (twConstHead, ((twPathRpt?,twRacePathRpt?, twPathRptBanner?)* |  (twPathRpt*, twRacePathRpt?) |  twNetRpt* | twClkSkewLimit*))>
<!ATTLIST twConst twConstType (NET | 
							   NETDELAY | 
							   NETSKEW | 
							   PATH |
							   DEFPERIOD |
							   UNCONSTPATH |
							   DEFPATH | 
							   PATH2SETUP |
							   UNCONSTPATH2SETUP | 
							   PATHCLASS | 
							   PATHDELAY | 
							   PERIOD |
							   FREQUENCY |
							   PATHBLOCK |
							   OFFSET |
							   OFFSETIN |
							   OFFSETINCLOCK | 
							   UNCONSTOFFSETINCLOCK |
							   OFFSETINDELAY |
							   OFFSETINMOD |
							   OFFSETOUT |
							   OFFSETOUTCLOCK |
							   UNCONSTOFFSETOUTCLOCK | 
							   OFFSETOUTDELAY |
							   OFFSETOUTMOD| CLOCK_SKEW_LIMITS) #IMPLIED> 
<!ELEMENT twConstHead (twConstName, twItemCnt, twErrCntSetup, twErrCntEndPt?, twErrCntHold,
					   twEndPtCnt?,
					   twPathErrCnt?, (twMinPer| twMaxDel| twMaxFreq| twMaxNetDel| twMaxNetSkew| twMinOff| twMaxOff)*)>
<!ELEMENT twConstName (#PCDATA)>
<!ATTLIST twConstName UCFConstName CDATA #IMPLIED>
<!ATTLIST twConstHead uID CDATA #IMPLIED>
<!ELEMENT twItemCnt (#PCDATA)>
<!ELEMENT twErrCnt (#PCDATA)>
<!ELEMENT twErrCntEndPt (#PCDATA)>
<!ELEMENT twErrCntSetup (#PCDATA)>
<!ELEMENT twErrCntHold (#PCDATA)>
<!ATTLIST twErrCntHold twRaceChecked (TRUE | FALSE) "FALSE">
<!ELEMENT twEndPtCnt (#PCDATA)>
<!ELEMENT twPathErrCnt (#PCDATA)>
<!ELEMENT twMinPer (#PCDATA) >
<!ELEMENT twFootnote EMPTY>
<!ATTLIST twFootnote number CDATA #REQUIRED>
<!ELEMENT twMaxDel (#PCDATA)>
<!ELEMENT twMaxFreq (#PCDATA)>
<!ELEMENT twMinOff (#PCDATA)>
<!ELEMENT twMaxOff (#PCDATA)>
<!ELEMENT twTIG (twTIGHead, (twPathRpt*,twRacePathRpt?))>
<!ELEMENT twTIGHead (twTIGName, twInstantiated, twBlocked)>
<!ELEMENT twTIGName (#PCDATA)>
<!ELEMENT twInstantiated (#PCDATA)>
<!ELEMENT twBlocked (#PCDATA)>
<!ELEMENT twRacePathRpt (twRacePath+)>
<!ELEMENT twPathRpt (twUnconstPath | twConstPath | twUnconstOffIn | twConstOffIn | twUnconstOffOut | twConstOffOut | twModOffOut)>
<!ELEMENT twUnconstPath (twTotDel, twSrc, twDest,  (twDel, twSUTime)?, twTotPathDel?, twClkSkew?, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twUnconstPath twDataPathType CDATA #IMPLIED
						twSimpleMinPath CDATA #IMPLIED>
<!ELEMENT twTotDel (#PCDATA)>
<!ELEMENT twSrc (#PCDATA)>
<!ATTLIST twSrc BELType CDATA #IMPLIED>
<!ELEMENT twDest (#PCDATA)>
<!ATTLIST twDest BELType CDATA #IMPLIED>
<!ELEMENT twDel (#PCDATA)>
<!ELEMENT twSUTime (#PCDATA)>
<!ELEMENT twTotPathDel (#PCDATA)>
<!ELEMENT twClkSkew (#PCDATA)>
<!ATTLIST twClkSkew dest CDATA #IMPLIED src CDATA #IMPLIED>
<!ELEMENT twConstPath (twSlack, twSrc, twDest, twTotPathDel?, twClkSkew?, twDelConst, tw2Phase?, twClkUncert?, twDetPath?)>
<!ATTLIST twConstPath twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstPath constType (period | fromto | unknown) "unknown">
<!ELEMENT twSlack (#PCDATA)>
<!ELEMENT twDelConst (#PCDATA)>
<!ELEMENT tw2Phase EMPTY>
<!ELEMENT twClkUncert (#PCDATA)>
<!ATTLIST twClkUncert fSysJit CDATA #IMPLIED  fInputJit CDATA #IMPLIED
					  fDCMJit CDATA #IMPLIED
					  fPhaseErr CDATA #IMPLIED
					  sEqu CDATA #IMPLIED>
<!ELEMENT twRacePath (twSlack, twSrc, twDest, twClkSkew, twDelConst?, twClkUncert?, twDetPath)>
<!ELEMENT twPathRptBanner (#PCDATA)>
<!ATTLIST twPathRptBanner sType CDATA #IMPLIED iPaths CDATA #IMPLIED iCriticalPaths CDATA #IMPLIED>
<!ELEMENT twUnconstOffIn (twOff, twSrc, twDest, twGuaranteed?, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twUnconstOffIn twDataPathType CDATA #IMPLIED>
<!ELEMENT twOff (#PCDATA)>
<!ELEMENT twGuaranteed EMPTY>
<!ELEMENT twConstOffIn (twSlack, twSrc, twDest, ((twClkDel, twClkSrc, twClkDest) | twGuarInSetup), twOff, twOffSrc, twOffDest, twClkUncert?, (twDataPath, twClkPath)?)>
<!ATTLIST twConstOffIn twDataPathType CDATA "twDataPathMaxDelay">
<!ATTLIST twConstOffIn twDurationNotSpecified CDATA #IMPLIED>
<!ELEMENT twClkDel (#PCDATA)>
<!ELEMENT twClkSrc (#PCDATA)>
<!ELEMENT twClkDest (#PCDATA)>
<!ELEMENT twGuarInSetup (#PCDATA)>
<!ELEMENT twOffSrc (#PCDATA)>
<!ELEMENT twOffDest (#PCDATA)>
<!ELEMENT twUnconstOffOut (twOff, twSrc, twDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twUnconstOffOut twDataPathType CDATA #IMPLIED>
<!ELEMENT twConstOffOut (twSlack, twSrc, twDest, twClkDel, twClkSrc, twClkDest, twDataDel, twDataSrc, twDataDest, twOff, twOffSrc, twOffDest, twClkUncert?, (twClkPath, twDataPath)?)>
<!ATTLIST twConstOffOut twDataPathType CDATA "twDataPathMaxDelay">
<!ELEMENT twDataDel (#PCDATA)>
<!ELEMENT twDataSrc (#PCDATA)>
<!ELEMENT twDataDest (#PCDATA)>
<!ELEMENT twModOffOut (twSlack, twDest, twDataDel, twDataSrc, twDataDest, twClkUncert?, twDataPath?)>
<!ELEMENT twDetPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDetPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twDataPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twDataPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twClkPath (twSrc, twDest, twLogLvls, twSrcSite, twSrcClk?, twPathDel*, (twLogDel, twRouteDel, twTotDel)?, twDestClk?, (twPctLog, twPctRoute)?)>
<!ATTLIST twClkPath maxSiteLen CDATA #IMPLIED>
<!ELEMENT twLogLvls (#PCDATA)>
<!ELEMENT twSrcSite (#PCDATA)>
<!ELEMENT twSrcClk (#PCDATA)>
<!ATTLIST twSrcClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twSrcClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twSrcClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPathDel (twSite, twDelType, twFanCnt?, twDelInfo?, twComp, twNet?, twBEL*)>
<!ATTLIST twPathDel twHoldTime (TRUE | FALSE) "FALSE">
<!ELEMENT twDelInfo (#PCDATA)>
<!ATTLIST twDelInfo twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ATTLIST twDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twSite (#PCDATA)>
<!ELEMENT twDelType (#PCDATA)>
<!ELEMENT twFanCnt (#PCDATA)>
<!ELEMENT twComp (#PCDATA)>
<!ELEMENT twNet (#PCDATA)>
<!ELEMENT twBEL (#PCDATA)>
<!ELEMENT twLogDel (#PCDATA)>
<!ELEMENT twRouteDel (#PCDATA)>
<!ELEMENT twDestClk (#PCDATA)>
<!ATTLIST twDestClk twEdge (twRising | twFalling) "twRising">
<!ATTLIST twDestClk twArriveTime CDATA #IMPLIED>
<!ATTLIST twDestClk twClkRes CDATA #IMPLIED>
<!ELEMENT twPctLog (#PCDATA)>
<!ELEMENT twPctRoute (#PCDATA)>
<!ELEMENT twNetRpt (twDelNet | twSlackNet | twSkewNet)>
<!ELEMENT twDelNet (twDel, twNet, twDetNet?)>
<!ELEMENT twSlackNet (twSlack, twNet, twDel, twNotMet?, twTimeConst, twAbsSlack, twDetNet?)>
<!ELEMENT twTimeConst (#PCDATA)>
<!ELEMENT twAbsSlack (#PCDATA)>
<!ELEMENT twSkewNet (twSlack, twNet, twSkew, twNotMet?, twTimeConst, twAbsSlack, twDetSkewNet?)>
<!ELEMENT twSkew (#PCDATA)>
<!ELEMENT twDetNet (twNetDel*)>
<!ELEMENT twNetDel (twSrc, twDest, twNetDelInfo)>
<!ELEMENT twNetDelInfo (#PCDATA)>
<!ATTLIST twNetDelInfo twAcc (twRouted | twEst | twApprox) "twRouted">
<!ELEMENT twDetSkewNet (twNetSkew*)>
<!ELEMENT twNetSkew (twSrc, twDest, twNetDelInfo, twSkew)>
<!ELEMENT twClkSkewLimit  EMPTY>
<!ATTLIST twClkSkewLimit slack CDATA #IMPLIED skew CDATA #IMPLIED arrv1name CDATA #IMPLIED                      arrv1 CDATA #IMPLIED
		         arrv2name CDATA #IMPLIED arrv2 CDATA #IMPLIED uncert CDATA #IMPLIED>
<!ELEMENT twConstRollupTable (twConstRollup*)>
<!ATTLIST twConstRollupTable uID CDATA #IMPLIED>
<!ELEMENT twConstRollup  EMPTY>
<!ATTLIST twConstRollup name CDATA #IMPLIED fullName CDATA #IMPLIED type CDATA #IMPLIED                      requirement CDATA #IMPLIED prefType CDATA #IMPLIED actual CDATA #IMPLIED>
<!ATTLIST twConstRollup  actualRollup CDATA #IMPLIED                      errors CDATA #IMPLIED errorRollup CDATA #IMPLIED items CDATA #IMPLIED                      itemsRollup CDATA #IMPLIED>
<!ELEMENT twConstList (twConstListItem)*>
<!ELEMENT twConstListItem (twConstName, twNotMet?, twReqVal?, twActVal?, twLogLvls?)> 
<!ATTLIST twConstListItem twUnits (twTime | twFreq) "twTime">
<!ELEMENT twNotMet EMPTY>
<!ELEMENT twReqVal (#PCDATA)>
<!ELEMENT twActVal (#PCDATA)>
<!ELEMENT twConstSummaryTable (twConstStats|twConstSummary)*>
<!ATTLIST twConstSummaryTable twEmptyConstraints CDATA #IMPLIED>
<!ELEMENT twConstStats (twConstName)>
<!ATTLIST twConstStats twUnits (twTime | twFreq) "twTime">
<!ATTLIST twConstStats twRequired CDATA #IMPLIED>
<!ATTLIST twConstStats twActual CDATA #IMPLIED>
<!ATTLIST twConstStats twSlack CDATA #IMPLIED>
<!ATTLIST twConstStats twLogLvls CDATA #IMPLIED>
<!ATTLIST twConstStats twErrors CDATA #IMPLIED>
<!ATTLIST twConstStats twPCFIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twAbsSlackIndex CDATA #IMPLIED>
<!ATTLIST twConstStats twTCType CDATA #IMPLIED>
<!ELEMENT twConstSummary (twConstName, twConstData?, twConstData*)>
<!ATTLIST twConstSummary PCFIndex CDATA #IMPLIED  slackIndex CDATA #IMPLIED>
<!ELEMENT twConstData EMPTY>
<!ATTLIST twConstData type CDATA #IMPLIED  units (MHz | ns) "ns" slack CDATA #IMPLIED
					  best CDATA #IMPLIED requested CDATA #IMPLIED
					  errors CDATA #IMPLIED
					  score CDATA #IMPLIED>
<!ELEMENT twTimeGrpRpt (twTimeGrp)*>
<!ELEMENT twTimeGrp (twTimeGrpName, twCompList?, twBELList?, twMacList?, twBlockList?, twSigList?, twPinList?)>
<!ELEMENT twTimeGrpName (#PCDATA)>
<!ELEMENT twCompList (twCompName+)>
<!ELEMENT twCompName (#PCDATA)>
<!ELEMENT twSigList (twSigName+)>
<!ELEMENT twSigName (#PCDATA)>
<!ELEMENT twBELList (twBELName+)>
<!ELEMENT twBELName (#PCDATA)>
<!ELEMENT twBlockList (twBlockName+)>
<!ELEMENT twBlockName (#PCDATA)>
<!ELEMENT twMacList (twMacName+)>
<!ELEMENT twMacName (#PCDATA)>
<!ELEMENT twPinList (twPinName+)>
<!ELEMENT twPinName (#PCDATA)>
<!ELEMENT twUnmetConstCnt (#PCDATA)>
<!ELEMENT twDataSheet (twSUH2ClkList*, (twClk2PadList|twClk2OutList)*, twClk2SUList*, twPad2PadList?, twOffsetTables?)>
<!ATTLIST twDataSheet twNameLen CDATA #REQUIRED>
<!ELEMENT twSUH2ClkList (twDest, twSUH2Clk+)>
<!ATTLIST twSUH2ClkList twDestWidth CDATA #IMPLIED>
<!ATTLIST twSUH2ClkList twPhaseWidth CDATA #IMPLIED>
<!ELEMENT twSUH2Clk (twSrc, twSUHTime, twSUHTime?)> 
<!ELEMENT twSUHTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHTime twInternalClk CDATA #IMPLIED>
<!ATTLIST twSUHTime twClkPhase CDATA #IMPLIED>
<!ELEMENT twSU2ClkTime (#PCDATA)>
<!ATTLIST twSU2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twH2ClkTime (#PCDATA)>
<!ATTLIST twH2ClkTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2PadList (twSrc, twClk2Pad+)>
<!ELEMENT twClk2Pad (twDest, twTime)>
<!ELEMENT twTime (#PCDATA)>
<!ATTLIST twTime twEdge (twRising | twFalling | twIndet) #REQUIRED>
<!ELEMENT twClk2OutList (twSrc, twClk2Out+)>
<!ATTLIST twClk2OutList twDestWidth CDATA #REQUIRED>
<!ATTLIST twClk2OutList twPhaseWidth CDATA #REQUIRED>
<!ELEMENT twClk2Out EMPTY>
<!ATTLIST twClk2Out twOutPad CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMinEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxTime CDATA #REQUIRED>
<!ATTLIST twClk2Out twMaxEdge CDATA #REQUIRED>
<!ATTLIST twClk2Out twInternalClk CDATA #REQUIRED>
<!ATTLIST twClk2Out twClkPhase CDATA #REQUIRED>
<!ELEMENT twClk2SUList (twDest, twClk2SU+)>
<!ATTLIST twClk2SUList twDestWidth CDATA #IMPLIED>
<!ELEMENT twClk2SU (twSrc, twRiseRise?, twFallRise?, twRiseFall?, twFallFall?)>
<!ELEMENT twRiseRise (#PCDATA)>
<!ELEMENT twFallRise (#PCDATA)>
<!ELEMENT twRiseFall (#PCDATA)>
<!ELEMENT twFallFall (#PCDATA)>
<!ELEMENT twPad2PadList (twPad2Pad+)>
<!ATTLIST twPad2PadList twSrcWidth CDATA #IMPLIED>
<!ATTLIST twPad2PadList twDestWidth CDATA #IMPLIED>
<!ELEMENT twPad2Pad (twSrc, twDest, twDel)>
<!ELEMENT twOffsetTables (twOffsetInTable*,twOffsetOutTable*)>
<!ELEMENT twOffsetInTable (twConstName, twOffInTblRow*)>
<!ATTLIST twOffsetInTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstWindow CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetup CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHold CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstSetupSlack CDATA #IMPLIED>
<!ATTLIST twOffsetInTable twWorstHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffsetOutTable (twConstName, twOffOutTblRow*)>
<!ATTLIST twOffsetOutTable twDestWidth CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMinSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twMaxSlack CDATA #IMPLIED>
<!ATTLIST twOffsetOutTable twRelSkew CDATA #IMPLIED>
<!ELEMENT twOffInTblRow (twSrc, twSUHSlackTime*)>       
<!ELEMENT twSUHSlackTime (twSU2ClkTime?,twH2ClkTime?)>
<!ATTLIST twSUHSlackTime twSetupSlack CDATA #IMPLIED  twHoldSlack CDATA #IMPLIED>
<!ELEMENT twOffOutTblRow EMPTY>
<!ATTLIST twOffOutTblRow twOutPad CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twSlack CDATA #IMPLIED>
<!ATTLIST twOffOutTblRow twRelSkew CDATA #IMPLIED>
<!ELEMENT twNonDedClks ((twWarn | twInfo), twNonDedClk+)>
<!ELEMENT twNonDedClk (#PCDATA)>
<!ELEMENT twSum ( twErrCnt, twScore, twConstCov, twStats)>
<!ELEMENT twScore (#PCDATA)>
<!ELEMENT twConstCov (twPathCnt, twNetCnt, twConnCnt, twPct?)>
<!ELEMENT twPathCnt (#PCDATA)>
<!ELEMENT twNetCnt (#PCDATA)>
<!ELEMENT twConnCnt (#PCDATA)>
<!ELEMENT twPct (#PCDATA)>
<!ELEMENT twStats ( twMinPer?, twFootnote?, twMaxFreq?, twMaxCombDel?, twMaxFromToDel?, twMaxNetDel?, twMaxNetSkew?, twMaxInAfterClk?, twMinInBeforeClk?, twMaxOutBeforeClk?, twMinOutAfterClk?, (twInfo | twWarn)*)>
<!ELEMENT twMaxCombDel (#PCDATA)>
<!ELEMENT twMaxFromToDel (#PCDATA)>
<!ELEMENT twMaxNetDel (#PCDATA)>
<!ELEMENT twMaxNetSkew (#PCDATA)>
<!ELEMENT twMaxInAfterClk (#PCDATA)>
<!ELEMENT twMinInBeforeClk (#PCDATA)>
<!ELEMENT twMaxOutBeforeClk (#PCDATA)>
<!ELEMENT twMinOutAfterClk (#PCDATA)>
<!ELEMENT twFoot (twFootnoteExplanation*, twTimestamp)>
<!ELEMENT twTimestamp (#PCDATA)>
<!ELEMENT twFootnoteExplanation EMPTY>
<!ATTLIST twFootnoteExplanation number CDATA #REQUIRED>
<!ATTLIST twFootnoteExplanation text CDATA #REQUIRED>
<!ELEMENT twClientInfo (twClientName, twAttrList?)>
<!ELEMENT twClientName (#PCDATA)>
<!ELEMENT twAttrList (twAttrListItem)*>
<!ELEMENT twAttrListItem (twName, twValue*)>
<!ELEMENT twName (#PCDATA)>
<!ELEMENT twValue (#PCDATA)>
]>
<twReport><twHead anchorID="1"><twExecVer>Release 14.4 Trace  (lin64)</twExecVer><twCopyright>Copyright (c) 1995-2012 Xilinx, Inc.  All rights reserved.</twCopyright><twCmdLine>/home/yuta/Xilinx/14.4/ISE_DS/ISE/bin/lin64/unwrapped/trce -intstyle ise -v 3
-s 1 -n 3 -fastpaths -xml top.twx top.ncd -o top.twr top.pcf

</twCmdLine><twDesign>top.ncd</twDesign><twDesignPath>top.ncd</twDesignPath><twPCF>top.pcf</twPCF><twPcfPath>top.pcf</twPcfPath><twDevInfo arch="virtex5" pkg="ff1136"><twDevName>xc5vlx50t</twDevName><twSpeedGrade>-1</twSpeedGrade><twSpeedVer>PRODUCTION 1.73 2012-12-04, STEPPING level 0</twSpeedVer></twDevInfo><twRptInfo twRptLvl="twVerbose" twReportMinPaths="true"  dlyHyperLnks="t" ><twEndptLimit>3</twEndptLimit></twRptInfo><twEnvVar name="NONE" description="No environment variables were set" /></twHead><twInfo anchorID="2">INFO:Timing:3412 - To improve timing, see the Timing Closure User Guide (UG612).</twInfo><twInfo anchorID="3">INFO:Timing:2752 - To get complete path coverage, use the unconstrained paths option. All paths that are not constrained will be reported in the unconstrained paths section(s) of the report.</twInfo><twInfo anchorID="4">INFO:Timing:3339 - The clock-to-out numbers in this timing report are based on a 50 Ohm transmission line loading model.  For the details of this model, and for more information on accounting for different loading conditions, please see the device datasheet.</twInfo><twBody><twVerboseRpt><twConst anchorID="5" twConstType="PERIOD" ><twConstHead uID="1"><twConstName UCFConstName="" ScopeName="">TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 14.52 ns HIGH 50%;</twConstName><twItemCnt>46969198</twItemCnt><twErrCntSetup>0</twErrCntSetup><twErrCntEndPt>0</twErrCntEndPt><twErrCntHold twRaceChecked="TRUE">0</twErrCntHold><twErrCntPinLimit>0</twErrCntPinLimit><twEndPtCnt>18538</twEndPtCnt><twPathErrCnt>0</twPathErrCnt><twMinPer>14.476</twMinPer></twConstHead><twPathRptBanner iPaths="9381" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath_map/fpuout_20 (SLICE_X29Y43.A1), 9381 paths
</twPathRptBanner><twPathRpt anchorID="6"><twConstPath anchorID="7" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.044</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_20</twDest><twTotPathDel>14.151</twTotPathDel><twClkSkew dest = "1.101" src = "1.391">0.290</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_20</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6441</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7081</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>datapath_map/fpuout&lt;20&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;20&gt;1421</twBEL><twBEL>datapath_map/fpuout_20</twBEL></twPathDel><twLogDel>6.402</twLogDel><twRouteDel>7.749</twRouteDel><twTotDel>14.151</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="8"><twConstPath anchorID="9" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_20</twDest><twTotPathDel>14.149</twTotPathDel><twClkSkew dest = "1.101" src = "1.391">0.290</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_20</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6441</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7082</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>datapath_map/fpuout&lt;20&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;20&gt;1421</twBEL><twBEL>datapath_map/fpuout_20</twBEL></twPathDel><twLogDel>6.399</twLogDel><twRouteDel>7.750</twRouteDel><twTotDel>14.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="10"><twConstPath anchorID="11" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.046</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_20</twDest><twTotPathDel>14.149</twTotPathDel><twClkSkew dest = "1.101" src = "1.391">0.290</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_20</twDest><twLogLvls>20</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6442</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7081</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.AMUX</twSite><twDelType>Tcina</twDelType><twDelInfo twEdge="twRising">0.274</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X29Y43.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.022</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;20&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X29Y43.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.026</twDelInfo><twComp>datapath_map/fpuout&lt;20&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;20&gt;1421</twBEL><twBEL>datapath_map/fpuout_20</twBEL></twPathDel><twLogDel>6.399</twLogDel><twRouteDel>7.750</twRouteDel><twTotDel>14.149</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>45.2</twPctLog><twPctRoute>54.8</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1357228" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath_map/pc_25 (SLICE_X23Y77.C6), 1357228 paths
</twPathRptBanner><twPathRpt anchorID="12"><twConstPath anchorID="13" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.083</twSlack><twSrc BELType="RAM">datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType="FF">datapath_map/pc_25</twDest><twTotPathDel>14.181</twTotPathDel><twClkSkew dest = "0.493" src = "0.714">0.221</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType='FF'>datapath_map/pc_25</twDest><twLogLvls>12</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADOL12</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/register_file_map/Mram_regf</twComp><twBEL>datapath_map/register_file_map/Mram_regf</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.575</twDelInfo><twComp>datapath_map/read_data1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT_mux0004</twComp><twBEL>datapath_map/data_in1&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>datapath_map/data_in1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;11048</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;6648</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;11048</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N977</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;25861</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd46</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;12&gt;_bdd13</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;2422</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;11&gt;_bdd39</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;11&gt;192</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;11&gt;_bdd39</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;17&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;17&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluout&lt;25&gt;</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;25&gt;1305</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>datapath_map/data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp><twBEL>datapath_map/aluzero_cmp_eq000035</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp><twBEL>datapath_map/aluzero_cmp_eq0000130_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N1306</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/pc&lt;2&gt;</twComp><twBEL>datapath_map/pccont</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath_map/pccont</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>datapath_map/pc&lt;26&gt;</twComp><twBEL>datapath_map/pc_25_rstpot</twBEL><twBEL>datapath_map/pc_25</twBEL></twPathDel><twLogDel>3.243</twLogDel><twRouteDel>10.938</twRouteDel><twTotDel>14.181</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>22.9</twPctLog><twPctRoute>77.1</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="14"><twConstPath anchorID="15" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.211</twSlack><twSrc BELType="RAM">datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType="FF">datapath_map/pc_25</twDest><twTotPathDel>14.053</twTotPathDel><twClkSkew dest = "0.493" src = "0.714">0.221</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType='FF'>datapath_map/pc_25</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOBDOL10</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/register_file_map/Mram_regf</twComp><twBEL>datapath_map/register_file_map/Mram_regf</twBEL></twPathDel><twPathDel><twSite>SLICE_X18Y75.B6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">1.053</twDelInfo><twComp>datapath_map/read_data1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X18Y75.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N1058</twComp><twBEL>datapath_map/data_in1&lt;26&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X19Y74.C5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.361</twDelInfo><twComp>N598</twComp></twPathDel><twPathDel><twSite>SLICE_X19Y74.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/data_in1&lt;19&gt;</twComp><twBEL>datapath_map/data_in1&lt;26&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y74.D1</twSite><twDelType>net</twDelType><twFanCnt>8</twFanCnt><twDelInfo twEdge="twRising">1.093</twDelInfo><twComp>datapath_map/data_in1&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y74.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;1211</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;44411</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y76.D6</twSite><twDelType>net</twDelType><twFanCnt>34</twFanCnt><twDelInfo twEdge="twRising">0.990</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;1211</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd27</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;1277</twBEL></twPathDel><twPathDel><twSite>SLICE_X3Y72.A6</twSite><twDelType>net</twDelType><twFanCnt>115</twFanCnt><twDelInfo twEdge="twRising">1.004</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd27</twComp></twPathDel><twPathDel><twSite>SLICE_X3Y72.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N734</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;246</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.A1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.063</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd446</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd595</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;15&gt;1218</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y74.B3</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.744</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;15&gt;_bdd24</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y74.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd595</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;17&gt;71</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y76.B4</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.875</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd6</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y76.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluout&lt;10&gt;</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;9&gt;1180</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y76.A1</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.052</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;9&gt;1180</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluout&lt;10&gt;</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;9&gt;1266</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y78.B1</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">1.038</twDelInfo><twComp>datapath_map/data_out&lt;9&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y78.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd298</twComp><twBEL>datapath_map/aluzero_cmp_eq0000194_SW0_SW0_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X11Y78.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.224</twDelInfo><twComp>N933</twComp></twPathDel><twPathDel><twSite>SLICE_X11Y78.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd298</twComp><twBEL>datapath_map/aluzero_cmp_eq0000236</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y76.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.680</twDelInfo><twComp>datapath_map/aluzero_cmp_eq0000236</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/pc&lt;2&gt;</twComp><twBEL>datapath_map/pccont</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath_map/pccont</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>datapath_map/pc&lt;26&gt;</twComp><twBEL>datapath_map/pc_25_rstpot</twBEL><twBEL>datapath_map/pc_25</twBEL></twPathDel><twLogDel>3.337</twLogDel><twRouteDel>10.716</twRouteDel><twTotDel>14.053</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>23.7</twPctLog><twPctRoute>76.3</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="16"><twConstPath anchorID="17" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.217</twSlack><twSrc BELType="RAM">datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType="FF">datapath_map/pc_25</twDest><twTotPathDel>14.047</twTotPathDel><twClkSkew dest = "0.493" src = "0.714">0.221</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="21"><twSrc BELType='RAM'>datapath_map/register_file_map/Mram_regf</twSrc><twDest BELType='FF'>datapath_map/pc_25</twDest><twLogLvls>13</twLogLvls><twSrcSite>RAMB36_X0Y14.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X0Y14.DOADOL12</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/register_file_map/Mram_regf</twComp><twBEL>datapath_map/register_file_map/Mram_regf</twBEL></twPathDel><twPathDel><twSite>SLICE_X15Y73.D6</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.969</twDelInfo><twComp>datapath_map/read_data1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X15Y73.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N638</twComp><twBEL>datapath_map/data_in1&lt;12&gt;1_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X14Y73.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.378</twDelInfo><twComp>N638</twComp></twPathDel><twPathDel><twSite>SLICE_X14Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT_mux0004</twComp><twBEL>datapath_map/data_in1&lt;12&gt;1</twBEL></twPathDel><twPathDel><twSite>SLICE_X9Y75.D2</twSite><twDelType>net</twDelType><twFanCnt>10</twFanCnt><twDelInfo twEdge="twRising">1.365</twDelInfo><twComp>datapath_map/data_in1&lt;12&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X9Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;11048</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;6648</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y75.A4</twSite><twDelType>net</twDelType><twFanCnt>19</twFanCnt><twDelInfo twEdge="twRising">0.950</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;11048</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y75.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>N977</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;25861</twBEL></twPathDel><twPathDel><twSite>SLICE_X10Y73.A2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.962</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd46</twComp></twPathDel><twPathDel><twSite>SLICE_X10Y73.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;12&gt;_bdd13</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;0&gt;2422</twBEL></twPathDel><twPathDel><twSite>SLICE_X6Y75.D5</twSite><twDelType>net</twDelType><twFanCnt>6</twFanCnt><twDelInfo twEdge="twRising">0.846</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;0&gt;_bdd23</twComp></twPathDel><twPathDel><twSite>SLICE_X6Y75.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;11&gt;_bdd39</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;11&gt;192</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.D5</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.956</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;11&gt;_bdd39</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;17&gt;41</twBEL></twPathDel><twPathDel><twSite>SLICE_X8Y77.C1</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.891</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp></twPathDel><twPathDel><twSite>SLICE_X8Y77.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd10</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;17&gt;31</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y80.C2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">1.134</twDelInfo><twComp>datapath_map/alu_map/DATA_OUT&lt;17&gt;_bdd5</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y80.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluout&lt;25&gt;</twComp><twBEL>datapath_map/alu_map/DATA_OUT&lt;25&gt;1305</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.D3</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.769</twDelInfo><twComp>datapath_map/data_out&lt;25&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp><twBEL>datapath_map/aluzero_cmp_eq000035</twBEL></twPathDel><twPathDel><twSite>SLICE_X13Y76.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.139</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp></twPathDel><twPathDel><twSite>SLICE_X13Y76.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/aluzero_cmp_eq000035</twComp><twBEL>datapath_map/aluzero_cmp_eq0000130_SW0</twBEL></twPathDel><twPathDel><twSite>SLICE_X22Y76.A3</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.812</twDelInfo><twComp>N1306</twComp></twPathDel><twPathDel><twSite>SLICE_X22Y76.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/pc&lt;2&gt;</twComp><twBEL>datapath_map/pccont</twBEL></twPathDel><twPathDel><twSite>SLICE_X23Y77.C6</twSite><twDelType>net</twDelType><twFanCnt>32</twFanCnt><twDelInfo twEdge="twRising">0.539</twDelInfo><twComp>datapath_map/pccont</twComp></twPathDel><twPathDel><twSite>SLICE_X23Y77.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.029</twDelInfo><twComp>datapath_map/pc&lt;26&gt;</twComp><twBEL>datapath_map/pc_25_rstpot</twBEL><twBEL>datapath_map/pc_25</twBEL></twPathDel><twLogDel>3.337</twLogDel><twRouteDel>10.710</twRouteDel><twTotDel>14.047</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>23.8</twPctLog><twPctRoute>76.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="9644" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath_map/fpuout_26 (SLICE_X30Y40.D2), 9644 paths
</twPathRptBanner><twPathRpt anchorID="18"><twConstPath anchorID="19" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.128</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_26</twDest><twTotPathDel>14.091</twTotPathDel><twClkSkew dest = "1.125" src = "1.391">0.266</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_26</twDest><twLogLvls>21</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6441</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7081</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>datapath_map/fpuout&lt;26&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;26&gt;2531</twBEL><twBEL>datapath_map/fpuout_26</twBEL></twPathDel><twLogDel>6.571</twLogDel><twRouteDel>7.520</twRouteDel><twTotDel>14.091</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="20"><twConstPath anchorID="21" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_26</twDest><twTotPathDel>14.089</twTotPathDel><twClkSkew dest = "1.125" src = "1.391">0.266</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_26</twDest><twLogLvls>21</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.291</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6441</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.481</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7082</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>datapath_map/fpuout&lt;26&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;26&gt;2531</twBEL><twBEL>datapath_map/fpuout_26</twBEL></twPathDel><twLogDel>6.568</twLogDel><twRouteDel>7.521</twRouteDel><twTotDel>14.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRpt anchorID="22"><twConstPath anchorID="23" twDataPathType="twDataPathMaxDelay" constType="period"><twSlack>0.130</twSlack><twSrc BELType="RAM">datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType="FF">datapath_map/fpuout_26</twDest><twTotPathDel>14.089</twTotPathDel><twClkSkew dest = "1.125" src = "1.391">0.266</twClkSkew><twDelConst>14.520</twDelConst><twClkUncert fSysJit="0.070" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="((TSJ^2 + TIJ^2)^1/2 + DJ) / 2 + PE">0.035</twClkUncert><twDetPath maxSiteLen="19"><twSrc BELType='RAM'>datapath_map/fpr_map/Mram_regf_ren</twSrc><twDest BELType='FF'>datapath_map/fpuout_26</twDest><twLogLvls>21</twLogLvls><twSrcSite>RAMB36_X1Y6.CLKARDCLKL</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="0.000">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>RAMB36_X1Y6.DOBDOL0</twSite><twDelType>Trcko_DO</twDelType><twDelInfo twEdge="twRising">2.180</twDelInfo><twComp>datapath_map/fpr_map/Mram_regf_ren</twComp><twBEL>datapath_map/fpr_map/Mram_regf_ren</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y32.C3</twSite><twDelType>net</twDelType><twFanCnt>27</twFanCnt><twDelInfo twEdge="twRising">1.685</twDelInfo><twComp>datapath_map/fs_out&lt;16&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y32.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000008ed</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh1061</twBEL></twPathDel><twPathDel><twSite>SLICE_X41Y31.C4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.521</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh106</twComp></twPathDel><twPathDel><twSite>SLICE_X41Y31.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/num&lt;21&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Sh501</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y30.D4</twSite><twDelType>net</twDelType><twFanCnt>3</twFanCnt><twDelInfo twEdge="twRising">0.538</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh50</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y30.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei407_F</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei407</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.311</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei407</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei291</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei4711</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei471_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.277</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei471</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei503</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y29.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.301</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei503</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y29.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei237</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei570_G</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei570</twBEL></twPathDel><twPathDel><twSite>SLICE_X39Y31.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.471</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei570</twComp></twPathDel><twPathDel><twSite>SLICE_X39Y31.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/e&lt;2&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6141</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei614_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X38Y31.D6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.292</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei614</twComp></twPathDel><twPathDel><twSite>SLICE_X38Y31.CMUX</twSite><twDelType>Topdc</twDelType><twDelInfo twEdge="twRising">0.389</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Sh1</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei6442</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei644_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X42Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twRising">0.480</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei644</twComp></twPathDel><twPathDel><twSite>SLICE_X42Y30.CMUX</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.392</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_eoffset_Madd_lut&lt;4&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei7081</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/hosei708_f7</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.C6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.305</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei708</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.C</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei732</twBEL></twPathDel><twPathDel><twSite>SLICE_X43Y30.D5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.226</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei732</twComp></twPathDel><twPathDel><twSite>SLICE_X43Y30.D</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei778</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.A6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.652</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei778</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.A</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei867</twBEL></twPathDel><twPathDel><twSite>SLICE_X33Y32.B6</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.135</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei867</twComp></twPathDel><twPathDel><twSite>SLICE_X33Y32.B</twSite><twDelType>Tilo</twDelType><twDelInfo twEdge="twRising">0.094</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp><twBEL>datapath_map/fpu_map/ftoi_map/hosei932</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y34.A5</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.534</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/hosei</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y34.COUT</twSite><twDelType>Topcya</twDelType><twDelInfo twEdge="twRising">0.499</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_lut&lt;0&gt;</twBEL><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y35.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;3&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y35.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y36.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;7&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y36.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y37.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;11&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y37.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y38.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;15&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y38.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y39.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;19&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y39.COUT</twSite><twDelType>Tbyp</twDelType><twDelInfo twEdge="twRising">0.104</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X28Y40.CIN</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.000</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;23&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X28Y40.CMUX</twSite><twDelType>Tcinc</twDelType><twDelInfo twEdge="twRising">0.337</twDelInfo><twComp>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twComp><twBEL>datapath_map/fpu_map/ftoi_map/Madd_answer_cy&lt;27&gt;</twBEL></twPathDel><twPathDel><twSite>SLICE_X30Y40.D2</twSite><twDelType>net</twDelType><twFanCnt>1</twFanCnt><twDelInfo twEdge="twRising">0.793</twDelInfo><twComp>datapath_map/fpu_map/qftoi&lt;26&gt;</twComp></twPathDel><twPathDel><twSite>SLICE_X30Y40.CLK</twSite><twDelType>Tas</twDelType><twDelInfo twEdge="twRising">0.028</twDelInfo><twComp>datapath_map/fpuout&lt;26&gt;</twComp><twBEL>datapath_map/fpu_map/R&lt;26&gt;2531</twBEL><twBEL>datapath_map/fpuout_26</twBEL></twPathDel><twLogDel>6.568</twLogDel><twRouteDel>7.521</twRouteDel><twTotDel>14.089</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>46.6</twPctLog><twPctRoute>53.4</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner sType="PathClass">Hold Paths: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 14.52 ns HIGH 50%;
</twPathRptBanner><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram_map/blockram_map/Mram_ram7 (RAMB36_X0Y15.ADDRAU10), 1 path
</twPathRptBanner><twPathRpt anchorID="24"><twConstPath anchorID="25" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.314</twSlack><twSrc BELType="FF">datapath_map/aluout_12</twSrc><twDest BELType="RAM">ram_map/blockram_map/Mram_ram7</twDest><twTotPathDel>0.514</twTotPathDel><twClkSkew dest = "0.742" src = "0.542">-0.200</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>datapath_map/aluout_12</twSrc><twDest BELType='RAM'>ram_map/blockram_map/Mram_ram7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X9Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>datapath_map/aluout&lt;12&gt;</twComp><twBEL>datapath_map/aluout_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAU10</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>datapath_map/aluout&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKU</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ram_map/blockram_map/Mram_ram7</twComp><twBEL>ram_map/blockram_map/Mram_ram7</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point ram_map/blockram_map/Mram_ram7 (RAMB36_X0Y15.ADDRAL10), 1 path
</twPathRptBanner><twPathRpt anchorID="26"><twConstPath anchorID="27" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.319</twSlack><twSrc BELType="FF">datapath_map/aluout_12</twSrc><twDest BELType="RAM">ram_map/blockram_map/Mram_ram7</twDest><twTotPathDel>0.514</twTotPathDel><twClkSkew dest = "0.737" src = "0.542">-0.195</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="23"><twSrc BELType='FF'>datapath_map/aluout_12</twSrc><twDest BELType='RAM'>ram_map/blockram_map/Mram_ram7</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X9Y77.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X9Y77.CQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>datapath_map/aluout&lt;12&gt;</twComp><twBEL>datapath_map/aluout_12</twBEL></twPathDel><twPathDel><twSite>RAMB36_X0Y15.ADDRAL10</twSite><twDelType>net</twDelType><twFanCnt>67</twFanCnt><twDelInfo twEdge="twFalling">0.394</twDelInfo><twComp>datapath_map/aluout&lt;12&gt;</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>RAMB36_X0Y15.CLKARDCLKL</twSite><twDelType>Trckc_ADDRA</twDelType><twDelInfo twEdge="twFalling">-0.294</twDelInfo><twComp>ram_map/blockram_map/Mram_ram7</twComp><twBEL>ram_map/blockram_map/Mram_ram7</twBEL></twPathDel><twLogDel>0.120</twLogDel><twRouteDel>0.394</twRouteDel><twTotDel>0.514</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>23.3</twPctLog><twPctRoute>76.7</twPctRoute></twDetPath></twConstPath></twPathRpt><twPathRptBanner iPaths="1" iCriticalPaths="0" sType="EndPoint">Paths for end point datapath_map/fpu_map/fdiv_map/blk0000003f (SLICE_X44Y6.AX), 1 path
</twPathRptBanner><twPathRpt anchorID="28"><twConstPath anchorID="29" twDataPathType="twDataPathMinDelay" constType="period"><twSlack>0.321</twSlack><twSrc BELType="FF">datapath_map/fpu_map/fdiv_map/blk00000056</twSrc><twDest BELType="FF">datapath_map/fpu_map/fdiv_map/blk0000003f</twDest><twTotPathDel>0.331</twTotPathDel><twClkSkew dest = "0.142" src = "0.132">-0.010</twClkSkew><twDelConst>0.000</twDelConst><twClkUncert fSysJit="0.000" fInputJit="0.000" fDCMJit="0.000" fPhaseErr="0.000" sEqu="">0.000</twClkUncert><twDetPath maxSiteLen="15"><twSrc BELType='FF'>datapath_map/fpu_map/fdiv_map/blk00000056</twSrc><twDest BELType='FF'>datapath_map/fpu_map/fdiv_map/blk0000003f</twDest><twLogLvls>0</twLogLvls><twSrcSite>SLICE_X45Y6.CLK</twSrcSite><twSrcClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twSrcClk><twPathDel><twSite>SLICE_X45Y6.BQ</twSite><twDelType>Tcko</twDelType><twDelInfo twEdge="twFalling">0.414</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig00000797</twComp><twBEL>datapath_map/fpu_map/fdiv_map/blk00000056</twBEL></twPathDel><twPathDel><twSite>SLICE_X44Y6.AX</twSite><twDelType>net</twDelType><twFanCnt>2</twFanCnt><twDelInfo twEdge="twFalling">0.153</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig00000732</twComp></twPathDel><twPathDel twHoldTime="TRUE"><twSite>SLICE_X44Y6.CLK</twSite><twDelType>Tckdi</twDelType><twDelInfo twEdge="twFalling">-0.236</twDelInfo><twComp>datapath_map/fpu_map/fdiv_map/sig000007ac</twComp><twBEL>datapath_map/fpu_map/fdiv_map/blk0000003f</twBEL></twPathDel><twLogDel>0.178</twLogDel><twRouteDel>0.153</twRouteDel><twTotDel>0.331</twTotDel><twDestClk twEdge ="twRising" twArriveTime ="14.520">ZCLKMA_1_OBUF</twDestClk><twPctLog>53.8</twPctLog><twPctRoute>46.2</twPctRoute></twDetPath></twConstPath></twPathRpt><twPinLimitRpt anchorID="30"><twPinLimitBanner>Component Switching Limit Checks: TS_SYS_CLK = PERIOD TIMEGRP &quot;SYS_CLK&quot; 14.52 ns HIGH 50%;</twPinLimitBanner><twPinLimit anchorID="31" type="MINPERIOD" name="Tdspper_MULP" slack="12.298" period="14.520" constraintValue="14.520" deviceLimit="2.222" freqLimit="450.045" physResource="datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK" logResource="datapath_map/fpu_map/fmul_map/Madd_frc2_ans1/CLK" locationPin="DSP48_X0Y14.CLK" clockNet="ZCLKMA_1_OBUF"/><twPinLimit anchorID="32" type="MINPERIOD" name="Trper_CLKA" slack="12.298" period="14.520" constraintValue="14.520" deviceLimit="2.222" freqLimit="450.045" physResource="ram_map/blockram_map/Mram_ram10/CLKAL" logResource="ram_map/blockram_map/Mram_ram10/CLKAL" locationPin="RAMB36_X0Y22.CLKARDCLKL" clockNet="ZCLKMA_1_OBUF"/><twPinLimit anchorID="33" type="MINPERIOD" name="Trper_CLKA" slack="12.298" period="14.520" constraintValue="14.520" deviceLimit="2.222" freqLimit="450.045" physResource="ram_map/blockram_map/Mram_ram10/CLKAU" logResource="ram_map/blockram_map/Mram_ram10/CLKAU" locationPin="RAMB36_X0Y22.CLKARDCLKU" clockNet="ZCLKMA_1_OBUF"/></twPinLimitRpt></twConst><twUnmetConstCnt anchorID="34">0</twUnmetConstCnt><twDataSheet anchorID="35" twNameLen="15"><twClk2SUList anchorID="36" twDestWidth="5"><twDest>MCLK1</twDest><twClk2SU><twSrc>MCLK1</twSrc><twRiseRise>14.476</twRiseRise></twClk2SU></twClk2SUList><twOffsetTables></twOffsetTables></twDataSheet></twVerboseRpt></twBody><twSum anchorID="37"><twErrCnt>0</twErrCnt><twScore>0</twScore><twSetupScore>0</twSetupScore><twHoldScore>0</twHoldScore><twConstCov><twPathCnt>46969198</twPathCnt><twNetCnt>0</twNetCnt><twConnCnt>25153</twConnCnt></twConstCov><twStats anchorID="38"><twMinPer>14.476</twMinPer><twFootnote number="1" /><twMaxFreq>69.080</twMaxFreq></twStats></twSum><twFoot><twFootnoteExplanation  number="1" text="The minimum period statistic assumes all single cycle delays."></twFootnoteExplanation><twTimestamp>Tue Dec 10 17:56:31 2013 </twTimestamp></twFoot><twClientInfo anchorID="39"><twClientName>Trace</twClientName><twAttrList><twAttrListItem><twName>Trace Settings</twName><twValue>

Peak Memory Usage: 626 MB
</twValue></twAttrListItem></twAttrList></twClientInfo></twReport>
