
examples0/c/td3/td3_freertos_02/out/td3_freertos_02.elf:     file format elf32-littlearm
examples0/c/td3/td3_freertos_02/out/td3_freertos_02.elf
architecture: armv7e-m, flags 0x00000112:
EXEC_P, HAS_SYMS, D_PAGED
start address 0x1a0003a9

Program Header:
0x70000001 off    0x00014d90 vaddr 0x1a004d90 paddr 0x1a004d90 align 2**2
         filesz 0x00000008 memsz 0x00000008 flags r--
    LOAD off    0x000000a8 vaddr 0x100000a8 paddr 0x100000a8 align 2**16
         filesz 0x00000000 memsz 0x00002b70 flags rw-
    LOAD off    0x00010000 vaddr 0x1a000000 paddr 0x1a000000 align 2**16
         filesz 0x00004d98 memsz 0x00004d98 flags rwx
    LOAD off    0x00020000 vaddr 0x10000000 paddr 0x1a004d98 align 2**16
         filesz 0x000000a8 memsz 0x000000a8 flags rw-
private flags = 5000400: [Version5 EABI] [hard-float ABI]

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .text         00004d8c  1a000000  1a000000  00010000  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  1 .data         000000a8  10000000  1a004d98  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  2 .data_RAM2    00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
  3 .data_RAM3    00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
  4 .data_RAM4    00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
  5 .data_RAM5    00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
  6 .bss          00002b70  100000a8  100000a8  000100a8  2**2
                  ALLOC
  7 .bss_RAM2     00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
  8 .bss_RAM3     00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
  9 .bss_RAM4     00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
 10 .bss_RAM5     00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
 11 .init_array   00000004  1a004d8c  1a004d8c  00014d8c  2**2
                  CONTENTS, ALLOC, LOAD, DATA
 12 .ARM.exidx    00000008  1a004d90  1a004d90  00014d90  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
 13 .uninit_RESERVED 00000000  10000000  10000000  000200a8  2**2
                  CONTENTS
 14 .noinit_RAM2  00000000  10080000  10080000  000200a8  2**2
                  CONTENTS
 15 .noinit_RAM3  00000000  20000000  20000000  000200a8  2**2
                  CONTENTS
 16 .noinit_RAM4  00000000  20008000  20008000  000200a8  2**2
                  CONTENTS
 17 .noinit_RAM5  00000000  2000c000  2000c000  000200a8  2**2
                  CONTENTS
 18 .noinit       00000000  10002c18  10002c18  000200a8  2**2
                  CONTENTS
 19 .debug_info   00032ac2  00000000  00000000  000200a8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 20 .debug_abbrev 00007cf2  00000000  00000000  00052b6a  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 21 .debug_loc    0000fbce  00000000  00000000  0005a85c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 22 .debug_aranges 000010a8  00000000  00000000  0006a430  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 23 .debug_ranges 000013b0  00000000  00000000  0006b4d8  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 24 .debug_macro  0000b92e  00000000  00000000  0006c888  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 25 .debug_line   0001800a  00000000  00000000  000781b6  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 26 .debug_str    0002dead  00000000  00000000  000901c0  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 27 .comment      000000a7  00000000  00000000  000be06d  2**0
                  CONTENTS, READONLY
 28 .ARM.attributes 00000032  00000000  00000000  000be114  2**0
                  CONTENTS, READONLY
 29 .debug_frame  00002a54  00000000  00000000  000be148  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS
SYMBOL TABLE:
1a000000 l    d  .text	00000000 .text
10000000 l    d  .data	00000000 .data
10080000 l    d  .data_RAM2	00000000 .data_RAM2
20000000 l    d  .data_RAM3	00000000 .data_RAM3
20008000 l    d  .data_RAM4	00000000 .data_RAM4
2000c000 l    d  .data_RAM5	00000000 .data_RAM5
100000a8 l    d  .bss	00000000 .bss
10080000 l    d  .bss_RAM2	00000000 .bss_RAM2
20000000 l    d  .bss_RAM3	00000000 .bss_RAM3
20008000 l    d  .bss_RAM4	00000000 .bss_RAM4
2000c000 l    d  .bss_RAM5	00000000 .bss_RAM5
1a004d8c l    d  .init_array	00000000 .init_array
1a004d90 l    d  .ARM.exidx	00000000 .ARM.exidx
10000000 l    d  .uninit_RESERVED	00000000 .uninit_RESERVED
10080000 l    d  .noinit_RAM2	00000000 .noinit_RAM2
20000000 l    d  .noinit_RAM3	00000000 .noinit_RAM3
20008000 l    d  .noinit_RAM4	00000000 .noinit_RAM4
2000c000 l    d  .noinit_RAM5	00000000 .noinit_RAM5
10002c18 l    d  .noinit	00000000 .noinit
00000000 l    d  .debug_info	00000000 .debug_info
00000000 l    d  .debug_abbrev	00000000 .debug_abbrev
00000000 l    d  .debug_loc	00000000 .debug_loc
00000000 l    d  .debug_aranges	00000000 .debug_aranges
00000000 l    d  .debug_ranges	00000000 .debug_ranges
00000000 l    d  .debug_macro	00000000 .debug_macro
00000000 l    d  .debug_line	00000000 .debug_line
00000000 l    d  .debug_str	00000000 .debug_str
00000000 l    d  .comment	00000000 .comment
00000000 l    d  .ARM.attributes	00000000 .ARM.attributes
00000000 l    d  .debug_frame	00000000 .debug_frame
00000000 l    df *ABS*	00000000 armv7m_startup.c
00000000 l    df *ABS*	00000000 vendor_interrupt.c
00000000 l    df *ABS*	00000000 crp.c
00000000 l    df *ABS*	00000000 main.c
1a000300 l     F .text	00000024 vTarea2
1a000324 l     F .text	00000028 vTarea1
00000000 l    df *ABS*	00000000 system.c
100000a8 l     O .bss	00000004 heap_end.5849
00000000 l    df *ABS*	00000000 heap_4.c
1a0004fc l     F .text	00000064 prvHeapInit
100000b0 l     O .bss	00002000 ucHeap
1a000560 l     F .text	00000058 prvInsertBlockIntoFreeList
100000ac l     O .bss	00000004 pxEnd
100020b0 l     O .bss	00000004 xBlockAllocatedBit
100020b4 l     O .bss	00000004 xFreeBytesRemaining
100020b8 l     O .bss	00000004 xMinimumEverFreeBytesRemaining
100020bc l     O .bss	00000008 xStart
00000000 l    df *ABS*	00000000 queue.c
1a00072c l     F .text	0000001e prvIsQueueFull
1a00074a l     F .text	0000001a prvIsQueueEmpty
1a000764 l     F .text	00000076 prvCopyDataToQueue
1a0007da l     F .text	00000024 prvCopyDataFromQueue
1a0007fe l     F .text	0000006e prvUnlockQueue
1a0008f0 l     F .text	00000022 prvInitialiseNewQueue
00000000 l    df *ABS*	00000000 list.c
00000000 l    df *ABS*	00000000 static_provider.c
100020c4 l     O .bss	00000190 uxIdleTaskStack.10798
10002254 l     O .bss	00000640 uxTimerTaskStack.10805
10002894 l     O .bss	00000060 xIdleTaskTCB.10797
100028f4 l     O .bss	00000060 xTimerTaskTCB.10804
00000000 l    df *ABS*	00000000 hooks.c
00000000 l    df *ABS*	00000000 tasks.c
1a000ee8 l     F .text	0000002c prvResetNextTaskUnblockTime
1a000f14 l     F .text	00000092 prvInitialiseNewTask
1a000fa8 l     F .text	00000068 prvInitialiseTaskLists
1a001010 l     F .text	000000ac prvAddNewTaskToReadyList
1a0010bc l     F .text	00000038 prvDeleteTCB
1a0010f4 l     F .text	0000004c prvCheckTasksWaitingTermination
1a001140 l     F .text	00000028 prvIdleTask
1a001168 l     F .text	00000098 prvAddCurrentTaskToDelayedList
10002958 l     O .bss	00000004 pxDelayedTaskList
1000295c l     O .bss	00000004 pxOverflowDelayedTaskList
10002960 l     O .bss	0000008c pxReadyTasksLists
100029ec l     O .bss	00000004 uxCurrentNumberOfTasks
100029f0 l     O .bss	00000004 uxDeletedTasksWaitingCleanUp
100029f4 l     O .bss	00000004 uxPendedTicks
100029f8 l     O .bss	00000004 uxSchedulerSuspended
100029fc l     O .bss	00000004 uxTaskNumber
10002a00 l     O .bss	00000004 uxTopReadyPriority
10002a04 l     O .bss	00000014 xDelayedTaskList1
10002a18 l     O .bss	00000014 xDelayedTaskList2
10002a2c l     O .bss	00000004 xNextTaskUnblockTime
10002a30 l     O .bss	00000004 xNumOfOverflows
10002a34 l     O .bss	00000014 xPendingReadyList
10002a48 l     O .bss	00000004 xSchedulerRunning
10002a4c l     O .bss	00000014 xSuspendedTaskList
10002a60 l     O .bss	00000014 xTasksWaitingTermination
10002a74 l     O .bss	00000004 xTickCount
10002a78 l     O .bss	00000004 xYieldPending
00000000 l    df *ABS*	00000000 timers.c
1a0019dc l     F .text	00000020 prvGetNextExpireTime
1a0019fc l     F .text	00000048 prvInsertTimerInActiveList
1a001a44 l     F .text	00000070 prvCheckForValidListAndQueue
1a001df4 l     F .text	00000016 prvTimerTask
1a001b84 l     F .text	00000078 prvSwitchTimerLists
1a001bfc l     F .text	0000002c prvSampleTimeNow
1a001c28 l     F .text	00000060 prvProcessExpiredTimer
1a001c88 l     F .text	00000074 prvProcessTimerOrBlockTask
1a001cfc l     F .text	000000f8 prvProcessReceivedCommands
10002a7c l     O .bss	00000004 pxCurrentTimerList
10002a80 l     O .bss	00000004 pxOverflowTimerList
10002a84 l     O .bss	000000a0 ucStaticTimerQueueStorage.11899
10002b24 l     O .bss	00000014 xActiveTimerList1
10002b38 l     O .bss	00000014 xActiveTimerList2
10002b4c l     O .bss	00000004 xLastTime.11848
10002b50 l     O .bss	00000050 xStaticTimerQueue.11898
10002ba0 l     O .bss	00000004 xTimerQueue
10002ba4 l     O .bss	00000004 xTimerTaskHandle
00000000 l    df *ABS*	00000000 port.c
1a001e0c l     F .text	00000040 prvTaskExitError
1a001e4c l     F .text	00000022 prvPortStartFirstTask
1a001e74 l     F .text	0000000e vPortEnableVFP
1a001ee0 l       .text	00000000 pxCurrentTCBConst2
1a001fc0 l       .text	00000000 pxCurrentTCBConst
10002ba8 l     O .bss	00000001 ucMaxSysCallPriority
10002bac l     O .bss	00000004 ulMaxPRIGROUPValue
10000008 l     O .data	00000004 uxCriticalNesting
00000000 l    df *ABS*	00000000 freertos_cm_support.c
00000000 l    df *ABS*	00000000 board.c
1a0021b4 l     F .text	00000044 Board_LED_Init
1a0021f8 l     F .text	00000040 Board_TEC_Init
1a002238 l     F .text	00000040 Board_GPIO_Init
1a002278 l     F .text	00000030 Board_ADC_Init
1a0022a8 l     F .text	00000038 Board_SPI_Init
1a0022e0 l     F .text	00000024 Board_I2C_Init
1a004b7c l     O .text	00000008 GpioButtons
1a004b84 l     O .text	0000000c GpioLeds
1a004b90 l     O .text	00000012 GpioPorts
00000000 l    df *ABS*	00000000 board_sysinit.c
1a004ba8 l     O .text	00000004 InitClkStates
1a004bac l     O .text	00000074 pinmuxing
00000000 l    df *ABS*	00000000 uart_18xx_43xx.c
1a002454 l     F .text	0000002c Chip_UART_GetIndex
1a004c20 l     O .text	00000008 UART_BClock
1a004c28 l     O .text	00000008 UART_PClock
00000000 l    df *ABS*	00000000 adc_18xx_43xx.c
1a0025b0 l     F .text	00000014 Chip_ADC_GetClockIndex
1a0025c4 l     F .text	00000032 getClkDiv
00000000 l    df *ABS*	00000000 chip_18xx_43xx.c
00000000 l    df *ABS*	00000000 clock_18xx_43xx.c
1a00268c l     F .text	000000a0 pll_calc_divs
1a00272c l     F .text	0000010c pll_get_frac
1a002838 l     F .text	00000048 Chip_Clock_FindBaseClock
1a002aa4 l     F .text	00000022 Chip_Clock_GetDivRate
10002bb4 l     O .bss	00000008 audio_usb_pll_freq
1a004c38 l     O .text	0000006c periph_to_base
00000000 l    df *ABS*	00000000 sysinit_18xx_43xx.c
1a004ca4 l     O .text	00000048 InitClkStates
00000000 l    df *ABS*	00000000 gpio_18xx_43xx.c
00000000 l    df *ABS*	00000000 i2c_18xx_43xx.c
1000000c l     O .data	00000038 i2c
00000000 l    df *ABS*	00000000 ssp_18xx_43xx.c
1a002df0 l     F .text	00000014 Chip_SSP_GetClockIndex
1a002e04 l     F .text	00000018 Chip_SSP_GetPeriphClockIndex
00000000 l    df *ABS*	00000000 sysinit.c
00000000 l    df *ABS*	00000000 sapi_usb_device.c
10002bbc l     O .bss	00000004 g_hUsb
00000000 l    df *ABS*	00000000 _aeabi_uldivmod.o
00000000 l    df *ABS*	00000000 libgcc2.c
00000000 l    df *ABS*	00000000 _dvmd_tls.o
00000000 l    df *ABS*	00000000 fflush.c
00000000 l    df *ABS*	00000000 findfp.c
1a0033a0 l     F .text	00000004 __fp_lock
1a0033b0 l     F .text	00000004 __fp_unlock
1a003468 l     F .text	000000f4 __sinit.part.0
00000000 l    df *ABS*	00000000 fwalk.c
00000000 l    df *ABS*	00000000 init.c
00000000 l    df *ABS*	00000000 lib_a-memcpy.o
00000000 l    df *ABS*	00000000 memset.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-vfprintf.c
1a0039e0 l     F .text	0000003a __sfputc_r
00000000 l    df *ABS*	00000000 nano-vfprintf_i.c
00000000 l    df *ABS*	00000000 printf.c
00000000 l    df *ABS*	00000000 puts.c
00000000 l    df *ABS*	00000000 stdio.c
00000000 l    df *ABS*	00000000 wbuf.c
00000000 l    df *ABS*	00000000 wsetup.c
00000000 l    df *ABS*	00000000 fvwrite.c
00000000 l    df *ABS*	00000000 makebuf.c
00000000 l    df *ABS*	00000000 lib_a-memchr.o
00000000 l    df *ABS*	00000000 memmove.c
00000000 l    df *ABS*	00000000 mlock.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 nano-mallocr.c
00000000 l    df *ABS*	00000000 impure.c
10000048 l     O .data	00000060 impure_data
00000000 l    df *ABS*	00000000 
1a004d90 l       .init_array	00000000 __init_array_end
1a004d8c l       .bss_RAM5	00000000 __preinit_array_end
1a004d8c l       .init_array	00000000 __init_array_start
1a004d8c l       .bss_RAM5	00000000 __preinit_array_start
1a004a64 g     F .text	00000010 _malloc_usable_size_r
1a0028cc g     F .text	0000001c Chip_Clock_GetDividerSource
1a000448 g     F .text	00000012 _isatty_r
1a004170 g     F .text	000000d8 _puts_r
1a0001ba  w    F .text	00000002 TIMER2_IRQHandler
1a00045a g     F .text	0000000a _lseek_r
1a000184  w    F .text	00000002 DebugMon_Handler
1a0001ba  w    F .text	00000002 RIT_IRQHandler
1a080000 g       *ABS*	00000000 __top_MFlashA512
1a0001ba  w    F .text	00000002 ADCHS_IRQHandler
1a000114 g       .text	00000000 __section_table_start
1a0001ba  w    F .text	00000002 FLASH_EEPROM_IRQHandler
1a001f28 g     F .text	0000002c vPortExitCritical
1a0012dc g     F .text	00000020 uxTaskPriorityGet
1a0001ba  w    F .text	00000002 I2C0_IRQHandler
1a004138 g     F .text	00000038 printf
1a00239a g     F .text	00000008 __stdio_init
1a0042c0 g     F .text	00000020 __sseek
1a003570 g     F .text	00000008 __sinit
1a0042e8 g     F .text	000000b0 __swbuf_r
1a00017a  w    F .text	00000002 HardFault_Handler
1a000d78 g     F .text	00000052 vQueueWaitForMessageRestricted
1a0033b4 g     F .text	0000002e __sfmoreglue
1a000000 g       *ABS*	00000000 __vectors_start__
1a00266a g     F .text	0000000c Chip_ADC_SetResolution
1a004a14 g     F .text	00000002 __malloc_unlock
1a001fc4 g     F .text	0000002c SysTick_Handler
1a0003a4  w    F .text	00000002 initialise_monitor_handles
1a0001ba  w    F .text	00000002 SDIO_IRQHandler
1a00233c g     F .text	0000001c Board_UARTGetChar
1a0001ba  w    F .text	00000002 ATIMER_IRQHandler
1a004940 g     F .text	000000ce memmove
1a00355c g     F .text	00000014 _cleanup
1a001f60 g     F .text	00000064 PendSV_Handler
1a000b24 g     F .text	000000ce xQueueGenericSendFromISR
1a000178  w    F .text	00000002 NMI_Handler
1a004d98 g       .ARM.exidx	00000000 __exidx_end
1a000150 g       .text	00000000 __data_section_table_end
1a0001ba  w    F .text	00000002 I2C1_IRQHandler
1a0001ba  w    F .text	00000002 UART1_IRQHandler
1a0001ba  w    F .text	00000002 GPIO5_IRQHandler
1a0001ba  w    F .text	00000002 CAN1_IRQHandler
10002954 g     O .bss	00000004 pxCurrentTCB
1a00043e g     F .text	0000000a _fstat_r
53ff74e6 g       *ABS*	00000000 __valid_user_code_checksum
1a00427c g     F .text	00000004 __seofread
1a004d98 g       .ARM.exidx	00000000 _etext
1a0001ba  w    F .text	00000002 USB1_IRQHandler
1a0001ba  w    F .text	00000002 I2S0_IRQHandler
1a0012fc g     F .text	000000e8 vTaskPrioritySet
1a001860 g     F .text	00000018 vTaskInternalSetTimeOutState
1a0001ba  w    F .text	00000002 TIMER3_IRQHandler
1a002b48 g     F .text	0000000c Chip_Clock_GetBaseClocktHz
1a0001ba  w    F .text	00000002 UART0_IRQHandler
1a0001a8 g     F .text	00000012 bss_init
1a002028 g     F .text	00000110 xPortStartScheduler
1a003698 g     F .text	00000134 memcpy
1a00176c g     F .text	00000030 vTaskPlaceOnEventList
1a0001ba  w    F .text	00000002 SGPIO_IRQHandler
1a0033a4 g     F .text	0000000c _cleanup_r
1a001ff0  w    F .text	00000038 vPortSetupTimerInterrupt
1a002ef8 g     F .text	00000000 .hidden __aeabi_uldivmod
10002c18 g       .noinit	00000000 _noinit
1a004248 g     F .text	00000010 puts
1a0006bc g     F .text	00000070 vPortFree
10000004 g     O .data	00000004 pcTextoTarea2
10002c10 g     O .bss	00000004 SystemCoreClock
1a002480 g     F .text	00000054 Chip_UART_Init
1a0001ba  w    F .text	00000002 ADC0_IRQHandler
1a002138 g     F .text	0000005c vPortValidateInterruptPriority
1a004108 g     F .text	0000002e _printf_r
1a000180  w    F .text	00000002 UsageFault_Handler
1a002bc4 g     F .text	0000004c Chip_Clock_GetRate
1a000de6 g     F .text	00000016 vListInsertEnd
1a0001ba  w    F .text	00000002 GPIO6_IRQHandler
1a0023dc g     F .text	0000006c Board_SetupClocking
20008000 g       *ABS*	00000000 __top_RamAHB32
1a0044a8 g     F .text	00000308 __sfvwrite_r
1a002f28 g     F .text	000002c2 .hidden __udivmoddi4
1a0004dc g     F .text	00000020 _sbrk_r
1a004b78 g     O .text	00000004 ExtRateIn
1a0001ba  w    F .text	00000002 IntDefaultHandler
1a000300 g       .text	00000000 __CRP_WORD_END__
1a000464 g     F .text	0000004e _read_r
1a000de0 g     F .text	00000006 vListInitialiseItem
1a0001ba  w    F .text	00000002 GPIO1_IRQHandler
1a000bf4 g     F .text	0000015c xQueueReceive
10002bd0 g     O .bss	00000040 xQueueRegistry
1a00337c g     F .text	00000024 fflush
1a000e6c g     F .text	00000018 vApplicationGetTimerTaskMemory
1a0001ba  w    F .text	00000002 SSP0_IRQHandler
1a004d90 g       .ARM.exidx	00000000 __exidx_start
1a0002fc g     O .text	00000004 CRP_WORD
1a004d4c g     O .text	00000004 _global_impure_ptr
1a004a18 g     F .text	0000004c _realloc_r
1a003650 g     F .text	00000048 __libc_init_array
1a0001ba  w    F .text	00000002 ADC1_IRQHandler
1a0005b8 g     F .text	00000104 pvPortMalloc
1a003588 g     F .text	00000014 __fp_lock_all
1a002358 g     F .text	00000030 Board_Init
1a000432  w    F .text	00000002 _init
1a000dca g     F .text	00000016 vListInitialise
1a000114 g       .text	00000000 __data_section_table
1a001488 g     F .text	0000000c xTaskGetTickCount
1a0009a4 g     F .text	00000180 xQueueGenericSend
1a0001ba  w    F .text	00000002 RTC_IRQHandler
10002c18 g       .bss	00000000 _ebss
1a0001ba  w    F .text	00000002 TIMER0_IRQHandler
1a0003a8 g     F .text	00000088 Reset_Handler
20010000 g       *ABS*	00000000 __top_RamAHB_ETB16
1a0001ba  w    F .text	00000002 SPI_IRQHandler
1a002db4 g     F .text	0000003c Chip_I2C_SetClockRate
1a001928 g     F .text	000000b4 xTaskPriorityDisinherit
1a0001ba  w    F .text	00000002 LCD_IRQHandler
1a002880 g     F .text	0000004c Chip_Clock_EnableCrystal
10008000 g       *ABS*	00000000 __top_RamLoc32
1a0017d4 g     F .text	0000008c xTaskRemoveFromEventList
1a000eb0  w    F .text	0000001c vApplicationMallocFailedHook
1a00018a g     F .text	0000001e data_init
1a0001ba  w    F .text	00000002 TIMER1_IRQHandler
1a004cec g     O .text	00000020 __sf_fake_stderr
1a002d8c g     F .text	00000028 Chip_I2C_Init
1a0001ba  w    F .text	00000002 UART2_IRQHandler
1a002a3c g     F .text	00000068 Chip_Clock_GetMainPLLHz
1a000e84  w    F .text	0000002c vAssertCalled
1a002e1c g     F .text	00000012 Chip_SSP_SetClockRate
1a003a1c g     F .text	0000002e __sfputs_r
1a0001ba  w    F .text	00000002 GPIO2_IRQHandler
1a003578 g     F .text	00000002 __sfp_lock_acquire
1a0048a0 g     F .text	00000000 memchr
10002bc8 g     O .bss	00000004 task1
1a001878 g     F .text	00000084 xTaskCheckForTimeOut
1a00386c g     F .text	000000ac _free_r
1a002b20 g     F .text	00000028 Chip_Clock_GetBaseClock
100000a8 g       .bss	00000000 _bss
1a002638 g     F .text	00000032 Chip_ADC_SetSampleRate
10002bb0 g     O .bss	00000004 freeRtosInterruptCallback
10002bcc g     O .bss	00000004 task2
1a001478 g     F .text	00000010 vTaskSuspendAll
1a0001ba  w    F .text	00000002 I2S1_IRQHandler
1a002e2e g     F .text	0000003e Chip_SSP_SetBitRate
1a000e2e g     F .text	00000026 uxListRemove
1a002d68 g     F .text	00000002 Chip_GPIO_Init
10000000 g     O .data	00000004 pcTextoTarea1
1a004ba4 g     O .text	00000004 OscRateIn
1a001200 g     F .text	00000072 xTaskCreateStatic
10002c18 g       .noinit	00000000 _end_noinit
10008000 g       *ABS*	00000000 _vStackTop
1a0016a4 g     F .text	000000c8 vTaskSwitchContext
1a004108 g     F .text	0000002e _iprintf_r
1a0001ba  w    F .text	00000002 SSP1_IRQHandler
1a000912 g     F .text	00000092 xQueueGenericCreateStatic
1a00179c g     F .text	00000038 vTaskPlaceOnEventListRestricted
1a000178 g       .text	00000000 __bss_section_table_end
1a000434 g     F .text	0000000a _close_r
1a000e54 g     F .text	00000018 vApplicationGetIdleTaskMemory
1a001b18 g     F .text	0000006c xTimerGenericCommand
1a0043a8 g     F .text	00000100 __swsetup_r
1a000ecc  w    F .text	0000001c vApplicationStackOverflowHook
1a0031ec  w    F .text	00000002 .hidden __aeabi_ldiv0
1a0033e4 g     F .text	00000084 __sfp
1a003584 g     F .text	00000002 __sinit_lock_release
1a004258 g     F .text	00000022 __sread
1a002edc g     F .text	0000001c USB0_IRQHandler
1a0001ba  w    F .text	00000002 GPIO3_IRQHandler
1a004a10 g     F .text	00000002 __malloc_lock
1a002328 g     F .text	00000014 Board_UARTPutChar
1a0001ba  w    F .text	00000002 SCT_IRQHandler
1a00331c g     F .text	00000060 _fflush_r
1a004d2c g     O .text	00000020 __sf_fake_stdin
1a0028e8 g     F .text	0000001c Chip_Clock_GetDividerDivisor
1a0002fc g       .text	00000000 __CRP_WORD_START__
1a0037cc g     F .text	000000a0 memset
1a00017c  w    F .text	00000002 MemManage_Handler
1a00034c g     F .text	00000058 main
1a004398 g     F .text	00000010 __swbuf
1a0001ba  w    F .text	00000002 WDT_IRQHandler
1a000dfc g     F .text	00000032 vListInsert
2000c000 g       *ABS*	00000000 __top_RamAHB16
1008a000 g       *ABS*	00000000 __top_RamLoc40
1a001ec0 g     F .text	00000024 SVC_Handler
1a0042e0 g     F .text	00000008 __sclose
1a001ab4 g     F .text	00000064 xTimerCreateTimerTask
1a003918 g     F .text	000000c8 _malloc_r
1a0001ba  w    F .text	00000002 GPIO7_IRQHandler
1a002b54 g     F .text	0000003c Chip_Clock_EnableOpts
1a002392 g     F .text	00000008 __stdio_getchar
1a0035b0 g     F .text	0000004a _fwalk
1a002904 g     F .text	000000b8 Chip_Clock_GetClockInputHz
1a0029bc g     F .text	00000080 Chip_Clock_CalcMainPLLValue
1a003d2c g     F .text	00000018 vfiprintf
1a002ea4 g     F .text	00000038 SystemInit
1a0001ba  w    F .text	00000002 SPIFI_IRQHandler
1a0001ba  w    F .text	00000002 QEI_IRQHandler
1a000150 g       .text	00000000 __bss_section_table
1a000430  w    F .text	00000002 _fini
1a004138 g     F .text	00000038 iprintf
1a0015ac g     F .text	000000f8 xTaskResumeAll
1a0013e4 g     F .text	00000094 vTaskStartScheduler
1a0025f8 g     F .text	00000040 Chip_ADC_Init
10002c14 g     O .bss	00000004 g_pUsbApi
1a0023a4 g     F .text	00000038 Board_SetupMuxing
1a0024d4 g     F .text	000000dc Chip_UART_SetBaudFDR
1a0004b2 g     F .text	00000028 _write_r
1a0001ba  w    F .text	00000002 ETH_IRQHandler
1a003d44 g     F .text	0000012a _printf_common
10000044 g     O .data	00000004 _impure_ptr
1a0031f0 g     F .text	0000012a __sflush_r
10000000 g       .uninit_RESERVED	00000000 _end_uninit_RESERVED
1a0001ba  w    F .text	00000002 CAN0_IRQHandler
10000000 g       .data	00000000 _data
1a00359c g     F .text	00000014 __fp_unlock_all
1a0018fc g     F .text	0000000c vTaskMissedYield
10002c18 g       .bss	00000000 _pvHeapStart
1a000178 g       .text	00000000 __section_table_end
1a002e6c g     F .text	00000038 Chip_SSP_Init
1a000d50 g     F .text	00000028 vQueueAddToRegistry
1a0001ba  w    F .text	00000002 GINT0_IRQHandler
1a001494 g     F .text	00000118 xTaskIncrementTick
1a0047b0 g     F .text	0000005a __swhatbuf_r
1a002194 g     F .text	00000020 DAC_IRQHandler
1a002304 g     F .text	00000024 Board_Debug_Init
1a002388 g     F .text	0000000a __stdio_putchar
1a00086c g     F .text	00000084 xQueueGenericReset
100000a8 g       .data	00000000 _edata
1a002d6c g     F .text	00000020 Chip_I2C_EventHandler
1a0001ba  w    F .text	00000002 M0SUB_IRQHandler
1a001272 g     F .text	00000068 xTaskCreate
1a002c10 g     F .text	00000158 Chip_SetupCoreClock
1a004280 g     F .text	0000003e __swrite
1a0001ba  w    F .text	00000002 GPIO0_IRQHandler
1a003a68 g     F .text	000002c4 _vfiprintf_r
1a000000 g     O .text	00000040 g_pfnVectors
1a0035fc g     F .text	00000052 _fwalk_reent
1a002678 g     F .text	00000014 SystemCoreClockUpdate
1a0001ba  w    F .text	00000002 DMA_IRQHandler
1a0001ba  w    F .text	00000002 EVRT_IRQHandler
1b080000 g       *ABS*	00000000 __top_MFlashB512
1a00357c g     F .text	00000002 __sfp_lock_release
1a004d0c g     O .text	00000020 __sf_fake_stdout
1a001908 g     F .text	00000020 xTaskGetSchedulerState
1a0031ec  w    F .text	00000002 .hidden __aeabi_idiv0
1a00017e  w    F .text	00000002 BusFault_Handler
1a00480c g     F .text	00000094 __smakebuf_r
1a001e88 g     F .text	0000002c pxPortInitialiseStack
1a003e70 g     F .text	00000298 _printf_i
1a002b90 g     F .text	00000034 Chip_Clock_Enable
1a0001ba  w    F .text	00000002 UART3_IRQHandler
10002bc4 g     O .bss	00000004 __malloc_sbrk_start
1a0001ba  w    F .text	00000002 MCPWM_IRQHandler
1a003a4c g     F .text	0000001a __sprint_r
1a0001ba  w    F .text	00000002 M0APP_IRQHandler
1a001ee4 g     F .text	00000044 vPortEnterCritical
10002bc0 g     O .bss	00000004 __malloc_free_list
1a000040 g     O .text	000000d4 g_pfnVendorVectors
1a003a68 g     F .text	000002c4 _vfprintf_r
1a0001ba  w    F .text	00000002 GINT1_IRQHandler
1a002ac8 g     F .text	00000058 Chip_Clock_SetBaseClock
1a003d2c g     F .text	00000018 vfprintf
1a0001ba  w    F .text	00000002 GPIO4_IRQHandler
1a003580 g     F .text	00000002 __sinit_lock_acquire
1a002448 g     F .text	0000000c Board_SystemInit



Disassembly of section .text:

1a000000 <g_pfnVectors>:
1a000000:	00 80 00 10 a9 03 00 1a 79 01 00 1a 7b 01 00 1a     ........y...{...
1a000010:	7d 01 00 1a 7f 01 00 1a 81 01 00 1a e6 74 ff 53     }............t.S
	...
1a00002c:	c1 1e 00 1a 85 01 00 1a 00 00 00 00 61 1f 00 1a     ............a...
1a00003c:	c5 1f 00 1a                                         ....

1a000040 <g_pfnVendorVectors>:
1a000040:	95 21 00 1a bb 01 00 1a bb 01 00 1a 00 00 00 00     .!..............
1a000050:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000060:	dd 2e 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000070:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000080:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000090:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000a0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000b0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000c0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000d0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000e0:	bb 01 00 1a bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a0000f0:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000100:	00 00 00 00 bb 01 00 1a bb 01 00 1a bb 01 00 1a     ................
1a000110:	bb 01 00 1a                                         ....

1a000114 <__data_section_table>:
1a000114:	1a004d98 	.word	0x1a004d98
1a000118:	10000000 	.word	0x10000000
1a00011c:	000000a8 	.word	0x000000a8
1a000120:	1a004d98 	.word	0x1a004d98
1a000124:	10080000 	.word	0x10080000
1a000128:	00000000 	.word	0x00000000
1a00012c:	1a004d98 	.word	0x1a004d98
1a000130:	20000000 	.word	0x20000000
1a000134:	00000000 	.word	0x00000000
1a000138:	1a004d98 	.word	0x1a004d98
1a00013c:	20008000 	.word	0x20008000
1a000140:	00000000 	.word	0x00000000
1a000144:	1a004d98 	.word	0x1a004d98
1a000148:	2000c000 	.word	0x2000c000
1a00014c:	00000000 	.word	0x00000000

1a000150 <__bss_section_table>:
1a000150:	100000a8 	.word	0x100000a8
1a000154:	00002b70 	.word	0x00002b70
1a000158:	10080000 	.word	0x10080000
1a00015c:	00000000 	.word	0x00000000
1a000160:	20000000 	.word	0x20000000
1a000164:	00000000 	.word	0x00000000
1a000168:	20008000 	.word	0x20008000
1a00016c:	00000000 	.word	0x00000000
1a000170:	2000c000 	.word	0x2000c000
1a000174:	00000000 	.word	0x00000000

1a000178 <NMI_Handler>:

}

__attribute__ ((section(".after_vectors")))
void NMI_Handler(void) {
    while (1) {
1a000178:	e7fe      	b.n	1a000178 <NMI_Handler>

1a00017a <HardFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void HardFault_Handler(void) {
    while (1) {
1a00017a:	e7fe      	b.n	1a00017a <HardFault_Handler>

1a00017c <MemManage_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void MemManage_Handler(void) {
    while (1) {
1a00017c:	e7fe      	b.n	1a00017c <MemManage_Handler>

1a00017e <BusFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void BusFault_Handler(void) {
    while (1) {
1a00017e:	e7fe      	b.n	1a00017e <BusFault_Handler>

1a000180 <UsageFault_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void UsageFault_Handler(void) {
    while (1) {
1a000180:	e7fe      	b.n	1a000180 <UsageFault_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void SVC_Handler(void) {
    while (1) {
1a000182:	e7fe      	b.n	1a000182 <UsageFault_Handler+0x2>

1a000184 <DebugMon_Handler>:
    }
}
__attribute__ ((section(".after_vectors")))
void DebugMon_Handler(void) {
    while (1) {
1a000184:	e7fe      	b.n	1a000184 <DebugMon_Handler>
    }
}
__attribute__ ((section(".after_vectors")))
void PendSV_Handler(void) {
    while (1) {
1a000186:	e7fe      	b.n	1a000186 <DebugMon_Handler+0x2>
    }
}
__attribute__ ((section(".after_vectors")))
void SysTick_Handler(void) {
    while (1) {
1a000188:	e7fe      	b.n	1a000188 <DebugMon_Handler+0x4>

1a00018a <data_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a00018a:	2300      	movs	r3, #0
1a00018c:	4293      	cmp	r3, r2
1a00018e:	d20a      	bcs.n	1a0001a6 <data_init+0x1c>
void data_init(unsigned int romstart, unsigned int start, unsigned int len) {
1a000190:	b410      	push	{r4}
        *pulDest++ = *pulSrc++;
1a000192:	f850 4b04 	ldr.w	r4, [r0], #4
1a000196:	f841 4b04 	str.w	r4, [r1], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a00019a:	3304      	adds	r3, #4
1a00019c:	4293      	cmp	r3, r2
1a00019e:	d3f8      	bcc.n	1a000192 <data_init+0x8>
}
1a0001a0:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0001a4:	4770      	bx	lr
1a0001a6:	4770      	bx	lr

1a0001a8 <bss_init>:
    for (loop = 0; loop < len; loop = loop + 4)
1a0001a8:	2300      	movs	r3, #0
1a0001aa:	428b      	cmp	r3, r1
1a0001ac:	d204      	bcs.n	1a0001b8 <bss_init+0x10>
        *pulDest++ = 0;
1a0001ae:	2200      	movs	r2, #0
1a0001b0:	f840 2b04 	str.w	r2, [r0], #4
    for (loop = 0; loop < len; loop = loop + 4)
1a0001b4:	3304      	adds	r3, #4
1a0001b6:	e7f8      	b.n	1a0001aa <bss_init+0x2>
}
1a0001b8:	4770      	bx	lr

1a0001ba <ADC0_IRQHandler>:
    QEI_IRQHandler,           // 68
};

__attribute__ ((section(".after_vectors")))
void IntDefaultHandler(void) {
    while (1) {
1a0001ba:	e7fe      	b.n	1a0001ba <ADC0_IRQHandler>
1a0001bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0001fc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000200:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000204:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000208:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00020c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000210:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000214:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000218:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00021c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000220:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000224:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000228:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00022c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000230:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000234:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000238:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00023c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000240:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000244:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000248:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00024c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000250:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000254:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000258:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00025c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000260:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000264:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000268:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00026c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000270:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000274:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000278:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00027c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000280:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000284:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000288:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00028c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000290:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000294:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a000298:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a00029c:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002a8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ac:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002b8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002bc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002c8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002cc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002d8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002dc:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002e8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002ec:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f0:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f4:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff
1a0002f8:	ffff ffff 			; <UNDEFINED> instruction: 0xffffffff

1a0002fc <CRP_WORD>:
1a0002fc:	ffff ffff                                   ....

1a000300 <vTarea2>:
	vTaskPrioritySet (task2, (UBaseType_t)(priority + 1));
   }
}

static void vTarea2(void *pvParameters)
{
1a000300:	b538      	push	{r3, r4, r5, lr}
1a000302:	4605      	mov	r5, r0
	char *pcTaskName;
	UBaseType_t priority;
	pcTaskName = ( char * ) pvParameters;
	priority = uxTaskPriorityGet(task2);
1a000304:	4b06      	ldr	r3, [pc, #24]	; (1a000320 <vTarea2+0x20>)
1a000306:	6818      	ldr	r0, [r3, #0]
1a000308:	f000 ffe8 	bl	1a0012dc <uxTaskPriorityGet>
1a00030c:	4604      	mov	r4, r0

   for ( ;; ){
        printf( pcTaskName );
1a00030e:	4628      	mov	r0, r5
1a000310:	f003 ff12 	bl	1a004138 <iprintf>
	vTaskPrioritySet (NULL , (UBaseType_t) (priority - 2));
1a000314:	1ea1      	subs	r1, r4, #2
1a000316:	2000      	movs	r0, #0
1a000318:	f000 fff0 	bl	1a0012fc <vTaskPrioritySet>
   for ( ;; ){
1a00031c:	e7f7      	b.n	1a00030e <vTarea2+0xe>
1a00031e:	bf00      	nop
1a000320:	10002bcc 	.word	0x10002bcc

1a000324 <vTarea1>:
{
1a000324:	b538      	push	{r3, r4, r5, lr}
1a000326:	4605      	mov	r5, r0
	priority = uxTaskPriorityGet(task1);
1a000328:	4b06      	ldr	r3, [pc, #24]	; (1a000344 <vTarea1+0x20>)
1a00032a:	6818      	ldr	r0, [r3, #0]
1a00032c:	f000 ffd6 	bl	1a0012dc <uxTaskPriorityGet>
1a000330:	4604      	mov	r4, r0
        printf( pcTaskName );
1a000332:	4628      	mov	r0, r5
1a000334:	f003 ff00 	bl	1a004138 <iprintf>
	vTaskPrioritySet (task2, (UBaseType_t)(priority + 1));
1a000338:	1c61      	adds	r1, r4, #1
1a00033a:	4b03      	ldr	r3, [pc, #12]	; (1a000348 <vTarea1+0x24>)
1a00033c:	6818      	ldr	r0, [r3, #0]
1a00033e:	f000 ffdd 	bl	1a0012fc <vTaskPrioritySet>
   for ( ;; ){
1a000342:	e7f6      	b.n	1a000332 <vTarea1+0xe>
1a000344:	10002bc8 	.word	0x10002bc8
1a000348:	10002bcc 	.word	0x10002bcc

1a00034c <main>:

/*==================[external functions definition]==========================*/


int main(void)
{
1a00034c:	b500      	push	{lr}
1a00034e:	b083      	sub	sp, #12
    //Se inicializa HW
	/* Se crean las tareas */
	xTaskCreate(vTarea1, (const char *)"Tarea1", TAM_PILA, (void*)pcTextoTarea1, tskIDLE_PRIORITY+2, &task1 );
1a000350:	4b0c      	ldr	r3, [pc, #48]	; (1a000384 <main+0x38>)
1a000352:	9301      	str	r3, [sp, #4]
1a000354:	2302      	movs	r3, #2
1a000356:	9300      	str	r3, [sp, #0]
1a000358:	4b0b      	ldr	r3, [pc, #44]	; (1a000388 <main+0x3c>)
1a00035a:	681b      	ldr	r3, [r3, #0]
1a00035c:	2296      	movs	r2, #150	; 0x96
1a00035e:	490b      	ldr	r1, [pc, #44]	; (1a00038c <main+0x40>)
1a000360:	480b      	ldr	r0, [pc, #44]	; (1a000390 <main+0x44>)
1a000362:	f000 ff86 	bl	1a001272 <xTaskCreate>
	xTaskCreate(vTarea2, (const char *)"Tarea2", TAM_PILA, (void*)pcTextoTarea2, tskIDLE_PRIORITY+1, &task2 );
1a000366:	4b0b      	ldr	r3, [pc, #44]	; (1a000394 <main+0x48>)
1a000368:	9301      	str	r3, [sp, #4]
1a00036a:	2301      	movs	r3, #1
1a00036c:	9300      	str	r3, [sp, #0]
1a00036e:	4b0a      	ldr	r3, [pc, #40]	; (1a000398 <main+0x4c>)
1a000370:	681b      	ldr	r3, [r3, #0]
1a000372:	2296      	movs	r2, #150	; 0x96
1a000374:	4909      	ldr	r1, [pc, #36]	; (1a00039c <main+0x50>)
1a000376:	480a      	ldr	r0, [pc, #40]	; (1a0003a0 <main+0x54>)
1a000378:	f000 ff7b 	bl	1a001272 <xTaskCreate>
	vTaskStartScheduler(); /* y por último se arranca el planificador . */
1a00037c:	f001 f832 	bl	1a0013e4 <vTaskStartScheduler>
    //Nunca llegara a ese lazo  .... espero
     for( ;; );
1a000380:	e7fe      	b.n	1a000380 <main+0x34>
1a000382:	bf00      	nop
1a000384:	10002bc8 	.word	0x10002bc8
1a000388:	10000000 	.word	0x10000000
1a00038c:	1a004a74 	.word	0x1a004a74
1a000390:	1a000325 	.word	0x1a000325
1a000394:	10002bcc 	.word	0x10002bcc
1a000398:	10000004 	.word	0x10000004
1a00039c:	1a004a7c 	.word	0x1a004a7c
1a0003a0:	1a000301 	.word	0x1a000301

1a0003a4 <initialise_monitor_handles>:
}
1a0003a4:	4770      	bx	lr
1a0003a6:	Address 0x000000001a0003a6 is out of bounds.


1a0003a8 <Reset_Handler>:
void Reset_Handler(void) {
1a0003a8:	b510      	push	{r4, lr}
    __asm__ volatile("cpsid i");
1a0003aa:	b672      	cpsid	i
    *(RESET_CONTROL + 0) = 0x10DF1000;
1a0003ac:	4b19      	ldr	r3, [pc, #100]	; (1a000414 <Reset_Handler+0x6c>)
1a0003ae:	4a1a      	ldr	r2, [pc, #104]	; (1a000418 <Reset_Handler+0x70>)
1a0003b0:	601a      	str	r2, [r3, #0]
    *(RESET_CONTROL + 1) = 0x01DFF7FF;
1a0003b2:	3304      	adds	r3, #4
1a0003b4:	4a19      	ldr	r2, [pc, #100]	; (1a00041c <Reset_Handler+0x74>)
1a0003b6:	601a      	str	r2, [r3, #0]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003b8:	2300      	movs	r3, #0
1a0003ba:	e005      	b.n	1a0003c8 <Reset_Handler+0x20>
        *(NVIC_ICPR + irqpendloop) = 0xFFFFFFFF;
1a0003bc:	4a18      	ldr	r2, [pc, #96]	; (1a000420 <Reset_Handler+0x78>)
1a0003be:	f04f 31ff 	mov.w	r1, #4294967295	; 0xffffffff
1a0003c2:	f842 1023 	str.w	r1, [r2, r3, lsl #2]
    for (irqpendloop = 0; irqpendloop < 8; irqpendloop++) {
1a0003c6:	3301      	adds	r3, #1
1a0003c8:	2b07      	cmp	r3, #7
1a0003ca:	d9f7      	bls.n	1a0003bc <Reset_Handler+0x14>
    __asm__ volatile("cpsie i");
1a0003cc:	b662      	cpsie	i
    SectionTableAddr = &__data_section_table;
1a0003ce:	4b15      	ldr	r3, [pc, #84]	; (1a000424 <Reset_Handler+0x7c>)
    while (SectionTableAddr < &__data_section_table_end) {
1a0003d0:	e007      	b.n	1a0003e2 <Reset_Handler+0x3a>
        SectionLen = *SectionTableAddr++;
1a0003d2:	f103 040c 	add.w	r4, r3, #12
        data_init(LoadAddr, ExeAddr, SectionLen);
1a0003d6:	689a      	ldr	r2, [r3, #8]
1a0003d8:	6859      	ldr	r1, [r3, #4]
1a0003da:	6818      	ldr	r0, [r3, #0]
1a0003dc:	f7ff fed5 	bl	1a00018a <data_init>
        SectionLen = *SectionTableAddr++;
1a0003e0:	4623      	mov	r3, r4
    while (SectionTableAddr < &__data_section_table_end) {
1a0003e2:	4a11      	ldr	r2, [pc, #68]	; (1a000428 <Reset_Handler+0x80>)
1a0003e4:	4293      	cmp	r3, r2
1a0003e6:	d3f4      	bcc.n	1a0003d2 <Reset_Handler+0x2a>
1a0003e8:	e006      	b.n	1a0003f8 <Reset_Handler+0x50>
        ExeAddr = *SectionTableAddr++;
1a0003ea:	461c      	mov	r4, r3
        bss_init(ExeAddr, SectionLen);
1a0003ec:	6859      	ldr	r1, [r3, #4]
1a0003ee:	f854 0b08 	ldr.w	r0, [r4], #8
1a0003f2:	f7ff fed9 	bl	1a0001a8 <bss_init>
        SectionLen = *SectionTableAddr++;
1a0003f6:	4623      	mov	r3, r4
    while (SectionTableAddr < &__bss_section_table_end) {
1a0003f8:	4a0c      	ldr	r2, [pc, #48]	; (1a00042c <Reset_Handler+0x84>)
1a0003fa:	4293      	cmp	r3, r2
1a0003fc:	d3f5      	bcc.n	1a0003ea <Reset_Handler+0x42>
    SystemInit();
1a0003fe:	f002 fd51 	bl	1a002ea4 <SystemInit>
    __libc_init_array();
1a000402:	f003 f925 	bl	1a003650 <__libc_init_array>
    initialise_monitor_handles();
1a000406:	f7ff ffcd 	bl	1a0003a4 <initialise_monitor_handles>
    main();
1a00040a:	f7ff ff9f 	bl	1a00034c <main>
        __asm__ volatile("wfi");
1a00040e:	bf30      	wfi
    while (1) {
1a000410:	e7fd      	b.n	1a00040e <Reset_Handler+0x66>
1a000412:	bf00      	nop
1a000414:	40053100 	.word	0x40053100
1a000418:	10df1000 	.word	0x10df1000
1a00041c:	01dff7ff 	.word	0x01dff7ff
1a000420:	e000e280 	.word	0xe000e280
1a000424:	1a000114 	.word	0x1a000114
1a000428:	1a000150 	.word	0x1a000150
1a00042c:	1a000178 	.word	0x1a000178

1a000430 <_fini>:
void _fini(void) {}
1a000430:	4770      	bx	lr

1a000432 <_init>:
void _init(void) {}
1a000432:	4770      	bx	lr

1a000434 <_close_r>:
   (void) __params__;
}

USED int _close_r(struct _reent *r, int fd) {
   UNUSED(fd);
   SET_ERR(EBADF);
1a000434:	2309      	movs	r3, #9
1a000436:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000438:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a00043c:	4770      	bx	lr

1a00043e <_fstat_r>:
}

USED int _fstat_r(struct _reent *r, int fd, struct stat *st) {
   UNUSED(fd);
   UNUSED(st);
   SET_ERR(ENOSYS);
1a00043e:	2358      	movs	r3, #88	; 0x58
1a000440:	6003      	str	r3, [r0, #0]
   return -1;
}
1a000442:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000446:	4770      	bx	lr

1a000448 <_isatty_r>:
   UNUSED(r);
   return 1;
}

USED int _isatty_r(struct _reent *r, int fd) {
   switch (fd) {
1a000448:	2902      	cmp	r1, #2
1a00044a:	d904      	bls.n	1a000456 <_isatty_r+0xe>
   case 0:
   case 1:
   case 2:
       return 1;
   default:
       SET_ERR(EBADF);
1a00044c:	2309      	movs	r3, #9
1a00044e:	6003      	str	r3, [r0, #0]
       return -1;
1a000450:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000454:	4770      	bx	lr
       return 1;
1a000456:	2001      	movs	r0, #1
   }
}
1a000458:	4770      	bx	lr

1a00045a <_lseek_r>:

USED _off_t _lseek_r(struct _reent *r, int fd, _off_t off, int w) {
   UNUSED(fd);
   UNUSED(off);
   UNUSED(w);
   SET_ERR(ENOSYS);
1a00045a:	2358      	movs	r3, #88	; 0x58
1a00045c:	6003      	str	r3, [r0, #0]
   return -1;
}
1a00045e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a000462:	4770      	bx	lr

1a000464 <_read_r>:
       SET_ERR(ENODEV);
       return -1;
   }
}
*/
USED _ssize_t _read_r(struct _reent *r, int fd, void *b, size_t n) {
1a000464:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a000468:	4606      	mov	r6, r0
  size_t i = 0;
  switch (fd) {
1a00046a:	2902      	cmp	r1, #2
1a00046c:	d81c      	bhi.n	1a0004a8 <_read_r+0x44>
1a00046e:	4617      	mov	r7, r2
1a000470:	461d      	mov	r5, r3
  size_t i = 0;
1a000472:	2400      	movs	r4, #0
  case 0:
  case 1:
  case 2:
      while( i < n ){
1a000474:	42ac      	cmp	r4, r5
1a000476:	d211      	bcs.n	1a00049c <_read_r+0x38>
         int c = __stdio_getchar();
1a000478:	f001 ff8b 	bl	1a002392 <__stdio_getchar>
         if( c != -1 ){
1a00047c:	f1b0 3fff 	cmp.w	r0, #4294967295	; 0xffffffff
1a000480:	d0f8      	beq.n	1a000474 <_read_r+0x10>
            ((char*) b)[i++] = (char) c;
1a000482:	f104 0801 	add.w	r8, r4, #1
1a000486:	5538      	strb	r0, [r7, r4]
            if( c == '\r' || c == '\n' ){
1a000488:	280d      	cmp	r0, #13
1a00048a:	d003      	beq.n	1a000494 <_read_r+0x30>
1a00048c:	280a      	cmp	r0, #10
1a00048e:	d001      	beq.n	1a000494 <_read_r+0x30>
            ((char*) b)[i++] = (char) c;
1a000490:	4644      	mov	r4, r8
1a000492:	e7ef      	b.n	1a000474 <_read_r+0x10>
               // read anotherone to prevent \r\n
               (void) __stdio_getchar();
1a000494:	f001 ff7d 	bl	1a002392 <__stdio_getchar>
               return i;
1a000498:	4640      	mov	r0, r8
1a00049a:	e003      	b.n	1a0004a4 <_read_r+0x40>
            }
         }
      }
      SET_ERR(ENODEV);
1a00049c:	2313      	movs	r3, #19
1a00049e:	6033      	str	r3, [r6, #0]
      return -1;
1a0004a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
  default:
      SET_ERR(ENODEV);
      return -1;
  }
}
1a0004a4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
      SET_ERR(ENODEV);
1a0004a8:	2313      	movs	r3, #19
1a0004aa:	6003      	str	r3, [r0, #0]
      return -1;
1a0004ac:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0004b0:	e7f8      	b.n	1a0004a4 <_read_r+0x40>

1a0004b2 <_write_r>:
   return -1;
}

USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
   size_t i;
   switch (fd) {
1a0004b2:	2902      	cmp	r1, #2
1a0004b4:	d80c      	bhi.n	1a0004d0 <_write_r+0x1e>
USED _ssize_t _write_r(struct _reent *r, int fd, const void *b, size_t n) {
1a0004b6:	b570      	push	{r4, r5, r6, lr}
1a0004b8:	4616      	mov	r6, r2
1a0004ba:	461d      	mov	r5, r3
   case 0:
   case 1:
   case 2:
       for (i = 0; i < n; i++)
1a0004bc:	2400      	movs	r4, #0
1a0004be:	42ac      	cmp	r4, r5
1a0004c0:	d204      	bcs.n	1a0004cc <_write_r+0x1a>
           __stdio_putchar(((char*) b)[i]);
1a0004c2:	5d30      	ldrb	r0, [r6, r4]
1a0004c4:	f001 ff60 	bl	1a002388 <__stdio_putchar>
       for (i = 0; i < n; i++)
1a0004c8:	3401      	adds	r4, #1
1a0004ca:	e7f8      	b.n	1a0004be <_write_r+0xc>
       return n;
1a0004cc:	4628      	mov	r0, r5
   default:
       SET_ERR(ENODEV);
       return -1;
   }
}
1a0004ce:	bd70      	pop	{r4, r5, r6, pc}
       SET_ERR(ENODEV);
1a0004d0:	2313      	movs	r3, #19
1a0004d2:	6003      	str	r3, [r0, #0]
       return -1;
1a0004d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a0004d8:	4770      	bx	lr
1a0004da:	Address 0x000000001a0004da is out of bounds.


1a0004dc <_sbrk_r>:

USED void *_sbrk_r(struct _reent *r, ptrdiff_t incr) {
   extern int _pvHeapStart;
   static void *heap_end;
   void *prev_heap_end;
   if (heap_end == 0) {
1a0004dc:	4b05      	ldr	r3, [pc, #20]	; (1a0004f4 <_sbrk_r+0x18>)
1a0004de:	681b      	ldr	r3, [r3, #0]
1a0004e0:	b123      	cbz	r3, 1a0004ec <_sbrk_r+0x10>
       heap_end = &_pvHeapStart;
   }
   prev_heap_end = heap_end;
1a0004e2:	4b04      	ldr	r3, [pc, #16]	; (1a0004f4 <_sbrk_r+0x18>)
1a0004e4:	6818      	ldr	r0, [r3, #0]
   heap_end += incr;
1a0004e6:	4401      	add	r1, r0
1a0004e8:	6019      	str	r1, [r3, #0]
   return prev_heap_end;
}
1a0004ea:	4770      	bx	lr
       heap_end = &_pvHeapStart;
1a0004ec:	4b01      	ldr	r3, [pc, #4]	; (1a0004f4 <_sbrk_r+0x18>)
1a0004ee:	4a02      	ldr	r2, [pc, #8]	; (1a0004f8 <_sbrk_r+0x1c>)
1a0004f0:	601a      	str	r2, [r3, #0]
1a0004f2:	e7f6      	b.n	1a0004e2 <_sbrk_r+0x6>
1a0004f4:	100000a8 	.word	0x100000a8
1a0004f8:	10002c18 	.word	0x10002c18

1a0004fc <prvHeapInit>:
uint8_t *pucAlignedHeap;
size_t uxAddress;
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;

	/* Ensure the heap starts on a correctly aligned boundary. */
	uxAddress = ( size_t ) ucHeap;
1a0004fc:	4a12      	ldr	r2, [pc, #72]	; (1a000548 <prvHeapInit+0x4c>)

	if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
1a0004fe:	f012 0f07 	tst.w	r2, #7
1a000502:	d01e      	beq.n	1a000542 <prvHeapInit+0x46>
	{
		uxAddress += ( portBYTE_ALIGNMENT - 1 );
1a000504:	1dd1      	adds	r1, r2, #7
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000506:	f021 0107 	bic.w	r1, r1, #7
		xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
1a00050a:	f5c1 5300 	rsb	r3, r1, #8192	; 0x2000
1a00050e:	4413      	add	r3, r2
		uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a000510:	460a      	mov	r2, r1

	pucAlignedHeap = ( uint8_t * ) uxAddress;

	/* xStart is used to hold a pointer to the first item in the list of free
	blocks.  The void cast is used to prevent compiler warnings. */
	xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
1a000512:	480e      	ldr	r0, [pc, #56]	; (1a00054c <prvHeapInit+0x50>)
1a000514:	6002      	str	r2, [r0, #0]
	xStart.xBlockSize = ( size_t ) 0;
1a000516:	2100      	movs	r1, #0
1a000518:	6041      	str	r1, [r0, #4]

	/* pxEnd is used to mark the end of the list of free blocks and is inserted
	at the end of the heap space. */
	uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
1a00051a:	4413      	add	r3, r2
	uxAddress -= xHeapStructSize;
1a00051c:	3b08      	subs	r3, #8
	uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
1a00051e:	f023 0307 	bic.w	r3, r3, #7
	pxEnd = ( void * ) uxAddress;
1a000522:	480b      	ldr	r0, [pc, #44]	; (1a000550 <prvHeapInit+0x54>)
1a000524:	6003      	str	r3, [r0, #0]
	pxEnd->xBlockSize = 0;
1a000526:	6059      	str	r1, [r3, #4]
	pxEnd->pxNextFreeBlock = NULL;
1a000528:	6019      	str	r1, [r3, #0]

	/* To start with there is a single free block that is sized to take up the
	entire heap space, minus the space taken by pxEnd. */
	pxFirstFreeBlock = ( void * ) pucAlignedHeap;
	pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
1a00052a:	1a99      	subs	r1, r3, r2
1a00052c:	6051      	str	r1, [r2, #4]
	pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
1a00052e:	6013      	str	r3, [r2, #0]

	/* Only one block exists - and it covers the entire usable heap space. */
	xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000530:	4b08      	ldr	r3, [pc, #32]	; (1a000554 <prvHeapInit+0x58>)
1a000532:	6019      	str	r1, [r3, #0]
	xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
1a000534:	4b08      	ldr	r3, [pc, #32]	; (1a000558 <prvHeapInit+0x5c>)
1a000536:	6019      	str	r1, [r3, #0]

	/* Work out the position of the top bit in a size_t variable. */
	xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
1a000538:	4b08      	ldr	r3, [pc, #32]	; (1a00055c <prvHeapInit+0x60>)
1a00053a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
1a00053e:	601a      	str	r2, [r3, #0]
}
1a000540:	4770      	bx	lr
size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
1a000542:	f44f 5300 	mov.w	r3, #8192	; 0x2000
1a000546:	e7e4      	b.n	1a000512 <prvHeapInit+0x16>
1a000548:	100000b0 	.word	0x100000b0
1a00054c:	100020bc 	.word	0x100020bc
1a000550:	100000ac 	.word	0x100000ac
1a000554:	100020b8 	.word	0x100020b8
1a000558:	100020b4 	.word	0x100020b4
1a00055c:	100020b0 	.word	0x100020b0

1a000560 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t *pxBlockToInsert )
{
1a000560:	b410      	push	{r4}
BlockLink_t *pxIterator;
uint8_t *puc;

	/* Iterate through the list until a block is found that has a higher address
	than the block being inserted. */
	for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
1a000562:	4b13      	ldr	r3, [pc, #76]	; (1a0005b0 <prvInsertBlockIntoFreeList+0x50>)
1a000564:	461a      	mov	r2, r3
1a000566:	681b      	ldr	r3, [r3, #0]
1a000568:	4283      	cmp	r3, r0
1a00056a:	d3fb      	bcc.n	1a000564 <prvInsertBlockIntoFreeList+0x4>
	}

	/* Do the block being inserted, and the block it is being inserted after
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxIterator;
	if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
1a00056c:	6851      	ldr	r1, [r2, #4]
1a00056e:	1854      	adds	r4, r2, r1
1a000570:	4284      	cmp	r4, r0
1a000572:	d00a      	beq.n	1a00058a <prvInsertBlockIntoFreeList+0x2a>
	}

	/* Do the block being inserted, and the block it is being inserted before
	make a contiguous block of memory? */
	puc = ( uint8_t * ) pxBlockToInsert;
	if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
1a000574:	6841      	ldr	r1, [r0, #4]
1a000576:	1844      	adds	r4, r0, r1
1a000578:	42a3      	cmp	r3, r4
1a00057a:	d00b      	beq.n	1a000594 <prvInsertBlockIntoFreeList+0x34>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
		}
	}
	else
	{
		pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
1a00057c:	6003      	str	r3, [r0, #0]

	/* If the block being inserted plugged a gab, so was merged with the block
	before and the block after, then it's pxNextFreeBlock pointer will have
	already been set, and should not be set here as that would make it point
	to itself. */
	if( pxIterator != pxBlockToInsert )
1a00057e:	4290      	cmp	r0, r2
1a000580:	d000      	beq.n	1a000584 <prvInsertBlockIntoFreeList+0x24>
	{
		pxIterator->pxNextFreeBlock = pxBlockToInsert;
1a000582:	6010      	str	r0, [r2, #0]
	}
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}
}
1a000584:	f85d 4b04 	ldr.w	r4, [sp], #4
1a000588:	4770      	bx	lr
		pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
1a00058a:	6840      	ldr	r0, [r0, #4]
1a00058c:	4401      	add	r1, r0
1a00058e:	6051      	str	r1, [r2, #4]
		pxBlockToInsert = pxIterator;
1a000590:	4610      	mov	r0, r2
1a000592:	e7ef      	b.n	1a000574 <prvInsertBlockIntoFreeList+0x14>
		if( pxIterator->pxNextFreeBlock != pxEnd )
1a000594:	4c07      	ldr	r4, [pc, #28]	; (1a0005b4 <prvInsertBlockIntoFreeList+0x54>)
1a000596:	6824      	ldr	r4, [r4, #0]
1a000598:	42a3      	cmp	r3, r4
1a00059a:	d006      	beq.n	1a0005aa <prvInsertBlockIntoFreeList+0x4a>
			pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
1a00059c:	685b      	ldr	r3, [r3, #4]
1a00059e:	4419      	add	r1, r3
1a0005a0:	6041      	str	r1, [r0, #4]
			pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
1a0005a2:	6813      	ldr	r3, [r2, #0]
1a0005a4:	681b      	ldr	r3, [r3, #0]
1a0005a6:	6003      	str	r3, [r0, #0]
1a0005a8:	e7e9      	b.n	1a00057e <prvInsertBlockIntoFreeList+0x1e>
			pxBlockToInsert->pxNextFreeBlock = pxEnd;
1a0005aa:	6004      	str	r4, [r0, #0]
1a0005ac:	e7e7      	b.n	1a00057e <prvInsertBlockIntoFreeList+0x1e>
1a0005ae:	bf00      	nop
1a0005b0:	100020bc 	.word	0x100020bc
1a0005b4:	100000ac 	.word	0x100000ac

1a0005b8 <pvPortMalloc>:
{
1a0005b8:	b570      	push	{r4, r5, r6, lr}
1a0005ba:	4604      	mov	r4, r0
	vTaskSuspendAll();
1a0005bc:	f000 ff5c 	bl	1a001478 <vTaskSuspendAll>
		if( pxEnd == NULL )
1a0005c0:	4b39      	ldr	r3, [pc, #228]	; (1a0006a8 <pvPortMalloc+0xf0>)
1a0005c2:	681b      	ldr	r3, [r3, #0]
1a0005c4:	b19b      	cbz	r3, 1a0005ee <pvPortMalloc+0x36>
		if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
1a0005c6:	4b39      	ldr	r3, [pc, #228]	; (1a0006ac <pvPortMalloc+0xf4>)
1a0005c8:	681b      	ldr	r3, [r3, #0]
1a0005ca:	421c      	tst	r4, r3
1a0005cc:	d112      	bne.n	1a0005f4 <pvPortMalloc+0x3c>
			if( xWantedSize > 0 )
1a0005ce:	b134      	cbz	r4, 1a0005de <pvPortMalloc+0x26>
				xWantedSize += xHeapStructSize;
1a0005d0:	3408      	adds	r4, #8
				if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
1a0005d2:	f014 0f07 	tst.w	r4, #7
1a0005d6:	d002      	beq.n	1a0005de <pvPortMalloc+0x26>
					xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
1a0005d8:	f024 0407 	bic.w	r4, r4, #7
1a0005dc:	3408      	adds	r4, #8
			if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
1a0005de:	b1d4      	cbz	r4, 1a000616 <pvPortMalloc+0x5e>
1a0005e0:	4b33      	ldr	r3, [pc, #204]	; (1a0006b0 <pvPortMalloc+0xf8>)
1a0005e2:	681b      	ldr	r3, [r3, #0]
1a0005e4:	42a3      	cmp	r3, r4
1a0005e6:	d31a      	bcc.n	1a00061e <pvPortMalloc+0x66>
				pxBlock = xStart.pxNextFreeBlock;
1a0005e8:	4b32      	ldr	r3, [pc, #200]	; (1a0006b4 <pvPortMalloc+0xfc>)
1a0005ea:	681d      	ldr	r5, [r3, #0]
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a0005ec:	e01d      	b.n	1a00062a <pvPortMalloc+0x72>
			prvHeapInit();
1a0005ee:	f7ff ff85 	bl	1a0004fc <prvHeapInit>
1a0005f2:	e7e8      	b.n	1a0005c6 <pvPortMalloc+0xe>
	( void ) xTaskResumeAll();
1a0005f4:	f000 ffda 	bl	1a0015ac <xTaskResumeAll>
void *pvReturn = NULL;
1a0005f8:	2600      	movs	r6, #0
			vApplicationMallocFailedHook();
1a0005fa:	f000 fc59 	bl	1a000eb0 <vApplicationMallocFailedHook>
	configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
1a0005fe:	f016 0f07 	tst.w	r6, #7
1a000602:	d04f      	beq.n	1a0006a4 <pvPortMalloc+0xec>

portFORCE_INLINE static void vPortRaiseBASEPRI( void )
{
uint32_t ulNewBASEPRI;

	__asm volatile
1a000604:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000608:	f383 8811 	msr	BASEPRI, r3
1a00060c:	f3bf 8f6f 	isb	sy
1a000610:	f3bf 8f4f 	dsb	sy
1a000614:	e7fe      	b.n	1a000614 <pvPortMalloc+0x5c>
	( void ) xTaskResumeAll();
1a000616:	f000 ffc9 	bl	1a0015ac <xTaskResumeAll>
void *pvReturn = NULL;
1a00061a:	2600      	movs	r6, #0
1a00061c:	e7ed      	b.n	1a0005fa <pvPortMalloc+0x42>
	( void ) xTaskResumeAll();
1a00061e:	f000 ffc5 	bl	1a0015ac <xTaskResumeAll>
void *pvReturn = NULL;
1a000622:	2600      	movs	r6, #0
1a000624:	e7e9      	b.n	1a0005fa <pvPortMalloc+0x42>
					pxPreviousBlock = pxBlock;
1a000626:	462b      	mov	r3, r5
					pxBlock = pxBlock->pxNextFreeBlock;
1a000628:	4615      	mov	r5, r2
				while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
1a00062a:	686a      	ldr	r2, [r5, #4]
1a00062c:	42a2      	cmp	r2, r4
1a00062e:	d202      	bcs.n	1a000636 <pvPortMalloc+0x7e>
1a000630:	682a      	ldr	r2, [r5, #0]
1a000632:	2a00      	cmp	r2, #0
1a000634:	d1f7      	bne.n	1a000626 <pvPortMalloc+0x6e>
				if( pxBlock != pxEnd )
1a000636:	4a1c      	ldr	r2, [pc, #112]	; (1a0006a8 <pvPortMalloc+0xf0>)
1a000638:	6812      	ldr	r2, [r2, #0]
1a00063a:	42aa      	cmp	r2, r5
1a00063c:	d014      	beq.n	1a000668 <pvPortMalloc+0xb0>
					pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
1a00063e:	681e      	ldr	r6, [r3, #0]
1a000640:	3608      	adds	r6, #8
					pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
1a000642:	682a      	ldr	r2, [r5, #0]
1a000644:	601a      	str	r2, [r3, #0]
					if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
1a000646:	686b      	ldr	r3, [r5, #4]
1a000648:	1b1b      	subs	r3, r3, r4
1a00064a:	2b10      	cmp	r3, #16
1a00064c:	d914      	bls.n	1a000678 <pvPortMalloc+0xc0>
						pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
1a00064e:	1928      	adds	r0, r5, r4
						configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
1a000650:	f010 0f07 	tst.w	r0, #7
1a000654:	d00c      	beq.n	1a000670 <pvPortMalloc+0xb8>
1a000656:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00065a:	f383 8811 	msr	BASEPRI, r3
1a00065e:	f3bf 8f6f 	isb	sy
1a000662:	f3bf 8f4f 	dsb	sy
1a000666:	e7fe      	b.n	1a000666 <pvPortMalloc+0xae>
	( void ) xTaskResumeAll();
1a000668:	f000 ffa0 	bl	1a0015ac <xTaskResumeAll>
void *pvReturn = NULL;
1a00066c:	2600      	movs	r6, #0
1a00066e:	e7c4      	b.n	1a0005fa <pvPortMalloc+0x42>
						pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
1a000670:	6043      	str	r3, [r0, #4]
						pxBlock->xBlockSize = xWantedSize;
1a000672:	606c      	str	r4, [r5, #4]
						prvInsertBlockIntoFreeList( pxNewBlockLink );
1a000674:	f7ff ff74 	bl	1a000560 <prvInsertBlockIntoFreeList>
					xFreeBytesRemaining -= pxBlock->xBlockSize;
1a000678:	686a      	ldr	r2, [r5, #4]
1a00067a:	490d      	ldr	r1, [pc, #52]	; (1a0006b0 <pvPortMalloc+0xf8>)
1a00067c:	680b      	ldr	r3, [r1, #0]
1a00067e:	1a9b      	subs	r3, r3, r2
1a000680:	600b      	str	r3, [r1, #0]
					if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
1a000682:	490d      	ldr	r1, [pc, #52]	; (1a0006b8 <pvPortMalloc+0x100>)
1a000684:	6809      	ldr	r1, [r1, #0]
1a000686:	428b      	cmp	r3, r1
1a000688:	d201      	bcs.n	1a00068e <pvPortMalloc+0xd6>
						xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
1a00068a:	490b      	ldr	r1, [pc, #44]	; (1a0006b8 <pvPortMalloc+0x100>)
1a00068c:	600b      	str	r3, [r1, #0]
					pxBlock->xBlockSize |= xBlockAllocatedBit;
1a00068e:	4b07      	ldr	r3, [pc, #28]	; (1a0006ac <pvPortMalloc+0xf4>)
1a000690:	681b      	ldr	r3, [r3, #0]
1a000692:	4313      	orrs	r3, r2
1a000694:	606b      	str	r3, [r5, #4]
					pxBlock->pxNextFreeBlock = NULL;
1a000696:	2300      	movs	r3, #0
1a000698:	602b      	str	r3, [r5, #0]
	( void ) xTaskResumeAll();
1a00069a:	f000 ff87 	bl	1a0015ac <xTaskResumeAll>
		if( pvReturn == NULL )
1a00069e:	2e00      	cmp	r6, #0
1a0006a0:	d1ad      	bne.n	1a0005fe <pvPortMalloc+0x46>
1a0006a2:	e7aa      	b.n	1a0005fa <pvPortMalloc+0x42>
}
1a0006a4:	4630      	mov	r0, r6
1a0006a6:	bd70      	pop	{r4, r5, r6, pc}
1a0006a8:	100000ac 	.word	0x100000ac
1a0006ac:	100020b0 	.word	0x100020b0
1a0006b0:	100020b4 	.word	0x100020b4
1a0006b4:	100020bc 	.word	0x100020bc
1a0006b8:	100020b8 	.word	0x100020b8

1a0006bc <vPortFree>:
	if( pv != NULL )
1a0006bc:	b380      	cbz	r0, 1a000720 <vPortFree+0x64>
{
1a0006be:	b538      	push	{r3, r4, r5, lr}
1a0006c0:	4604      	mov	r4, r0
		puc -= xHeapStructSize;
1a0006c2:	f1a0 0508 	sub.w	r5, r0, #8
		configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
1a0006c6:	f850 3c04 	ldr.w	r3, [r0, #-4]
1a0006ca:	4a16      	ldr	r2, [pc, #88]	; (1a000724 <vPortFree+0x68>)
1a0006cc:	6812      	ldr	r2, [r2, #0]
1a0006ce:	4213      	tst	r3, r2
1a0006d0:	d108      	bne.n	1a0006e4 <vPortFree+0x28>
1a0006d2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006d6:	f383 8811 	msr	BASEPRI, r3
1a0006da:	f3bf 8f6f 	isb	sy
1a0006de:	f3bf 8f4f 	dsb	sy
1a0006e2:	e7fe      	b.n	1a0006e2 <vPortFree+0x26>
		configASSERT( pxLink->pxNextFreeBlock == NULL );
1a0006e4:	f850 1c08 	ldr.w	r1, [r0, #-8]
1a0006e8:	b141      	cbz	r1, 1a0006fc <vPortFree+0x40>
1a0006ea:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0006ee:	f383 8811 	msr	BASEPRI, r3
1a0006f2:	f3bf 8f6f 	isb	sy
1a0006f6:	f3bf 8f4f 	dsb	sy
1a0006fa:	e7fe      	b.n	1a0006fa <vPortFree+0x3e>
				pxLink->xBlockSize &= ~xBlockAllocatedBit;
1a0006fc:	ea23 0302 	bic.w	r3, r3, r2
1a000700:	f840 3c04 	str.w	r3, [r0, #-4]
				vTaskSuspendAll();
1a000704:	f000 feb8 	bl	1a001478 <vTaskSuspendAll>
					xFreeBytesRemaining += pxLink->xBlockSize;
1a000708:	f854 1c04 	ldr.w	r1, [r4, #-4]
1a00070c:	4a06      	ldr	r2, [pc, #24]	; (1a000728 <vPortFree+0x6c>)
1a00070e:	6813      	ldr	r3, [r2, #0]
1a000710:	440b      	add	r3, r1
1a000712:	6013      	str	r3, [r2, #0]
					prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
1a000714:	4628      	mov	r0, r5
1a000716:	f7ff ff23 	bl	1a000560 <prvInsertBlockIntoFreeList>
				( void ) xTaskResumeAll();
1a00071a:	f000 ff47 	bl	1a0015ac <xTaskResumeAll>
}
1a00071e:	bd38      	pop	{r3, r4, r5, pc}
1a000720:	4770      	bx	lr
1a000722:	bf00      	nop
1a000724:	100020b0 	.word	0x100020b0
1a000728:	100020b4 	.word	0x100020b4

1a00072c <prvIsQueueFull>:
	return xReturn;
} /*lint !e818 xQueue could not be pointer to const because it is a typedef. */
/*-----------------------------------------------------------*/

static BaseType_t prvIsQueueFull( const Queue_t *pxQueue )
{
1a00072c:	b510      	push	{r4, lr}
1a00072e:	4604      	mov	r4, r0
BaseType_t xReturn;

	taskENTER_CRITICAL();
1a000730:	f001 fbd8 	bl	1a001ee4 <vPortEnterCritical>
	{
		if( pxQueue->uxMessagesWaiting == pxQueue->uxLength )
1a000734:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000736:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000738:	429a      	cmp	r2, r3
1a00073a:	d004      	beq.n	1a000746 <prvIsQueueFull+0x1a>
		{
			xReturn = pdTRUE;
		}
		else
		{
			xReturn = pdFALSE;
1a00073c:	2400      	movs	r4, #0
		}
	}
	taskEXIT_CRITICAL();
1a00073e:	f001 fbf3 	bl	1a001f28 <vPortExitCritical>

	return xReturn;
}
1a000742:	4620      	mov	r0, r4
1a000744:	bd10      	pop	{r4, pc}
			xReturn = pdTRUE;
1a000746:	2401      	movs	r4, #1
1a000748:	e7f9      	b.n	1a00073e <prvIsQueueFull+0x12>

1a00074a <prvIsQueueEmpty>:
{
1a00074a:	b510      	push	{r4, lr}
1a00074c:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a00074e:	f001 fbc9 	bl	1a001ee4 <vPortEnterCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t )  0 )
1a000752:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000754:	b923      	cbnz	r3, 1a000760 <prvIsQueueEmpty+0x16>
			xReturn = pdTRUE;
1a000756:	2401      	movs	r4, #1
	taskEXIT_CRITICAL();
1a000758:	f001 fbe6 	bl	1a001f28 <vPortExitCritical>
}
1a00075c:	4620      	mov	r0, r4
1a00075e:	bd10      	pop	{r4, pc}
			xReturn = pdFALSE;
1a000760:	2400      	movs	r4, #0
1a000762:	e7f9      	b.n	1a000758 <prvIsQueueEmpty+0xe>

1a000764 <prvCopyDataToQueue>:
{
1a000764:	b570      	push	{r4, r5, r6, lr}
1a000766:	4604      	mov	r4, r0
1a000768:	4615      	mov	r5, r2
	uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a00076a:	6b86      	ldr	r6, [r0, #56]	; 0x38
	if( pxQueue->uxItemSize == ( UBaseType_t ) 0 )
1a00076c:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a00076e:	b95a      	cbnz	r2, 1a000788 <prvCopyDataToQueue+0x24>
			if( pxQueue->uxQueueType == queueQUEUE_IS_MUTEX )
1a000770:	6803      	ldr	r3, [r0, #0]
1a000772:	b11b      	cbz	r3, 1a00077c <prvCopyDataToQueue+0x18>
BaseType_t xReturn = pdFALSE;
1a000774:	2000      	movs	r0, #0
	pxQueue->uxMessagesWaiting = uxMessagesWaiting + ( UBaseType_t ) 1;
1a000776:	3601      	adds	r6, #1
1a000778:	63a6      	str	r6, [r4, #56]	; 0x38
}
1a00077a:	bd70      	pop	{r4, r5, r6, pc}
				xReturn = xTaskPriorityDisinherit( ( void * ) pxQueue->pxMutexHolder );
1a00077c:	6840      	ldr	r0, [r0, #4]
1a00077e:	f001 f8d3 	bl	1a001928 <xTaskPriorityDisinherit>
				pxQueue->pxMutexHolder = NULL;
1a000782:	2300      	movs	r3, #0
1a000784:	6063      	str	r3, [r4, #4]
1a000786:	e7f6      	b.n	1a000776 <prvCopyDataToQueue+0x12>
	else if( xPosition == queueSEND_TO_BACK )
1a000788:	b96d      	cbnz	r5, 1a0007a6 <prvCopyDataToQueue+0x42>
		( void ) memcpy( ( void * ) pxQueue->pcWriteTo, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports, plus previous logic ensures a null pointer can only be passed to memcpy() if the copy size is 0. */
1a00078a:	6880      	ldr	r0, [r0, #8]
1a00078c:	f002 ff84 	bl	1a003698 <memcpy>
		pxQueue->pcWriteTo += pxQueue->uxItemSize;
1a000790:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a000792:	68a3      	ldr	r3, [r4, #8]
1a000794:	4413      	add	r3, r2
1a000796:	60a3      	str	r3, [r4, #8]
		if( pxQueue->pcWriteTo >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a000798:	6862      	ldr	r2, [r4, #4]
1a00079a:	4293      	cmp	r3, r2
1a00079c:	d319      	bcc.n	1a0007d2 <prvCopyDataToQueue+0x6e>
			pxQueue->pcWriteTo = pxQueue->pcHead;
1a00079e:	6823      	ldr	r3, [r4, #0]
1a0007a0:	60a3      	str	r3, [r4, #8]
BaseType_t xReturn = pdFALSE;
1a0007a2:	4628      	mov	r0, r5
1a0007a4:	e7e7      	b.n	1a000776 <prvCopyDataToQueue+0x12>
		( void ) memcpy( ( void * ) pxQueue->u.pcReadFrom, pvItemToQueue, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a0007a6:	68c0      	ldr	r0, [r0, #12]
1a0007a8:	f002 ff76 	bl	1a003698 <memcpy>
		pxQueue->u.pcReadFrom -= pxQueue->uxItemSize;
1a0007ac:	6c22      	ldr	r2, [r4, #64]	; 0x40
1a0007ae:	4251      	negs	r1, r2
1a0007b0:	68e3      	ldr	r3, [r4, #12]
1a0007b2:	1a9b      	subs	r3, r3, r2
1a0007b4:	60e3      	str	r3, [r4, #12]
		if( pxQueue->u.pcReadFrom < pxQueue->pcHead ) /*lint !e946 MISRA exception justified as comparison of pointers is the cleanest solution. */
1a0007b6:	6822      	ldr	r2, [r4, #0]
1a0007b8:	4293      	cmp	r3, r2
1a0007ba:	d202      	bcs.n	1a0007c2 <prvCopyDataToQueue+0x5e>
			pxQueue->u.pcReadFrom = ( pxQueue->pcTail - pxQueue->uxItemSize );
1a0007bc:	6863      	ldr	r3, [r4, #4]
1a0007be:	440b      	add	r3, r1
1a0007c0:	60e3      	str	r3, [r4, #12]
		if( xPosition == queueOVERWRITE )
1a0007c2:	2d02      	cmp	r5, #2
1a0007c4:	d001      	beq.n	1a0007ca <prvCopyDataToQueue+0x66>
BaseType_t xReturn = pdFALSE;
1a0007c6:	2000      	movs	r0, #0
1a0007c8:	e7d5      	b.n	1a000776 <prvCopyDataToQueue+0x12>
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a0007ca:	b126      	cbz	r6, 1a0007d6 <prvCopyDataToQueue+0x72>
				--uxMessagesWaiting;
1a0007cc:	3e01      	subs	r6, #1
BaseType_t xReturn = pdFALSE;
1a0007ce:	2000      	movs	r0, #0
1a0007d0:	e7d1      	b.n	1a000776 <prvCopyDataToQueue+0x12>
1a0007d2:	4628      	mov	r0, r5
1a0007d4:	e7cf      	b.n	1a000776 <prvCopyDataToQueue+0x12>
1a0007d6:	2000      	movs	r0, #0
1a0007d8:	e7cd      	b.n	1a000776 <prvCopyDataToQueue+0x12>

1a0007da <prvCopyDataFromQueue>:
{
1a0007da:	4603      	mov	r3, r0
	if( pxQueue->uxItemSize != ( UBaseType_t ) 0 )
1a0007dc:	6c02      	ldr	r2, [r0, #64]	; 0x40
1a0007de:	b16a      	cbz	r2, 1a0007fc <prvCopyDataFromQueue+0x22>
{
1a0007e0:	b510      	push	{r4, lr}
1a0007e2:	4608      	mov	r0, r1
		pxQueue->u.pcReadFrom += pxQueue->uxItemSize;
1a0007e4:	68d9      	ldr	r1, [r3, #12]
1a0007e6:	4411      	add	r1, r2
1a0007e8:	60d9      	str	r1, [r3, #12]
		if( pxQueue->u.pcReadFrom >= pxQueue->pcTail ) /*lint !e946 MISRA exception justified as use of the relational operator is the cleanest solutions. */
1a0007ea:	685c      	ldr	r4, [r3, #4]
1a0007ec:	42a1      	cmp	r1, r4
1a0007ee:	d301      	bcc.n	1a0007f4 <prvCopyDataFromQueue+0x1a>
			pxQueue->u.pcReadFrom = pxQueue->pcHead;
1a0007f0:	6819      	ldr	r1, [r3, #0]
1a0007f2:	60d9      	str	r1, [r3, #12]
		( void ) memcpy( ( void * ) pvBuffer, ( void * ) pxQueue->u.pcReadFrom, ( size_t ) pxQueue->uxItemSize ); /*lint !e961 !e418 MISRA exception as the casts are only redundant for some ports.  Also previous logic ensures a null pointer can only be passed to memcpy() when the count is 0. */
1a0007f4:	68d9      	ldr	r1, [r3, #12]
1a0007f6:	f002 ff4f 	bl	1a003698 <memcpy>
}
1a0007fa:	bd10      	pop	{r4, pc}
1a0007fc:	4770      	bx	lr

1a0007fe <prvUnlockQueue>:
{
1a0007fe:	b538      	push	{r3, r4, r5, lr}
1a000800:	4605      	mov	r5, r0
	taskENTER_CRITICAL();
1a000802:	f001 fb6f 	bl	1a001ee4 <vPortEnterCritical>
		int8_t cTxLock = pxQueue->cTxLock;
1a000806:	f895 4045 	ldrb.w	r4, [r5, #69]	; 0x45
1a00080a:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a00080c:	e003      	b.n	1a000816 <prvUnlockQueue+0x18>
						vTaskMissedYield();
1a00080e:	f001 f875 	bl	1a0018fc <vTaskMissedYield>
			--cTxLock;
1a000812:	3c01      	subs	r4, #1
1a000814:	b264      	sxtb	r4, r4
		while( cTxLock > queueLOCKED_UNMODIFIED )
1a000816:	2c00      	cmp	r4, #0
1a000818:	dd08      	ble.n	1a00082c <prvUnlockQueue+0x2e>
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a00081a:	6a6b      	ldr	r3, [r5, #36]	; 0x24
1a00081c:	b133      	cbz	r3, 1a00082c <prvUnlockQueue+0x2e>
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a00081e:	f105 0024 	add.w	r0, r5, #36	; 0x24
1a000822:	f000 ffd7 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a000826:	2800      	cmp	r0, #0
1a000828:	d0f3      	beq.n	1a000812 <prvUnlockQueue+0x14>
1a00082a:	e7f0      	b.n	1a00080e <prvUnlockQueue+0x10>
		pxQueue->cTxLock = queueUNLOCKED;
1a00082c:	23ff      	movs	r3, #255	; 0xff
1a00082e:	f885 3045 	strb.w	r3, [r5, #69]	; 0x45
	taskEXIT_CRITICAL();
1a000832:	f001 fb79 	bl	1a001f28 <vPortExitCritical>
	taskENTER_CRITICAL();
1a000836:	f001 fb55 	bl	1a001ee4 <vPortEnterCritical>
		int8_t cRxLock = pxQueue->cRxLock;
1a00083a:	f895 4044 	ldrb.w	r4, [r5, #68]	; 0x44
1a00083e:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a000840:	e003      	b.n	1a00084a <prvUnlockQueue+0x4c>
					vTaskMissedYield();
1a000842:	f001 f85b 	bl	1a0018fc <vTaskMissedYield>
				--cRxLock;
1a000846:	3c01      	subs	r4, #1
1a000848:	b264      	sxtb	r4, r4
		while( cRxLock > queueLOCKED_UNMODIFIED )
1a00084a:	2c00      	cmp	r4, #0
1a00084c:	dd08      	ble.n	1a000860 <prvUnlockQueue+0x62>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00084e:	692b      	ldr	r3, [r5, #16]
1a000850:	b133      	cbz	r3, 1a000860 <prvUnlockQueue+0x62>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000852:	f105 0010 	add.w	r0, r5, #16
1a000856:	f000 ffbd 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a00085a:	2800      	cmp	r0, #0
1a00085c:	d0f3      	beq.n	1a000846 <prvUnlockQueue+0x48>
1a00085e:	e7f0      	b.n	1a000842 <prvUnlockQueue+0x44>
		pxQueue->cRxLock = queueUNLOCKED;
1a000860:	23ff      	movs	r3, #255	; 0xff
1a000862:	f885 3044 	strb.w	r3, [r5, #68]	; 0x44
	taskEXIT_CRITICAL();
1a000866:	f001 fb5f 	bl	1a001f28 <vPortExitCritical>
}
1a00086a:	bd38      	pop	{r3, r4, r5, pc}

1a00086c <xQueueGenericReset>:
{
1a00086c:	b538      	push	{r3, r4, r5, lr}
	configASSERT( pxQueue );
1a00086e:	b1e0      	cbz	r0, 1a0008aa <xQueueGenericReset+0x3e>
1a000870:	460d      	mov	r5, r1
1a000872:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a000874:	f001 fb36 	bl	1a001ee4 <vPortEnterCritical>
		pxQueue->pcTail = pxQueue->pcHead + ( pxQueue->uxLength * pxQueue->uxItemSize );
1a000878:	6821      	ldr	r1, [r4, #0]
1a00087a:	6be2      	ldr	r2, [r4, #60]	; 0x3c
1a00087c:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00087e:	fb03 1002 	mla	r0, r3, r2, r1
1a000882:	6060      	str	r0, [r4, #4]
		pxQueue->uxMessagesWaiting = ( UBaseType_t ) 0U;
1a000884:	2000      	movs	r0, #0
1a000886:	63a0      	str	r0, [r4, #56]	; 0x38
		pxQueue->pcWriteTo = pxQueue->pcHead;
1a000888:	60a1      	str	r1, [r4, #8]
		pxQueue->u.pcReadFrom = pxQueue->pcHead + ( ( pxQueue->uxLength - ( UBaseType_t ) 1U ) * pxQueue->uxItemSize );
1a00088a:	3a01      	subs	r2, #1
1a00088c:	fb02 1303 	mla	r3, r2, r3, r1
1a000890:	60e3      	str	r3, [r4, #12]
		pxQueue->cRxLock = queueUNLOCKED;
1a000892:	23ff      	movs	r3, #255	; 0xff
1a000894:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
		pxQueue->cTxLock = queueUNLOCKED;
1a000898:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
		if( xNewQueue == pdFALSE )
1a00089c:	b9ed      	cbnz	r5, 1a0008da <xQueueGenericReset+0x6e>
			if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a00089e:	6923      	ldr	r3, [r4, #16]
1a0008a0:	b963      	cbnz	r3, 1a0008bc <xQueueGenericReset+0x50>
	taskEXIT_CRITICAL();
1a0008a2:	f001 fb41 	bl	1a001f28 <vPortExitCritical>
}
1a0008a6:	2001      	movs	r0, #1
1a0008a8:	bd38      	pop	{r3, r4, r5, pc}
1a0008aa:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0008ae:	f383 8811 	msr	BASEPRI, r3
1a0008b2:	f3bf 8f6f 	isb	sy
1a0008b6:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0008ba:	e7fe      	b.n	1a0008ba <xQueueGenericReset+0x4e>
				if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a0008bc:	f104 0010 	add.w	r0, r4, #16
1a0008c0:	f000 ff88 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a0008c4:	2800      	cmp	r0, #0
1a0008c6:	d0ec      	beq.n	1a0008a2 <xQueueGenericReset+0x36>
					queueYIELD_IF_USING_PREEMPTION();
1a0008c8:	4b08      	ldr	r3, [pc, #32]	; (1a0008ec <xQueueGenericReset+0x80>)
1a0008ca:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a0008ce:	601a      	str	r2, [r3, #0]
1a0008d0:	f3bf 8f4f 	dsb	sy
1a0008d4:	f3bf 8f6f 	isb	sy
1a0008d8:	e7e3      	b.n	1a0008a2 <xQueueGenericReset+0x36>
			vListInitialise( &( pxQueue->xTasksWaitingToSend ) );
1a0008da:	f104 0010 	add.w	r0, r4, #16
1a0008de:	f000 fa74 	bl	1a000dca <vListInitialise>
			vListInitialise( &( pxQueue->xTasksWaitingToReceive ) );
1a0008e2:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a0008e6:	f000 fa70 	bl	1a000dca <vListInitialise>
1a0008ea:	e7da      	b.n	1a0008a2 <xQueueGenericReset+0x36>
1a0008ec:	e000ed04 	.word	0xe000ed04

1a0008f0 <prvInitialiseNewQueue>:
{
1a0008f0:	b538      	push	{r3, r4, r5, lr}
1a0008f2:	461d      	mov	r5, r3
1a0008f4:	9c04      	ldr	r4, [sp, #16]
	if( uxItemSize == ( UBaseType_t ) 0 )
1a0008f6:	460b      	mov	r3, r1
1a0008f8:	b949      	cbnz	r1, 1a00090e <prvInitialiseNewQueue+0x1e>
		pxNewQueue->pcHead = ( int8_t * ) pxNewQueue;
1a0008fa:	6024      	str	r4, [r4, #0]
	pxNewQueue->uxLength = uxQueueLength;
1a0008fc:	63e0      	str	r0, [r4, #60]	; 0x3c
	pxNewQueue->uxItemSize = uxItemSize;
1a0008fe:	6423      	str	r3, [r4, #64]	; 0x40
	( void ) xQueueGenericReset( pxNewQueue, pdTRUE );
1a000900:	2101      	movs	r1, #1
1a000902:	4620      	mov	r0, r4
1a000904:	f7ff ffb2 	bl	1a00086c <xQueueGenericReset>
		pxNewQueue->ucQueueType = ucQueueType;
1a000908:	f884 504c 	strb.w	r5, [r4, #76]	; 0x4c
}
1a00090c:	bd38      	pop	{r3, r4, r5, pc}
		pxNewQueue->pcHead = ( int8_t * ) pucQueueStorage;
1a00090e:	6022      	str	r2, [r4, #0]
1a000910:	e7f4      	b.n	1a0008fc <prvInitialiseNewQueue+0xc>

1a000912 <xQueueGenericCreateStatic>:
		configASSERT( uxQueueLength > ( UBaseType_t ) 0 );
1a000912:	b940      	cbnz	r0, 1a000926 <xQueueGenericCreateStatic+0x14>
1a000914:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000918:	f383 8811 	msr	BASEPRI, r3
1a00091c:	f3bf 8f6f 	isb	sy
1a000920:	f3bf 8f4f 	dsb	sy
1a000924:	e7fe      	b.n	1a000924 <xQueueGenericCreateStatic+0x12>
	{
1a000926:	b530      	push	{r4, r5, lr}
1a000928:	b085      	sub	sp, #20
1a00092a:	461c      	mov	r4, r3
1a00092c:	4605      	mov	r5, r0
		configASSERT( pxStaticQueue != NULL );
1a00092e:	b153      	cbz	r3, 1a000946 <xQueueGenericCreateStatic+0x34>
		configASSERT( !( ( pucQueueStorage != NULL ) && ( uxItemSize == 0 ) ) );
1a000930:	b192      	cbz	r2, 1a000958 <xQueueGenericCreateStatic+0x46>
1a000932:	b989      	cbnz	r1, 1a000958 <xQueueGenericCreateStatic+0x46>
1a000934:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000938:	f383 8811 	msr	BASEPRI, r3
1a00093c:	f3bf 8f6f 	isb	sy
1a000940:	f3bf 8f4f 	dsb	sy
1a000944:	e7fe      	b.n	1a000944 <xQueueGenericCreateStatic+0x32>
1a000946:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00094a:	f383 8811 	msr	BASEPRI, r3
1a00094e:	f3bf 8f6f 	isb	sy
1a000952:	f3bf 8f4f 	dsb	sy
		configASSERT( pxStaticQueue != NULL );
1a000956:	e7fe      	b.n	1a000956 <xQueueGenericCreateStatic+0x44>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000958:	b16a      	cbz	r2, 1a000976 <xQueueGenericCreateStatic+0x64>
			volatile size_t xSize = sizeof( StaticQueue_t );
1a00095a:	2350      	movs	r3, #80	; 0x50
1a00095c:	9303      	str	r3, [sp, #12]
			configASSERT( xSize == sizeof( Queue_t ) );
1a00095e:	9b03      	ldr	r3, [sp, #12]
1a000960:	2b50      	cmp	r3, #80	; 0x50
1a000962:	d013      	beq.n	1a00098c <xQueueGenericCreateStatic+0x7a>
1a000964:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000968:	f383 8811 	msr	BASEPRI, r3
1a00096c:	f3bf 8f6f 	isb	sy
1a000970:	f3bf 8f4f 	dsb	sy
1a000974:	e7fe      	b.n	1a000974 <xQueueGenericCreateStatic+0x62>
		configASSERT( !( ( pucQueueStorage == NULL ) && ( uxItemSize != 0 ) ) );
1a000976:	2900      	cmp	r1, #0
1a000978:	d0ef      	beq.n	1a00095a <xQueueGenericCreateStatic+0x48>
1a00097a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00097e:	f383 8811 	msr	BASEPRI, r3
1a000982:	f3bf 8f6f 	isb	sy
1a000986:	f3bf 8f4f 	dsb	sy
1a00098a:	e7fe      	b.n	1a00098a <xQueueGenericCreateStatic+0x78>
				pxNewQueue->ucStaticallyAllocated = pdTRUE;
1a00098c:	2301      	movs	r3, #1
1a00098e:	f884 3046 	strb.w	r3, [r4, #70]	; 0x46
			prvInitialiseNewQueue( uxQueueLength, uxItemSize, pucQueueStorage, ucQueueType, pxNewQueue );
1a000992:	9400      	str	r4, [sp, #0]
1a000994:	f89d 3020 	ldrb.w	r3, [sp, #32]
1a000998:	4628      	mov	r0, r5
1a00099a:	f7ff ffa9 	bl	1a0008f0 <prvInitialiseNewQueue>
	}
1a00099e:	4620      	mov	r0, r4
1a0009a0:	b005      	add	sp, #20
1a0009a2:	bd30      	pop	{r4, r5, pc}

1a0009a4 <xQueueGenericSend>:
{
1a0009a4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a0009a6:	b085      	sub	sp, #20
1a0009a8:	9201      	str	r2, [sp, #4]
	configASSERT( pxQueue );
1a0009aa:	b188      	cbz	r0, 1a0009d0 <xQueueGenericSend+0x2c>
1a0009ac:	460e      	mov	r6, r1
1a0009ae:	461d      	mov	r5, r3
1a0009b0:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009b2:	b1b1      	cbz	r1, 1a0009e2 <xQueueGenericSend+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a0009b4:	2d02      	cmp	r5, #2
1a0009b6:	d120      	bne.n	1a0009fa <xQueueGenericSend+0x56>
1a0009b8:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a0009ba:	2b01      	cmp	r3, #1
1a0009bc:	d01d      	beq.n	1a0009fa <xQueueGenericSend+0x56>
1a0009be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009c2:	f383 8811 	msr	BASEPRI, r3
1a0009c6:	f3bf 8f6f 	isb	sy
1a0009ca:	f3bf 8f4f 	dsb	sy
1a0009ce:	e7fe      	b.n	1a0009ce <xQueueGenericSend+0x2a>
1a0009d0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009d4:	f383 8811 	msr	BASEPRI, r3
1a0009d8:	f3bf 8f6f 	isb	sy
1a0009dc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a0009e0:	e7fe      	b.n	1a0009e0 <xQueueGenericSend+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a0009e2:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a0009e4:	2b00      	cmp	r3, #0
1a0009e6:	d0e5      	beq.n	1a0009b4 <xQueueGenericSend+0x10>
1a0009e8:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0009ec:	f383 8811 	msr	BASEPRI, r3
1a0009f0:	f3bf 8f6f 	isb	sy
1a0009f4:	f3bf 8f4f 	dsb	sy
1a0009f8:	e7fe      	b.n	1a0009f8 <xQueueGenericSend+0x54>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a0009fa:	f000 ff85 	bl	1a001908 <xTaskGetSchedulerState>
1a0009fe:	4607      	mov	r7, r0
1a000a00:	b958      	cbnz	r0, 1a000a1a <xQueueGenericSend+0x76>
1a000a02:	9b01      	ldr	r3, [sp, #4]
1a000a04:	2b00      	cmp	r3, #0
1a000a06:	d044      	beq.n	1a000a92 <xQueueGenericSend+0xee>
1a000a08:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000a0c:	f383 8811 	msr	BASEPRI, r3
1a000a10:	f3bf 8f6f 	isb	sy
1a000a14:	f3bf 8f4f 	dsb	sy
1a000a18:	e7fe      	b.n	1a000a18 <xQueueGenericSend+0x74>
1a000a1a:	2700      	movs	r7, #0
1a000a1c:	e039      	b.n	1a000a92 <xQueueGenericSend+0xee>
				xYieldRequired = prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000a1e:	462a      	mov	r2, r5
1a000a20:	4631      	mov	r1, r6
1a000a22:	4620      	mov	r0, r4
1a000a24:	f7ff fe9e 	bl	1a000764 <prvCopyDataToQueue>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000a28:	6a62      	ldr	r2, [r4, #36]	; 0x24
1a000a2a:	b96a      	cbnz	r2, 1a000a48 <xQueueGenericSend+0xa4>
					else if( xYieldRequired != pdFALSE )
1a000a2c:	b138      	cbz	r0, 1a000a3e <xQueueGenericSend+0x9a>
						queueYIELD_IF_USING_PREEMPTION();
1a000a2e:	4b3c      	ldr	r3, [pc, #240]	; (1a000b20 <xQueueGenericSend+0x17c>)
1a000a30:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a34:	601a      	str	r2, [r3, #0]
1a000a36:	f3bf 8f4f 	dsb	sy
1a000a3a:	f3bf 8f6f 	isb	sy
				taskEXIT_CRITICAL();
1a000a3e:	f001 fa73 	bl	1a001f28 <vPortExitCritical>
				return pdPASS;
1a000a42:	2001      	movs	r0, #1
}
1a000a44:	b005      	add	sp, #20
1a000a46:	bdf0      	pop	{r4, r5, r6, r7, pc}
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000a48:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000a4c:	f000 fec2 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a000a50:	2800      	cmp	r0, #0
1a000a52:	d0f4      	beq.n	1a000a3e <xQueueGenericSend+0x9a>
							queueYIELD_IF_USING_PREEMPTION();
1a000a54:	4b32      	ldr	r3, [pc, #200]	; (1a000b20 <xQueueGenericSend+0x17c>)
1a000a56:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000a5a:	601a      	str	r2, [r3, #0]
1a000a5c:	f3bf 8f4f 	dsb	sy
1a000a60:	f3bf 8f6f 	isb	sy
1a000a64:	e7eb      	b.n	1a000a3e <xQueueGenericSend+0x9a>
					taskEXIT_CRITICAL();
1a000a66:	f001 fa5f 	bl	1a001f28 <vPortExitCritical>
					return errQUEUE_FULL;
1a000a6a:	2000      	movs	r0, #0
1a000a6c:	e7ea      	b.n	1a000a44 <xQueueGenericSend+0xa0>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000a6e:	a802      	add	r0, sp, #8
1a000a70:	f000 fef6 	bl	1a001860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000a74:	2701      	movs	r7, #1
1a000a76:	e019      	b.n	1a000aac <xQueueGenericSend+0x108>
		prvLockQueue( pxQueue );
1a000a78:	2300      	movs	r3, #0
1a000a7a:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000a7e:	e021      	b.n	1a000ac4 <xQueueGenericSend+0x120>
1a000a80:	2300      	movs	r3, #0
1a000a82:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000a86:	e023      	b.n	1a000ad0 <xQueueGenericSend+0x12c>
				prvUnlockQueue( pxQueue );
1a000a88:	4620      	mov	r0, r4
1a000a8a:	f7ff feb8 	bl	1a0007fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000a8e:	f000 fd8d 	bl	1a0015ac <xTaskResumeAll>
		taskENTER_CRITICAL();
1a000a92:	f001 fa27 	bl	1a001ee4 <vPortEnterCritical>
			if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000a96:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000a98:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000a9a:	429a      	cmp	r2, r3
1a000a9c:	d3bf      	bcc.n	1a000a1e <xQueueGenericSend+0x7a>
1a000a9e:	2d02      	cmp	r5, #2
1a000aa0:	d0bd      	beq.n	1a000a1e <xQueueGenericSend+0x7a>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000aa2:	9b01      	ldr	r3, [sp, #4]
1a000aa4:	2b00      	cmp	r3, #0
1a000aa6:	d0de      	beq.n	1a000a66 <xQueueGenericSend+0xc2>
				else if( xEntryTimeSet == pdFALSE )
1a000aa8:	2f00      	cmp	r7, #0
1a000aaa:	d0e0      	beq.n	1a000a6e <xQueueGenericSend+0xca>
		taskEXIT_CRITICAL();
1a000aac:	f001 fa3c 	bl	1a001f28 <vPortExitCritical>
		vTaskSuspendAll();
1a000ab0:	f000 fce2 	bl	1a001478 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000ab4:	f001 fa16 	bl	1a001ee4 <vPortEnterCritical>
1a000ab8:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000abc:	b25b      	sxtb	r3, r3
1a000abe:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ac2:	d0d9      	beq.n	1a000a78 <xQueueGenericSend+0xd4>
1a000ac4:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000ac8:	b25b      	sxtb	r3, r3
1a000aca:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000ace:	d0d7      	beq.n	1a000a80 <xQueueGenericSend+0xdc>
1a000ad0:	f001 fa2a 	bl	1a001f28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000ad4:	a901      	add	r1, sp, #4
1a000ad6:	a802      	add	r0, sp, #8
1a000ad8:	f000 fece 	bl	1a001878 <xTaskCheckForTimeOut>
1a000adc:	b9c8      	cbnz	r0, 1a000b12 <xQueueGenericSend+0x16e>
			if( prvIsQueueFull( pxQueue ) != pdFALSE )
1a000ade:	4620      	mov	r0, r4
1a000ae0:	f7ff fe24 	bl	1a00072c <prvIsQueueFull>
1a000ae4:	2800      	cmp	r0, #0
1a000ae6:	d0cf      	beq.n	1a000a88 <xQueueGenericSend+0xe4>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToSend ), xTicksToWait );
1a000ae8:	9901      	ldr	r1, [sp, #4]
1a000aea:	f104 0010 	add.w	r0, r4, #16
1a000aee:	f000 fe3d 	bl	1a00176c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000af2:	4620      	mov	r0, r4
1a000af4:	f7ff fe83 	bl	1a0007fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000af8:	f000 fd58 	bl	1a0015ac <xTaskResumeAll>
1a000afc:	2800      	cmp	r0, #0
1a000afe:	d1c8      	bne.n	1a000a92 <xQueueGenericSend+0xee>
					portYIELD_WITHIN_API();
1a000b00:	4b07      	ldr	r3, [pc, #28]	; (1a000b20 <xQueueGenericSend+0x17c>)
1a000b02:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000b06:	601a      	str	r2, [r3, #0]
1a000b08:	f3bf 8f4f 	dsb	sy
1a000b0c:	f3bf 8f6f 	isb	sy
1a000b10:	e7bf      	b.n	1a000a92 <xQueueGenericSend+0xee>
			prvUnlockQueue( pxQueue );
1a000b12:	4620      	mov	r0, r4
1a000b14:	f7ff fe73 	bl	1a0007fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000b18:	f000 fd48 	bl	1a0015ac <xTaskResumeAll>
			return errQUEUE_FULL;
1a000b1c:	2000      	movs	r0, #0
1a000b1e:	e791      	b.n	1a000a44 <xQueueGenericSend+0xa0>
1a000b20:	e000ed04 	.word	0xe000ed04

1a000b24 <xQueueGenericSendFromISR>:
{
1a000b24:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
	configASSERT( pxQueue );
1a000b28:	b190      	cbz	r0, 1a000b50 <xQueueGenericSendFromISR+0x2c>
1a000b2a:	4689      	mov	r9, r1
1a000b2c:	4690      	mov	r8, r2
1a000b2e:	461f      	mov	r7, r3
1a000b30:	4604      	mov	r4, r0
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b32:	b1b1      	cbz	r1, 1a000b62 <xQueueGenericSendFromISR+0x3e>
	configASSERT( !( ( xCopyPosition == queueOVERWRITE ) && ( pxQueue->uxLength != 1 ) ) );
1a000b34:	2f02      	cmp	r7, #2
1a000b36:	d120      	bne.n	1a000b7a <xQueueGenericSendFromISR+0x56>
1a000b38:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000b3a:	2b01      	cmp	r3, #1
1a000b3c:	d01d      	beq.n	1a000b7a <xQueueGenericSendFromISR+0x56>
1a000b3e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b42:	f383 8811 	msr	BASEPRI, r3
1a000b46:	f3bf 8f6f 	isb	sy
1a000b4a:	f3bf 8f4f 	dsb	sy
1a000b4e:	e7fe      	b.n	1a000b4e <xQueueGenericSendFromISR+0x2a>
1a000b50:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b54:	f383 8811 	msr	BASEPRI, r3
1a000b58:	f3bf 8f6f 	isb	sy
1a000b5c:	f3bf 8f4f 	dsb	sy
	configASSERT( pxQueue );
1a000b60:	e7fe      	b.n	1a000b60 <xQueueGenericSendFromISR+0x3c>
	configASSERT( !( ( pvItemToQueue == NULL ) && ( pxQueue->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000b62:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000b64:	2b00      	cmp	r3, #0
1a000b66:	d0e5      	beq.n	1a000b34 <xQueueGenericSendFromISR+0x10>
1a000b68:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b6c:	f383 8811 	msr	BASEPRI, r3
1a000b70:	f3bf 8f6f 	isb	sy
1a000b74:	f3bf 8f4f 	dsb	sy
1a000b78:	e7fe      	b.n	1a000b78 <xQueueGenericSendFromISR+0x54>
	portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
1a000b7a:	f001 fadd 	bl	1a002138 <vPortValidateInterruptPriority>

portFORCE_INLINE static uint32_t ulPortRaiseBASEPRI( void )
{
uint32_t ulOriginalBASEPRI, ulNewBASEPRI;

	__asm volatile
1a000b7e:	f3ef 8611 	mrs	r6, BASEPRI
1a000b82:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000b86:	f383 8811 	msr	BASEPRI, r3
1a000b8a:	f3bf 8f6f 	isb	sy
1a000b8e:	f3bf 8f4f 	dsb	sy
		if( ( pxQueue->uxMessagesWaiting < pxQueue->uxLength ) || ( xCopyPosition == queueOVERWRITE ) )
1a000b92:	6ba2      	ldr	r2, [r4, #56]	; 0x38
1a000b94:	6be3      	ldr	r3, [r4, #60]	; 0x3c
1a000b96:	429a      	cmp	r2, r3
1a000b98:	d306      	bcc.n	1a000ba8 <xQueueGenericSendFromISR+0x84>
1a000b9a:	2f02      	cmp	r7, #2
1a000b9c:	d004      	beq.n	1a000ba8 <xQueueGenericSendFromISR+0x84>
			xReturn = errQUEUE_FULL;
1a000b9e:	2000      	movs	r0, #0
}
/*-----------------------------------------------------------*/

portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
{
	__asm volatile
1a000ba0:	f386 8811 	msr	BASEPRI, r6
}
1a000ba4:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
			const int8_t cTxLock = pxQueue->cTxLock;
1a000ba8:	f894 5045 	ldrb.w	r5, [r4, #69]	; 0x45
1a000bac:	b26d      	sxtb	r5, r5
			( void ) prvCopyDataToQueue( pxQueue, pvItemToQueue, xCopyPosition );
1a000bae:	463a      	mov	r2, r7
1a000bb0:	4649      	mov	r1, r9
1a000bb2:	4620      	mov	r0, r4
1a000bb4:	f7ff fdd6 	bl	1a000764 <prvCopyDataToQueue>
			if( cTxLock == queueUNLOCKED )
1a000bb8:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000bbc:	d005      	beq.n	1a000bca <xQueueGenericSendFromISR+0xa6>
				pxQueue->cTxLock = ( int8_t ) ( cTxLock + 1 );
1a000bbe:	1c6b      	adds	r3, r5, #1
1a000bc0:	b25b      	sxtb	r3, r3
1a000bc2:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
			xReturn = pdPASS;
1a000bc6:	2001      	movs	r0, #1
1a000bc8:	e7ea      	b.n	1a000ba0 <xQueueGenericSendFromISR+0x7c>
					if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToReceive ) ) == pdFALSE )
1a000bca:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a000bcc:	b90b      	cbnz	r3, 1a000bd2 <xQueueGenericSendFromISR+0xae>
			xReturn = pdPASS;
1a000bce:	2001      	movs	r0, #1
1a000bd0:	e7e6      	b.n	1a000ba0 <xQueueGenericSendFromISR+0x7c>
						if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToReceive ) ) != pdFALSE )
1a000bd2:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000bd6:	f000 fdfd 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a000bda:	b130      	cbz	r0, 1a000bea <xQueueGenericSendFromISR+0xc6>
							if( pxHigherPriorityTaskWoken != NULL )
1a000bdc:	f1b8 0f00 	cmp.w	r8, #0
1a000be0:	d005      	beq.n	1a000bee <xQueueGenericSendFromISR+0xca>
								*pxHigherPriorityTaskWoken = pdTRUE;
1a000be2:	2001      	movs	r0, #1
1a000be4:	f8c8 0000 	str.w	r0, [r8]
1a000be8:	e7da      	b.n	1a000ba0 <xQueueGenericSendFromISR+0x7c>
			xReturn = pdPASS;
1a000bea:	2001      	movs	r0, #1
1a000bec:	e7d8      	b.n	1a000ba0 <xQueueGenericSendFromISR+0x7c>
1a000bee:	2001      	movs	r0, #1
1a000bf0:	e7d6      	b.n	1a000ba0 <xQueueGenericSendFromISR+0x7c>
1a000bf2:	Address 0x000000001a000bf2 is out of bounds.


1a000bf4 <xQueueReceive>:
{
1a000bf4:	b5f0      	push	{r4, r5, r6, r7, lr}
1a000bf6:	b085      	sub	sp, #20
1a000bf8:	9201      	str	r2, [sp, #4]
	configASSERT( ( pxQueue ) );
1a000bfa:	b190      	cbz	r0, 1a000c22 <xQueueReceive+0x2e>
1a000bfc:	460e      	mov	r6, r1
1a000bfe:	4604      	mov	r4, r0
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c00:	b1c1      	cbz	r1, 1a000c34 <xQueueReceive+0x40>
		configASSERT( !( ( xTaskGetSchedulerState() == taskSCHEDULER_SUSPENDED ) && ( xTicksToWait != 0 ) ) );
1a000c02:	f000 fe81 	bl	1a001908 <xTaskGetSchedulerState>
1a000c06:	4607      	mov	r7, r0
1a000c08:	bb00      	cbnz	r0, 1a000c4c <xQueueReceive+0x58>
1a000c0a:	9b01      	ldr	r3, [sp, #4]
1a000c0c:	2b00      	cmp	r3, #0
1a000c0e:	d05c      	beq.n	1a000cca <xQueueReceive+0xd6>
	__asm volatile
1a000c10:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c14:	f383 8811 	msr	BASEPRI, r3
1a000c18:	f3bf 8f6f 	isb	sy
1a000c1c:	f3bf 8f4f 	dsb	sy
1a000c20:	e7fe      	b.n	1a000c20 <xQueueReceive+0x2c>
1a000c22:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c26:	f383 8811 	msr	BASEPRI, r3
1a000c2a:	f3bf 8f6f 	isb	sy
1a000c2e:	f3bf 8f4f 	dsb	sy
	configASSERT( ( pxQueue ) );
1a000c32:	e7fe      	b.n	1a000c32 <xQueueReceive+0x3e>
	configASSERT( !( ( ( pvBuffer ) == NULL ) && ( ( pxQueue )->uxItemSize != ( UBaseType_t ) 0U ) ) );
1a000c34:	6c03      	ldr	r3, [r0, #64]	; 0x40
1a000c36:	2b00      	cmp	r3, #0
1a000c38:	d0e3      	beq.n	1a000c02 <xQueueReceive+0xe>
1a000c3a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a000c3e:	f383 8811 	msr	BASEPRI, r3
1a000c42:	f3bf 8f6f 	isb	sy
1a000c46:	f3bf 8f4f 	dsb	sy
1a000c4a:	e7fe      	b.n	1a000c4a <xQueueReceive+0x56>
1a000c4c:	2700      	movs	r7, #0
1a000c4e:	e03c      	b.n	1a000cca <xQueueReceive+0xd6>
				prvCopyDataFromQueue( pxQueue, pvBuffer );
1a000c50:	4631      	mov	r1, r6
1a000c52:	4620      	mov	r0, r4
1a000c54:	f7ff fdc1 	bl	1a0007da <prvCopyDataFromQueue>
				pxQueue->uxMessagesWaiting = uxMessagesWaiting - ( UBaseType_t ) 1;
1a000c58:	3d01      	subs	r5, #1
1a000c5a:	63a5      	str	r5, [r4, #56]	; 0x38
				if( listLIST_IS_EMPTY( &( pxQueue->xTasksWaitingToSend ) ) == pdFALSE )
1a000c5c:	6923      	ldr	r3, [r4, #16]
1a000c5e:	b923      	cbnz	r3, 1a000c6a <xQueueReceive+0x76>
				taskEXIT_CRITICAL();
1a000c60:	f001 f962 	bl	1a001f28 <vPortExitCritical>
				return pdPASS;
1a000c64:	2001      	movs	r0, #1
}
1a000c66:	b005      	add	sp, #20
1a000c68:	bdf0      	pop	{r4, r5, r6, r7, pc}
					if( xTaskRemoveFromEventList( &( pxQueue->xTasksWaitingToSend ) ) != pdFALSE )
1a000c6a:	f104 0010 	add.w	r0, r4, #16
1a000c6e:	f000 fdb1 	bl	1a0017d4 <xTaskRemoveFromEventList>
1a000c72:	2800      	cmp	r0, #0
1a000c74:	d0f4      	beq.n	1a000c60 <xQueueReceive+0x6c>
						queueYIELD_IF_USING_PREEMPTION();
1a000c76:	4b35      	ldr	r3, [pc, #212]	; (1a000d4c <xQueueReceive+0x158>)
1a000c78:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000c7c:	601a      	str	r2, [r3, #0]
1a000c7e:	f3bf 8f4f 	dsb	sy
1a000c82:	f3bf 8f6f 	isb	sy
1a000c86:	e7eb      	b.n	1a000c60 <xQueueReceive+0x6c>
					taskEXIT_CRITICAL();
1a000c88:	f001 f94e 	bl	1a001f28 <vPortExitCritical>
					return errQUEUE_EMPTY;
1a000c8c:	2000      	movs	r0, #0
1a000c8e:	e7ea      	b.n	1a000c66 <xQueueReceive+0x72>
					vTaskInternalSetTimeOutState( &xTimeOut );
1a000c90:	a802      	add	r0, sp, #8
1a000c92:	f000 fde5 	bl	1a001860 <vTaskInternalSetTimeOutState>
					xEntryTimeSet = pdTRUE;
1a000c96:	2701      	movs	r7, #1
1a000c98:	e021      	b.n	1a000cde <xQueueReceive+0xea>
		prvLockQueue( pxQueue );
1a000c9a:	2300      	movs	r3, #0
1a000c9c:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000ca0:	e029      	b.n	1a000cf6 <xQueueReceive+0x102>
1a000ca2:	2300      	movs	r3, #0
1a000ca4:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000ca8:	e02b      	b.n	1a000d02 <xQueueReceive+0x10e>
				prvUnlockQueue( pxQueue );
1a000caa:	4620      	mov	r0, r4
1a000cac:	f7ff fda7 	bl	1a0007fe <prvUnlockQueue>
				( void ) xTaskResumeAll();
1a000cb0:	f000 fc7c 	bl	1a0015ac <xTaskResumeAll>
1a000cb4:	e009      	b.n	1a000cca <xQueueReceive+0xd6>
			prvUnlockQueue( pxQueue );
1a000cb6:	4620      	mov	r0, r4
1a000cb8:	f7ff fda1 	bl	1a0007fe <prvUnlockQueue>
			( void ) xTaskResumeAll();
1a000cbc:	f000 fc76 	bl	1a0015ac <xTaskResumeAll>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000cc0:	4620      	mov	r0, r4
1a000cc2:	f7ff fd42 	bl	1a00074a <prvIsQueueEmpty>
1a000cc6:	2800      	cmp	r0, #0
1a000cc8:	d13d      	bne.n	1a000d46 <xQueueReceive+0x152>
		taskENTER_CRITICAL();
1a000cca:	f001 f90b 	bl	1a001ee4 <vPortEnterCritical>
			const UBaseType_t uxMessagesWaiting = pxQueue->uxMessagesWaiting;
1a000cce:	6ba5      	ldr	r5, [r4, #56]	; 0x38
			if( uxMessagesWaiting > ( UBaseType_t ) 0 )
1a000cd0:	2d00      	cmp	r5, #0
1a000cd2:	d1bd      	bne.n	1a000c50 <xQueueReceive+0x5c>
				if( xTicksToWait == ( TickType_t ) 0 )
1a000cd4:	9b01      	ldr	r3, [sp, #4]
1a000cd6:	2b00      	cmp	r3, #0
1a000cd8:	d0d6      	beq.n	1a000c88 <xQueueReceive+0x94>
				else if( xEntryTimeSet == pdFALSE )
1a000cda:	2f00      	cmp	r7, #0
1a000cdc:	d0d8      	beq.n	1a000c90 <xQueueReceive+0x9c>
		taskEXIT_CRITICAL();
1a000cde:	f001 f923 	bl	1a001f28 <vPortExitCritical>
		vTaskSuspendAll();
1a000ce2:	f000 fbc9 	bl	1a001478 <vTaskSuspendAll>
		prvLockQueue( pxQueue );
1a000ce6:	f001 f8fd 	bl	1a001ee4 <vPortEnterCritical>
1a000cea:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000cee:	b25b      	sxtb	r3, r3
1a000cf0:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000cf4:	d0d1      	beq.n	1a000c9a <xQueueReceive+0xa6>
1a000cf6:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000cfa:	b25b      	sxtb	r3, r3
1a000cfc:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d00:	d0cf      	beq.n	1a000ca2 <xQueueReceive+0xae>
1a000d02:	f001 f911 	bl	1a001f28 <vPortExitCritical>
		if( xTaskCheckForTimeOut( &xTimeOut, &xTicksToWait ) == pdFALSE )
1a000d06:	a901      	add	r1, sp, #4
1a000d08:	a802      	add	r0, sp, #8
1a000d0a:	f000 fdb5 	bl	1a001878 <xTaskCheckForTimeOut>
1a000d0e:	2800      	cmp	r0, #0
1a000d10:	d1d1      	bne.n	1a000cb6 <xQueueReceive+0xc2>
			if( prvIsQueueEmpty( pxQueue ) != pdFALSE )
1a000d12:	4620      	mov	r0, r4
1a000d14:	f7ff fd19 	bl	1a00074a <prvIsQueueEmpty>
1a000d18:	2800      	cmp	r0, #0
1a000d1a:	d0c6      	beq.n	1a000caa <xQueueReceive+0xb6>
				vTaskPlaceOnEventList( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait );
1a000d1c:	9901      	ldr	r1, [sp, #4]
1a000d1e:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000d22:	f000 fd23 	bl	1a00176c <vTaskPlaceOnEventList>
				prvUnlockQueue( pxQueue );
1a000d26:	4620      	mov	r0, r4
1a000d28:	f7ff fd69 	bl	1a0007fe <prvUnlockQueue>
				if( xTaskResumeAll() == pdFALSE )
1a000d2c:	f000 fc3e 	bl	1a0015ac <xTaskResumeAll>
1a000d30:	2800      	cmp	r0, #0
1a000d32:	d1ca      	bne.n	1a000cca <xQueueReceive+0xd6>
					portYIELD_WITHIN_API();
1a000d34:	4b05      	ldr	r3, [pc, #20]	; (1a000d4c <xQueueReceive+0x158>)
1a000d36:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a000d3a:	601a      	str	r2, [r3, #0]
1a000d3c:	f3bf 8f4f 	dsb	sy
1a000d40:	f3bf 8f6f 	isb	sy
1a000d44:	e7c1      	b.n	1a000cca <xQueueReceive+0xd6>
				return errQUEUE_EMPTY;
1a000d46:	2000      	movs	r0, #0
1a000d48:	e78d      	b.n	1a000c66 <xQueueReceive+0x72>
1a000d4a:	bf00      	nop
1a000d4c:	e000ed04 	.word	0xe000ed04

1a000d50 <vQueueAddToRegistry>:
	{
	UBaseType_t ux;

		/* See if there is an empty space in the registry.  A NULL name denotes
		a free slot. */
		for( ux = ( UBaseType_t ) 0U; ux < ( UBaseType_t ) configQUEUE_REGISTRY_SIZE; ux++ )
1a000d50:	2300      	movs	r3, #0
1a000d52:	e000      	b.n	1a000d56 <vQueueAddToRegistry+0x6>
1a000d54:	3301      	adds	r3, #1
1a000d56:	2b07      	cmp	r3, #7
1a000d58:	d80b      	bhi.n	1a000d72 <vQueueAddToRegistry+0x22>
		{
			if( xQueueRegistry[ ux ].pcQueueName == NULL )
1a000d5a:	4a06      	ldr	r2, [pc, #24]	; (1a000d74 <vQueueAddToRegistry+0x24>)
1a000d5c:	f852 2033 	ldr.w	r2, [r2, r3, lsl #3]
1a000d60:	2a00      	cmp	r2, #0
1a000d62:	d1f7      	bne.n	1a000d54 <vQueueAddToRegistry+0x4>
			{
				/* Store the information on this queue. */
				xQueueRegistry[ ux ].pcQueueName = pcQueueName;
1a000d64:	4a03      	ldr	r2, [pc, #12]	; (1a000d74 <vQueueAddToRegistry+0x24>)
1a000d66:	f842 1033 	str.w	r1, [r2, r3, lsl #3]
				xQueueRegistry[ ux ].xHandle = xQueue;
1a000d6a:	eb02 03c3 	add.w	r3, r2, r3, lsl #3
1a000d6e:	6058      	str	r0, [r3, #4]

				traceQUEUE_REGISTRY_ADD( xQueue, pcQueueName );
				break;
1a000d70:	4770      	bx	lr
			else
			{
				mtCOVERAGE_TEST_MARKER();
			}
		}
	}
1a000d72:	4770      	bx	lr
1a000d74:	10002bd0 	.word	0x10002bd0

1a000d78 <vQueueWaitForMessageRestricted>:
/*-----------------------------------------------------------*/

#if ( configUSE_TIMERS == 1 )

	void vQueueWaitForMessageRestricted( QueueHandle_t xQueue, TickType_t xTicksToWait, const BaseType_t xWaitIndefinitely )
	{
1a000d78:	b570      	push	{r4, r5, r6, lr}
1a000d7a:	4604      	mov	r4, r0
1a000d7c:	460d      	mov	r5, r1
1a000d7e:	4616      	mov	r6, r2
		will not actually cause the task to block, just place it on a blocked
		list.  It will not block until the scheduler is unlocked - at which
		time a yield will be performed.  If an item is added to the queue while
		the queue is locked, and the calling task blocks on the queue, then the
		calling task will be immediately unblocked when the queue is unlocked. */
		prvLockQueue( pxQueue );
1a000d80:	f001 f8b0 	bl	1a001ee4 <vPortEnterCritical>
1a000d84:	f894 3044 	ldrb.w	r3, [r4, #68]	; 0x44
1a000d88:	b25b      	sxtb	r3, r3
1a000d8a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d8e:	d00d      	beq.n	1a000dac <vQueueWaitForMessageRestricted+0x34>
1a000d90:	f894 3045 	ldrb.w	r3, [r4, #69]	; 0x45
1a000d94:	b25b      	sxtb	r3, r3
1a000d96:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a000d9a:	d00b      	beq.n	1a000db4 <vQueueWaitForMessageRestricted+0x3c>
1a000d9c:	f001 f8c4 	bl	1a001f28 <vPortExitCritical>
		if( pxQueue->uxMessagesWaiting == ( UBaseType_t ) 0U )
1a000da0:	6ba3      	ldr	r3, [r4, #56]	; 0x38
1a000da2:	b15b      	cbz	r3, 1a000dbc <vQueueWaitForMessageRestricted+0x44>
		}
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
		prvUnlockQueue( pxQueue );
1a000da4:	4620      	mov	r0, r4
1a000da6:	f7ff fd2a 	bl	1a0007fe <prvUnlockQueue>
	}
1a000daa:	bd70      	pop	{r4, r5, r6, pc}
		prvLockQueue( pxQueue );
1a000dac:	2300      	movs	r3, #0
1a000dae:	f884 3044 	strb.w	r3, [r4, #68]	; 0x44
1a000db2:	e7ed      	b.n	1a000d90 <vQueueWaitForMessageRestricted+0x18>
1a000db4:	2300      	movs	r3, #0
1a000db6:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a000dba:	e7ef      	b.n	1a000d9c <vQueueWaitForMessageRestricted+0x24>
			vTaskPlaceOnEventListRestricted( &( pxQueue->xTasksWaitingToReceive ), xTicksToWait, xWaitIndefinitely );
1a000dbc:	4632      	mov	r2, r6
1a000dbe:	4629      	mov	r1, r5
1a000dc0:	f104 0024 	add.w	r0, r4, #36	; 0x24
1a000dc4:	f000 fcea 	bl	1a00179c <vTaskPlaceOnEventListRestricted>
1a000dc8:	e7ec      	b.n	1a000da4 <vQueueWaitForMessageRestricted+0x2c>

1a000dca <vListInitialise>:
void vListInitialise( List_t * const pxList )
{
	/* The list structure contains a list item which is used to mark the
	end of the list.  To initialise the list the list end is inserted
	as the only list entry. */
	pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd );			/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dca:	f100 0308 	add.w	r3, r0, #8
1a000dce:	6043      	str	r3, [r0, #4]

	/* The list end value is the highest possible value in the list to
	ensure it remains at the end of the list. */
	pxList->xListEnd.xItemValue = portMAX_DELAY;
1a000dd0:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000dd4:	6082      	str	r2, [r0, #8]

	/* The list end next and previous pointers point to itself so we know
	when the list is empty. */
	pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );	/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dd6:	60c3      	str	r3, [r0, #12]
	pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd );/*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000dd8:	6103      	str	r3, [r0, #16]

	pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
1a000dda:	2300      	movs	r3, #0
1a000ddc:	6003      	str	r3, [r0, #0]

	/* Write known values into the list if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
	listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
1a000dde:	4770      	bx	lr

1a000de0 <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
	/* Make sure the list item is not recorded as being on a list. */
	pxItem->pvContainer = NULL;
1a000de0:	2300      	movs	r3, #0
1a000de2:	6103      	str	r3, [r0, #16]

	/* Write known values into the list item if
	configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
	listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
	listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
1a000de4:	4770      	bx	lr

1a000de6 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList, ListItem_t * const pxNewListItem )
{
ListItem_t * const pxIndex = pxList->pxIndex;
1a000de6:	6843      	ldr	r3, [r0, #4]
	listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

	/* Insert a new list item into pxList, but rather than sort the list,
	makes the new list item the last item to be removed by a call to
	listGET_OWNER_OF_NEXT_ENTRY(). */
	pxNewListItem->pxNext = pxIndex;
1a000de8:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxPrevious = pxIndex->pxPrevious;
1a000dea:	689a      	ldr	r2, [r3, #8]
1a000dec:	608a      	str	r2, [r1, #8]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	pxIndex->pxPrevious->pxNext = pxNewListItem;
1a000dee:	6051      	str	r1, [r2, #4]
	pxIndex->pxPrevious = pxNewListItem;
1a000df0:	6099      	str	r1, [r3, #8]

	/* Remember which list the item is in. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000df2:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000df4:	6803      	ldr	r3, [r0, #0]
1a000df6:	3301      	adds	r3, #1
1a000df8:	6003      	str	r3, [r0, #0]
}
1a000dfa:	4770      	bx	lr

1a000dfc <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList, ListItem_t * const pxNewListItem )
{
1a000dfc:	b430      	push	{r4, r5}
ListItem_t *pxIterator;
const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
1a000dfe:	680d      	ldr	r5, [r1, #0]
	new list item should be placed after it.  This ensures that TCB's which are
	stored in ready lists (all of which have the same xItemValue value) get a
	share of the CPU.  However, if the xItemValue is the same as the back marker
	the iteration loop below will not end.  Therefore the value is checked
	first, and the algorithm slightly modified if necessary. */
	if( xValueOfInsertion == portMAX_DELAY )
1a000e00:	f1b5 3fff 	cmp.w	r5, #4294967295	; 0xffffffff
1a000e04:	d011      	beq.n	1a000e2a <vListInsert+0x2e>
			4) Using a queue or semaphore before it has been initialised or
			   before the scheduler has been started (are interrupts firing
			   before vTaskStartScheduler() has been called?).
		**********************************************************************/

		for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
1a000e06:	f100 0308 	add.w	r3, r0, #8
1a000e0a:	461c      	mov	r4, r3
1a000e0c:	685b      	ldr	r3, [r3, #4]
1a000e0e:	681a      	ldr	r2, [r3, #0]
1a000e10:	42aa      	cmp	r2, r5
1a000e12:	d9fa      	bls.n	1a000e0a <vListInsert+0xe>
			/* There is nothing to do here, just iterating to the wanted
			insertion position. */
		}
	}

	pxNewListItem->pxNext = pxIterator->pxNext;
1a000e14:	6863      	ldr	r3, [r4, #4]
1a000e16:	604b      	str	r3, [r1, #4]
	pxNewListItem->pxNext->pxPrevious = pxNewListItem;
1a000e18:	6099      	str	r1, [r3, #8]
	pxNewListItem->pxPrevious = pxIterator;
1a000e1a:	608c      	str	r4, [r1, #8]
	pxIterator->pxNext = pxNewListItem;
1a000e1c:	6061      	str	r1, [r4, #4]

	/* Remember which list the item is in.  This allows fast removal of the
	item later. */
	pxNewListItem->pvContainer = ( void * ) pxList;
1a000e1e:	6108      	str	r0, [r1, #16]

	( pxList->uxNumberOfItems )++;
1a000e20:	6803      	ldr	r3, [r0, #0]
1a000e22:	3301      	adds	r3, #1
1a000e24:	6003      	str	r3, [r0, #0]
}
1a000e26:	bc30      	pop	{r4, r5}
1a000e28:	4770      	bx	lr
		pxIterator = pxList->xListEnd.pxPrevious;
1a000e2a:	6904      	ldr	r4, [r0, #16]
1a000e2c:	e7f2      	b.n	1a000e14 <vListInsert+0x18>

1a000e2e <uxListRemove>:

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
/* The list item knows which list it is in.  Obtain the list from the list
item. */
List_t * const pxList = ( List_t * ) pxItemToRemove->pvContainer;
1a000e2e:	6903      	ldr	r3, [r0, #16]

	pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
1a000e30:	6841      	ldr	r1, [r0, #4]
1a000e32:	6882      	ldr	r2, [r0, #8]
1a000e34:	608a      	str	r2, [r1, #8]
	pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
1a000e36:	6841      	ldr	r1, [r0, #4]
1a000e38:	6051      	str	r1, [r2, #4]

	/* Only used during decision coverage testing. */
	mtCOVERAGE_TEST_DELAY();

	/* Make sure the index is left pointing to a valid item. */
	if( pxList->pxIndex == pxItemToRemove )
1a000e3a:	685a      	ldr	r2, [r3, #4]
1a000e3c:	4282      	cmp	r2, r0
1a000e3e:	d006      	beq.n	1a000e4e <uxListRemove+0x20>
	else
	{
		mtCOVERAGE_TEST_MARKER();
	}

	pxItemToRemove->pvContainer = NULL;
1a000e40:	2200      	movs	r2, #0
1a000e42:	6102      	str	r2, [r0, #16]
	( pxList->uxNumberOfItems )--;
1a000e44:	681a      	ldr	r2, [r3, #0]
1a000e46:	3a01      	subs	r2, #1
1a000e48:	601a      	str	r2, [r3, #0]

	return pxList->uxNumberOfItems;
1a000e4a:	6818      	ldr	r0, [r3, #0]
}
1a000e4c:	4770      	bx	lr
		pxList->pxIndex = pxItemToRemove->pxPrevious;
1a000e4e:	6882      	ldr	r2, [r0, #8]
1a000e50:	605a      	str	r2, [r3, #4]
1a000e52:	e7f5      	b.n	1a000e40 <uxListRemove+0x12>

1a000e54 <vApplicationGetIdleTaskMemory>:
static StaticTask_t xIdleTaskTCB;
static StackType_t uxIdleTaskStack[ configMINIMAL_STACK_SIZE ];

    /* Pass out a pointer to the StaticTask_t structure in which the Idle task's
    state will be stored. */
    *ppxIdleTaskTCBBuffer = &xIdleTaskTCB;
1a000e54:	4b03      	ldr	r3, [pc, #12]	; (1a000e64 <vApplicationGetIdleTaskMemory+0x10>)
1a000e56:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Idle task's stack. */
    *ppxIdleTaskStackBuffer = uxIdleTaskStack;
1a000e58:	4b03      	ldr	r3, [pc, #12]	; (1a000e68 <vApplicationGetIdleTaskMemory+0x14>)
1a000e5a:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxIdleTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configMINIMAL_STACK_SIZE is specified in words, not bytes. */
    *pulIdleTaskStackSize = configMINIMAL_STACK_SIZE;
1a000e5c:	2364      	movs	r3, #100	; 0x64
1a000e5e:	6013      	str	r3, [r2, #0]
}
1a000e60:	4770      	bx	lr
1a000e62:	bf00      	nop
1a000e64:	10002894 	.word	0x10002894
1a000e68:	100020c4 	.word	0x100020c4

1a000e6c <vApplicationGetTimerTaskMemory>:
static StaticTask_t xTimerTaskTCB;
static StackType_t uxTimerTaskStack[ configTIMER_TASK_STACK_DEPTH ];

    /* Pass out a pointer to the StaticTask_t structure in which the Timer
    task's state will be stored. */
    *ppxTimerTaskTCBBuffer = &xTimerTaskTCB;
1a000e6c:	4b03      	ldr	r3, [pc, #12]	; (1a000e7c <vApplicationGetTimerTaskMemory+0x10>)
1a000e6e:	6003      	str	r3, [r0, #0]

    /* Pass out the array that will be used as the Timer task's stack. */
    *ppxTimerTaskStackBuffer = uxTimerTaskStack;
1a000e70:	4b03      	ldr	r3, [pc, #12]	; (1a000e80 <vApplicationGetTimerTaskMemory+0x14>)
1a000e72:	600b      	str	r3, [r1, #0]

    /* Pass out the size of the array pointed to by *ppxTimerTaskStackBuffer.
    Note that, as the array is necessarily of type StackType_t,
    configTIMER_TASK_STACK_DEPTH is specified in words, not bytes. */
    *pulTimerTaskStackSize = configTIMER_TASK_STACK_DEPTH;
1a000e74:	f44f 73c8 	mov.w	r3, #400	; 0x190
1a000e78:	6013      	str	r3, [r2, #0]
1a000e7a:	4770      	bx	lr
1a000e7c:	100028f4 	.word	0x100028f4
1a000e80:	10002254 	.word	0x10002254

1a000e84 <vAssertCalled>:
#include <task.h>

#define WEAK __attribute__ ((weak))

WEAK void vAssertCalled( uint32_t ulLine, const char * const pcFile )
{
1a000e84:	b510      	push	{r4, lr}
1a000e86:	b082      	sub	sp, #8
1a000e88:	460c      	mov	r4, r1
// The following two variables are just to ensure the parameters are not
// optimised away and therefore unavailable when viewed in the debugger.
   volatile uint32_t ulLineNumber = ulLine, ulSetNonZeroInDebuggerToReturn = 0;
1a000e8a:	9001      	str	r0, [sp, #4]
1a000e8c:	2300      	movs	r3, #0
1a000e8e:	9300      	str	r3, [sp, #0]
   volatile const char * const pcFileName = pcFile;

   taskENTER_CRITICAL();
1a000e90:	f001 f828 	bl	1a001ee4 <vPortEnterCritical>
   {
      printf( "\r\nvAssertCalled()\r\n   LLine Number = %d\r\n   File Name = %s\r\n\r\n",
1a000e94:	9901      	ldr	r1, [sp, #4]
1a000e96:	4622      	mov	r2, r4
1a000e98:	4804      	ldr	r0, [pc, #16]	; (1a000eac <vAssertCalled+0x28>)
1a000e9a:	f003 f94d 	bl	1a004138 <iprintf>
              ulLineNumber, pcFileName ); // @Eric
      while( ulSetNonZeroInDebuggerToReturn == 0 ) {
1a000e9e:	9b00      	ldr	r3, [sp, #0]
1a000ea0:	2b00      	cmp	r3, #0
1a000ea2:	d0fc      	beq.n	1a000e9e <vAssertCalled+0x1a>
         // If you want to set out of this function in the debugger to see
         // the assert() location then set ulSetNonZeroInDebuggerToReturn to a
         // non-zero value.
      }
   }
   taskEXIT_CRITICAL();
1a000ea4:	f001 f840 	bl	1a001f28 <vPortExitCritical>

//   printf( "Stop in a while(1)\r\n\r\n" ); // @Eric
//   while(1); // @Eric
}
1a000ea8:	b002      	add	sp, #8
1a000eaa:	bd10      	pop	{r4, pc}
1a000eac:	1a004aac 	.word	0x1a004aac

1a000eb0 <vApplicationMallocFailedHook>:
/*-----------------------------------------------------------*/

WEAK void vApplicationMallocFailedHook( void )
{
1a000eb0:	b508      	push	{r3, lr}
   // parts of the demo application.  If heap_1.c, heap_2.c or heap_4.c are used,
   // then the size of the heap available to pvPortMalloc() is defined by
   // configTOTAL_HEAP_SIZE in FreeRTOSConfig.h, and the xPortGetFreeHeapSize()
   // API function can be used to query the size of free heap space that remains.
   // More information is provided in the book text.
   printf( "Application Malloc Failed Hook!\r\n" );
1a000eb2:	4804      	ldr	r0, [pc, #16]	; (1a000ec4 <vApplicationMallocFailedHook+0x14>)
1a000eb4:	f003 f9c8 	bl	1a004248 <puts>
   vAssertCalled( __LINE__, __FILE__ );
1a000eb8:	4903      	ldr	r1, [pc, #12]	; (1a000ec8 <vApplicationMallocFailedHook+0x18>)
1a000eba:	202c      	movs	r0, #44	; 0x2c
1a000ebc:	f7ff ffe2 	bl	1a000e84 <vAssertCalled>
}
1a000ec0:	bd08      	pop	{r3, pc}
1a000ec2:	bf00      	nop
1a000ec4:	1a004aec 	.word	0x1a004aec
1a000ec8:	1a004b10 	.word	0x1a004b10

1a000ecc <vApplicationStackOverflowHook>:
}
#endif /* 0 */
/*-----------------------------------------------------------*/

WEAK void vApplicationStackOverflowHook( TaskHandle_t pxTask, char *pcTaskName )
{
1a000ecc:	b508      	push	{r3, lr}

   // Run time stack overflow checking is performed if
   // configCHECK_FOR_STACK_OVERFLOW is defined to 1 or 2. This hook function is
   // called if a stack overflow is detected. More information is provided in the
   // book text.
   printf( "\r\nApplication Stack Overflow!! on Task: %s\r\n", (char*)pcTaskName );
1a000ece:	4804      	ldr	r0, [pc, #16]	; (1a000ee0 <vApplicationStackOverflowHook+0x14>)
1a000ed0:	f003 f932 	bl	1a004138 <iprintf>
   vAssertCalled( __LINE__, __FILE__ );
1a000ed4:	4903      	ldr	r1, [pc, #12]	; (1a000ee4 <vApplicationStackOverflowHook+0x18>)
1a000ed6:	2050      	movs	r0, #80	; 0x50
1a000ed8:	f7ff ffd4 	bl	1a000e84 <vAssertCalled>
}
1a000edc:	bd08      	pop	{r3, pc}
1a000ede:	bf00      	nop
1a000ee0:	1a004b30 	.word	0x1a004b30
1a000ee4:	1a004b10 	.word	0x1a004b10

1a000ee8 <prvResetNextTaskUnblockTime>:

static void prvResetNextTaskUnblockTime( void )
{
TCB_t *pxTCB;

	if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a000ee8:	4b08      	ldr	r3, [pc, #32]	; (1a000f0c <prvResetNextTaskUnblockTime+0x24>)
1a000eea:	681b      	ldr	r3, [r3, #0]
1a000eec:	681b      	ldr	r3, [r3, #0]
1a000eee:	b923      	cbnz	r3, 1a000efa <prvResetNextTaskUnblockTime+0x12>
	{
		/* The new current delayed list is empty.  Set xNextTaskUnblockTime to
		the maximum possible value so it is	extremely unlikely that the
		if( xTickCount >= xNextTaskUnblockTime ) test will pass until
		there is an item in the delayed list. */
		xNextTaskUnblockTime = portMAX_DELAY;
1a000ef0:	4b07      	ldr	r3, [pc, #28]	; (1a000f10 <prvResetNextTaskUnblockTime+0x28>)
1a000ef2:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a000ef6:	601a      	str	r2, [r3, #0]
1a000ef8:	4770      	bx	lr
	{
		/* The new current delayed list is not empty, get the value of
		the item at the head of the delayed list.  This is the time at
		which the task at the head of the delayed list should be removed
		from the Blocked state. */
		( pxTCB ) = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a000efa:	4b04      	ldr	r3, [pc, #16]	; (1a000f0c <prvResetNextTaskUnblockTime+0x24>)
1a000efc:	681b      	ldr	r3, [r3, #0]
1a000efe:	68db      	ldr	r3, [r3, #12]
1a000f00:	68db      	ldr	r3, [r3, #12]
		xNextTaskUnblockTime = listGET_LIST_ITEM_VALUE( &( ( pxTCB )->xStateListItem ) );
1a000f02:	685a      	ldr	r2, [r3, #4]
1a000f04:	4b02      	ldr	r3, [pc, #8]	; (1a000f10 <prvResetNextTaskUnblockTime+0x28>)
1a000f06:	601a      	str	r2, [r3, #0]
	}
}
1a000f08:	4770      	bx	lr
1a000f0a:	bf00      	nop
1a000f0c:	10002958 	.word	0x10002958
1a000f10:	10002a2c 	.word	0x10002a2c

1a000f14 <prvInitialiseNewTask>:
{
1a000f14:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a000f18:	4680      	mov	r8, r0
1a000f1a:	460d      	mov	r5, r1
1a000f1c:	4617      	mov	r7, r2
1a000f1e:	4699      	mov	r9, r3
1a000f20:	9e08      	ldr	r6, [sp, #32]
1a000f22:	f8dd a024 	ldr.w	sl, [sp, #36]	; 0x24
1a000f26:	9c0a      	ldr	r4, [sp, #40]	; 0x28
		( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
1a000f28:	0092      	lsls	r2, r2, #2
1a000f2a:	21a5      	movs	r1, #165	; 0xa5
1a000f2c:	6b20      	ldr	r0, [r4, #48]	; 0x30
1a000f2e:	f002 fc4d 	bl	1a0037cc <memset>
		pxTopOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
1a000f32:	6b23      	ldr	r3, [r4, #48]	; 0x30
1a000f34:	f107 4280 	add.w	r2, r7, #1073741824	; 0x40000000
1a000f38:	3a01      	subs	r2, #1
1a000f3a:	eb03 0782 	add.w	r7, r3, r2, lsl #2
		pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type. */
1a000f3e:	f027 0707 	bic.w	r7, r7, #7
			pxNewTCB->pxEndOfStack = pxTopOfStack;
1a000f42:	6467      	str	r7, [r4, #68]	; 0x44
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f44:	2200      	movs	r2, #0
1a000f46:	2a0f      	cmp	r2, #15
1a000f48:	d807      	bhi.n	1a000f5a <prvInitialiseNewTask+0x46>
		pxNewTCB->pcTaskName[ x ] = pcName[ x ];
1a000f4a:	5ca9      	ldrb	r1, [r5, r2]
1a000f4c:	18a3      	adds	r3, r4, r2
1a000f4e:	f883 1034 	strb.w	r1, [r3, #52]	; 0x34
		if( pcName[ x ] == 0x00 )
1a000f52:	5cab      	ldrb	r3, [r5, r2]
1a000f54:	b10b      	cbz	r3, 1a000f5a <prvInitialiseNewTask+0x46>
	for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
1a000f56:	3201      	adds	r2, #1
1a000f58:	e7f5      	b.n	1a000f46 <prvInitialiseNewTask+0x32>
	pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
1a000f5a:	2300      	movs	r3, #0
1a000f5c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
	if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
1a000f60:	2e06      	cmp	r6, #6
1a000f62:	d900      	bls.n	1a000f66 <prvInitialiseNewTask+0x52>
		uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
1a000f64:	2606      	movs	r6, #6
	pxNewTCB->uxPriority = uxPriority;
1a000f66:	62e6      	str	r6, [r4, #44]	; 0x2c
		pxNewTCB->uxBasePriority = uxPriority;
1a000f68:	6526      	str	r6, [r4, #80]	; 0x50
		pxNewTCB->uxMutexesHeld = 0;
1a000f6a:	2500      	movs	r5, #0
1a000f6c:	6565      	str	r5, [r4, #84]	; 0x54
	vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
1a000f6e:	1d20      	adds	r0, r4, #4
1a000f70:	f7ff ff36 	bl	1a000de0 <vListInitialiseItem>
	vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
1a000f74:	f104 0018 	add.w	r0, r4, #24
1a000f78:	f7ff ff32 	bl	1a000de0 <vListInitialiseItem>
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
1a000f7c:	6124      	str	r4, [r4, #16]
	listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a000f7e:	f1c6 0607 	rsb	r6, r6, #7
1a000f82:	61a6      	str	r6, [r4, #24]
	listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
1a000f84:	6264      	str	r4, [r4, #36]	; 0x24
		pxNewTCB->ulNotifiedValue = 0;
1a000f86:	65a5      	str	r5, [r4, #88]	; 0x58
		pxNewTCB->ucNotifyState = taskNOT_WAITING_NOTIFICATION;
1a000f88:	f884 505c 	strb.w	r5, [r4, #92]	; 0x5c
		pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
1a000f8c:	464a      	mov	r2, r9
1a000f8e:	4641      	mov	r1, r8
1a000f90:	4638      	mov	r0, r7
1a000f92:	f000 ff79 	bl	1a001e88 <pxPortInitialiseStack>
1a000f96:	6020      	str	r0, [r4, #0]
	if( ( void * ) pxCreatedTask != NULL )
1a000f98:	f1ba 0f00 	cmp.w	sl, #0
1a000f9c:	d001      	beq.n	1a000fa2 <prvInitialiseNewTask+0x8e>
		*pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
1a000f9e:	f8ca 4000 	str.w	r4, [sl]
}
1a000fa2:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a000fa6:	Address 0x000000001a000fa6 is out of bounds.


1a000fa8 <prvInitialiseTaskLists>:
{
1a000fa8:	b538      	push	{r3, r4, r5, lr}
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000faa:	2400      	movs	r4, #0
1a000fac:	e007      	b.n	1a000fbe <prvInitialiseTaskLists+0x16>
		vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
1a000fae:	eb04 0284 	add.w	r2, r4, r4, lsl #2
1a000fb2:	0093      	lsls	r3, r2, #2
1a000fb4:	480e      	ldr	r0, [pc, #56]	; (1a000ff0 <prvInitialiseTaskLists+0x48>)
1a000fb6:	4418      	add	r0, r3
1a000fb8:	f7ff ff07 	bl	1a000dca <vListInitialise>
	for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
1a000fbc:	3401      	adds	r4, #1
1a000fbe:	2c06      	cmp	r4, #6
1a000fc0:	d9f5      	bls.n	1a000fae <prvInitialiseTaskLists+0x6>
	vListInitialise( &xDelayedTaskList1 );
1a000fc2:	4d0c      	ldr	r5, [pc, #48]	; (1a000ff4 <prvInitialiseTaskLists+0x4c>)
1a000fc4:	4628      	mov	r0, r5
1a000fc6:	f7ff ff00 	bl	1a000dca <vListInitialise>
	vListInitialise( &xDelayedTaskList2 );
1a000fca:	4c0b      	ldr	r4, [pc, #44]	; (1a000ff8 <prvInitialiseTaskLists+0x50>)
1a000fcc:	4620      	mov	r0, r4
1a000fce:	f7ff fefc 	bl	1a000dca <vListInitialise>
	vListInitialise( &xPendingReadyList );
1a000fd2:	480a      	ldr	r0, [pc, #40]	; (1a000ffc <prvInitialiseTaskLists+0x54>)
1a000fd4:	f7ff fef9 	bl	1a000dca <vListInitialise>
		vListInitialise( &xTasksWaitingTermination );
1a000fd8:	4809      	ldr	r0, [pc, #36]	; (1a001000 <prvInitialiseTaskLists+0x58>)
1a000fda:	f7ff fef6 	bl	1a000dca <vListInitialise>
		vListInitialise( &xSuspendedTaskList );
1a000fde:	4809      	ldr	r0, [pc, #36]	; (1a001004 <prvInitialiseTaskLists+0x5c>)
1a000fe0:	f7ff fef3 	bl	1a000dca <vListInitialise>
	pxDelayedTaskList = &xDelayedTaskList1;
1a000fe4:	4b08      	ldr	r3, [pc, #32]	; (1a001008 <prvInitialiseTaskLists+0x60>)
1a000fe6:	601d      	str	r5, [r3, #0]
	pxOverflowDelayedTaskList = &xDelayedTaskList2;
1a000fe8:	4b08      	ldr	r3, [pc, #32]	; (1a00100c <prvInitialiseTaskLists+0x64>)
1a000fea:	601c      	str	r4, [r3, #0]
}
1a000fec:	bd38      	pop	{r3, r4, r5, pc}
1a000fee:	bf00      	nop
1a000ff0:	10002960 	.word	0x10002960
1a000ff4:	10002a04 	.word	0x10002a04
1a000ff8:	10002a18 	.word	0x10002a18
1a000ffc:	10002a34 	.word	0x10002a34
1a001000:	10002a60 	.word	0x10002a60
1a001004:	10002a4c 	.word	0x10002a4c
1a001008:	10002958 	.word	0x10002958
1a00100c:	1000295c 	.word	0x1000295c

1a001010 <prvAddNewTaskToReadyList>:
{
1a001010:	b510      	push	{r4, lr}
1a001012:	4604      	mov	r4, r0
	taskENTER_CRITICAL();
1a001014:	f000 ff66 	bl	1a001ee4 <vPortEnterCritical>
		uxCurrentNumberOfTasks++;
1a001018:	4a21      	ldr	r2, [pc, #132]	; (1a0010a0 <prvAddNewTaskToReadyList+0x90>)
1a00101a:	6813      	ldr	r3, [r2, #0]
1a00101c:	3301      	adds	r3, #1
1a00101e:	6013      	str	r3, [r2, #0]
		if( pxCurrentTCB == NULL )
1a001020:	4b20      	ldr	r3, [pc, #128]	; (1a0010a4 <prvAddNewTaskToReadyList+0x94>)
1a001022:	681b      	ldr	r3, [r3, #0]
1a001024:	b15b      	cbz	r3, 1a00103e <prvAddNewTaskToReadyList+0x2e>
			if( xSchedulerRunning == pdFALSE )
1a001026:	4b20      	ldr	r3, [pc, #128]	; (1a0010a8 <prvAddNewTaskToReadyList+0x98>)
1a001028:	681b      	ldr	r3, [r3, #0]
1a00102a:	b96b      	cbnz	r3, 1a001048 <prvAddNewTaskToReadyList+0x38>
				if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
1a00102c:	4b1d      	ldr	r3, [pc, #116]	; (1a0010a4 <prvAddNewTaskToReadyList+0x94>)
1a00102e:	681b      	ldr	r3, [r3, #0]
1a001030:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001032:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001034:	429a      	cmp	r2, r3
1a001036:	d807      	bhi.n	1a001048 <prvAddNewTaskToReadyList+0x38>
					pxCurrentTCB = pxNewTCB;
1a001038:	4b1a      	ldr	r3, [pc, #104]	; (1a0010a4 <prvAddNewTaskToReadyList+0x94>)
1a00103a:	601c      	str	r4, [r3, #0]
1a00103c:	e004      	b.n	1a001048 <prvAddNewTaskToReadyList+0x38>
			pxCurrentTCB = pxNewTCB;
1a00103e:	4b19      	ldr	r3, [pc, #100]	; (1a0010a4 <prvAddNewTaskToReadyList+0x94>)
1a001040:	601c      	str	r4, [r3, #0]
			if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
1a001042:	6813      	ldr	r3, [r2, #0]
1a001044:	2b01      	cmp	r3, #1
1a001046:	d027      	beq.n	1a001098 <prvAddNewTaskToReadyList+0x88>
		uxTaskNumber++;
1a001048:	4a18      	ldr	r2, [pc, #96]	; (1a0010ac <prvAddNewTaskToReadyList+0x9c>)
1a00104a:	6813      	ldr	r3, [r2, #0]
1a00104c:	3301      	adds	r3, #1
1a00104e:	6013      	str	r3, [r2, #0]
			pxNewTCB->uxTCBNumber = uxTaskNumber;
1a001050:	64a3      	str	r3, [r4, #72]	; 0x48
		prvAddTaskToReadyList( pxNewTCB );
1a001052:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a001054:	2301      	movs	r3, #1
1a001056:	4083      	lsls	r3, r0
1a001058:	4a15      	ldr	r2, [pc, #84]	; (1a0010b0 <prvAddNewTaskToReadyList+0xa0>)
1a00105a:	6811      	ldr	r1, [r2, #0]
1a00105c:	430b      	orrs	r3, r1
1a00105e:	6013      	str	r3, [r2, #0]
1a001060:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001064:	1d21      	adds	r1, r4, #4
1a001066:	4b13      	ldr	r3, [pc, #76]	; (1a0010b4 <prvAddNewTaskToReadyList+0xa4>)
1a001068:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a00106c:	f7ff febb 	bl	1a000de6 <vListInsertEnd>
	taskEXIT_CRITICAL();
1a001070:	f000 ff5a 	bl	1a001f28 <vPortExitCritical>
	if( xSchedulerRunning != pdFALSE )
1a001074:	4b0c      	ldr	r3, [pc, #48]	; (1a0010a8 <prvAddNewTaskToReadyList+0x98>)
1a001076:	681b      	ldr	r3, [r3, #0]
1a001078:	b16b      	cbz	r3, 1a001096 <prvAddNewTaskToReadyList+0x86>
		if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
1a00107a:	4b0a      	ldr	r3, [pc, #40]	; (1a0010a4 <prvAddNewTaskToReadyList+0x94>)
1a00107c:	681b      	ldr	r3, [r3, #0]
1a00107e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001080:	6ae3      	ldr	r3, [r4, #44]	; 0x2c
1a001082:	429a      	cmp	r2, r3
1a001084:	d207      	bcs.n	1a001096 <prvAddNewTaskToReadyList+0x86>
			taskYIELD_IF_USING_PREEMPTION();
1a001086:	4b0c      	ldr	r3, [pc, #48]	; (1a0010b8 <prvAddNewTaskToReadyList+0xa8>)
1a001088:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00108c:	601a      	str	r2, [r3, #0]
1a00108e:	f3bf 8f4f 	dsb	sy
1a001092:	f3bf 8f6f 	isb	sy
}
1a001096:	bd10      	pop	{r4, pc}
				prvInitialiseTaskLists();
1a001098:	f7ff ff86 	bl	1a000fa8 <prvInitialiseTaskLists>
1a00109c:	e7d4      	b.n	1a001048 <prvAddNewTaskToReadyList+0x38>
1a00109e:	bf00      	nop
1a0010a0:	100029ec 	.word	0x100029ec
1a0010a4:	10002954 	.word	0x10002954
1a0010a8:	10002a48 	.word	0x10002a48
1a0010ac:	100029fc 	.word	0x100029fc
1a0010b0:	10002a00 	.word	0x10002a00
1a0010b4:	10002960 	.word	0x10002960
1a0010b8:	e000ed04 	.word	0xe000ed04

1a0010bc <prvDeleteTCB>:
	{
1a0010bc:	b510      	push	{r4, lr}
1a0010be:	4604      	mov	r4, r0
			if( pxTCB->ucStaticallyAllocated == tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB )
1a0010c0:	f890 305d 	ldrb.w	r3, [r0, #93]	; 0x5d
1a0010c4:	b163      	cbz	r3, 1a0010e0 <prvDeleteTCB+0x24>
			else if( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_ONLY )
1a0010c6:	2b01      	cmp	r3, #1
1a0010c8:	d011      	beq.n	1a0010ee <prvDeleteTCB+0x32>
				configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB	);
1a0010ca:	2b02      	cmp	r3, #2
1a0010cc:	d00e      	beq.n	1a0010ec <prvDeleteTCB+0x30>
1a0010ce:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0010d2:	f383 8811 	msr	BASEPRI, r3
1a0010d6:	f3bf 8f6f 	isb	sy
1a0010da:	f3bf 8f4f 	dsb	sy
1a0010de:	e7fe      	b.n	1a0010de <prvDeleteTCB+0x22>
				vPortFree( pxTCB->pxStack );
1a0010e0:	6b00      	ldr	r0, [r0, #48]	; 0x30
1a0010e2:	f7ff faeb 	bl	1a0006bc <vPortFree>
				vPortFree( pxTCB );
1a0010e6:	4620      	mov	r0, r4
1a0010e8:	f7ff fae8 	bl	1a0006bc <vPortFree>
	}
1a0010ec:	bd10      	pop	{r4, pc}
				vPortFree( pxTCB );
1a0010ee:	f7ff fae5 	bl	1a0006bc <vPortFree>
1a0010f2:	e7fb      	b.n	1a0010ec <prvDeleteTCB+0x30>

1a0010f4 <prvCheckTasksWaitingTermination>:
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a0010f4:	4b0f      	ldr	r3, [pc, #60]	; (1a001134 <prvCheckTasksWaitingTermination+0x40>)
1a0010f6:	681b      	ldr	r3, [r3, #0]
1a0010f8:	b1d3      	cbz	r3, 1a001130 <prvCheckTasksWaitingTermination+0x3c>
{
1a0010fa:	b510      	push	{r4, lr}
			taskENTER_CRITICAL();
1a0010fc:	f000 fef2 	bl	1a001ee4 <vPortEnterCritical>
				pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) );
1a001100:	4b0d      	ldr	r3, [pc, #52]	; (1a001138 <prvCheckTasksWaitingTermination+0x44>)
1a001102:	68db      	ldr	r3, [r3, #12]
1a001104:	68dc      	ldr	r4, [r3, #12]
				( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001106:	1d20      	adds	r0, r4, #4
1a001108:	f7ff fe91 	bl	1a000e2e <uxListRemove>
				--uxCurrentNumberOfTasks;
1a00110c:	4a0b      	ldr	r2, [pc, #44]	; (1a00113c <prvCheckTasksWaitingTermination+0x48>)
1a00110e:	6813      	ldr	r3, [r2, #0]
1a001110:	3b01      	subs	r3, #1
1a001112:	6013      	str	r3, [r2, #0]
				--uxDeletedTasksWaitingCleanUp;
1a001114:	4a07      	ldr	r2, [pc, #28]	; (1a001134 <prvCheckTasksWaitingTermination+0x40>)
1a001116:	6813      	ldr	r3, [r2, #0]
1a001118:	3b01      	subs	r3, #1
1a00111a:	6013      	str	r3, [r2, #0]
			taskEXIT_CRITICAL();
1a00111c:	f000 ff04 	bl	1a001f28 <vPortExitCritical>
			prvDeleteTCB( pxTCB );
1a001120:	4620      	mov	r0, r4
1a001122:	f7ff ffcb 	bl	1a0010bc <prvDeleteTCB>
		while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
1a001126:	4b03      	ldr	r3, [pc, #12]	; (1a001134 <prvCheckTasksWaitingTermination+0x40>)
1a001128:	681b      	ldr	r3, [r3, #0]
1a00112a:	2b00      	cmp	r3, #0
1a00112c:	d1e6      	bne.n	1a0010fc <prvCheckTasksWaitingTermination+0x8>
}
1a00112e:	bd10      	pop	{r4, pc}
1a001130:	4770      	bx	lr
1a001132:	bf00      	nop
1a001134:	100029f0 	.word	0x100029f0
1a001138:	10002a60 	.word	0x10002a60
1a00113c:	100029ec 	.word	0x100029ec

1a001140 <prvIdleTask>:
{
1a001140:	b508      	push	{r3, lr}
		prvCheckTasksWaitingTermination();
1a001142:	f7ff ffd7 	bl	1a0010f4 <prvCheckTasksWaitingTermination>
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
1a001146:	4b06      	ldr	r3, [pc, #24]	; (1a001160 <prvIdleTask+0x20>)
1a001148:	681b      	ldr	r3, [r3, #0]
1a00114a:	2b01      	cmp	r3, #1
1a00114c:	d9f9      	bls.n	1a001142 <prvIdleTask+0x2>
				taskYIELD();
1a00114e:	4b05      	ldr	r3, [pc, #20]	; (1a001164 <prvIdleTask+0x24>)
1a001150:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001154:	601a      	str	r2, [r3, #0]
1a001156:	f3bf 8f4f 	dsb	sy
1a00115a:	f3bf 8f6f 	isb	sy
1a00115e:	e7f0      	b.n	1a001142 <prvIdleTask+0x2>
1a001160:	10002960 	.word	0x10002960
1a001164:	e000ed04 	.word	0xe000ed04

1a001168 <prvAddCurrentTaskToDelayedList>:
#endif /* configUSE_TASK_NOTIFICATIONS */
/*-----------------------------------------------------------*/


static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait, const BaseType_t xCanBlockIndefinitely )
{
1a001168:	b570      	push	{r4, r5, r6, lr}
1a00116a:	4604      	mov	r4, r0
1a00116c:	460d      	mov	r5, r1
TickType_t xTimeToWake;
const TickType_t xConstTickCount = xTickCount;
1a00116e:	4b1d      	ldr	r3, [pc, #116]	; (1a0011e4 <prvAddCurrentTaskToDelayedList+0x7c>)
1a001170:	681e      	ldr	r6, [r3, #0]
	}
	#endif

	/* Remove the task from the ready list before adding it to the blocked list
	as the same list item is used for both lists. */
	if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001172:	4b1d      	ldr	r3, [pc, #116]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a001174:	6818      	ldr	r0, [r3, #0]
1a001176:	3004      	adds	r0, #4
1a001178:	f7ff fe59 	bl	1a000e2e <uxListRemove>
1a00117c:	b950      	cbnz	r0, 1a001194 <prvAddCurrentTaskToDelayedList+0x2c>
	{
		/* The current task must be in a ready list, so there is no need to
		check, and the port reset macro can be called directly. */
		portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority );
1a00117e:	4b1a      	ldr	r3, [pc, #104]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a001180:	681b      	ldr	r3, [r3, #0]
1a001182:	6ada      	ldr	r2, [r3, #44]	; 0x2c
1a001184:	2301      	movs	r3, #1
1a001186:	fa03 f202 	lsl.w	r2, r3, r2
1a00118a:	4918      	ldr	r1, [pc, #96]	; (1a0011ec <prvAddCurrentTaskToDelayedList+0x84>)
1a00118c:	680b      	ldr	r3, [r1, #0]
1a00118e:	ea23 0302 	bic.w	r3, r3, r2
1a001192:	600b      	str	r3, [r1, #0]
		mtCOVERAGE_TEST_MARKER();
	}

	#if ( INCLUDE_vTaskSuspend == 1 )
	{
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a001194:	f1b4 3fff 	cmp.w	r4, #4294967295	; 0xffffffff
1a001198:	d00d      	beq.n	1a0011b6 <prvAddCurrentTaskToDelayedList+0x4e>
		else
		{
			/* Calculate the time at which the task should be woken if the event
			does not occur.  This may overflow but this doesn't matter, the
			kernel will manage it correctly. */
			xTimeToWake = xConstTickCount + xTicksToWait;
1a00119a:	4434      	add	r4, r6

			/* The list item will be inserted in wake time order. */
			listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
1a00119c:	4b12      	ldr	r3, [pc, #72]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a00119e:	681b      	ldr	r3, [r3, #0]
1a0011a0:	605c      	str	r4, [r3, #4]

			if( xTimeToWake < xConstTickCount )
1a0011a2:	42a6      	cmp	r6, r4
1a0011a4:	d910      	bls.n	1a0011c8 <prvAddCurrentTaskToDelayedList+0x60>
			{
				/* Wake time has overflowed.  Place this item in the overflow
				list. */
				vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011a6:	4b12      	ldr	r3, [pc, #72]	; (1a0011f0 <prvAddCurrentTaskToDelayedList+0x88>)
1a0011a8:	6818      	ldr	r0, [r3, #0]
1a0011aa:	4b0f      	ldr	r3, [pc, #60]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011ac:	6819      	ldr	r1, [r3, #0]
1a0011ae:	3104      	adds	r1, #4
1a0011b0:	f7ff fe24 	bl	1a000dfc <vListInsert>

		/* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
		( void ) xCanBlockIndefinitely;
	}
	#endif /* INCLUDE_vTaskSuspend */
}
1a0011b4:	bd70      	pop	{r4, r5, r6, pc}
		if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
1a0011b6:	2d00      	cmp	r5, #0
1a0011b8:	d0ef      	beq.n	1a00119a <prvAddCurrentTaskToDelayedList+0x32>
			vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011ba:	4b0b      	ldr	r3, [pc, #44]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011bc:	6819      	ldr	r1, [r3, #0]
1a0011be:	3104      	adds	r1, #4
1a0011c0:	480c      	ldr	r0, [pc, #48]	; (1a0011f4 <prvAddCurrentTaskToDelayedList+0x8c>)
1a0011c2:	f7ff fe10 	bl	1a000de6 <vListInsertEnd>
1a0011c6:	e7f5      	b.n	1a0011b4 <prvAddCurrentTaskToDelayedList+0x4c>
				vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
1a0011c8:	4b0b      	ldr	r3, [pc, #44]	; (1a0011f8 <prvAddCurrentTaskToDelayedList+0x90>)
1a0011ca:	6818      	ldr	r0, [r3, #0]
1a0011cc:	4b06      	ldr	r3, [pc, #24]	; (1a0011e8 <prvAddCurrentTaskToDelayedList+0x80>)
1a0011ce:	6819      	ldr	r1, [r3, #0]
1a0011d0:	3104      	adds	r1, #4
1a0011d2:	f7ff fe13 	bl	1a000dfc <vListInsert>
				if( xTimeToWake < xNextTaskUnblockTime )
1a0011d6:	4b09      	ldr	r3, [pc, #36]	; (1a0011fc <prvAddCurrentTaskToDelayedList+0x94>)
1a0011d8:	681b      	ldr	r3, [r3, #0]
1a0011da:	42a3      	cmp	r3, r4
1a0011dc:	d9ea      	bls.n	1a0011b4 <prvAddCurrentTaskToDelayedList+0x4c>
					xNextTaskUnblockTime = xTimeToWake;
1a0011de:	4b07      	ldr	r3, [pc, #28]	; (1a0011fc <prvAddCurrentTaskToDelayedList+0x94>)
1a0011e0:	601c      	str	r4, [r3, #0]
}
1a0011e2:	e7e7      	b.n	1a0011b4 <prvAddCurrentTaskToDelayedList+0x4c>
1a0011e4:	10002a74 	.word	0x10002a74
1a0011e8:	10002954 	.word	0x10002954
1a0011ec:	10002a00 	.word	0x10002a00
1a0011f0:	1000295c 	.word	0x1000295c
1a0011f4:	10002a4c 	.word	0x10002a4c
1a0011f8:	10002958 	.word	0x10002958
1a0011fc:	10002a2c 	.word	0x10002a2c

1a001200 <xTaskCreateStatic>:
	{
1a001200:	b570      	push	{r4, r5, r6, lr}
1a001202:	b086      	sub	sp, #24
1a001204:	9d0b      	ldr	r5, [sp, #44]	; 0x2c
1a001206:	9c0c      	ldr	r4, [sp, #48]	; 0x30
		configASSERT( puxStackBuffer != NULL );
1a001208:	b175      	cbz	r5, 1a001228 <xTaskCreateStatic+0x28>
		configASSERT( pxTaskBuffer != NULL );
1a00120a:	b1b4      	cbz	r4, 1a00123a <xTaskCreateStatic+0x3a>
			volatile size_t xSize = sizeof( StaticTask_t );
1a00120c:	2660      	movs	r6, #96	; 0x60
1a00120e:	9604      	str	r6, [sp, #16]
			configASSERT( xSize == sizeof( TCB_t ) );
1a001210:	9e04      	ldr	r6, [sp, #16]
1a001212:	2e60      	cmp	r6, #96	; 0x60
1a001214:	d01a      	beq.n	1a00124c <xTaskCreateStatic+0x4c>
1a001216:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00121a:	f383 8811 	msr	BASEPRI, r3
1a00121e:	f3bf 8f6f 	isb	sy
1a001222:	f3bf 8f4f 	dsb	sy
1a001226:	e7fe      	b.n	1a001226 <xTaskCreateStatic+0x26>
1a001228:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00122c:	f383 8811 	msr	BASEPRI, r3
1a001230:	f3bf 8f6f 	isb	sy
1a001234:	f3bf 8f4f 	dsb	sy
		configASSERT( puxStackBuffer != NULL );
1a001238:	e7fe      	b.n	1a001238 <xTaskCreateStatic+0x38>
1a00123a:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00123e:	f383 8811 	msr	BASEPRI, r3
1a001242:	f3bf 8f6f 	isb	sy
1a001246:	f3bf 8f4f 	dsb	sy
		configASSERT( pxTaskBuffer != NULL );
1a00124a:	e7fe      	b.n	1a00124a <xTaskCreateStatic+0x4a>
			pxNewTCB->pxStack = ( StackType_t * ) puxStackBuffer;
1a00124c:	6325      	str	r5, [r4, #48]	; 0x30
				pxNewTCB->ucStaticallyAllocated = tskSTATICALLY_ALLOCATED_STACK_AND_TCB;
1a00124e:	2502      	movs	r5, #2
1a001250:	f884 505d 	strb.w	r5, [r4, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ulStackDepth, pvParameters, uxPriority, &xReturn, pxNewTCB, NULL );
1a001254:	2500      	movs	r5, #0
1a001256:	9503      	str	r5, [sp, #12]
1a001258:	9402      	str	r4, [sp, #8]
1a00125a:	ad05      	add	r5, sp, #20
1a00125c:	9501      	str	r5, [sp, #4]
1a00125e:	9d0a      	ldr	r5, [sp, #40]	; 0x28
1a001260:	9500      	str	r5, [sp, #0]
1a001262:	f7ff fe57 	bl	1a000f14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a001266:	4620      	mov	r0, r4
1a001268:	f7ff fed2 	bl	1a001010 <prvAddNewTaskToReadyList>
	}
1a00126c:	9805      	ldr	r0, [sp, #20]
1a00126e:	b006      	add	sp, #24
1a001270:	bd70      	pop	{r4, r5, r6, pc}

1a001272 <xTaskCreate>:
	{
1a001272:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a001276:	b085      	sub	sp, #20
1a001278:	4607      	mov	r7, r0
1a00127a:	4688      	mov	r8, r1
1a00127c:	4614      	mov	r4, r2
1a00127e:	461e      	mov	r6, r3
			pxStack = ( StackType_t * ) pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001280:	0090      	lsls	r0, r2, #2
1a001282:	f7ff f999 	bl	1a0005b8 <pvPortMalloc>
			if( pxStack != NULL )
1a001286:	b300      	cbz	r0, 1a0012ca <xTaskCreate+0x58>
1a001288:	4681      	mov	r9, r0
				pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e961 MISRA exception as the casts are only redundant for some paths. */
1a00128a:	2060      	movs	r0, #96	; 0x60
1a00128c:	f7ff f994 	bl	1a0005b8 <pvPortMalloc>
				if( pxNewTCB != NULL )
1a001290:	4605      	mov	r5, r0
1a001292:	b1b0      	cbz	r0, 1a0012c2 <xTaskCreate+0x50>
					pxNewTCB->pxStack = pxStack;
1a001294:	f8c0 9030 	str.w	r9, [r0, #48]	; 0x30
		if( pxNewTCB != NULL )
1a001298:	b1e5      	cbz	r5, 1a0012d4 <xTaskCreate+0x62>
				pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
1a00129a:	2300      	movs	r3, #0
1a00129c:	f885 305d 	strb.w	r3, [r5, #93]	; 0x5d
			prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
1a0012a0:	9303      	str	r3, [sp, #12]
1a0012a2:	9502      	str	r5, [sp, #8]
1a0012a4:	9b0d      	ldr	r3, [sp, #52]	; 0x34
1a0012a6:	9301      	str	r3, [sp, #4]
1a0012a8:	9b0c      	ldr	r3, [sp, #48]	; 0x30
1a0012aa:	9300      	str	r3, [sp, #0]
1a0012ac:	4633      	mov	r3, r6
1a0012ae:	4622      	mov	r2, r4
1a0012b0:	4641      	mov	r1, r8
1a0012b2:	4638      	mov	r0, r7
1a0012b4:	f7ff fe2e 	bl	1a000f14 <prvInitialiseNewTask>
			prvAddNewTaskToReadyList( pxNewTCB );
1a0012b8:	4628      	mov	r0, r5
1a0012ba:	f7ff fea9 	bl	1a001010 <prvAddNewTaskToReadyList>
			xReturn = pdPASS;
1a0012be:	2001      	movs	r0, #1
1a0012c0:	e005      	b.n	1a0012ce <xTaskCreate+0x5c>
					vPortFree( pxStack );
1a0012c2:	4648      	mov	r0, r9
1a0012c4:	f7ff f9fa 	bl	1a0006bc <vPortFree>
1a0012c8:	e7e6      	b.n	1a001298 <xTaskCreate+0x26>
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0012ca:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
	}
1a0012ce:	b005      	add	sp, #20
1a0012d0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
			xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
1a0012d4:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
		return xReturn;
1a0012d8:	e7f9      	b.n	1a0012ce <xTaskCreate+0x5c>
1a0012da:	Address 0x000000001a0012da is out of bounds.


1a0012dc <uxTaskPriorityGet>:
	{
1a0012dc:	b510      	push	{r4, lr}
1a0012de:	4604      	mov	r4, r0
		taskENTER_CRITICAL();
1a0012e0:	f000 fe00 	bl	1a001ee4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTask );
1a0012e4:	b124      	cbz	r4, 1a0012f0 <uxTaskPriorityGet+0x14>
			uxReturn = pxTCB->uxPriority;
1a0012e6:	6ae4      	ldr	r4, [r4, #44]	; 0x2c
		taskEXIT_CRITICAL();
1a0012e8:	f000 fe1e 	bl	1a001f28 <vPortExitCritical>
	}
1a0012ec:	4620      	mov	r0, r4
1a0012ee:	bd10      	pop	{r4, pc}
			pxTCB = prvGetTCBFromHandle( xTask );
1a0012f0:	4b01      	ldr	r3, [pc, #4]	; (1a0012f8 <uxTaskPriorityGet+0x1c>)
1a0012f2:	681c      	ldr	r4, [r3, #0]
1a0012f4:	e7f7      	b.n	1a0012e6 <uxTaskPriorityGet+0xa>
1a0012f6:	bf00      	nop
1a0012f8:	10002954 	.word	0x10002954

1a0012fc <vTaskPrioritySet>:
	{
1a0012fc:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
		configASSERT( ( uxNewPriority < configMAX_PRIORITIES ) );
1a0012fe:	2906      	cmp	r1, #6
1a001300:	d908      	bls.n	1a001314 <vTaskPrioritySet+0x18>
1a001302:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001306:	f383 8811 	msr	BASEPRI, r3
1a00130a:	f3bf 8f6f 	isb	sy
1a00130e:	f3bf 8f4f 	dsb	sy
1a001312:	e7fe      	b.n	1a001312 <vTaskPrioritySet+0x16>
1a001314:	4604      	mov	r4, r0
1a001316:	460d      	mov	r5, r1
		taskENTER_CRITICAL();
1a001318:	f000 fde4 	bl	1a001ee4 <vPortEnterCritical>
			pxTCB = prvGetTCBFromHandle( xTask );
1a00131c:	b174      	cbz	r4, 1a00133c <vTaskPrioritySet+0x40>
				uxCurrentBasePriority = pxTCB->uxBasePriority;
1a00131e:	6d23      	ldr	r3, [r4, #80]	; 0x50
			if( uxCurrentBasePriority != uxNewPriority )
1a001320:	429d      	cmp	r5, r3
1a001322:	d02e      	beq.n	1a001382 <vTaskPrioritySet+0x86>
				if( uxNewPriority > uxCurrentBasePriority )
1a001324:	d90d      	bls.n	1a001342 <vTaskPrioritySet+0x46>
					if( pxTCB != pxCurrentTCB )
1a001326:	4a2b      	ldr	r2, [pc, #172]	; (1a0013d4 <vTaskPrioritySet+0xd8>)
1a001328:	6812      	ldr	r2, [r2, #0]
1a00132a:	42a2      	cmp	r2, r4
1a00132c:	d02c      	beq.n	1a001388 <vTaskPrioritySet+0x8c>
						if( uxNewPriority >= pxCurrentTCB->uxPriority )
1a00132e:	4a29      	ldr	r2, [pc, #164]	; (1a0013d4 <vTaskPrioritySet+0xd8>)
1a001330:	6812      	ldr	r2, [r2, #0]
1a001332:	6ad2      	ldr	r2, [r2, #44]	; 0x2c
1a001334:	42aa      	cmp	r2, r5
1a001336:	d929      	bls.n	1a00138c <vTaskPrioritySet+0x90>
	BaseType_t xYieldRequired = pdFALSE;
1a001338:	2600      	movs	r6, #0
1a00133a:	e007      	b.n	1a00134c <vTaskPrioritySet+0x50>
			pxTCB = prvGetTCBFromHandle( xTask );
1a00133c:	4b25      	ldr	r3, [pc, #148]	; (1a0013d4 <vTaskPrioritySet+0xd8>)
1a00133e:	681c      	ldr	r4, [r3, #0]
1a001340:	e7ed      	b.n	1a00131e <vTaskPrioritySet+0x22>
				else if( pxTCB == pxCurrentTCB )
1a001342:	4a24      	ldr	r2, [pc, #144]	; (1a0013d4 <vTaskPrioritySet+0xd8>)
1a001344:	6812      	ldr	r2, [r2, #0]
1a001346:	42a2      	cmp	r2, r4
1a001348:	d022      	beq.n	1a001390 <vTaskPrioritySet+0x94>
	BaseType_t xYieldRequired = pdFALSE;
1a00134a:	2600      	movs	r6, #0
				uxPriorityUsedOnEntry = pxTCB->uxPriority;
1a00134c:	6ae7      	ldr	r7, [r4, #44]	; 0x2c
					if( pxTCB->uxBasePriority == pxTCB->uxPriority )
1a00134e:	42bb      	cmp	r3, r7
1a001350:	d020      	beq.n	1a001394 <vTaskPrioritySet+0x98>
					pxTCB->uxBasePriority = uxNewPriority;
1a001352:	6525      	str	r5, [r4, #80]	; 0x50
				if( ( listGET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ) ) & taskEVENT_LIST_ITEM_VALUE_IN_USE ) == 0UL )
1a001354:	69a3      	ldr	r3, [r4, #24]
1a001356:	2b00      	cmp	r3, #0
1a001358:	db02      	blt.n	1a001360 <vTaskPrioritySet+0x64>
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxNewPriority ) ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00135a:	f1c5 0507 	rsb	r5, r5, #7
1a00135e:	61a5      	str	r5, [r4, #24]
				if( listIS_CONTAINED_WITHIN( &( pxReadyTasksLists[ uxPriorityUsedOnEntry ] ), &( pxTCB->xStateListItem ) ) != pdFALSE )
1a001360:	6961      	ldr	r1, [r4, #20]
1a001362:	eb07 0287 	add.w	r2, r7, r7, lsl #2
1a001366:	4b1c      	ldr	r3, [pc, #112]	; (1a0013d8 <vTaskPrioritySet+0xdc>)
1a001368:	eb03 0382 	add.w	r3, r3, r2, lsl #2
1a00136c:	4299      	cmp	r1, r3
1a00136e:	d013      	beq.n	1a001398 <vTaskPrioritySet+0x9c>
				if( xYieldRequired != pdFALSE )
1a001370:	b13e      	cbz	r6, 1a001382 <vTaskPrioritySet+0x86>
					taskYIELD_IF_USING_PREEMPTION();
1a001372:	4b1a      	ldr	r3, [pc, #104]	; (1a0013dc <vTaskPrioritySet+0xe0>)
1a001374:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001378:	601a      	str	r2, [r3, #0]
1a00137a:	f3bf 8f4f 	dsb	sy
1a00137e:	f3bf 8f6f 	isb	sy
		taskEXIT_CRITICAL();
1a001382:	f000 fdd1 	bl	1a001f28 <vPortExitCritical>
	}
1a001386:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
	BaseType_t xYieldRequired = pdFALSE;
1a001388:	2600      	movs	r6, #0
1a00138a:	e7df      	b.n	1a00134c <vTaskPrioritySet+0x50>
							xYieldRequired = pdTRUE;
1a00138c:	2601      	movs	r6, #1
1a00138e:	e7dd      	b.n	1a00134c <vTaskPrioritySet+0x50>
					xYieldRequired = pdTRUE;
1a001390:	2601      	movs	r6, #1
1a001392:	e7db      	b.n	1a00134c <vTaskPrioritySet+0x50>
						pxTCB->uxPriority = uxNewPriority;
1a001394:	62e5      	str	r5, [r4, #44]	; 0x2c
1a001396:	e7dc      	b.n	1a001352 <vTaskPrioritySet+0x56>
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001398:	1d25      	adds	r5, r4, #4
1a00139a:	4628      	mov	r0, r5
1a00139c:	f7ff fd47 	bl	1a000e2e <uxListRemove>
1a0013a0:	b938      	cbnz	r0, 1a0013b2 <vTaskPrioritySet+0xb6>
						portRESET_READY_PRIORITY( uxPriorityUsedOnEntry, uxTopReadyPriority );
1a0013a2:	2301      	movs	r3, #1
1a0013a4:	fa03 f707 	lsl.w	r7, r3, r7
1a0013a8:	4a0d      	ldr	r2, [pc, #52]	; (1a0013e0 <vTaskPrioritySet+0xe4>)
1a0013aa:	6813      	ldr	r3, [r2, #0]
1a0013ac:	ea23 0307 	bic.w	r3, r3, r7
1a0013b0:	6013      	str	r3, [r2, #0]
					prvAddTaskToReadyList( pxTCB );
1a0013b2:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a0013b4:	2301      	movs	r3, #1
1a0013b6:	4083      	lsls	r3, r0
1a0013b8:	4a09      	ldr	r2, [pc, #36]	; (1a0013e0 <vTaskPrioritySet+0xe4>)
1a0013ba:	6811      	ldr	r1, [r2, #0]
1a0013bc:	430b      	orrs	r3, r1
1a0013be:	6013      	str	r3, [r2, #0]
1a0013c0:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0013c4:	4629      	mov	r1, r5
1a0013c6:	4b04      	ldr	r3, [pc, #16]	; (1a0013d8 <vTaskPrioritySet+0xdc>)
1a0013c8:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0013cc:	f7ff fd0b 	bl	1a000de6 <vListInsertEnd>
1a0013d0:	e7ce      	b.n	1a001370 <vTaskPrioritySet+0x74>
1a0013d2:	bf00      	nop
1a0013d4:	10002954 	.word	0x10002954
1a0013d8:	10002960 	.word	0x10002960
1a0013dc:	e000ed04 	.word	0xe000ed04
1a0013e0:	10002a00 	.word	0x10002a00

1a0013e4 <vTaskStartScheduler>:
{
1a0013e4:	b510      	push	{r4, lr}
1a0013e6:	b088      	sub	sp, #32
		StaticTask_t *pxIdleTaskTCBBuffer = NULL;
1a0013e8:	2400      	movs	r4, #0
1a0013ea:	9405      	str	r4, [sp, #20]
		StackType_t *pxIdleTaskStackBuffer = NULL;
1a0013ec:	9406      	str	r4, [sp, #24]
		vApplicationGetIdleTaskMemory( &pxIdleTaskTCBBuffer, &pxIdleTaskStackBuffer, &ulIdleTaskStackSize );
1a0013ee:	aa07      	add	r2, sp, #28
1a0013f0:	a906      	add	r1, sp, #24
1a0013f2:	a805      	add	r0, sp, #20
1a0013f4:	f7ff fd2e 	bl	1a000e54 <vApplicationGetIdleTaskMemory>
		xIdleTaskHandle = xTaskCreateStatic(	prvIdleTask,
1a0013f8:	9b05      	ldr	r3, [sp, #20]
1a0013fa:	9302      	str	r3, [sp, #8]
1a0013fc:	9b06      	ldr	r3, [sp, #24]
1a0013fe:	9301      	str	r3, [sp, #4]
1a001400:	9400      	str	r4, [sp, #0]
1a001402:	4623      	mov	r3, r4
1a001404:	9a07      	ldr	r2, [sp, #28]
1a001406:	4917      	ldr	r1, [pc, #92]	; (1a001464 <vTaskStartScheduler+0x80>)
1a001408:	4817      	ldr	r0, [pc, #92]	; (1a001468 <vTaskStartScheduler+0x84>)
1a00140a:	f7ff fef9 	bl	1a001200 <xTaskCreateStatic>
		if( xIdleTaskHandle != NULL )
1a00140e:	b148      	cbz	r0, 1a001424 <vTaskStartScheduler+0x40>
			xReturn = xTimerCreateTimerTask();
1a001410:	f000 fb50 	bl	1a001ab4 <xTimerCreateTimerTask>
1a001414:	4603      	mov	r3, r0
	if( xReturn == pdPASS )
1a001416:	2b01      	cmp	r3, #1
1a001418:	d006      	beq.n	1a001428 <vTaskStartScheduler+0x44>
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a00141a:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a00141e:	d018      	beq.n	1a001452 <vTaskStartScheduler+0x6e>
}
1a001420:	b008      	add	sp, #32
1a001422:	bd10      	pop	{r4, pc}
			xReturn = pdFAIL;
1a001424:	2300      	movs	r3, #0
1a001426:	e7f6      	b.n	1a001416 <vTaskStartScheduler+0x32>
1a001428:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00142c:	f383 8811 	msr	BASEPRI, r3
1a001430:	f3bf 8f6f 	isb	sy
1a001434:	f3bf 8f4f 	dsb	sy
		xNextTaskUnblockTime = portMAX_DELAY;
1a001438:	4b0c      	ldr	r3, [pc, #48]	; (1a00146c <vTaskStartScheduler+0x88>)
1a00143a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00143e:	601a      	str	r2, [r3, #0]
		xSchedulerRunning = pdTRUE;
1a001440:	4b0b      	ldr	r3, [pc, #44]	; (1a001470 <vTaskStartScheduler+0x8c>)
1a001442:	2201      	movs	r2, #1
1a001444:	601a      	str	r2, [r3, #0]
		xTickCount = ( TickType_t ) 0U;
1a001446:	4b0b      	ldr	r3, [pc, #44]	; (1a001474 <vTaskStartScheduler+0x90>)
1a001448:	2200      	movs	r2, #0
1a00144a:	601a      	str	r2, [r3, #0]
		if( xPortStartScheduler() != pdFALSE )
1a00144c:	f000 fdec 	bl	1a002028 <xPortStartScheduler>
1a001450:	e7e6      	b.n	1a001420 <vTaskStartScheduler+0x3c>
1a001452:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001456:	f383 8811 	msr	BASEPRI, r3
1a00145a:	f3bf 8f6f 	isb	sy
1a00145e:	f3bf 8f4f 	dsb	sy
		configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
1a001462:	e7fe      	b.n	1a001462 <vTaskStartScheduler+0x7e>
1a001464:	1a004b60 	.word	0x1a004b60
1a001468:	1a001141 	.word	0x1a001141
1a00146c:	10002a2c 	.word	0x10002a2c
1a001470:	10002a48 	.word	0x10002a48
1a001474:	10002a74 	.word	0x10002a74

1a001478 <vTaskSuspendAll>:
	++uxSchedulerSuspended;
1a001478:	4a02      	ldr	r2, [pc, #8]	; (1a001484 <vTaskSuspendAll+0xc>)
1a00147a:	6813      	ldr	r3, [r2, #0]
1a00147c:	3301      	adds	r3, #1
1a00147e:	6013      	str	r3, [r2, #0]
}
1a001480:	4770      	bx	lr
1a001482:	bf00      	nop
1a001484:	100029f8 	.word	0x100029f8

1a001488 <xTaskGetTickCount>:
		xTicks = xTickCount;
1a001488:	4b01      	ldr	r3, [pc, #4]	; (1a001490 <xTaskGetTickCount+0x8>)
1a00148a:	6818      	ldr	r0, [r3, #0]
}
1a00148c:	4770      	bx	lr
1a00148e:	bf00      	nop
1a001490:	10002a74 	.word	0x10002a74

1a001494 <xTaskIncrementTick>:
{
1a001494:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a001496:	4b3a      	ldr	r3, [pc, #232]	; (1a001580 <xTaskIncrementTick+0xec>)
1a001498:	681b      	ldr	r3, [r3, #0]
1a00149a:	2b00      	cmp	r3, #0
1a00149c:	d164      	bne.n	1a001568 <xTaskIncrementTick+0xd4>
		const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
1a00149e:	4b39      	ldr	r3, [pc, #228]	; (1a001584 <xTaskIncrementTick+0xf0>)
1a0014a0:	681d      	ldr	r5, [r3, #0]
1a0014a2:	3501      	adds	r5, #1
		xTickCount = xConstTickCount;
1a0014a4:	601d      	str	r5, [r3, #0]
		if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
1a0014a6:	b9c5      	cbnz	r5, 1a0014da <xTaskIncrementTick+0x46>
			taskSWITCH_DELAYED_LISTS();
1a0014a8:	4b37      	ldr	r3, [pc, #220]	; (1a001588 <xTaskIncrementTick+0xf4>)
1a0014aa:	681b      	ldr	r3, [r3, #0]
1a0014ac:	681b      	ldr	r3, [r3, #0]
1a0014ae:	b143      	cbz	r3, 1a0014c2 <xTaskIncrementTick+0x2e>
1a0014b0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0014b4:	f383 8811 	msr	BASEPRI, r3
1a0014b8:	f3bf 8f6f 	isb	sy
1a0014bc:	f3bf 8f4f 	dsb	sy
1a0014c0:	e7fe      	b.n	1a0014c0 <xTaskIncrementTick+0x2c>
1a0014c2:	4a31      	ldr	r2, [pc, #196]	; (1a001588 <xTaskIncrementTick+0xf4>)
1a0014c4:	6811      	ldr	r1, [r2, #0]
1a0014c6:	4b31      	ldr	r3, [pc, #196]	; (1a00158c <xTaskIncrementTick+0xf8>)
1a0014c8:	6818      	ldr	r0, [r3, #0]
1a0014ca:	6010      	str	r0, [r2, #0]
1a0014cc:	6019      	str	r1, [r3, #0]
1a0014ce:	4a30      	ldr	r2, [pc, #192]	; (1a001590 <xTaskIncrementTick+0xfc>)
1a0014d0:	6813      	ldr	r3, [r2, #0]
1a0014d2:	3301      	adds	r3, #1
1a0014d4:	6013      	str	r3, [r2, #0]
1a0014d6:	f7ff fd07 	bl	1a000ee8 <prvResetNextTaskUnblockTime>
		if( xConstTickCount >= xNextTaskUnblockTime )
1a0014da:	4b2e      	ldr	r3, [pc, #184]	; (1a001594 <xTaskIncrementTick+0x100>)
1a0014dc:	681b      	ldr	r3, [r3, #0]
1a0014de:	42ab      	cmp	r3, r5
1a0014e0:	d938      	bls.n	1a001554 <xTaskIncrementTick+0xc0>
BaseType_t xSwitchRequired = pdFALSE;
1a0014e2:	2400      	movs	r4, #0
			if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
1a0014e4:	4b2c      	ldr	r3, [pc, #176]	; (1a001598 <xTaskIncrementTick+0x104>)
1a0014e6:	681b      	ldr	r3, [r3, #0]
1a0014e8:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a0014ea:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a0014ee:	009a      	lsls	r2, r3, #2
1a0014f0:	4b2a      	ldr	r3, [pc, #168]	; (1a00159c <xTaskIncrementTick+0x108>)
1a0014f2:	589b      	ldr	r3, [r3, r2]
1a0014f4:	2b01      	cmp	r3, #1
1a0014f6:	d93c      	bls.n	1a001572 <xTaskIncrementTick+0xde>
				xSwitchRequired = pdTRUE;
1a0014f8:	2401      	movs	r4, #1
1a0014fa:	e03a      	b.n	1a001572 <xTaskIncrementTick+0xde>
							xSwitchRequired = pdTRUE;
1a0014fc:	2401      	movs	r4, #1
				if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
1a0014fe:	4b22      	ldr	r3, [pc, #136]	; (1a001588 <xTaskIncrementTick+0xf4>)
1a001500:	681b      	ldr	r3, [r3, #0]
1a001502:	681b      	ldr	r3, [r3, #0]
1a001504:	b343      	cbz	r3, 1a001558 <xTaskIncrementTick+0xc4>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList );
1a001506:	4b20      	ldr	r3, [pc, #128]	; (1a001588 <xTaskIncrementTick+0xf4>)
1a001508:	681b      	ldr	r3, [r3, #0]
1a00150a:	68db      	ldr	r3, [r3, #12]
1a00150c:	68de      	ldr	r6, [r3, #12]
					xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
1a00150e:	6873      	ldr	r3, [r6, #4]
					if( xConstTickCount < xItemValue )
1a001510:	429d      	cmp	r5, r3
1a001512:	d326      	bcc.n	1a001562 <xTaskIncrementTick+0xce>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a001514:	1d37      	adds	r7, r6, #4
1a001516:	4638      	mov	r0, r7
1a001518:	f7ff fc89 	bl	1a000e2e <uxListRemove>
					if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
1a00151c:	6ab3      	ldr	r3, [r6, #40]	; 0x28
1a00151e:	b11b      	cbz	r3, 1a001528 <xTaskIncrementTick+0x94>
						( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a001520:	f106 0018 	add.w	r0, r6, #24
1a001524:	f7ff fc83 	bl	1a000e2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001528:	6af3      	ldr	r3, [r6, #44]	; 0x2c
1a00152a:	2201      	movs	r2, #1
1a00152c:	409a      	lsls	r2, r3
1a00152e:	491c      	ldr	r1, [pc, #112]	; (1a0015a0 <xTaskIncrementTick+0x10c>)
1a001530:	6808      	ldr	r0, [r1, #0]
1a001532:	4302      	orrs	r2, r0
1a001534:	600a      	str	r2, [r1, #0]
1a001536:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00153a:	009a      	lsls	r2, r3, #2
1a00153c:	4639      	mov	r1, r7
1a00153e:	4817      	ldr	r0, [pc, #92]	; (1a00159c <xTaskIncrementTick+0x108>)
1a001540:	4410      	add	r0, r2
1a001542:	f7ff fc50 	bl	1a000de6 <vListInsertEnd>
						if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a001546:	6af2      	ldr	r2, [r6, #44]	; 0x2c
1a001548:	4b13      	ldr	r3, [pc, #76]	; (1a001598 <xTaskIncrementTick+0x104>)
1a00154a:	681b      	ldr	r3, [r3, #0]
1a00154c:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00154e:	429a      	cmp	r2, r3
1a001550:	d2d4      	bcs.n	1a0014fc <xTaskIncrementTick+0x68>
1a001552:	e7d4      	b.n	1a0014fe <xTaskIncrementTick+0x6a>
BaseType_t xSwitchRequired = pdFALSE;
1a001554:	2400      	movs	r4, #0
1a001556:	e7d2      	b.n	1a0014fe <xTaskIncrementTick+0x6a>
					xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001558:	4b0e      	ldr	r3, [pc, #56]	; (1a001594 <xTaskIncrementTick+0x100>)
1a00155a:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a00155e:	601a      	str	r2, [r3, #0]
					break;
1a001560:	e7c0      	b.n	1a0014e4 <xTaskIncrementTick+0x50>
						xNextTaskUnblockTime = xItemValue;
1a001562:	4a0c      	ldr	r2, [pc, #48]	; (1a001594 <xTaskIncrementTick+0x100>)
1a001564:	6013      	str	r3, [r2, #0]
						break;
1a001566:	e7bd      	b.n	1a0014e4 <xTaskIncrementTick+0x50>
		++uxPendedTicks;
1a001568:	4a0e      	ldr	r2, [pc, #56]	; (1a0015a4 <xTaskIncrementTick+0x110>)
1a00156a:	6813      	ldr	r3, [r2, #0]
1a00156c:	3301      	adds	r3, #1
1a00156e:	6013      	str	r3, [r2, #0]
BaseType_t xSwitchRequired = pdFALSE;
1a001570:	2400      	movs	r4, #0
		if( xYieldPending != pdFALSE )
1a001572:	4b0d      	ldr	r3, [pc, #52]	; (1a0015a8 <xTaskIncrementTick+0x114>)
1a001574:	681b      	ldr	r3, [r3, #0]
1a001576:	b103      	cbz	r3, 1a00157a <xTaskIncrementTick+0xe6>
			xSwitchRequired = pdTRUE;
1a001578:	2401      	movs	r4, #1
}
1a00157a:	4620      	mov	r0, r4
1a00157c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00157e:	bf00      	nop
1a001580:	100029f8 	.word	0x100029f8
1a001584:	10002a74 	.word	0x10002a74
1a001588:	10002958 	.word	0x10002958
1a00158c:	1000295c 	.word	0x1000295c
1a001590:	10002a30 	.word	0x10002a30
1a001594:	10002a2c 	.word	0x10002a2c
1a001598:	10002954 	.word	0x10002954
1a00159c:	10002960 	.word	0x10002960
1a0015a0:	10002a00 	.word	0x10002a00
1a0015a4:	100029f4 	.word	0x100029f4
1a0015a8:	10002a78 	.word	0x10002a78

1a0015ac <xTaskResumeAll>:
{
1a0015ac:	b538      	push	{r3, r4, r5, lr}
	configASSERT( uxSchedulerSuspended );
1a0015ae:	4b34      	ldr	r3, [pc, #208]	; (1a001680 <xTaskResumeAll+0xd4>)
1a0015b0:	681b      	ldr	r3, [r3, #0]
1a0015b2:	b943      	cbnz	r3, 1a0015c6 <xTaskResumeAll+0x1a>
1a0015b4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0015b8:	f383 8811 	msr	BASEPRI, r3
1a0015bc:	f3bf 8f6f 	isb	sy
1a0015c0:	f3bf 8f4f 	dsb	sy
1a0015c4:	e7fe      	b.n	1a0015c4 <xTaskResumeAll+0x18>
	taskENTER_CRITICAL();
1a0015c6:	f000 fc8d 	bl	1a001ee4 <vPortEnterCritical>
		--uxSchedulerSuspended;
1a0015ca:	4b2d      	ldr	r3, [pc, #180]	; (1a001680 <xTaskResumeAll+0xd4>)
1a0015cc:	681a      	ldr	r2, [r3, #0]
1a0015ce:	3a01      	subs	r2, #1
1a0015d0:	601a      	str	r2, [r3, #0]
		if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0015d2:	681b      	ldr	r3, [r3, #0]
1a0015d4:	2b00      	cmp	r3, #0
1a0015d6:	d14d      	bne.n	1a001674 <xTaskResumeAll+0xc8>
			if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
1a0015d8:	4b2a      	ldr	r3, [pc, #168]	; (1a001684 <xTaskResumeAll+0xd8>)
1a0015da:	681b      	ldr	r3, [r3, #0]
1a0015dc:	b90b      	cbnz	r3, 1a0015e2 <xTaskResumeAll+0x36>
BaseType_t xAlreadyYielded = pdFALSE;
1a0015de:	2400      	movs	r4, #0
1a0015e0:	e049      	b.n	1a001676 <xTaskResumeAll+0xca>
TCB_t *pxTCB = NULL;
1a0015e2:	2400      	movs	r4, #0
				while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
1a0015e4:	4b28      	ldr	r3, [pc, #160]	; (1a001688 <xTaskResumeAll+0xdc>)
1a0015e6:	681b      	ldr	r3, [r3, #0]
1a0015e8:	b31b      	cbz	r3, 1a001632 <xTaskResumeAll+0x86>
					pxTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) );
1a0015ea:	4b27      	ldr	r3, [pc, #156]	; (1a001688 <xTaskResumeAll+0xdc>)
1a0015ec:	68db      	ldr	r3, [r3, #12]
1a0015ee:	68dc      	ldr	r4, [r3, #12]
					( void ) uxListRemove( &( pxTCB->xEventListItem ) );
1a0015f0:	f104 0018 	add.w	r0, r4, #24
1a0015f4:	f7ff fc1b 	bl	1a000e2e <uxListRemove>
					( void ) uxListRemove( &( pxTCB->xStateListItem ) );
1a0015f8:	1d25      	adds	r5, r4, #4
1a0015fa:	4628      	mov	r0, r5
1a0015fc:	f7ff fc17 	bl	1a000e2e <uxListRemove>
					prvAddTaskToReadyList( pxTCB );
1a001600:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a001602:	2301      	movs	r3, #1
1a001604:	4083      	lsls	r3, r0
1a001606:	4a21      	ldr	r2, [pc, #132]	; (1a00168c <xTaskResumeAll+0xe0>)
1a001608:	6811      	ldr	r1, [r2, #0]
1a00160a:	430b      	orrs	r3, r1
1a00160c:	6013      	str	r3, [r2, #0]
1a00160e:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001612:	4629      	mov	r1, r5
1a001614:	4b1e      	ldr	r3, [pc, #120]	; (1a001690 <xTaskResumeAll+0xe4>)
1a001616:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a00161a:	f7ff fbe4 	bl	1a000de6 <vListInsertEnd>
					if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
1a00161e:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001620:	4b1c      	ldr	r3, [pc, #112]	; (1a001694 <xTaskResumeAll+0xe8>)
1a001622:	681b      	ldr	r3, [r3, #0]
1a001624:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a001626:	429a      	cmp	r2, r3
1a001628:	d3dc      	bcc.n	1a0015e4 <xTaskResumeAll+0x38>
						xYieldPending = pdTRUE;
1a00162a:	4b1b      	ldr	r3, [pc, #108]	; (1a001698 <xTaskResumeAll+0xec>)
1a00162c:	2201      	movs	r2, #1
1a00162e:	601a      	str	r2, [r3, #0]
1a001630:	e7d8      	b.n	1a0015e4 <xTaskResumeAll+0x38>
				if( pxTCB != NULL )
1a001632:	b10c      	cbz	r4, 1a001638 <xTaskResumeAll+0x8c>
					prvResetNextTaskUnblockTime();
1a001634:	f7ff fc58 	bl	1a000ee8 <prvResetNextTaskUnblockTime>
					UBaseType_t uxPendedCounts = uxPendedTicks; /* Non-volatile copy. */
1a001638:	4b18      	ldr	r3, [pc, #96]	; (1a00169c <xTaskResumeAll+0xf0>)
1a00163a:	681c      	ldr	r4, [r3, #0]
					if( uxPendedCounts > ( UBaseType_t ) 0U )
1a00163c:	b974      	cbnz	r4, 1a00165c <xTaskResumeAll+0xb0>
				if( xYieldPending != pdFALSE )
1a00163e:	4b16      	ldr	r3, [pc, #88]	; (1a001698 <xTaskResumeAll+0xec>)
1a001640:	681c      	ldr	r4, [r3, #0]
1a001642:	b1c4      	cbz	r4, 1a001676 <xTaskResumeAll+0xca>
					taskYIELD_IF_USING_PREEMPTION();
1a001644:	4b16      	ldr	r3, [pc, #88]	; (1a0016a0 <xTaskResumeAll+0xf4>)
1a001646:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a00164a:	601a      	str	r2, [r3, #0]
1a00164c:	f3bf 8f4f 	dsb	sy
1a001650:	f3bf 8f6f 	isb	sy
						xAlreadyYielded = pdTRUE;
1a001654:	2401      	movs	r4, #1
1a001656:	e00e      	b.n	1a001676 <xTaskResumeAll+0xca>
						} while( uxPendedCounts > ( UBaseType_t ) 0U );
1a001658:	3c01      	subs	r4, #1
1a00165a:	d007      	beq.n	1a00166c <xTaskResumeAll+0xc0>
							if( xTaskIncrementTick() != pdFALSE )
1a00165c:	f7ff ff1a 	bl	1a001494 <xTaskIncrementTick>
1a001660:	2800      	cmp	r0, #0
1a001662:	d0f9      	beq.n	1a001658 <xTaskResumeAll+0xac>
								xYieldPending = pdTRUE;
1a001664:	4b0c      	ldr	r3, [pc, #48]	; (1a001698 <xTaskResumeAll+0xec>)
1a001666:	2201      	movs	r2, #1
1a001668:	601a      	str	r2, [r3, #0]
1a00166a:	e7f5      	b.n	1a001658 <xTaskResumeAll+0xac>
						uxPendedTicks = 0;
1a00166c:	4b0b      	ldr	r3, [pc, #44]	; (1a00169c <xTaskResumeAll+0xf0>)
1a00166e:	2200      	movs	r2, #0
1a001670:	601a      	str	r2, [r3, #0]
1a001672:	e7e4      	b.n	1a00163e <xTaskResumeAll+0x92>
BaseType_t xAlreadyYielded = pdFALSE;
1a001674:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a001676:	f000 fc57 	bl	1a001f28 <vPortExitCritical>
}
1a00167a:	4620      	mov	r0, r4
1a00167c:	bd38      	pop	{r3, r4, r5, pc}
1a00167e:	bf00      	nop
1a001680:	100029f8 	.word	0x100029f8
1a001684:	100029ec 	.word	0x100029ec
1a001688:	10002a34 	.word	0x10002a34
1a00168c:	10002a00 	.word	0x10002a00
1a001690:	10002960 	.word	0x10002960
1a001694:	10002954 	.word	0x10002954
1a001698:	10002a78 	.word	0x10002a78
1a00169c:	100029f4 	.word	0x100029f4
1a0016a0:	e000ed04 	.word	0xe000ed04

1a0016a4 <vTaskSwitchContext>:
	if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
1a0016a4:	4b2c      	ldr	r3, [pc, #176]	; (1a001758 <vTaskSwitchContext+0xb4>)
1a0016a6:	681b      	ldr	r3, [r3, #0]
1a0016a8:	b11b      	cbz	r3, 1a0016b2 <vTaskSwitchContext+0xe>
		xYieldPending = pdTRUE;
1a0016aa:	4b2c      	ldr	r3, [pc, #176]	; (1a00175c <vTaskSwitchContext+0xb8>)
1a0016ac:	2201      	movs	r2, #1
1a0016ae:	601a      	str	r2, [r3, #0]
1a0016b0:	4770      	bx	lr
{
1a0016b2:	b510      	push	{r4, lr}
		xYieldPending = pdFALSE;
1a0016b4:	4b29      	ldr	r3, [pc, #164]	; (1a00175c <vTaskSwitchContext+0xb8>)
1a0016b6:	2200      	movs	r2, #0
1a0016b8:	601a      	str	r2, [r3, #0]
		taskCHECK_FOR_STACK_OVERFLOW();
1a0016ba:	4b29      	ldr	r3, [pc, #164]	; (1a001760 <vTaskSwitchContext+0xbc>)
1a0016bc:	681b      	ldr	r3, [r3, #0]
1a0016be:	6b1b      	ldr	r3, [r3, #48]	; 0x30
1a0016c0:	681a      	ldr	r2, [r3, #0]
1a0016c2:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0016c6:	d103      	bne.n	1a0016d0 <vTaskSwitchContext+0x2c>
1a0016c8:	685a      	ldr	r2, [r3, #4]
1a0016ca:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a0016ce:	d01b      	beq.n	1a001708 <vTaskSwitchContext+0x64>
1a0016d0:	4b23      	ldr	r3, [pc, #140]	; (1a001760 <vTaskSwitchContext+0xbc>)
1a0016d2:	6818      	ldr	r0, [r3, #0]
1a0016d4:	6819      	ldr	r1, [r3, #0]
1a0016d6:	3134      	adds	r1, #52	; 0x34
1a0016d8:	f7ff fbf8 	bl	1a000ecc <vApplicationStackOverflowHook>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a0016dc:	4b21      	ldr	r3, [pc, #132]	; (1a001764 <vTaskSwitchContext+0xc0>)
1a0016de:	681b      	ldr	r3, [r3, #0]
		__asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
1a0016e0:	fab3 f383 	clz	r3, r3
1a0016e4:	b2db      	uxtb	r3, r3
1a0016e6:	f1c3 031f 	rsb	r3, r3, #31
1a0016ea:	eb03 0183 	add.w	r1, r3, r3, lsl #2
1a0016ee:	008a      	lsls	r2, r1, #2
1a0016f0:	491d      	ldr	r1, [pc, #116]	; (1a001768 <vTaskSwitchContext+0xc4>)
1a0016f2:	588a      	ldr	r2, [r1, r2]
1a0016f4:	b98a      	cbnz	r2, 1a00171a <vTaskSwitchContext+0x76>
	__asm volatile
1a0016f6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0016fa:	f383 8811 	msr	BASEPRI, r3
1a0016fe:	f3bf 8f6f 	isb	sy
1a001702:	f3bf 8f4f 	dsb	sy
1a001706:	e7fe      	b.n	1a001706 <vTaskSwitchContext+0x62>
		taskCHECK_FOR_STACK_OVERFLOW();
1a001708:	689a      	ldr	r2, [r3, #8]
1a00170a:	f1b2 3fa5 	cmp.w	r2, #2779096485	; 0xa5a5a5a5
1a00170e:	d1df      	bne.n	1a0016d0 <vTaskSwitchContext+0x2c>
1a001710:	68db      	ldr	r3, [r3, #12]
1a001712:	f1b3 3fa5 	cmp.w	r3, #2779096485	; 0xa5a5a5a5
1a001716:	d1db      	bne.n	1a0016d0 <vTaskSwitchContext+0x2c>
1a001718:	e7e0      	b.n	1a0016dc <vTaskSwitchContext+0x38>
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00171a:	4913      	ldr	r1, [pc, #76]	; (1a001768 <vTaskSwitchContext+0xc4>)
1a00171c:	eb03 0083 	add.w	r0, r3, r3, lsl #2
1a001720:	0082      	lsls	r2, r0, #2
1a001722:	440a      	add	r2, r1
1a001724:	6850      	ldr	r0, [r2, #4]
1a001726:	6840      	ldr	r0, [r0, #4]
1a001728:	6050      	str	r0, [r2, #4]
1a00172a:	eb03 0483 	add.w	r4, r3, r3, lsl #2
1a00172e:	00a2      	lsls	r2, r4, #2
1a001730:	4614      	mov	r4, r2
1a001732:	3208      	adds	r2, #8
1a001734:	4411      	add	r1, r2
1a001736:	4288      	cmp	r0, r1
1a001738:	d009      	beq.n	1a00174e <vTaskSwitchContext+0xaa>
1a00173a:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a00173e:	009a      	lsls	r2, r3, #2
1a001740:	4b09      	ldr	r3, [pc, #36]	; (1a001768 <vTaskSwitchContext+0xc4>)
1a001742:	4413      	add	r3, r2
1a001744:	685b      	ldr	r3, [r3, #4]
1a001746:	68da      	ldr	r2, [r3, #12]
1a001748:	4b05      	ldr	r3, [pc, #20]	; (1a001760 <vTaskSwitchContext+0xbc>)
1a00174a:	601a      	str	r2, [r3, #0]
}
1a00174c:	bd10      	pop	{r4, pc}
		taskSELECT_HIGHEST_PRIORITY_TASK();
1a00174e:	6840      	ldr	r0, [r0, #4]
1a001750:	4a05      	ldr	r2, [pc, #20]	; (1a001768 <vTaskSwitchContext+0xc4>)
1a001752:	4422      	add	r2, r4
1a001754:	6050      	str	r0, [r2, #4]
1a001756:	e7f0      	b.n	1a00173a <vTaskSwitchContext+0x96>
1a001758:	100029f8 	.word	0x100029f8
1a00175c:	10002a78 	.word	0x10002a78
1a001760:	10002954 	.word	0x10002954
1a001764:	10002a00 	.word	0x10002a00
1a001768:	10002960 	.word	0x10002960

1a00176c <vTaskPlaceOnEventList>:
	configASSERT( pxEventList );
1a00176c:	b158      	cbz	r0, 1a001786 <vTaskPlaceOnEventList+0x1a>
{
1a00176e:	b510      	push	{r4, lr}
1a001770:	460c      	mov	r4, r1
	vListInsert( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a001772:	4b09      	ldr	r3, [pc, #36]	; (1a001798 <vTaskPlaceOnEventList+0x2c>)
1a001774:	6819      	ldr	r1, [r3, #0]
1a001776:	3118      	adds	r1, #24
1a001778:	f7ff fb40 	bl	1a000dfc <vListInsert>
	prvAddCurrentTaskToDelayedList( xTicksToWait, pdTRUE );
1a00177c:	2101      	movs	r1, #1
1a00177e:	4620      	mov	r0, r4
1a001780:	f7ff fcf2 	bl	1a001168 <prvAddCurrentTaskToDelayedList>
}
1a001784:	bd10      	pop	{r4, pc}
1a001786:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00178a:	f383 8811 	msr	BASEPRI, r3
1a00178e:	f3bf 8f6f 	isb	sy
1a001792:	f3bf 8f4f 	dsb	sy
	configASSERT( pxEventList );
1a001796:	e7fe      	b.n	1a001796 <vTaskPlaceOnEventList+0x2a>
1a001798:	10002954 	.word	0x10002954

1a00179c <vTaskPlaceOnEventListRestricted>:
	{
1a00179c:	b538      	push	{r3, r4, r5, lr}
		configASSERT( pxEventList );
1a00179e:	b170      	cbz	r0, 1a0017be <vTaskPlaceOnEventListRestricted+0x22>
1a0017a0:	460c      	mov	r4, r1
1a0017a2:	4615      	mov	r5, r2
		vListInsertEnd( pxEventList, &( pxCurrentTCB->xEventListItem ) );
1a0017a4:	4b0a      	ldr	r3, [pc, #40]	; (1a0017d0 <vTaskPlaceOnEventListRestricted+0x34>)
1a0017a6:	6819      	ldr	r1, [r3, #0]
1a0017a8:	3118      	adds	r1, #24
1a0017aa:	f7ff fb1c 	bl	1a000de6 <vListInsertEnd>
		if( xWaitIndefinitely != pdFALSE )
1a0017ae:	b10d      	cbz	r5, 1a0017b4 <vTaskPlaceOnEventListRestricted+0x18>
			xTicksToWait = portMAX_DELAY;
1a0017b0:	f04f 34ff 	mov.w	r4, #4294967295	; 0xffffffff
		prvAddCurrentTaskToDelayedList( xTicksToWait, xWaitIndefinitely );
1a0017b4:	4629      	mov	r1, r5
1a0017b6:	4620      	mov	r0, r4
1a0017b8:	f7ff fcd6 	bl	1a001168 <prvAddCurrentTaskToDelayedList>
	}
1a0017bc:	bd38      	pop	{r3, r4, r5, pc}
1a0017be:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0017c2:	f383 8811 	msr	BASEPRI, r3
1a0017c6:	f3bf 8f6f 	isb	sy
1a0017ca:	f3bf 8f4f 	dsb	sy
		configASSERT( pxEventList );
1a0017ce:	e7fe      	b.n	1a0017ce <vTaskPlaceOnEventListRestricted+0x32>
1a0017d0:	10002954 	.word	0x10002954

1a0017d4 <xTaskRemoveFromEventList>:
{
1a0017d4:	b538      	push	{r3, r4, r5, lr}
	pxUnblockedTCB = ( TCB_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxEventList );
1a0017d6:	68c3      	ldr	r3, [r0, #12]
1a0017d8:	68dc      	ldr	r4, [r3, #12]
	configASSERT( pxUnblockedTCB );
1a0017da:	b324      	cbz	r4, 1a001826 <xTaskRemoveFromEventList+0x52>
	( void ) uxListRemove( &( pxUnblockedTCB->xEventListItem ) );
1a0017dc:	f104 0518 	add.w	r5, r4, #24
1a0017e0:	4628      	mov	r0, r5
1a0017e2:	f7ff fb24 	bl	1a000e2e <uxListRemove>
	if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a0017e6:	4b18      	ldr	r3, [pc, #96]	; (1a001848 <xTaskRemoveFromEventList+0x74>)
1a0017e8:	681b      	ldr	r3, [r3, #0]
1a0017ea:	bb2b      	cbnz	r3, 1a001838 <xTaskRemoveFromEventList+0x64>
		( void ) uxListRemove( &( pxUnblockedTCB->xStateListItem ) );
1a0017ec:	1d25      	adds	r5, r4, #4
1a0017ee:	4628      	mov	r0, r5
1a0017f0:	f7ff fb1d 	bl	1a000e2e <uxListRemove>
		prvAddTaskToReadyList( pxUnblockedTCB );
1a0017f4:	6ae0      	ldr	r0, [r4, #44]	; 0x2c
1a0017f6:	2301      	movs	r3, #1
1a0017f8:	4083      	lsls	r3, r0
1a0017fa:	4a14      	ldr	r2, [pc, #80]	; (1a00184c <xTaskRemoveFromEventList+0x78>)
1a0017fc:	6811      	ldr	r1, [r2, #0]
1a0017fe:	430b      	orrs	r3, r1
1a001800:	6013      	str	r3, [r2, #0]
1a001802:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a001806:	4629      	mov	r1, r5
1a001808:	4b11      	ldr	r3, [pc, #68]	; (1a001850 <xTaskRemoveFromEventList+0x7c>)
1a00180a:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a00180e:	f7ff faea 	bl	1a000de6 <vListInsertEnd>
	if( pxUnblockedTCB->uxPriority > pxCurrentTCB->uxPriority )
1a001812:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a001814:	4b0f      	ldr	r3, [pc, #60]	; (1a001854 <xTaskRemoveFromEventList+0x80>)
1a001816:	681b      	ldr	r3, [r3, #0]
1a001818:	6adb      	ldr	r3, [r3, #44]	; 0x2c
1a00181a:	429a      	cmp	r2, r3
1a00181c:	d911      	bls.n	1a001842 <xTaskRemoveFromEventList+0x6e>
		xYieldPending = pdTRUE;
1a00181e:	2001      	movs	r0, #1
1a001820:	4b0d      	ldr	r3, [pc, #52]	; (1a001858 <xTaskRemoveFromEventList+0x84>)
1a001822:	6018      	str	r0, [r3, #0]
1a001824:	e00e      	b.n	1a001844 <xTaskRemoveFromEventList+0x70>
1a001826:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00182a:	f383 8811 	msr	BASEPRI, r3
1a00182e:	f3bf 8f6f 	isb	sy
1a001832:	f3bf 8f4f 	dsb	sy
	configASSERT( pxUnblockedTCB );
1a001836:	e7fe      	b.n	1a001836 <xTaskRemoveFromEventList+0x62>
		vListInsertEnd( &( xPendingReadyList ), &( pxUnblockedTCB->xEventListItem ) );
1a001838:	4629      	mov	r1, r5
1a00183a:	4808      	ldr	r0, [pc, #32]	; (1a00185c <xTaskRemoveFromEventList+0x88>)
1a00183c:	f7ff fad3 	bl	1a000de6 <vListInsertEnd>
1a001840:	e7e7      	b.n	1a001812 <xTaskRemoveFromEventList+0x3e>
		xReturn = pdFALSE;
1a001842:	2000      	movs	r0, #0
}
1a001844:	bd38      	pop	{r3, r4, r5, pc}
1a001846:	bf00      	nop
1a001848:	100029f8 	.word	0x100029f8
1a00184c:	10002a00 	.word	0x10002a00
1a001850:	10002960 	.word	0x10002960
1a001854:	10002954 	.word	0x10002954
1a001858:	10002a78 	.word	0x10002a78
1a00185c:	10002a34 	.word	0x10002a34

1a001860 <vTaskInternalSetTimeOutState>:
	pxTimeOut->xOverflowCount = xNumOfOverflows;
1a001860:	4b03      	ldr	r3, [pc, #12]	; (1a001870 <vTaskInternalSetTimeOutState+0x10>)
1a001862:	681b      	ldr	r3, [r3, #0]
1a001864:	6003      	str	r3, [r0, #0]
	pxTimeOut->xTimeOnEntering = xTickCount;
1a001866:	4b03      	ldr	r3, [pc, #12]	; (1a001874 <vTaskInternalSetTimeOutState+0x14>)
1a001868:	681b      	ldr	r3, [r3, #0]
1a00186a:	6043      	str	r3, [r0, #4]
}
1a00186c:	4770      	bx	lr
1a00186e:	bf00      	nop
1a001870:	10002a30 	.word	0x10002a30
1a001874:	10002a74 	.word	0x10002a74

1a001878 <xTaskCheckForTimeOut>:
{
1a001878:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
	configASSERT( pxTimeOut );
1a00187a:	b1c8      	cbz	r0, 1a0018b0 <xTaskCheckForTimeOut+0x38>
1a00187c:	460c      	mov	r4, r1
1a00187e:	4605      	mov	r5, r0
	configASSERT( pxTicksToWait );
1a001880:	b1f9      	cbz	r1, 1a0018c2 <xTaskCheckForTimeOut+0x4a>
	taskENTER_CRITICAL();
1a001882:	f000 fb2f 	bl	1a001ee4 <vPortEnterCritical>
		const TickType_t xConstTickCount = xTickCount;
1a001886:	4b1b      	ldr	r3, [pc, #108]	; (1a0018f4 <xTaskCheckForTimeOut+0x7c>)
1a001888:	6819      	ldr	r1, [r3, #0]
		const TickType_t xElapsedTime = xConstTickCount - pxTimeOut->xTimeOnEntering;
1a00188a:	686b      	ldr	r3, [r5, #4]
1a00188c:	1ac8      	subs	r0, r1, r3
			if( *pxTicksToWait == portMAX_DELAY )
1a00188e:	6822      	ldr	r2, [r4, #0]
1a001890:	f1b2 3fff 	cmp.w	r2, #4294967295	; 0xffffffff
1a001894:	d026      	beq.n	1a0018e4 <xTaskCheckForTimeOut+0x6c>
		if( ( xNumOfOverflows != pxTimeOut->xOverflowCount ) && ( xConstTickCount >= pxTimeOut->xTimeOnEntering ) ) /*lint !e525 Indentation preferred as is to make code within pre-processor directives clearer. */
1a001896:	682f      	ldr	r7, [r5, #0]
1a001898:	4e17      	ldr	r6, [pc, #92]	; (1a0018f8 <xTaskCheckForTimeOut+0x80>)
1a00189a:	6836      	ldr	r6, [r6, #0]
1a00189c:	42b7      	cmp	r7, r6
1a00189e:	d001      	beq.n	1a0018a4 <xTaskCheckForTimeOut+0x2c>
1a0018a0:	428b      	cmp	r3, r1
1a0018a2:	d924      	bls.n	1a0018ee <xTaskCheckForTimeOut+0x76>
		else if( xElapsedTime < *pxTicksToWait ) /*lint !e961 Explicit casting is only redundant with some compilers, whereas others require it to prevent integer conversion errors. */
1a0018a4:	4282      	cmp	r2, r0
1a0018a6:	d815      	bhi.n	1a0018d4 <xTaskCheckForTimeOut+0x5c>
			*pxTicksToWait = 0;
1a0018a8:	2300      	movs	r3, #0
1a0018aa:	6023      	str	r3, [r4, #0]
			xReturn = pdTRUE;
1a0018ac:	2401      	movs	r4, #1
1a0018ae:	e01a      	b.n	1a0018e6 <xTaskCheckForTimeOut+0x6e>
1a0018b0:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018b4:	f383 8811 	msr	BASEPRI, r3
1a0018b8:	f3bf 8f6f 	isb	sy
1a0018bc:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTimeOut );
1a0018c0:	e7fe      	b.n	1a0018c0 <xTaskCheckForTimeOut+0x48>
1a0018c2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0018c6:	f383 8811 	msr	BASEPRI, r3
1a0018ca:	f3bf 8f6f 	isb	sy
1a0018ce:	f3bf 8f4f 	dsb	sy
	configASSERT( pxTicksToWait );
1a0018d2:	e7fe      	b.n	1a0018d2 <xTaskCheckForTimeOut+0x5a>
			*pxTicksToWait -= xElapsedTime;
1a0018d4:	1a5b      	subs	r3, r3, r1
1a0018d6:	4413      	add	r3, r2
1a0018d8:	6023      	str	r3, [r4, #0]
			vTaskInternalSetTimeOutState( pxTimeOut );
1a0018da:	4628      	mov	r0, r5
1a0018dc:	f7ff ffc0 	bl	1a001860 <vTaskInternalSetTimeOutState>
			xReturn = pdFALSE;
1a0018e0:	2400      	movs	r4, #0
1a0018e2:	e000      	b.n	1a0018e6 <xTaskCheckForTimeOut+0x6e>
				xReturn = pdFALSE;
1a0018e4:	2400      	movs	r4, #0
	taskEXIT_CRITICAL();
1a0018e6:	f000 fb1f 	bl	1a001f28 <vPortExitCritical>
}
1a0018ea:	4620      	mov	r0, r4
1a0018ec:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
			xReturn = pdTRUE;
1a0018ee:	2401      	movs	r4, #1
1a0018f0:	e7f9      	b.n	1a0018e6 <xTaskCheckForTimeOut+0x6e>
1a0018f2:	bf00      	nop
1a0018f4:	10002a74 	.word	0x10002a74
1a0018f8:	10002a30 	.word	0x10002a30

1a0018fc <vTaskMissedYield>:
	xYieldPending = pdTRUE;
1a0018fc:	4b01      	ldr	r3, [pc, #4]	; (1a001904 <vTaskMissedYield+0x8>)
1a0018fe:	2201      	movs	r2, #1
1a001900:	601a      	str	r2, [r3, #0]
}
1a001902:	4770      	bx	lr
1a001904:	10002a78 	.word	0x10002a78

1a001908 <xTaskGetSchedulerState>:
		if( xSchedulerRunning == pdFALSE )
1a001908:	4b05      	ldr	r3, [pc, #20]	; (1a001920 <xTaskGetSchedulerState+0x18>)
1a00190a:	681b      	ldr	r3, [r3, #0]
1a00190c:	b133      	cbz	r3, 1a00191c <xTaskGetSchedulerState+0x14>
			if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
1a00190e:	4b05      	ldr	r3, [pc, #20]	; (1a001924 <xTaskGetSchedulerState+0x1c>)
1a001910:	681b      	ldr	r3, [r3, #0]
1a001912:	b10b      	cbz	r3, 1a001918 <xTaskGetSchedulerState+0x10>
				xReturn = taskSCHEDULER_SUSPENDED;
1a001914:	2000      	movs	r0, #0
	}
1a001916:	4770      	bx	lr
				xReturn = taskSCHEDULER_RUNNING;
1a001918:	2002      	movs	r0, #2
1a00191a:	4770      	bx	lr
			xReturn = taskSCHEDULER_NOT_STARTED;
1a00191c:	2001      	movs	r0, #1
1a00191e:	4770      	bx	lr
1a001920:	10002a48 	.word	0x10002a48
1a001924:	100029f8 	.word	0x100029f8

1a001928 <xTaskPriorityDisinherit>:
		if( pxMutexHolder != NULL )
1a001928:	2800      	cmp	r0, #0
1a00192a:	d04c      	beq.n	1a0019c6 <xTaskPriorityDisinherit+0x9e>
	{
1a00192c:	b538      	push	{r3, r4, r5, lr}
1a00192e:	4604      	mov	r4, r0
			configASSERT( pxTCB == pxCurrentTCB );
1a001930:	4b27      	ldr	r3, [pc, #156]	; (1a0019d0 <xTaskPriorityDisinherit+0xa8>)
1a001932:	681b      	ldr	r3, [r3, #0]
1a001934:	4283      	cmp	r3, r0
1a001936:	d008      	beq.n	1a00194a <xTaskPriorityDisinherit+0x22>
1a001938:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00193c:	f383 8811 	msr	BASEPRI, r3
1a001940:	f3bf 8f6f 	isb	sy
1a001944:	f3bf 8f4f 	dsb	sy
1a001948:	e7fe      	b.n	1a001948 <xTaskPriorityDisinherit+0x20>
			configASSERT( pxTCB->uxMutexesHeld );
1a00194a:	6d43      	ldr	r3, [r0, #84]	; 0x54
1a00194c:	b943      	cbnz	r3, 1a001960 <xTaskPriorityDisinherit+0x38>
1a00194e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001952:	f383 8811 	msr	BASEPRI, r3
1a001956:	f3bf 8f6f 	isb	sy
1a00195a:	f3bf 8f4f 	dsb	sy
1a00195e:	e7fe      	b.n	1a00195e <xTaskPriorityDisinherit+0x36>
			( pxTCB->uxMutexesHeld )--;
1a001960:	3b01      	subs	r3, #1
1a001962:	6543      	str	r3, [r0, #84]	; 0x54
			if( pxTCB->uxPriority != pxTCB->uxBasePriority )
1a001964:	6ac1      	ldr	r1, [r0, #44]	; 0x2c
1a001966:	6d02      	ldr	r2, [r0, #80]	; 0x50
1a001968:	4291      	cmp	r1, r2
1a00196a:	d02e      	beq.n	1a0019ca <xTaskPriorityDisinherit+0xa2>
				if( pxTCB->uxMutexesHeld == ( UBaseType_t ) 0 )
1a00196c:	b10b      	cbz	r3, 1a001972 <xTaskPriorityDisinherit+0x4a>
	BaseType_t xReturn = pdFALSE;
1a00196e:	2000      	movs	r0, #0
	}
1a001970:	bd38      	pop	{r3, r4, r5, pc}
					if( uxListRemove( &( pxTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
1a001972:	1d05      	adds	r5, r0, #4
1a001974:	4628      	mov	r0, r5
1a001976:	f7ff fa5a 	bl	1a000e2e <uxListRemove>
1a00197a:	b970      	cbnz	r0, 1a00199a <xTaskPriorityDisinherit+0x72>
						taskRESET_READY_PRIORITY( pxTCB->uxPriority );
1a00197c:	6ae2      	ldr	r2, [r4, #44]	; 0x2c
1a00197e:	eb02 0382 	add.w	r3, r2, r2, lsl #2
1a001982:	009b      	lsls	r3, r3, #2
1a001984:	4913      	ldr	r1, [pc, #76]	; (1a0019d4 <xTaskPriorityDisinherit+0xac>)
1a001986:	58cb      	ldr	r3, [r1, r3]
1a001988:	b93b      	cbnz	r3, 1a00199a <xTaskPriorityDisinherit+0x72>
1a00198a:	2301      	movs	r3, #1
1a00198c:	fa03 f202 	lsl.w	r2, r3, r2
1a001990:	4911      	ldr	r1, [pc, #68]	; (1a0019d8 <xTaskPriorityDisinherit+0xb0>)
1a001992:	680b      	ldr	r3, [r1, #0]
1a001994:	ea23 0302 	bic.w	r3, r3, r2
1a001998:	600b      	str	r3, [r1, #0]
					pxTCB->uxPriority = pxTCB->uxBasePriority;
1a00199a:	6d20      	ldr	r0, [r4, #80]	; 0x50
1a00199c:	62e0      	str	r0, [r4, #44]	; 0x2c
					listSET_LIST_ITEM_VALUE( &( pxTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) pxTCB->uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a00199e:	f1c0 0307 	rsb	r3, r0, #7
1a0019a2:	61a3      	str	r3, [r4, #24]
					prvAddTaskToReadyList( pxTCB );
1a0019a4:	2401      	movs	r4, #1
1a0019a6:	fa04 f300 	lsl.w	r3, r4, r0
1a0019aa:	4a0b      	ldr	r2, [pc, #44]	; (1a0019d8 <xTaskPriorityDisinherit+0xb0>)
1a0019ac:	6811      	ldr	r1, [r2, #0]
1a0019ae:	430b      	orrs	r3, r1
1a0019b0:	6013      	str	r3, [r2, #0]
1a0019b2:	eb00 0080 	add.w	r0, r0, r0, lsl #2
1a0019b6:	4629      	mov	r1, r5
1a0019b8:	4b06      	ldr	r3, [pc, #24]	; (1a0019d4 <xTaskPriorityDisinherit+0xac>)
1a0019ba:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a0019be:	f7ff fa12 	bl	1a000de6 <vListInsertEnd>
					xReturn = pdTRUE;
1a0019c2:	4620      	mov	r0, r4
1a0019c4:	e7d4      	b.n	1a001970 <xTaskPriorityDisinherit+0x48>
	BaseType_t xReturn = pdFALSE;
1a0019c6:	2000      	movs	r0, #0
	}
1a0019c8:	4770      	bx	lr
	BaseType_t xReturn = pdFALSE;
1a0019ca:	2000      	movs	r0, #0
1a0019cc:	e7d0      	b.n	1a001970 <xTaskPriorityDisinherit+0x48>
1a0019ce:	bf00      	nop
1a0019d0:	10002954 	.word	0x10002954
1a0019d4:	10002960 	.word	0x10002960
1a0019d8:	10002a00 	.word	0x10002a00

1a0019dc <prvGetNextExpireTime>:
	the timer with the nearest expiry time will expire.  If there are no
	active timers then just set the next expire time to 0.  That will cause
	this task to unblock when the tick count overflows, at which point the
	timer lists will be switched and the next expiry time can be
	re-assessed.  */
	*pxListWasEmpty = listLIST_IS_EMPTY( pxCurrentTimerList );
1a0019dc:	4b06      	ldr	r3, [pc, #24]	; (1a0019f8 <prvGetNextExpireTime+0x1c>)
1a0019de:	681a      	ldr	r2, [r3, #0]
1a0019e0:	6813      	ldr	r3, [r2, #0]
1a0019e2:	fab3 f383 	clz	r3, r3
1a0019e6:	095b      	lsrs	r3, r3, #5
1a0019e8:	6003      	str	r3, [r0, #0]
	if( *pxListWasEmpty == pdFALSE )
1a0019ea:	b913      	cbnz	r3, 1a0019f2 <prvGetNextExpireTime+0x16>
	{
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a0019ec:	68d3      	ldr	r3, [r2, #12]
1a0019ee:	6818      	ldr	r0, [r3, #0]
1a0019f0:	4770      	bx	lr
	}
	else
	{
		/* Ensure the task unblocks when the tick count rolls over. */
		xNextExpireTime = ( TickType_t ) 0U;
1a0019f2:	2000      	movs	r0, #0
	}

	return xNextExpireTime;
}
1a0019f4:	4770      	bx	lr
1a0019f6:	bf00      	nop
1a0019f8:	10002a7c 	.word	0x10002a7c

1a0019fc <prvInsertTimerInActiveList>:
	return xTimeNow;
}
/*-----------------------------------------------------------*/

static BaseType_t prvInsertTimerInActiveList( Timer_t * const pxTimer, const TickType_t xNextExpiryTime, const TickType_t xTimeNow, const TickType_t xCommandTime )
{
1a0019fc:	b508      	push	{r3, lr}
BaseType_t xProcessTimerNow = pdFALSE;

	listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xNextExpiryTime );
1a0019fe:	6041      	str	r1, [r0, #4]
	listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001a00:	6100      	str	r0, [r0, #16]

	if( xNextExpiryTime <= xTimeNow )
1a001a02:	4291      	cmp	r1, r2
1a001a04:	d80c      	bhi.n	1a001a20 <prvInsertTimerInActiveList+0x24>
	{
		/* Has the expiry time elapsed between the command to start/reset a
		timer was issued, and the time the command was processed? */
		if( ( ( TickType_t ) ( xTimeNow - xCommandTime ) ) >= pxTimer->xTimerPeriodInTicks ) /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
1a001a06:	1ad2      	subs	r2, r2, r3
1a001a08:	6983      	ldr	r3, [r0, #24]
1a001a0a:	429a      	cmp	r2, r3
1a001a0c:	d301      	bcc.n	1a001a12 <prvInsertTimerInActiveList+0x16>
		{
			/* The time between a command being issued and the command being
			processed actually exceeds the timers period.  */
			xProcessTimerNow = pdTRUE;
1a001a0e:	2001      	movs	r0, #1
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
		}
	}

	return xProcessTimerNow;
}
1a001a10:	bd08      	pop	{r3, pc}
			vListInsert( pxOverflowTimerList, &( pxTimer->xTimerListItem ) );
1a001a12:	1d01      	adds	r1, r0, #4
1a001a14:	4b09      	ldr	r3, [pc, #36]	; (1a001a3c <prvInsertTimerInActiveList+0x40>)
1a001a16:	6818      	ldr	r0, [r3, #0]
1a001a18:	f7ff f9f0 	bl	1a000dfc <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001a1c:	2000      	movs	r0, #0
1a001a1e:	e7f7      	b.n	1a001a10 <prvInsertTimerInActiveList+0x14>
		if( ( xTimeNow < xCommandTime ) && ( xNextExpiryTime >= xCommandTime ) )
1a001a20:	429a      	cmp	r2, r3
1a001a22:	d201      	bcs.n	1a001a28 <prvInsertTimerInActiveList+0x2c>
1a001a24:	4299      	cmp	r1, r3
1a001a26:	d206      	bcs.n	1a001a36 <prvInsertTimerInActiveList+0x3a>
			vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001a28:	1d01      	adds	r1, r0, #4
1a001a2a:	4b05      	ldr	r3, [pc, #20]	; (1a001a40 <prvInsertTimerInActiveList+0x44>)
1a001a2c:	6818      	ldr	r0, [r3, #0]
1a001a2e:	f7ff f9e5 	bl	1a000dfc <vListInsert>
BaseType_t xProcessTimerNow = pdFALSE;
1a001a32:	2000      	movs	r0, #0
1a001a34:	e7ec      	b.n	1a001a10 <prvInsertTimerInActiveList+0x14>
			xProcessTimerNow = pdTRUE;
1a001a36:	2001      	movs	r0, #1
	return xProcessTimerNow;
1a001a38:	e7ea      	b.n	1a001a10 <prvInsertTimerInActiveList+0x14>
1a001a3a:	bf00      	nop
1a001a3c:	10002a80 	.word	0x10002a80
1a001a40:	10002a7c 	.word	0x10002a7c

1a001a44 <prvCheckForValidListAndQueue>:
	pxOverflowTimerList = pxTemp;
}
/*-----------------------------------------------------------*/

static void prvCheckForValidListAndQueue( void )
{
1a001a44:	b530      	push	{r4, r5, lr}
1a001a46:	b083      	sub	sp, #12
	/* Check that the list from which active timers are referenced, and the
	queue used to communicate with the timer service, have been
	initialised. */
	taskENTER_CRITICAL();
1a001a48:	f000 fa4c 	bl	1a001ee4 <vPortEnterCritical>
	{
		if( xTimerQueue == NULL )
1a001a4c:	4b11      	ldr	r3, [pc, #68]	; (1a001a94 <prvCheckForValidListAndQueue+0x50>)
1a001a4e:	681b      	ldr	r3, [r3, #0]
1a001a50:	b11b      	cbz	r3, 1a001a5a <prvCheckForValidListAndQueue+0x16>
		else
		{
			mtCOVERAGE_TEST_MARKER();
		}
	}
	taskEXIT_CRITICAL();
1a001a52:	f000 fa69 	bl	1a001f28 <vPortExitCritical>
}
1a001a56:	b003      	add	sp, #12
1a001a58:	bd30      	pop	{r4, r5, pc}
			vListInitialise( &xActiveTimerList1 );
1a001a5a:	4d0f      	ldr	r5, [pc, #60]	; (1a001a98 <prvCheckForValidListAndQueue+0x54>)
1a001a5c:	4628      	mov	r0, r5
1a001a5e:	f7ff f9b4 	bl	1a000dca <vListInitialise>
			vListInitialise( &xActiveTimerList2 );
1a001a62:	4c0e      	ldr	r4, [pc, #56]	; (1a001a9c <prvCheckForValidListAndQueue+0x58>)
1a001a64:	4620      	mov	r0, r4
1a001a66:	f7ff f9b0 	bl	1a000dca <vListInitialise>
			pxCurrentTimerList = &xActiveTimerList1;
1a001a6a:	4b0d      	ldr	r3, [pc, #52]	; (1a001aa0 <prvCheckForValidListAndQueue+0x5c>)
1a001a6c:	601d      	str	r5, [r3, #0]
			pxOverflowTimerList = &xActiveTimerList2;
1a001a6e:	4b0d      	ldr	r3, [pc, #52]	; (1a001aa4 <prvCheckForValidListAndQueue+0x60>)
1a001a70:	601c      	str	r4, [r3, #0]
				xTimerQueue = xQueueCreateStatic( ( UBaseType_t ) configTIMER_QUEUE_LENGTH, ( UBaseType_t ) sizeof( DaemonTaskMessage_t ), &( ucStaticTimerQueueStorage[ 0 ] ), &xStaticTimerQueue );
1a001a72:	2300      	movs	r3, #0
1a001a74:	9300      	str	r3, [sp, #0]
1a001a76:	4b0c      	ldr	r3, [pc, #48]	; (1a001aa8 <prvCheckForValidListAndQueue+0x64>)
1a001a78:	4a0c      	ldr	r2, [pc, #48]	; (1a001aac <prvCheckForValidListAndQueue+0x68>)
1a001a7a:	2110      	movs	r1, #16
1a001a7c:	200a      	movs	r0, #10
1a001a7e:	f7fe ff48 	bl	1a000912 <xQueueGenericCreateStatic>
1a001a82:	4b04      	ldr	r3, [pc, #16]	; (1a001a94 <prvCheckForValidListAndQueue+0x50>)
1a001a84:	6018      	str	r0, [r3, #0]
				if( xTimerQueue != NULL )
1a001a86:	2800      	cmp	r0, #0
1a001a88:	d0e3      	beq.n	1a001a52 <prvCheckForValidListAndQueue+0xe>
					vQueueAddToRegistry( xTimerQueue, "TmrQ" );
1a001a8a:	4909      	ldr	r1, [pc, #36]	; (1a001ab0 <prvCheckForValidListAndQueue+0x6c>)
1a001a8c:	f7ff f960 	bl	1a000d50 <vQueueAddToRegistry>
1a001a90:	e7df      	b.n	1a001a52 <prvCheckForValidListAndQueue+0xe>
1a001a92:	bf00      	nop
1a001a94:	10002ba0 	.word	0x10002ba0
1a001a98:	10002b24 	.word	0x10002b24
1a001a9c:	10002b38 	.word	0x10002b38
1a001aa0:	10002a7c 	.word	0x10002a7c
1a001aa4:	10002a80 	.word	0x10002a80
1a001aa8:	10002b50 	.word	0x10002b50
1a001aac:	10002a84 	.word	0x10002a84
1a001ab0:	1a004b68 	.word	0x1a004b68

1a001ab4 <xTimerCreateTimerTask>:
{
1a001ab4:	b510      	push	{r4, lr}
1a001ab6:	b088      	sub	sp, #32
	prvCheckForValidListAndQueue();
1a001ab8:	f7ff ffc4 	bl	1a001a44 <prvCheckForValidListAndQueue>
	if( xTimerQueue != NULL )
1a001abc:	4b12      	ldr	r3, [pc, #72]	; (1a001b08 <xTimerCreateTimerTask+0x54>)
1a001abe:	681b      	ldr	r3, [r3, #0]
1a001ac0:	b1cb      	cbz	r3, 1a001af6 <xTimerCreateTimerTask+0x42>
			StaticTask_t *pxTimerTaskTCBBuffer = NULL;
1a001ac2:	2400      	movs	r4, #0
1a001ac4:	9405      	str	r4, [sp, #20]
			StackType_t *pxTimerTaskStackBuffer = NULL;
1a001ac6:	9406      	str	r4, [sp, #24]
			vApplicationGetTimerTaskMemory( &pxTimerTaskTCBBuffer, &pxTimerTaskStackBuffer, &ulTimerTaskStackSize );
1a001ac8:	aa07      	add	r2, sp, #28
1a001aca:	a906      	add	r1, sp, #24
1a001acc:	a805      	add	r0, sp, #20
1a001ace:	f7ff f9cd 	bl	1a000e6c <vApplicationGetTimerTaskMemory>
			xTimerTaskHandle = xTaskCreateStatic(	prvTimerTask,
1a001ad2:	9b05      	ldr	r3, [sp, #20]
1a001ad4:	9302      	str	r3, [sp, #8]
1a001ad6:	9b06      	ldr	r3, [sp, #24]
1a001ad8:	9301      	str	r3, [sp, #4]
1a001ada:	2304      	movs	r3, #4
1a001adc:	9300      	str	r3, [sp, #0]
1a001ade:	4623      	mov	r3, r4
1a001ae0:	9a07      	ldr	r2, [sp, #28]
1a001ae2:	490a      	ldr	r1, [pc, #40]	; (1a001b0c <xTimerCreateTimerTask+0x58>)
1a001ae4:	480a      	ldr	r0, [pc, #40]	; (1a001b10 <xTimerCreateTimerTask+0x5c>)
1a001ae6:	f7ff fb8b 	bl	1a001200 <xTaskCreateStatic>
1a001aea:	4a0a      	ldr	r2, [pc, #40]	; (1a001b14 <xTimerCreateTimerTask+0x60>)
1a001aec:	6010      	str	r0, [r2, #0]
			if( xTimerTaskHandle != NULL )
1a001aee:	b110      	cbz	r0, 1a001af6 <xTimerCreateTimerTask+0x42>
}
1a001af0:	2001      	movs	r0, #1
1a001af2:	b008      	add	sp, #32
1a001af4:	bd10      	pop	{r4, pc}
1a001af6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001afa:	f383 8811 	msr	BASEPRI, r3
1a001afe:	f3bf 8f6f 	isb	sy
1a001b02:	f3bf 8f4f 	dsb	sy
	configASSERT( xReturn );
1a001b06:	e7fe      	b.n	1a001b06 <xTimerCreateTimerTask+0x52>
1a001b08:	10002ba0 	.word	0x10002ba0
1a001b0c:	1a004b70 	.word	0x1a004b70
1a001b10:	1a001df5 	.word	0x1a001df5
1a001b14:	10002ba4 	.word	0x10002ba4

1a001b18 <xTimerGenericCommand>:
	configASSERT( xTimer );
1a001b18:	b1c0      	cbz	r0, 1a001b4c <xTimerGenericCommand+0x34>
{
1a001b1a:	b510      	push	{r4, lr}
1a001b1c:	b084      	sub	sp, #16
1a001b1e:	4614      	mov	r4, r2
1a001b20:	461a      	mov	r2, r3
1a001b22:	4603      	mov	r3, r0
	if( xTimerQueue != NULL )
1a001b24:	4816      	ldr	r0, [pc, #88]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b26:	6800      	ldr	r0, [r0, #0]
1a001b28:	b338      	cbz	r0, 1a001b7a <xTimerGenericCommand+0x62>
		xMessage.xMessageID = xCommandID;
1a001b2a:	9100      	str	r1, [sp, #0]
		xMessage.u.xTimerParameters.xMessageValue = xOptionalValue;
1a001b2c:	9401      	str	r4, [sp, #4]
		xMessage.u.xTimerParameters.pxTimer = ( Timer_t * ) xTimer;
1a001b2e:	9302      	str	r3, [sp, #8]
		if( xCommandID < tmrFIRST_FROM_ISR_COMMAND )
1a001b30:	2905      	cmp	r1, #5
1a001b32:	dc1c      	bgt.n	1a001b6e <xTimerGenericCommand+0x56>
			if( xTaskGetSchedulerState() == taskSCHEDULER_RUNNING )
1a001b34:	f7ff fee8 	bl	1a001908 <xTaskGetSchedulerState>
1a001b38:	2802      	cmp	r0, #2
1a001b3a:	d010      	beq.n	1a001b5e <xTimerGenericCommand+0x46>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, tmrNO_DELAY );
1a001b3c:	2300      	movs	r3, #0
1a001b3e:	461a      	mov	r2, r3
1a001b40:	4669      	mov	r1, sp
1a001b42:	480f      	ldr	r0, [pc, #60]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b44:	6800      	ldr	r0, [r0, #0]
1a001b46:	f7fe ff2d 	bl	1a0009a4 <xQueueGenericSend>
1a001b4a:	e014      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
1a001b4c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001b50:	f383 8811 	msr	BASEPRI, r3
1a001b54:	f3bf 8f6f 	isb	sy
1a001b58:	f3bf 8f4f 	dsb	sy
	configASSERT( xTimer );
1a001b5c:	e7fe      	b.n	1a001b5c <xTimerGenericCommand+0x44>
				xReturn = xQueueSendToBack( xTimerQueue, &xMessage, xTicksToWait );
1a001b5e:	2300      	movs	r3, #0
1a001b60:	9a06      	ldr	r2, [sp, #24]
1a001b62:	4669      	mov	r1, sp
1a001b64:	4806      	ldr	r0, [pc, #24]	; (1a001b80 <xTimerGenericCommand+0x68>)
1a001b66:	6800      	ldr	r0, [r0, #0]
1a001b68:	f7fe ff1c 	bl	1a0009a4 <xQueueGenericSend>
1a001b6c:	e003      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
			xReturn = xQueueSendToBackFromISR( xTimerQueue, &xMessage, pxHigherPriorityTaskWoken );
1a001b6e:	2300      	movs	r3, #0
1a001b70:	4669      	mov	r1, sp
1a001b72:	f7fe ffd7 	bl	1a000b24 <xQueueGenericSendFromISR>
}
1a001b76:	b004      	add	sp, #16
1a001b78:	bd10      	pop	{r4, pc}
BaseType_t xReturn = pdFAIL;
1a001b7a:	2000      	movs	r0, #0
	return xReturn;
1a001b7c:	e7fb      	b.n	1a001b76 <xTimerGenericCommand+0x5e>
1a001b7e:	bf00      	nop
1a001b80:	10002ba0 	.word	0x10002ba0

1a001b84 <prvSwitchTimerLists>:
{
1a001b84:	b570      	push	{r4, r5, r6, lr}
1a001b86:	b082      	sub	sp, #8
	while( listLIST_IS_EMPTY( pxCurrentTimerList ) == pdFALSE )
1a001b88:	4b1a      	ldr	r3, [pc, #104]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001b8a:	681b      	ldr	r3, [r3, #0]
1a001b8c:	681a      	ldr	r2, [r3, #0]
1a001b8e:	b352      	cbz	r2, 1a001be6 <prvSwitchTimerLists+0x62>
		xNextExpireTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001b90:	68db      	ldr	r3, [r3, #12]
1a001b92:	681e      	ldr	r6, [r3, #0]
		pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001b94:	68dc      	ldr	r4, [r3, #12]
		( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001b96:	1d25      	adds	r5, r4, #4
1a001b98:	4628      	mov	r0, r5
1a001b9a:	f7ff f948 	bl	1a000e2e <uxListRemove>
		pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001b9e:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001ba0:	4620      	mov	r0, r4
1a001ba2:	4798      	blx	r3
		if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001ba4:	69e3      	ldr	r3, [r4, #28]
1a001ba6:	2b01      	cmp	r3, #1
1a001ba8:	d1ee      	bne.n	1a001b88 <prvSwitchTimerLists+0x4>
			xReloadTime = ( xNextExpireTime + pxTimer->xTimerPeriodInTicks );
1a001baa:	69a3      	ldr	r3, [r4, #24]
1a001bac:	4433      	add	r3, r6
			if( xReloadTime > xNextExpireTime )
1a001bae:	429e      	cmp	r6, r3
1a001bb0:	d207      	bcs.n	1a001bc2 <prvSwitchTimerLists+0x3e>
				listSET_LIST_ITEM_VALUE( &( pxTimer->xTimerListItem ), xReloadTime );
1a001bb2:	6063      	str	r3, [r4, #4]
				listSET_LIST_ITEM_OWNER( &( pxTimer->xTimerListItem ), pxTimer );
1a001bb4:	6124      	str	r4, [r4, #16]
				vListInsert( pxCurrentTimerList, &( pxTimer->xTimerListItem ) );
1a001bb6:	4629      	mov	r1, r5
1a001bb8:	4b0e      	ldr	r3, [pc, #56]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001bba:	6818      	ldr	r0, [r3, #0]
1a001bbc:	f7ff f91e 	bl	1a000dfc <vListInsert>
1a001bc0:	e7e2      	b.n	1a001b88 <prvSwitchTimerLists+0x4>
				xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001bc2:	2100      	movs	r1, #0
1a001bc4:	9100      	str	r1, [sp, #0]
1a001bc6:	460b      	mov	r3, r1
1a001bc8:	4632      	mov	r2, r6
1a001bca:	4620      	mov	r0, r4
1a001bcc:	f7ff ffa4 	bl	1a001b18 <xTimerGenericCommand>
				configASSERT( xResult );
1a001bd0:	2800      	cmp	r0, #0
1a001bd2:	d1d9      	bne.n	1a001b88 <prvSwitchTimerLists+0x4>
1a001bd4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001bd8:	f383 8811 	msr	BASEPRI, r3
1a001bdc:	f3bf 8f6f 	isb	sy
1a001be0:	f3bf 8f4f 	dsb	sy
1a001be4:	e7fe      	b.n	1a001be4 <prvSwitchTimerLists+0x60>
	pxCurrentTimerList = pxOverflowTimerList;
1a001be6:	4a04      	ldr	r2, [pc, #16]	; (1a001bf8 <prvSwitchTimerLists+0x74>)
1a001be8:	6810      	ldr	r0, [r2, #0]
1a001bea:	4902      	ldr	r1, [pc, #8]	; (1a001bf4 <prvSwitchTimerLists+0x70>)
1a001bec:	6008      	str	r0, [r1, #0]
	pxOverflowTimerList = pxTemp;
1a001bee:	6013      	str	r3, [r2, #0]
}
1a001bf0:	b002      	add	sp, #8
1a001bf2:	bd70      	pop	{r4, r5, r6, pc}
1a001bf4:	10002a7c 	.word	0x10002a7c
1a001bf8:	10002a80 	.word	0x10002a80

1a001bfc <prvSampleTimeNow>:
{
1a001bfc:	b538      	push	{r3, r4, r5, lr}
1a001bfe:	4605      	mov	r5, r0
	xTimeNow = xTaskGetTickCount();
1a001c00:	f7ff fc42 	bl	1a001488 <xTaskGetTickCount>
1a001c04:	4604      	mov	r4, r0
	if( xTimeNow < xLastTime )
1a001c06:	4b07      	ldr	r3, [pc, #28]	; (1a001c24 <prvSampleTimeNow+0x28>)
1a001c08:	681b      	ldr	r3, [r3, #0]
1a001c0a:	4283      	cmp	r3, r0
1a001c0c:	d805      	bhi.n	1a001c1a <prvSampleTimeNow+0x1e>
		*pxTimerListsWereSwitched = pdFALSE;
1a001c0e:	2300      	movs	r3, #0
1a001c10:	602b      	str	r3, [r5, #0]
	xLastTime = xTimeNow;
1a001c12:	4b04      	ldr	r3, [pc, #16]	; (1a001c24 <prvSampleTimeNow+0x28>)
1a001c14:	601c      	str	r4, [r3, #0]
}
1a001c16:	4620      	mov	r0, r4
1a001c18:	bd38      	pop	{r3, r4, r5, pc}
		prvSwitchTimerLists();
1a001c1a:	f7ff ffb3 	bl	1a001b84 <prvSwitchTimerLists>
		*pxTimerListsWereSwitched = pdTRUE;
1a001c1e:	2301      	movs	r3, #1
1a001c20:	602b      	str	r3, [r5, #0]
1a001c22:	e7f6      	b.n	1a001c12 <prvSampleTimeNow+0x16>
1a001c24:	10002b4c 	.word	0x10002b4c

1a001c28 <prvProcessExpiredTimer>:
{
1a001c28:	b570      	push	{r4, r5, r6, lr}
1a001c2a:	b082      	sub	sp, #8
1a001c2c:	4605      	mov	r5, r0
1a001c2e:	460e      	mov	r6, r1
Timer_t * const pxTimer = ( Timer_t * ) listGET_OWNER_OF_HEAD_ENTRY( pxCurrentTimerList );
1a001c30:	4b14      	ldr	r3, [pc, #80]	; (1a001c84 <prvProcessExpiredTimer+0x5c>)
1a001c32:	681b      	ldr	r3, [r3, #0]
1a001c34:	68db      	ldr	r3, [r3, #12]
1a001c36:	68dc      	ldr	r4, [r3, #12]
	( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001c38:	1d20      	adds	r0, r4, #4
1a001c3a:	f7ff f8f8 	bl	1a000e2e <uxListRemove>
	if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001c3e:	69e3      	ldr	r3, [r4, #28]
1a001c40:	2b01      	cmp	r3, #1
1a001c42:	d004      	beq.n	1a001c4e <prvProcessExpiredTimer+0x26>
	pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001c44:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001c46:	4620      	mov	r0, r4
1a001c48:	4798      	blx	r3
}
1a001c4a:	b002      	add	sp, #8
1a001c4c:	bd70      	pop	{r4, r5, r6, pc}
		if( prvInsertTimerInActiveList( pxTimer, ( xNextExpireTime + pxTimer->xTimerPeriodInTicks ), xTimeNow, xNextExpireTime ) != pdFALSE )
1a001c4e:	69a1      	ldr	r1, [r4, #24]
1a001c50:	462b      	mov	r3, r5
1a001c52:	4632      	mov	r2, r6
1a001c54:	4429      	add	r1, r5
1a001c56:	4620      	mov	r0, r4
1a001c58:	f7ff fed0 	bl	1a0019fc <prvInsertTimerInActiveList>
1a001c5c:	2800      	cmp	r0, #0
1a001c5e:	d0f1      	beq.n	1a001c44 <prvProcessExpiredTimer+0x1c>
			xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xNextExpireTime, NULL, tmrNO_DELAY );
1a001c60:	2100      	movs	r1, #0
1a001c62:	9100      	str	r1, [sp, #0]
1a001c64:	460b      	mov	r3, r1
1a001c66:	462a      	mov	r2, r5
1a001c68:	4620      	mov	r0, r4
1a001c6a:	f7ff ff55 	bl	1a001b18 <xTimerGenericCommand>
			configASSERT( xResult );
1a001c6e:	2800      	cmp	r0, #0
1a001c70:	d1e8      	bne.n	1a001c44 <prvProcessExpiredTimer+0x1c>
1a001c72:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001c76:	f383 8811 	msr	BASEPRI, r3
1a001c7a:	f3bf 8f6f 	isb	sy
1a001c7e:	f3bf 8f4f 	dsb	sy
1a001c82:	e7fe      	b.n	1a001c82 <prvProcessExpiredTimer+0x5a>
1a001c84:	10002a7c 	.word	0x10002a7c

1a001c88 <prvProcessTimerOrBlockTask>:
{
1a001c88:	b570      	push	{r4, r5, r6, lr}
1a001c8a:	b082      	sub	sp, #8
1a001c8c:	4606      	mov	r6, r0
1a001c8e:	460c      	mov	r4, r1
	vTaskSuspendAll();
1a001c90:	f7ff fbf2 	bl	1a001478 <vTaskSuspendAll>
		xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001c94:	a801      	add	r0, sp, #4
1a001c96:	f7ff ffb1 	bl	1a001bfc <prvSampleTimeNow>
		if( xTimerListsWereSwitched == pdFALSE )
1a001c9a:	9b01      	ldr	r3, [sp, #4]
1a001c9c:	bb1b      	cbnz	r3, 1a001ce6 <prvProcessTimerOrBlockTask+0x5e>
1a001c9e:	4605      	mov	r5, r0
			if( ( xListWasEmpty == pdFALSE ) && ( xNextExpireTime <= xTimeNow ) )
1a001ca0:	b90c      	cbnz	r4, 1a001ca6 <prvProcessTimerOrBlockTask+0x1e>
1a001ca2:	42b0      	cmp	r0, r6
1a001ca4:	d218      	bcs.n	1a001cd8 <prvProcessTimerOrBlockTask+0x50>
				if( xListWasEmpty != pdFALSE )
1a001ca6:	b12c      	cbz	r4, 1a001cb4 <prvProcessTimerOrBlockTask+0x2c>
					xListWasEmpty = listLIST_IS_EMPTY( pxOverflowTimerList );
1a001ca8:	4b11      	ldr	r3, [pc, #68]	; (1a001cf0 <prvProcessTimerOrBlockTask+0x68>)
1a001caa:	681b      	ldr	r3, [r3, #0]
1a001cac:	681c      	ldr	r4, [r3, #0]
1a001cae:	fab4 f484 	clz	r4, r4
1a001cb2:	0964      	lsrs	r4, r4, #5
				vQueueWaitForMessageRestricted( xTimerQueue, ( xNextExpireTime - xTimeNow ), xListWasEmpty );
1a001cb4:	4622      	mov	r2, r4
1a001cb6:	1b71      	subs	r1, r6, r5
1a001cb8:	4b0e      	ldr	r3, [pc, #56]	; (1a001cf4 <prvProcessTimerOrBlockTask+0x6c>)
1a001cba:	6818      	ldr	r0, [r3, #0]
1a001cbc:	f7ff f85c 	bl	1a000d78 <vQueueWaitForMessageRestricted>
				if( xTaskResumeAll() == pdFALSE )
1a001cc0:	f7ff fc74 	bl	1a0015ac <xTaskResumeAll>
1a001cc4:	b988      	cbnz	r0, 1a001cea <prvProcessTimerOrBlockTask+0x62>
					portYIELD_WITHIN_API();
1a001cc6:	4b0c      	ldr	r3, [pc, #48]	; (1a001cf8 <prvProcessTimerOrBlockTask+0x70>)
1a001cc8:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001ccc:	601a      	str	r2, [r3, #0]
1a001cce:	f3bf 8f4f 	dsb	sy
1a001cd2:	f3bf 8f6f 	isb	sy
1a001cd6:	e008      	b.n	1a001cea <prvProcessTimerOrBlockTask+0x62>
				( void ) xTaskResumeAll();
1a001cd8:	f7ff fc68 	bl	1a0015ac <xTaskResumeAll>
				prvProcessExpiredTimer( xNextExpireTime, xTimeNow );
1a001cdc:	4629      	mov	r1, r5
1a001cde:	4630      	mov	r0, r6
1a001ce0:	f7ff ffa2 	bl	1a001c28 <prvProcessExpiredTimer>
1a001ce4:	e001      	b.n	1a001cea <prvProcessTimerOrBlockTask+0x62>
			( void ) xTaskResumeAll();
1a001ce6:	f7ff fc61 	bl	1a0015ac <xTaskResumeAll>
}
1a001cea:	b002      	add	sp, #8
1a001cec:	bd70      	pop	{r4, r5, r6, pc}
1a001cee:	bf00      	nop
1a001cf0:	10002a80 	.word	0x10002a80
1a001cf4:	10002ba0 	.word	0x10002ba0
1a001cf8:	e000ed04 	.word	0xe000ed04

1a001cfc <prvProcessReceivedCommands>:
{
1a001cfc:	b510      	push	{r4, lr}
1a001cfe:	b088      	sub	sp, #32
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001d00:	e006      	b.n	1a001d10 <prvProcessReceivedCommands+0x14>
				pxCallback->pxCallbackFunction( pxCallback->pvParameter1, pxCallback->ulParameter2 );
1a001d02:	9907      	ldr	r1, [sp, #28]
1a001d04:	9806      	ldr	r0, [sp, #24]
1a001d06:	9b05      	ldr	r3, [sp, #20]
1a001d08:	4798      	blx	r3
		if( xMessage.xMessageID >= ( BaseType_t ) 0 )
1a001d0a:	9b04      	ldr	r3, [sp, #16]
1a001d0c:	2b00      	cmp	r3, #0
1a001d0e:	da0b      	bge.n	1a001d28 <prvProcessReceivedCommands+0x2c>
	while( xQueueReceive( xTimerQueue, &xMessage, tmrNO_DELAY ) != pdFAIL ) /*lint !e603 xMessage does not have to be initialised as it is passed out, not in, and it is not used unless xQueueReceive() returns pdTRUE. */
1a001d10:	2200      	movs	r2, #0
1a001d12:	a904      	add	r1, sp, #16
1a001d14:	4b36      	ldr	r3, [pc, #216]	; (1a001df0 <prvProcessReceivedCommands+0xf4>)
1a001d16:	6818      	ldr	r0, [r3, #0]
1a001d18:	f7fe ff6c 	bl	1a000bf4 <xQueueReceive>
1a001d1c:	2800      	cmp	r0, #0
1a001d1e:	d065      	beq.n	1a001dec <prvProcessReceivedCommands+0xf0>
			if( xMessage.xMessageID < ( BaseType_t ) 0 )
1a001d20:	9b04      	ldr	r3, [sp, #16]
1a001d22:	2b00      	cmp	r3, #0
1a001d24:	daf1      	bge.n	1a001d0a <prvProcessReceivedCommands+0xe>
1a001d26:	e7ec      	b.n	1a001d02 <prvProcessReceivedCommands+0x6>
			pxTimer = xMessage.u.xTimerParameters.pxTimer;
1a001d28:	9c06      	ldr	r4, [sp, #24]
			if( listIS_CONTAINED_WITHIN( NULL, &( pxTimer->xTimerListItem ) ) == pdFALSE ) /*lint !e961. The cast is only redundant when NULL is passed into the macro. */
1a001d2a:	6963      	ldr	r3, [r4, #20]
1a001d2c:	b113      	cbz	r3, 1a001d34 <prvProcessReceivedCommands+0x38>
				( void ) uxListRemove( &( pxTimer->xTimerListItem ) );
1a001d2e:	1d20      	adds	r0, r4, #4
1a001d30:	f7ff f87d 	bl	1a000e2e <uxListRemove>
			xTimeNow = prvSampleTimeNow( &xTimerListsWereSwitched );
1a001d34:	a803      	add	r0, sp, #12
1a001d36:	f7ff ff61 	bl	1a001bfc <prvSampleTimeNow>
			switch( xMessage.xMessageID )
1a001d3a:	9b04      	ldr	r3, [sp, #16]
1a001d3c:	2b09      	cmp	r3, #9
1a001d3e:	d8e7      	bhi.n	1a001d10 <prvProcessReceivedCommands+0x14>
1a001d40:	a201      	add	r2, pc, #4	; (adr r2, 1a001d48 <prvProcessReceivedCommands+0x4c>)
1a001d42:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
1a001d46:	bf00      	nop
1a001d48:	1a001d71 	.word	0x1a001d71
1a001d4c:	1a001d71 	.word	0x1a001d71
1a001d50:	1a001d71 	.word	0x1a001d71
1a001d54:	1a001d11 	.word	0x1a001d11
1a001d58:	1a001db7 	.word	0x1a001db7
1a001d5c:	1a001ddd 	.word	0x1a001ddd
1a001d60:	1a001d71 	.word	0x1a001d71
1a001d64:	1a001d71 	.word	0x1a001d71
1a001d68:	1a001d11 	.word	0x1a001d11
1a001d6c:	1a001db7 	.word	0x1a001db7
					if( prvInsertTimerInActiveList( pxTimer,  xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, xTimeNow, xMessage.u.xTimerParameters.xMessageValue ) != pdFALSE )
1a001d70:	9b05      	ldr	r3, [sp, #20]
1a001d72:	69a1      	ldr	r1, [r4, #24]
1a001d74:	4602      	mov	r2, r0
1a001d76:	4419      	add	r1, r3
1a001d78:	4620      	mov	r0, r4
1a001d7a:	f7ff fe3f 	bl	1a0019fc <prvInsertTimerInActiveList>
1a001d7e:	2800      	cmp	r0, #0
1a001d80:	d0c6      	beq.n	1a001d10 <prvProcessReceivedCommands+0x14>
						pxTimer->pxCallbackFunction( ( TimerHandle_t ) pxTimer );
1a001d82:	6a63      	ldr	r3, [r4, #36]	; 0x24
1a001d84:	4620      	mov	r0, r4
1a001d86:	4798      	blx	r3
						if( pxTimer->uxAutoReload == ( UBaseType_t ) pdTRUE )
1a001d88:	69e3      	ldr	r3, [r4, #28]
1a001d8a:	2b01      	cmp	r3, #1
1a001d8c:	d1c0      	bne.n	1a001d10 <prvProcessReceivedCommands+0x14>
							xResult = xTimerGenericCommand( pxTimer, tmrCOMMAND_START_DONT_TRACE, xMessage.u.xTimerParameters.xMessageValue + pxTimer->xTimerPeriodInTicks, NULL, tmrNO_DELAY );
1a001d8e:	69a2      	ldr	r2, [r4, #24]
1a001d90:	2100      	movs	r1, #0
1a001d92:	9100      	str	r1, [sp, #0]
1a001d94:	460b      	mov	r3, r1
1a001d96:	9805      	ldr	r0, [sp, #20]
1a001d98:	4402      	add	r2, r0
1a001d9a:	4620      	mov	r0, r4
1a001d9c:	f7ff febc 	bl	1a001b18 <xTimerGenericCommand>
							configASSERT( xResult );
1a001da0:	2800      	cmp	r0, #0
1a001da2:	d1b5      	bne.n	1a001d10 <prvProcessReceivedCommands+0x14>
1a001da4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001da8:	f383 8811 	msr	BASEPRI, r3
1a001dac:	f3bf 8f6f 	isb	sy
1a001db0:	f3bf 8f4f 	dsb	sy
1a001db4:	e7fe      	b.n	1a001db4 <prvProcessReceivedCommands+0xb8>
					pxTimer->xTimerPeriodInTicks = xMessage.u.xTimerParameters.xMessageValue;
1a001db6:	9905      	ldr	r1, [sp, #20]
1a001db8:	61a1      	str	r1, [r4, #24]
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001dba:	b131      	cbz	r1, 1a001dca <prvProcessReceivedCommands+0xce>
					( void ) prvInsertTimerInActiveList( pxTimer, ( xTimeNow + pxTimer->xTimerPeriodInTicks ), xTimeNow, xTimeNow );
1a001dbc:	4603      	mov	r3, r0
1a001dbe:	4602      	mov	r2, r0
1a001dc0:	4401      	add	r1, r0
1a001dc2:	4620      	mov	r0, r4
1a001dc4:	f7ff fe1a 	bl	1a0019fc <prvInsertTimerInActiveList>
					break;
1a001dc8:	e7a2      	b.n	1a001d10 <prvProcessReceivedCommands+0x14>
1a001dca:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001dce:	f383 8811 	msr	BASEPRI, r3
1a001dd2:	f3bf 8f6f 	isb	sy
1a001dd6:	f3bf 8f4f 	dsb	sy
					configASSERT( ( pxTimer->xTimerPeriodInTicks > 0 ) );
1a001dda:	e7fe      	b.n	1a001dda <prvProcessReceivedCommands+0xde>
						if( pxTimer->ucStaticallyAllocated == ( uint8_t ) pdFALSE )
1a001ddc:	f894 302c 	ldrb.w	r3, [r4, #44]	; 0x2c
1a001de0:	2b00      	cmp	r3, #0
1a001de2:	d195      	bne.n	1a001d10 <prvProcessReceivedCommands+0x14>
							vPortFree( pxTimer );
1a001de4:	4620      	mov	r0, r4
1a001de6:	f7fe fc69 	bl	1a0006bc <vPortFree>
1a001dea:	e791      	b.n	1a001d10 <prvProcessReceivedCommands+0x14>
}
1a001dec:	b008      	add	sp, #32
1a001dee:	bd10      	pop	{r4, pc}
1a001df0:	10002ba0 	.word	0x10002ba0

1a001df4 <prvTimerTask>:
{
1a001df4:	b500      	push	{lr}
1a001df6:	b083      	sub	sp, #12
		xNextExpireTime = prvGetNextExpireTime( &xListWasEmpty );
1a001df8:	a801      	add	r0, sp, #4
1a001dfa:	f7ff fdef 	bl	1a0019dc <prvGetNextExpireTime>
		prvProcessTimerOrBlockTask( xNextExpireTime, xListWasEmpty );
1a001dfe:	9901      	ldr	r1, [sp, #4]
1a001e00:	f7ff ff42 	bl	1a001c88 <prvProcessTimerOrBlockTask>
		prvProcessReceivedCommands();
1a001e04:	f7ff ff7a 	bl	1a001cfc <prvProcessReceivedCommands>
	for( ;; )
1a001e08:	e7f6      	b.n	1a001df8 <prvTimerTask+0x4>
1a001e0a:	Address 0x000000001a001e0a is out of bounds.


1a001e0c <prvTaskExitError>:
	return pxTopOfStack;
}
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
1a001e0c:	b082      	sub	sp, #8
volatile uint32_t ulDummy = 0;
1a001e0e:	2300      	movs	r3, #0
1a001e10:	9301      	str	r3, [sp, #4]
	its caller as there is nothing to return to.  If a task wants to exit it
	should instead call vTaskDelete( NULL ).

	Artificially force an assert() to be triggered if configASSERT() is
	defined, then stop here so application writers can catch the error. */
	configASSERT( uxCriticalNesting == ~0UL );
1a001e12:	4b0d      	ldr	r3, [pc, #52]	; (1a001e48 <prvTaskExitError+0x3c>)
1a001e14:	681b      	ldr	r3, [r3, #0]
1a001e16:	f1b3 3fff 	cmp.w	r3, #4294967295	; 0xffffffff
1a001e1a:	d008      	beq.n	1a001e2e <prvTaskExitError+0x22>
1a001e1c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e20:	f383 8811 	msr	BASEPRI, r3
1a001e24:	f3bf 8f6f 	isb	sy
1a001e28:	f3bf 8f4f 	dsb	sy
1a001e2c:	e7fe      	b.n	1a001e2c <prvTaskExitError+0x20>
1a001e2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001e32:	f383 8811 	msr	BASEPRI, r3
1a001e36:	f3bf 8f6f 	isb	sy
1a001e3a:	f3bf 8f4f 	dsb	sy
	portDISABLE_INTERRUPTS();
	while( ulDummy == 0 )
1a001e3e:	9b01      	ldr	r3, [sp, #4]
1a001e40:	2b00      	cmp	r3, #0
1a001e42:	d0fc      	beq.n	1a001e3e <prvTaskExitError+0x32>
		about code appearing after this function is called - making ulDummy
		volatile makes the compiler think the function could return and
		therefore not output an 'unreachable code' warning for code that appears
		after it. */
	}
}
1a001e44:	b002      	add	sp, #8
1a001e46:	4770      	bx	lr
1a001e48:	10000008 	.word	0x10000008

1a001e4c <prvPortStartFirstTask>:
{
	/* Start the first task.  This also clears the bit that indicates the FPU is
	in use in case the FPU was used before the scheduler was started - which
	would otherwise result in the unnecessary leaving of space in the SVC stack
	for lazy saving of FPU registers. */
	__asm volatile(
1a001e4c:	4808      	ldr	r0, [pc, #32]	; (1a001e70 <prvPortStartFirstTask+0x24>)
1a001e4e:	6800      	ldr	r0, [r0, #0]
1a001e50:	6800      	ldr	r0, [r0, #0]
1a001e52:	f380 8808 	msr	MSP, r0
1a001e56:	f04f 0000 	mov.w	r0, #0
1a001e5a:	f380 8814 	msr	CONTROL, r0
1a001e5e:	b662      	cpsie	i
1a001e60:	b661      	cpsie	f
1a001e62:	f3bf 8f4f 	dsb	sy
1a001e66:	f3bf 8f6f 	isb	sy
1a001e6a:	df00      	svc	0
1a001e6c:	bf00      	nop
					" dsb					\n"
					" isb					\n"
					" svc 0					\n" /* System call to start first task. */
					" nop					\n"
				);
}
1a001e6e:	0000      	.short	0x0000
1a001e70:	e000ed08 	.word	0xe000ed08

1a001e74 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
	__asm volatile
1a001e74:	f8df 000c 	ldr.w	r0, [pc, #12]	; 1a001e84 <vPortEnableVFP+0x10>
1a001e78:	6801      	ldr	r1, [r0, #0]
1a001e7a:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
1a001e7e:	6001      	str	r1, [r0, #0]
1a001e80:	4770      	bx	lr
		"								\n"
		"	orr r1, r1, #( 0xf << 20 )	\n" /* Enable CP10 and CP11 coprocessors, then save back. */
		"	str r1, [r0]				\n"
		"	bx r14						"
	);
}
1a001e82:	0000      	.short	0x0000
1a001e84:	e000ed88 	.word	0xe000ed88

1a001e88 <pxPortInitialiseStack>:
	*pxTopOfStack = portINITIAL_XPSR;	/* xPSR */
1a001e88:	f04f 7380 	mov.w	r3, #16777216	; 0x1000000
1a001e8c:	f840 3c04 	str.w	r3, [r0, #-4]
	*pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK;	/* PC */
1a001e90:	f021 0101 	bic.w	r1, r1, #1
1a001e94:	f840 1c08 	str.w	r1, [r0, #-8]
	*pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;	/* LR */
1a001e98:	4b05      	ldr	r3, [pc, #20]	; (1a001eb0 <pxPortInitialiseStack+0x28>)
1a001e9a:	f840 3c0c 	str.w	r3, [r0, #-12]
	*pxTopOfStack = ( StackType_t ) pvParameters;	/* R0 */
1a001e9e:	f840 2c20 	str.w	r2, [r0, #-32]
	*pxTopOfStack = portINITIAL_EXC_RETURN;
1a001ea2:	f06f 0302 	mvn.w	r3, #2
1a001ea6:	f840 3c24 	str.w	r3, [r0, #-36]
}
1a001eaa:	3844      	subs	r0, #68	; 0x44
1a001eac:	4770      	bx	lr
1a001eae:	bf00      	nop
1a001eb0:	1a001e0d 	.word	0x1a001e0d
1a001eb4:	ffffffff 	.word	0xffffffff
1a001eb8:	ffffffff 	.word	0xffffffff
1a001ebc:	ffffffff 	.word	0xffffffff

1a001ec0 <SVC_Handler>:
	__asm volatile (
1a001ec0:	4b07      	ldr	r3, [pc, #28]	; (1a001ee0 <pxCurrentTCBConst2>)
1a001ec2:	6819      	ldr	r1, [r3, #0]
1a001ec4:	6808      	ldr	r0, [r1, #0]
1a001ec6:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001eca:	f380 8809 	msr	PSP, r0
1a001ece:	f3bf 8f6f 	isb	sy
1a001ed2:	f04f 0000 	mov.w	r0, #0
1a001ed6:	f380 8811 	msr	BASEPRI, r0
1a001eda:	4770      	bx	lr
1a001edc:	f3af 8000 	nop.w

1a001ee0 <pxCurrentTCBConst2>:
1a001ee0:	10002954 	.word	0x10002954

1a001ee4 <vPortEnterCritical>:
1a001ee4:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001ee8:	f383 8811 	msr	BASEPRI, r3
1a001eec:	f3bf 8f6f 	isb	sy
1a001ef0:	f3bf 8f4f 	dsb	sy
	uxCriticalNesting++;
1a001ef4:	4a0a      	ldr	r2, [pc, #40]	; (1a001f20 <vPortEnterCritical+0x3c>)
1a001ef6:	6813      	ldr	r3, [r2, #0]
1a001ef8:	3301      	adds	r3, #1
1a001efa:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 1 )
1a001efc:	2b01      	cmp	r3, #1
1a001efe:	d000      	beq.n	1a001f02 <vPortEnterCritical+0x1e>
}
1a001f00:	4770      	bx	lr
		configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
1a001f02:	4b08      	ldr	r3, [pc, #32]	; (1a001f24 <vPortEnterCritical+0x40>)
1a001f04:	681b      	ldr	r3, [r3, #0]
1a001f06:	f013 0fff 	tst.w	r3, #255	; 0xff
1a001f0a:	d0f9      	beq.n	1a001f00 <vPortEnterCritical+0x1c>
1a001f0c:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f10:	f383 8811 	msr	BASEPRI, r3
1a001f14:	f3bf 8f6f 	isb	sy
1a001f18:	f3bf 8f4f 	dsb	sy
1a001f1c:	e7fe      	b.n	1a001f1c <vPortEnterCritical+0x38>
1a001f1e:	bf00      	nop
1a001f20:	10000008 	.word	0x10000008
1a001f24:	e000ed04 	.word	0xe000ed04

1a001f28 <vPortExitCritical>:
	configASSERT( uxCriticalNesting );
1a001f28:	4b09      	ldr	r3, [pc, #36]	; (1a001f50 <vPortExitCritical+0x28>)
1a001f2a:	681b      	ldr	r3, [r3, #0]
1a001f2c:	b943      	cbnz	r3, 1a001f40 <vPortExitCritical+0x18>
1a001f2e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001f32:	f383 8811 	msr	BASEPRI, r3
1a001f36:	f3bf 8f6f 	isb	sy
1a001f3a:	f3bf 8f4f 	dsb	sy
1a001f3e:	e7fe      	b.n	1a001f3e <vPortExitCritical+0x16>
	uxCriticalNesting--;
1a001f40:	3b01      	subs	r3, #1
1a001f42:	4a03      	ldr	r2, [pc, #12]	; (1a001f50 <vPortExitCritical+0x28>)
1a001f44:	6013      	str	r3, [r2, #0]
	if( uxCriticalNesting == 0 )
1a001f46:	b90b      	cbnz	r3, 1a001f4c <vPortExitCritical+0x24>
	__asm volatile
1a001f48:	f383 8811 	msr	BASEPRI, r3
}
1a001f4c:	4770      	bx	lr
1a001f4e:	bf00      	nop
1a001f50:	10000008 	.word	0x10000008
1a001f54:	ffffffff 	.word	0xffffffff
1a001f58:	ffffffff 	.word	0xffffffff
1a001f5c:	ffffffff 	.word	0xffffffff

1a001f60 <PendSV_Handler>:
	__asm volatile
1a001f60:	f3ef 8009 	mrs	r0, PSP
1a001f64:	f3bf 8f6f 	isb	sy
1a001f68:	4b15      	ldr	r3, [pc, #84]	; (1a001fc0 <pxCurrentTCBConst>)
1a001f6a:	681a      	ldr	r2, [r3, #0]
1a001f6c:	f01e 0f10 	tst.w	lr, #16
1a001f70:	bf08      	it	eq
1a001f72:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
1a001f76:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001f7a:	6010      	str	r0, [r2, #0]
1a001f7c:	e92d 0009 	stmdb	sp!, {r0, r3}
1a001f80:	f04f 00a0 	mov.w	r0, #160	; 0xa0
1a001f84:	f380 8811 	msr	BASEPRI, r0
1a001f88:	f3bf 8f4f 	dsb	sy
1a001f8c:	f3bf 8f6f 	isb	sy
1a001f90:	f7ff fb88 	bl	1a0016a4 <vTaskSwitchContext>
1a001f94:	f04f 0000 	mov.w	r0, #0
1a001f98:	f380 8811 	msr	BASEPRI, r0
1a001f9c:	bc09      	pop	{r0, r3}
1a001f9e:	6819      	ldr	r1, [r3, #0]
1a001fa0:	6808      	ldr	r0, [r1, #0]
1a001fa2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a001fa6:	f01e 0f10 	tst.w	lr, #16
1a001faa:	bf08      	it	eq
1a001fac:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
1a001fb0:	f380 8809 	msr	PSP, r0
1a001fb4:	f3bf 8f6f 	isb	sy
1a001fb8:	4770      	bx	lr
1a001fba:	bf00      	nop
1a001fbc:	f3af 8000 	nop.w

1a001fc0 <pxCurrentTCBConst>:
1a001fc0:	10002954 	.word	0x10002954

1a001fc4 <SysTick_Handler>:
{
1a001fc4:	b508      	push	{r3, lr}
	__asm volatile
1a001fc6:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a001fca:	f383 8811 	msr	BASEPRI, r3
1a001fce:	f3bf 8f6f 	isb	sy
1a001fd2:	f3bf 8f4f 	dsb	sy
		if( xTaskIncrementTick() != pdFALSE )
1a001fd6:	f7ff fa5d 	bl	1a001494 <xTaskIncrementTick>
1a001fda:	b118      	cbz	r0, 1a001fe4 <SysTick_Handler+0x20>
			portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
1a001fdc:	4b03      	ldr	r3, [pc, #12]	; (1a001fec <SysTick_Handler+0x28>)
1a001fde:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
1a001fe2:	601a      	str	r2, [r3, #0]
	__asm volatile
1a001fe4:	2300      	movs	r3, #0
1a001fe6:	f383 8811 	msr	BASEPRI, r3
}
1a001fea:	bd08      	pop	{r3, pc}
1a001fec:	e000ed04 	.word	0xe000ed04

1a001ff0 <vPortSetupTimerInterrupt>:
	portNVIC_SYSTICK_CTRL_REG = 0UL;
1a001ff0:	4a08      	ldr	r2, [pc, #32]	; (1a002014 <vPortSetupTimerInterrupt+0x24>)
1a001ff2:	2300      	movs	r3, #0
1a001ff4:	6013      	str	r3, [r2, #0]
	portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
1a001ff6:	4908      	ldr	r1, [pc, #32]	; (1a002018 <vPortSetupTimerInterrupt+0x28>)
1a001ff8:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
1a001ffa:	4b08      	ldr	r3, [pc, #32]	; (1a00201c <vPortSetupTimerInterrupt+0x2c>)
1a001ffc:	681b      	ldr	r3, [r3, #0]
1a001ffe:	4908      	ldr	r1, [pc, #32]	; (1a002020 <vPortSetupTimerInterrupt+0x30>)
1a002000:	fba1 1303 	umull	r1, r3, r1, r3
1a002004:	095b      	lsrs	r3, r3, #5
1a002006:	3b01      	subs	r3, #1
1a002008:	4906      	ldr	r1, [pc, #24]	; (1a002024 <vPortSetupTimerInterrupt+0x34>)
1a00200a:	600b      	str	r3, [r1, #0]
	portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
1a00200c:	2307      	movs	r3, #7
1a00200e:	6013      	str	r3, [r2, #0]
}
1a002010:	4770      	bx	lr
1a002012:	bf00      	nop
1a002014:	e000e010 	.word	0xe000e010
1a002018:	e000e018 	.word	0xe000e018
1a00201c:	10002c10 	.word	0x10002c10
1a002020:	51eb851f 	.word	0x51eb851f
1a002024:	e000e014 	.word	0xe000e014

1a002028 <xPortStartScheduler>:
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002028:	4b3a      	ldr	r3, [pc, #232]	; (1a002114 <xPortStartScheduler+0xec>)
1a00202a:	681a      	ldr	r2, [r3, #0]
1a00202c:	4b3a      	ldr	r3, [pc, #232]	; (1a002118 <xPortStartScheduler+0xf0>)
1a00202e:	429a      	cmp	r2, r3
1a002030:	d029      	beq.n	1a002086 <xPortStartScheduler+0x5e>
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a002032:	4b38      	ldr	r3, [pc, #224]	; (1a002114 <xPortStartScheduler+0xec>)
1a002034:	681a      	ldr	r2, [r3, #0]
1a002036:	4b39      	ldr	r3, [pc, #228]	; (1a00211c <xPortStartScheduler+0xf4>)
1a002038:	429a      	cmp	r2, r3
1a00203a:	d02d      	beq.n	1a002098 <xPortStartScheduler+0x70>
{
1a00203c:	b510      	push	{r4, lr}
1a00203e:	b082      	sub	sp, #8
		ulOriginalPriority = *pucFirstUserPriorityRegister;
1a002040:	4b37      	ldr	r3, [pc, #220]	; (1a002120 <xPortStartScheduler+0xf8>)
1a002042:	781a      	ldrb	r2, [r3, #0]
1a002044:	b2d2      	uxtb	r2, r2
1a002046:	9201      	str	r2, [sp, #4]
		*pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
1a002048:	22ff      	movs	r2, #255	; 0xff
1a00204a:	701a      	strb	r2, [r3, #0]
		ucMaxPriorityValue = *pucFirstUserPriorityRegister;
1a00204c:	781b      	ldrb	r3, [r3, #0]
1a00204e:	b2db      	uxtb	r3, r3
1a002050:	f88d 3003 	strb.w	r3, [sp, #3]
		ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
1a002054:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a002058:	f003 03a0 	and.w	r3, r3, #160	; 0xa0
1a00205c:	4a31      	ldr	r2, [pc, #196]	; (1a002124 <xPortStartScheduler+0xfc>)
1a00205e:	7013      	strb	r3, [r2, #0]
		ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
1a002060:	4b31      	ldr	r3, [pc, #196]	; (1a002128 <xPortStartScheduler+0x100>)
1a002062:	2207      	movs	r2, #7
1a002064:	601a      	str	r2, [r3, #0]
		while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
1a002066:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00206a:	f013 0f80 	tst.w	r3, #128	; 0x80
1a00206e:	d01c      	beq.n	1a0020aa <xPortStartScheduler+0x82>
			ulMaxPRIGROUPValue--;
1a002070:	4a2d      	ldr	r2, [pc, #180]	; (1a002128 <xPortStartScheduler+0x100>)
1a002072:	6813      	ldr	r3, [r2, #0]
1a002074:	3b01      	subs	r3, #1
1a002076:	6013      	str	r3, [r2, #0]
			ucMaxPriorityValue <<= ( uint8_t ) 0x01;
1a002078:	f89d 3003 	ldrb.w	r3, [sp, #3]
1a00207c:	005b      	lsls	r3, r3, #1
1a00207e:	b2db      	uxtb	r3, r3
1a002080:	f88d 3003 	strb.w	r3, [sp, #3]
1a002084:	e7ef      	b.n	1a002066 <xPortStartScheduler+0x3e>
	__asm volatile
1a002086:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00208a:	f383 8811 	msr	BASEPRI, r3
1a00208e:	f3bf 8f6f 	isb	sy
1a002092:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
1a002096:	e7fe      	b.n	1a002096 <xPortStartScheduler+0x6e>
1a002098:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a00209c:	f383 8811 	msr	BASEPRI, r3
1a0020a0:	f3bf 8f6f 	isb	sy
1a0020a4:	f3bf 8f4f 	dsb	sy
	configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
1a0020a8:	e7fe      	b.n	1a0020a8 <xPortStartScheduler+0x80>
			configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == __NVIC_PRIO_BITS );
1a0020aa:	4b1f      	ldr	r3, [pc, #124]	; (1a002128 <xPortStartScheduler+0x100>)
1a0020ac:	681b      	ldr	r3, [r3, #0]
1a0020ae:	2b04      	cmp	r3, #4
1a0020b0:	d008      	beq.n	1a0020c4 <xPortStartScheduler+0x9c>
1a0020b2:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a0020b6:	f383 8811 	msr	BASEPRI, r3
1a0020ba:	f3bf 8f6f 	isb	sy
1a0020be:	f3bf 8f4f 	dsb	sy
1a0020c2:	e7fe      	b.n	1a0020c2 <xPortStartScheduler+0x9a>
		ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
1a0020c4:	021b      	lsls	r3, r3, #8
		ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
1a0020c6:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a0020ca:	4a17      	ldr	r2, [pc, #92]	; (1a002128 <xPortStartScheduler+0x100>)
1a0020cc:	6013      	str	r3, [r2, #0]
		*pucFirstUserPriorityRegister = ulOriginalPriority;
1a0020ce:	9b01      	ldr	r3, [sp, #4]
1a0020d0:	b2db      	uxtb	r3, r3
1a0020d2:	4a13      	ldr	r2, [pc, #76]	; (1a002120 <xPortStartScheduler+0xf8>)
1a0020d4:	7013      	strb	r3, [r2, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_PENDSV_PRI;
1a0020d6:	4b15      	ldr	r3, [pc, #84]	; (1a00212c <xPortStartScheduler+0x104>)
1a0020d8:	681a      	ldr	r2, [r3, #0]
1a0020da:	f442 0260 	orr.w	r2, r2, #14680064	; 0xe00000
1a0020de:	601a      	str	r2, [r3, #0]
	portNVIC_SYSPRI2_REG |= portNVIC_SYSTICK_PRI;
1a0020e0:	681a      	ldr	r2, [r3, #0]
1a0020e2:	f042 4260 	orr.w	r2, r2, #3758096384	; 0xe0000000
1a0020e6:	601a      	str	r2, [r3, #0]
	vPortSetupTimerInterrupt();
1a0020e8:	f7ff ff82 	bl	1a001ff0 <vPortSetupTimerInterrupt>
	uxCriticalNesting = 0;
1a0020ec:	2400      	movs	r4, #0
1a0020ee:	4b10      	ldr	r3, [pc, #64]	; (1a002130 <xPortStartScheduler+0x108>)
1a0020f0:	601c      	str	r4, [r3, #0]
	vPortEnableVFP();
1a0020f2:	f7ff febf 	bl	1a001e74 <vPortEnableVFP>
	*( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
1a0020f6:	4a0f      	ldr	r2, [pc, #60]	; (1a002134 <xPortStartScheduler+0x10c>)
1a0020f8:	6813      	ldr	r3, [r2, #0]
1a0020fa:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
1a0020fe:	6013      	str	r3, [r2, #0]
	prvPortStartFirstTask();
1a002100:	f7ff fea4 	bl	1a001e4c <prvPortStartFirstTask>
	vTaskSwitchContext();
1a002104:	f7ff face 	bl	1a0016a4 <vTaskSwitchContext>
	prvTaskExitError();
1a002108:	f7ff fe80 	bl	1a001e0c <prvTaskExitError>
}
1a00210c:	4620      	mov	r0, r4
1a00210e:	b002      	add	sp, #8
1a002110:	bd10      	pop	{r4, pc}
1a002112:	bf00      	nop
1a002114:	e000ed00 	.word	0xe000ed00
1a002118:	410fc271 	.word	0x410fc271
1a00211c:	410fc270 	.word	0x410fc270
1a002120:	e000e400 	.word	0xe000e400
1a002124:	10002ba8 	.word	0x10002ba8
1a002128:	10002bac 	.word	0x10002bac
1a00212c:	e000ed20 	.word	0xe000ed20
1a002130:	10000008 	.word	0x10000008
1a002134:	e000ef34 	.word	0xe000ef34

1a002138 <vPortValidateInterruptPriority>:
	{
	uint32_t ulCurrentInterrupt;
	uint8_t ucCurrentPriority;

		/* Obtain the number of the currently executing interrupt. */
		__asm volatile( "mrs %0, ipsr" : "=r"( ulCurrentInterrupt ) :: "memory" );
1a002138:	f3ef 8305 	mrs	r3, IPSR

		/* Is the interrupt number a user defined interrupt? */
		if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
1a00213c:	2b0f      	cmp	r3, #15
1a00213e:	d90f      	bls.n	1a002160 <vPortValidateInterruptPriority+0x28>
		{
			/* Look up the interrupt's priority. */
			ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
1a002140:	4a10      	ldr	r2, [pc, #64]	; (1a002184 <vPortValidateInterruptPriority+0x4c>)
1a002142:	5c9b      	ldrb	r3, [r3, r2]
1a002144:	b2db      	uxtb	r3, r3
			interrupt entry is as fast and simple as possible.

			The following links provide detailed information:
			http://www.freertos.org/RTOS-Cortex-M3-M4.html
			http://www.freertos.org/FAQHelp.html */
			configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
1a002146:	4a10      	ldr	r2, [pc, #64]	; (1a002188 <vPortValidateInterruptPriority+0x50>)
1a002148:	7812      	ldrb	r2, [r2, #0]
1a00214a:	429a      	cmp	r2, r3
1a00214c:	d908      	bls.n	1a002160 <vPortValidateInterruptPriority+0x28>
1a00214e:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002152:	f383 8811 	msr	BASEPRI, r3
1a002156:	f3bf 8f6f 	isb	sy
1a00215a:	f3bf 8f4f 	dsb	sy
1a00215e:	e7fe      	b.n	1a00215e <vPortValidateInterruptPriority+0x26>
		configuration then the correct setting can be achieved on all Cortex-M
		devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
		scheduler.  Note however that some vendor specific peripheral libraries
		assume a non-zero priority group setting, in which cases using a value
		of zero will result in unpredictable behaviour. */
		configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
1a002160:	4b0a      	ldr	r3, [pc, #40]	; (1a00218c <vPortValidateInterruptPriority+0x54>)
1a002162:	681b      	ldr	r3, [r3, #0]
1a002164:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
1a002168:	4a09      	ldr	r2, [pc, #36]	; (1a002190 <vPortValidateInterruptPriority+0x58>)
1a00216a:	6812      	ldr	r2, [r2, #0]
1a00216c:	4293      	cmp	r3, r2
1a00216e:	d908      	bls.n	1a002182 <vPortValidateInterruptPriority+0x4a>
1a002170:	f04f 03a0 	mov.w	r3, #160	; 0xa0
1a002174:	f383 8811 	msr	BASEPRI, r3
1a002178:	f3bf 8f6f 	isb	sy
1a00217c:	f3bf 8f4f 	dsb	sy
1a002180:	e7fe      	b.n	1a002180 <vPortValidateInterruptPriority+0x48>
	}
1a002182:	4770      	bx	lr
1a002184:	e000e3f0 	.word	0xe000e3f0
1a002188:	10002ba8 	.word	0x10002ba8
1a00218c:	e000ed0c 	.word	0xe000ed0c
1a002190:	10002bac 	.word	0x10002bac

1a002194 <DAC_IRQHandler>:
}
/*-----------------------------------------------------------*/

// ISR Handler
void vSoftwareInterruptHandler( void )
{
1a002194:	b508      	push	{r3, lr}
 */
__STATIC_INLINE void __NVIC_ClearPendingIRQ(IRQn_Type IRQn)
{
  if ((int32_t)(IRQn) >= 0)
  {
    NVIC->ICPR[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
1a002196:	4b05      	ldr	r3, [pc, #20]	; (1a0021ac <DAC_IRQHandler+0x18>)
1a002198:	2201      	movs	r2, #1
1a00219a:	f8c3 2180 	str.w	r2, [r3, #384]	; 0x180
   NVIC_ClearPendingIRQ( mainSW_INTERRUPT_ID );

   // Execute Tick Hook function if pointer is not NULL
   if( freeRtosInterruptCallback != NULL ) {
1a00219e:	4b04      	ldr	r3, [pc, #16]	; (1a0021b0 <DAC_IRQHandler+0x1c>)
1a0021a0:	681b      	ldr	r3, [r3, #0]
1a0021a2:	b113      	cbz	r3, 1a0021aa <DAC_IRQHandler+0x16>
      (* freeRtosInterruptCallback )();
1a0021a4:	4b02      	ldr	r3, [pc, #8]	; (1a0021b0 <DAC_IRQHandler+0x1c>)
1a0021a6:	681b      	ldr	r3, [r3, #0]
1a0021a8:	4798      	blx	r3
   }
}
1a0021aa:	bd08      	pop	{r3, pc}
1a0021ac:	e000e100 	.word	0xe000e100
1a0021b0:	10002bb0 	.word	0x10002bb0

1a0021b4 <Board_LED_Init>:
#define GPIO_PORTS_SIZE     (sizeof(GpioPorts) / sizeof(struct gpio_t))


static void Board_LED_Init()
{
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0021b4:	2200      	movs	r2, #0
1a0021b6:	2a05      	cmp	r2, #5
1a0021b8:	d819      	bhi.n	1a0021ee <Board_LED_Init+0x3a>
{
1a0021ba:	b470      	push	{r4, r5, r6}
      const struct gpio_t *io = &GpioLeds[i];
      Chip_GPIO_SetPinDIROutput(LPC_GPIO_PORT, io->port, io->pin);
1a0021bc:	490c      	ldr	r1, [pc, #48]	; (1a0021f0 <Board_LED_Init+0x3c>)
1a0021be:	f811 5012 	ldrb.w	r5, [r1, r2, lsl #1]
1a0021c2:	eb01 0142 	add.w	r1, r1, r2, lsl #1
1a0021c6:	784c      	ldrb	r4, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as output
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIROutput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] |= 1UL << pin;
1a0021c8:	4b0a      	ldr	r3, [pc, #40]	; (1a0021f4 <Board_LED_Init+0x40>)
1a0021ca:	f505 6600 	add.w	r6, r5, #2048	; 0x800
1a0021ce:	f853 1026 	ldr.w	r1, [r3, r6, lsl #2]
1a0021d2:	2001      	movs	r0, #1
1a0021d4:	40a0      	lsls	r0, r4
1a0021d6:	4301      	orrs	r1, r0
1a0021d8:	f843 1026 	str.w	r1, [r3, r6, lsl #2]
	pGPIO->B[port][pin] = setting;
1a0021dc:	eb03 1345 	add.w	r3, r3, r5, lsl #5
1a0021e0:	2100      	movs	r1, #0
1a0021e2:	5519      	strb	r1, [r3, r4]
   for (uint32_t i = 0; i < GPIO_LEDS_SIZE; ++i) {
1a0021e4:	3201      	adds	r2, #1
1a0021e6:	2a05      	cmp	r2, #5
1a0021e8:	d9e8      	bls.n	1a0021bc <Board_LED_Init+0x8>
      Chip_GPIO_SetPinState(LPC_GPIO_PORT, io->port, io->pin, false);
   }
}
1a0021ea:	bc70      	pop	{r4, r5, r6}
1a0021ec:	4770      	bx	lr
1a0021ee:	4770      	bx	lr
1a0021f0:	1a004b84 	.word	0x1a004b84
1a0021f4:	400f4000 	.word	0x400f4000

1a0021f8 <Board_TEC_Init>:


static void Board_TEC_Init()
{
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a0021f8:	2300      	movs	r3, #0
1a0021fa:	2b03      	cmp	r3, #3
1a0021fc:	d816      	bhi.n	1a00222c <Board_TEC_Init+0x34>
{
1a0021fe:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioButtons[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002200:	490b      	ldr	r1, [pc, #44]	; (1a002230 <Board_TEC_Init+0x38>)
1a002202:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002206:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00220a:	784d      	ldrb	r5, [r1, #1]
 * @param	pin		: GPIO pin to set direction on as input
 * @return	Nothing
 */
STATIC INLINE void Chip_GPIO_SetPinDIRInput(LPC_GPIO_T *pGPIO, uint8_t port, uint8_t pin)
{
	pGPIO->DIR[port] &= ~(1UL << pin);
1a00220c:	4c09      	ldr	r4, [pc, #36]	; (1a002234 <Board_TEC_Init+0x3c>)
1a00220e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002212:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002216:	2001      	movs	r0, #1
1a002218:	40a8      	lsls	r0, r5
1a00221a:	ea21 0100 	bic.w	r1, r1, r0
1a00221e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_BUTTONS_SIZE; ++i) {
1a002222:	3301      	adds	r3, #1
1a002224:	2b03      	cmp	r3, #3
1a002226:	d9eb      	bls.n	1a002200 <Board_TEC_Init+0x8>
   }
}
1a002228:	bc30      	pop	{r4, r5}
1a00222a:	4770      	bx	lr
1a00222c:	4770      	bx	lr
1a00222e:	bf00      	nop
1a002230:	1a004b7c 	.word	0x1a004b7c
1a002234:	400f4000 	.word	0x400f4000

1a002238 <Board_GPIO_Init>:


static void Board_GPIO_Init()
{
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002238:	2300      	movs	r3, #0
1a00223a:	2b08      	cmp	r3, #8
1a00223c:	d816      	bhi.n	1a00226c <Board_GPIO_Init+0x34>
{
1a00223e:	b430      	push	{r4, r5}
      const struct gpio_t *io = &GpioPorts[i];
      Chip_GPIO_SetPinDIRInput(LPC_GPIO_PORT, io->port, io->pin);
1a002240:	490b      	ldr	r1, [pc, #44]	; (1a002270 <Board_GPIO_Init+0x38>)
1a002242:	f811 2013 	ldrb.w	r2, [r1, r3, lsl #1]
1a002246:	eb01 0143 	add.w	r1, r1, r3, lsl #1
1a00224a:	784d      	ldrb	r5, [r1, #1]
1a00224c:	4c09      	ldr	r4, [pc, #36]	; (1a002274 <Board_GPIO_Init+0x3c>)
1a00224e:	f502 6200 	add.w	r2, r2, #2048	; 0x800
1a002252:	f854 1022 	ldr.w	r1, [r4, r2, lsl #2]
1a002256:	2001      	movs	r0, #1
1a002258:	40a8      	lsls	r0, r5
1a00225a:	ea21 0100 	bic.w	r1, r1, r0
1a00225e:	f844 1022 	str.w	r1, [r4, r2, lsl #2]
   for (uint32_t i = 0; i < GPIO_PORTS_SIZE; ++i) {
1a002262:	3301      	adds	r3, #1
1a002264:	2b08      	cmp	r3, #8
1a002266:	d9eb      	bls.n	1a002240 <Board_GPIO_Init+0x8>
   }
}
1a002268:	bc30      	pop	{r4, r5}
1a00226a:	4770      	bx	lr
1a00226c:	4770      	bx	lr
1a00226e:	bf00      	nop
1a002270:	1a004b90 	.word	0x1a004b90
1a002274:	400f4000 	.word	0x400f4000

1a002278 <Board_ADC_Init>:
   Chip_SSP_Enable(LPC_SSP1);
}


static void Board_ADC_Init()
{
1a002278:	b510      	push	{r4, lr}
1a00227a:	b082      	sub	sp, #8
   ADC_CLOCK_SETUP_T cs;

   Chip_ADC_Init(LPC_ADC0, &cs);
1a00227c:	4c08      	ldr	r4, [pc, #32]	; (1a0022a0 <Board_ADC_Init+0x28>)
1a00227e:	4669      	mov	r1, sp
1a002280:	4620      	mov	r0, r4
1a002282:	f000 f9b9 	bl	1a0025f8 <Chip_ADC_Init>
   Chip_ADC_SetSampleRate(LPC_ADC0, &cs, BOARD_ADC_SAMPLE_RATE);
1a002286:	4a07      	ldr	r2, [pc, #28]	; (1a0022a4 <Board_ADC_Init+0x2c>)
1a002288:	4669      	mov	r1, sp
1a00228a:	4620      	mov	r0, r4
1a00228c:	f000 f9d4 	bl	1a002638 <Chip_ADC_SetSampleRate>
   Chip_ADC_SetResolution(LPC_ADC0, &cs, BOARD_ADC_RESOLUTION);
1a002290:	2200      	movs	r2, #0
1a002292:	4669      	mov	r1, sp
1a002294:	4620      	mov	r0, r4
1a002296:	f000 f9e8 	bl	1a00266a <Chip_ADC_SetResolution>
}
1a00229a:	b002      	add	sp, #8
1a00229c:	bd10      	pop	{r4, pc}
1a00229e:	bf00      	nop
1a0022a0:	400e3000 	.word	0x400e3000
1a0022a4:	00061a80 	.word	0x00061a80

1a0022a8 <Board_SPI_Init>:
{
1a0022a8:	b510      	push	{r4, lr}
   Chip_SSP_Init(LPC_SSP1);
1a0022aa:	4c0b      	ldr	r4, [pc, #44]	; (1a0022d8 <Board_SPI_Init+0x30>)
1a0022ac:	4620      	mov	r0, r4
1a0022ae:	f000 fddd 	bl	1a002e6c <Chip_SSP_Init>
 *						- SSP_MODE_SLAVE
 * @return	 Nothing
 */
STATIC INLINE void Chip_SSP_Set_Mode(LPC_SSP_T *pSSP, uint32_t mode)
{
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a0022b2:	6863      	ldr	r3, [r4, #4]
1a0022b4:	f023 0304 	bic.w	r3, r3, #4
1a0022b8:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a0022ba:	6823      	ldr	r3, [r4, #0]
1a0022bc:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a0022c0:	f043 0307 	orr.w	r3, r3, #7
1a0022c4:	6023      	str	r3, [r4, #0]
   Chip_SSP_SetBitRate(LPC_SSP1, BOARD_SPI_SPEED);
1a0022c6:	4905      	ldr	r1, [pc, #20]	; (1a0022dc <Board_SPI_Init+0x34>)
1a0022c8:	4620      	mov	r0, r4
1a0022ca:	f000 fdb0 	bl	1a002e2e <Chip_SSP_SetBitRate>
	pSSP->CR1 |= SSP_CR1_SSP_EN;
1a0022ce:	6863      	ldr	r3, [r4, #4]
1a0022d0:	f043 0302 	orr.w	r3, r3, #2
1a0022d4:	6063      	str	r3, [r4, #4]
}
1a0022d6:	bd10      	pop	{r4, pc}
1a0022d8:	400c5000 	.word	0x400c5000
1a0022dc:	000186a0 	.word	0x000186a0

1a0022e0 <Board_I2C_Init>:
{
1a0022e0:	b508      	push	{r3, lr}
   Chip_I2C_Init(I2C0);
1a0022e2:	2000      	movs	r0, #0
1a0022e4:	f000 fd52 	bl	1a002d8c <Chip_I2C_Init>
 *                  - I2C0_FAST_MODE_PLUS: Fast-mode Plus transmit
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_I2C0PinConfig(uint32_t I2C0Mode)
{
	LPC_SCU->SFSI2C0 = I2C0Mode;
1a0022e8:	4b04      	ldr	r3, [pc, #16]	; (1a0022fc <Board_I2C_Init+0x1c>)
1a0022ea:	f640 0208 	movw	r2, #2056	; 0x808
1a0022ee:	f8c3 2c84 	str.w	r2, [r3, #3204]	; 0xc84
   Chip_I2C_SetClockRate(I2C0, BOARD_I2C_SPEED);
1a0022f2:	4903      	ldr	r1, [pc, #12]	; (1a002300 <Board_I2C_Init+0x20>)
1a0022f4:	2000      	movs	r0, #0
1a0022f6:	f000 fd5d 	bl	1a002db4 <Chip_I2C_SetClockRate>
}
1a0022fa:	bd08      	pop	{r3, pc}
1a0022fc:	40086000 	.word	0x40086000
1a002300:	000f4240 	.word	0x000f4240

1a002304 <Board_Debug_Init>:


void Board_Debug_Init(void)
{
1a002304:	b510      	push	{r4, lr}
   Chip_UART_Init(DEBUG_UART);
1a002306:	4c07      	ldr	r4, [pc, #28]	; (1a002324 <Board_Debug_Init+0x20>)
1a002308:	4620      	mov	r0, r4
1a00230a:	f000 f8b9 	bl	1a002480 <Chip_UART_Init>
   Chip_UART_SetBaudFDR(DEBUG_UART, DEBUG_UART_BAUD_RATE);
1a00230e:	f44f 31e1 	mov.w	r1, #115200	; 0x1c200
1a002312:	4620      	mov	r0, r4
1a002314:	f000 f8de 	bl	1a0024d4 <Chip_UART_SetBaudFDR>
 *			stop bit, and even (enabled) parity would be
 *			(UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_EN | UART_LCR_PARITY_EVEN)
 */
STATIC INLINE void Chip_UART_ConfigData(LPC_USART_T *pUART, uint32_t config)
{
	pUART->LCR = config;
1a002318:	2303      	movs	r3, #3
1a00231a:	60e3      	str	r3, [r4, #12]
    pUART->TER2 = UART_TER2_TXEN;
1a00231c:	2301      	movs	r3, #1
1a00231e:	65e3      	str	r3, [r4, #92]	; 0x5c
   Chip_UART_ConfigData(DEBUG_UART, DEBUG_UART_CONFIG);
   Chip_UART_TXEnable(DEBUG_UART);
}
1a002320:	bd10      	pop	{r4, pc}
1a002322:	bf00      	nop
1a002324:	400c1000 	.word	0x400c1000

1a002328 <Board_UARTPutChar>:
 * @note	Mask bits of the returned status value with UART_LSR_*
 *			definitions for specific statuses.
 */
STATIC INLINE uint32_t Chip_UART_ReadLineStatus(LPC_USART_T *pUART)
{
	return pUART->LSR;
1a002328:	4b03      	ldr	r3, [pc, #12]	; (1a002338 <Board_UARTPutChar+0x10>)
1a00232a:	695b      	ldr	r3, [r3, #20]


void Board_UARTPutChar(char ch)
{
   while ( !(Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_THRE));
1a00232c:	f013 0f20 	tst.w	r3, #32
1a002330:	d0fa      	beq.n	1a002328 <Board_UARTPutChar>
	pUART->THR = (uint32_t) data;
1a002332:	4b01      	ldr	r3, [pc, #4]	; (1a002338 <Board_UARTPutChar+0x10>)
1a002334:	6018      	str	r0, [r3, #0]
   Chip_UART_SendByte(DEBUG_UART, (uint8_t) ch);
}
1a002336:	4770      	bx	lr
1a002338:	400c1000 	.word	0x400c1000

1a00233c <Board_UARTGetChar>:
	return pUART->LSR;
1a00233c:	4b05      	ldr	r3, [pc, #20]	; (1a002354 <Board_UARTGetChar+0x18>)
1a00233e:	695b      	ldr	r3, [r3, #20]


int Board_UARTGetChar(void)
{
   if (Chip_UART_ReadLineStatus(DEBUG_UART) & UART_LSR_RDR) {
1a002340:	f013 0f01 	tst.w	r3, #1
1a002344:	d003      	beq.n	1a00234e <Board_UARTGetChar+0x12>
	return (uint8_t) (pUART->RBR & UART_RBR_MASKBIT);
1a002346:	4b03      	ldr	r3, [pc, #12]	; (1a002354 <Board_UARTGetChar+0x18>)
1a002348:	6818      	ldr	r0, [r3, #0]
      return (int) Chip_UART_ReadByte(DEBUG_UART);
1a00234a:	b2c0      	uxtb	r0, r0
1a00234c:	4770      	bx	lr
   }
   return EOF;
1a00234e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
}
1a002352:	4770      	bx	lr
1a002354:	400c1000 	.word	0x400c1000

1a002358 <Board_Init>:
   Board_LED_Set(LEDNumber, !Board_LED_Test(LEDNumber));
}


void Board_Init(void)
{
1a002358:	b508      	push	{r3, lr}
   DEBUGINIT();
1a00235a:	f7ff ffd3 	bl	1a002304 <Board_Debug_Init>
   Chip_GPIO_Init (LPC_GPIO_PORT);
1a00235e:	4809      	ldr	r0, [pc, #36]	; (1a002384 <Board_Init+0x2c>)
1a002360:	f000 fd02 	bl	1a002d68 <Chip_GPIO_Init>

   Board_GPIO_Init();
1a002364:	f7ff ff68 	bl	1a002238 <Board_GPIO_Init>
   Board_ADC_Init();
1a002368:	f7ff ff86 	bl	1a002278 <Board_ADC_Init>
   Board_SPI_Init();
1a00236c:	f7ff ff9c 	bl	1a0022a8 <Board_SPI_Init>
   Board_I2C_Init();
1a002370:	f7ff ffb6 	bl	1a0022e0 <Board_I2C_Init>

   Board_LED_Init();
1a002374:	f7ff ff1e 	bl	1a0021b4 <Board_LED_Init>
   Board_TEC_Init();
1a002378:	f7ff ff3e 	bl	1a0021f8 <Board_TEC_Init>
#ifdef USE_RMII
   Chip_ENET_RMIIEnable(LPC_ETHERNET);
#endif

   // Read clock settings and update SystemCoreClock variable
   SystemCoreClockUpdate(); // @Eric
1a00237c:	f000 f97c 	bl	1a002678 <SystemCoreClockUpdate>
}
1a002380:	bd08      	pop	{r3, pc}
1a002382:	bf00      	nop
1a002384:	400f4000 	.word	0x400f4000

1a002388 <__stdio_putchar>:
   curADCChannel = 0xFF;
   return data;
}

void __stdio_putchar(int c)
{
1a002388:	b508      	push	{r3, lr}
   Board_UARTPutChar(c);
1a00238a:	b2c0      	uxtb	r0, r0
1a00238c:	f7ff ffcc 	bl	1a002328 <Board_UARTPutChar>
}
1a002390:	bd08      	pop	{r3, pc}

1a002392 <__stdio_getchar>:

int __stdio_getchar()
{
1a002392:	b508      	push	{r3, lr}
   return Board_UARTGetChar();;
1a002394:	f7ff ffd2 	bl	1a00233c <Board_UARTGetChar>
}
1a002398:	bd08      	pop	{r3, pc}

1a00239a <__stdio_init>:

void __stdio_init()
{
1a00239a:	b508      	push	{r3, lr}
   Board_Debug_Init();
1a00239c:	f7ff ffb2 	bl	1a002304 <Board_Debug_Init>
1a0023a0:	bd08      	pop	{r3, pc}
1a0023a2:	Address 0x000000001a0023a2 is out of bounds.


1a0023a4 <Board_SetupMuxing>:
 * @return	Nothing
 */
STATIC INLINE void Chip_SCU_SetPinMuxing(const PINMUX_GRP_T *pinArray, uint32_t arrayLength)
{
	uint32_t ix;
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0023a4:	2300      	movs	r3, #0
1a0023a6:	2b1c      	cmp	r3, #28
1a0023a8:	d812      	bhi.n	1a0023d0 <Board_SetupMuxing+0x2c>
    #endif
};


void Board_SetupMuxing(void)
{
1a0023aa:	b410      	push	{r4}
		Chip_SCU_PinMuxSet(pinArray[ix].pingrp, pinArray[ix].pinnum, pinArray[ix].modefunc);
1a0023ac:	4a09      	ldr	r2, [pc, #36]	; (1a0023d4 <Board_SetupMuxing+0x30>)
1a0023ae:	eb02 0183 	add.w	r1, r2, r3, lsl #2
1a0023b2:	f812 4023 	ldrb.w	r4, [r2, r3, lsl #2]
1a0023b6:	784a      	ldrb	r2, [r1, #1]
1a0023b8:	8848      	ldrh	r0, [r1, #2]
	LPC_SCU->SFSP[port][pin] = modefunc;
1a0023ba:	eb02 1244 	add.w	r2, r2, r4, lsl #5
1a0023be:	4906      	ldr	r1, [pc, #24]	; (1a0023d8 <Board_SetupMuxing+0x34>)
1a0023c0:	f841 0022 	str.w	r0, [r1, r2, lsl #2]
	for (ix = 0; ix < arrayLength; ix++ ) {
1a0023c4:	3301      	adds	r3, #1
1a0023c6:	2b1c      	cmp	r3, #28
1a0023c8:	d9f0      	bls.n	1a0023ac <Board_SetupMuxing+0x8>
    Chip_SCU_SetPinMuxing(pinmuxing, sizeof(pinmuxing) / sizeof(PINMUX_GRP_T));
}
1a0023ca:	f85d 4b04 	ldr.w	r4, [sp], #4
1a0023ce:	4770      	bx	lr
1a0023d0:	4770      	bx	lr
1a0023d2:	bf00      	nop
1a0023d4:	1a004bac 	.word	0x1a004bac
1a0023d8:	40086000 	.word	0x40086000

1a0023dc <Board_SetupClocking>:


void Board_SetupClocking(void)
{
1a0023dc:	b510      	push	{r4, lr}
 */
STATIC INLINE void Chip_CREG_SetFlashAcceleration(uint32_t Hz)
{
	uint32_t FAValue = Hz / 21510000;

	LPC_CREG->FLASHCFGA = (LPC_CREG->FLASHCFGA & (~(0xF << 12))) | (FAValue << 12);
1a0023de:	4a17      	ldr	r2, [pc, #92]	; (1a00243c <Board_SetupClocking+0x60>)
1a0023e0:	f8d2 3120 	ldr.w	r3, [r2, #288]	; 0x120
1a0023e4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0023e8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0023ec:	f8c2 3120 	str.w	r3, [r2, #288]	; 0x120
	LPC_CREG->FLASHCFGB = (LPC_CREG->FLASHCFGB & (~(0xF << 12))) | (FAValue << 12);
1a0023f0:	f8d2 3124 	ldr.w	r3, [r2, #292]	; 0x124
1a0023f4:	f423 4370 	bic.w	r3, r3, #61440	; 0xf000
1a0023f8:	f443 4310 	orr.w	r3, r3, #36864	; 0x9000
1a0023fc:	f8c2 3124 	str.w	r3, [r2, #292]	; 0x124
    Chip_CREG_SetFlashAcceleration(MAX_CLOCK_FREQ);
    Chip_SetupCoreClock(CLKIN_CRYSTAL, MAX_CLOCK_FREQ, true);
1a002400:	2201      	movs	r2, #1
1a002402:	490f      	ldr	r1, [pc, #60]	; (1a002440 <Board_SetupClocking+0x64>)
1a002404:	2006      	movs	r0, #6
1a002406:	f000 fc03 	bl	1a002c10 <Chip_SetupCoreClock>

    /* Setup system base clocks and initial states. This won't enable and
       disable individual clocks, but sets up the base clock sources for
       each individual peripheral clock. */
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a00240a:	2400      	movs	r4, #0
1a00240c:	b14c      	cbz	r4, 1a002422 <Board_SetupClocking+0x46>
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
                                c->powerdn);
    }

    /* Reset and enable 32Khz oscillator */
    LPC_CREG->CREG0 &= ~((1 << 3) | (1 << 2));
1a00240e:	4b0b      	ldr	r3, [pc, #44]	; (1a00243c <Board_SetupClocking+0x60>)
1a002410:	685a      	ldr	r2, [r3, #4]
1a002412:	f022 020c 	bic.w	r2, r2, #12
1a002416:	605a      	str	r2, [r3, #4]
    LPC_CREG->CREG0 |= (1 << 1) | (1 << 0);
1a002418:	685a      	ldr	r2, [r3, #4]
1a00241a:	f042 0203 	orr.w	r2, r2, #3
1a00241e:	605a      	str	r2, [r3, #4]
}
1a002420:	bd10      	pop	{r4, pc}
        Chip_Clock_SetBaseClock (c->clk, c->clkin, c->autoblock_enab,
1a002422:	4808      	ldr	r0, [pc, #32]	; (1a002444 <Board_SetupClocking+0x68>)
1a002424:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002428:	2301      	movs	r3, #1
1a00242a:	788a      	ldrb	r2, [r1, #2]
1a00242c:	7849      	ldrb	r1, [r1, #1]
1a00242e:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002432:	f000 fb49 	bl	1a002ac8 <Chip_Clock_SetBaseClock>
    for (uint32_t i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); ++i)
1a002436:	3401      	adds	r4, #1
1a002438:	e7e8      	b.n	1a00240c <Board_SetupClocking+0x30>
1a00243a:	bf00      	nop
1a00243c:	40043000 	.word	0x40043000
1a002440:	0c28cb00 	.word	0x0c28cb00
1a002444:	1a004ba8 	.word	0x1a004ba8

1a002448 <Board_SystemInit>:


/* Set up and initialize hardware prior to call to main */
void Board_SystemInit(void)
{
1a002448:	b508      	push	{r3, lr}
    /* Setup system clocking and memory. This is done early to allow the
       application and tools to clear memory and use scatter loading to
       external memory. */
    Board_SetupMuxing();
1a00244a:	f7ff ffab 	bl	1a0023a4 <Board_SetupMuxing>
    Board_SetupClocking();
1a00244e:	f7ff ffc5 	bl	1a0023dc <Board_SetupClocking>
}
1a002452:	bd08      	pop	{r3, pc}

1a002454 <Chip_UART_GetIndex>:

/* Returns clock index for the peripheral block */
static int Chip_UART_GetIndex(LPC_USART_T *pUART)
{
	uint32_t base = (uint32_t) pUART;
	switch(base) {
1a002454:	4b09      	ldr	r3, [pc, #36]	; (1a00247c <Chip_UART_GetIndex+0x28>)
1a002456:	4298      	cmp	r0, r3
1a002458:	d00b      	beq.n	1a002472 <Chip_UART_GetIndex+0x1e>
1a00245a:	f503 5380 	add.w	r3, r3, #4096	; 0x1000
1a00245e:	4298      	cmp	r0, r3
1a002460:	d009      	beq.n	1a002476 <Chip_UART_GetIndex+0x22>
1a002462:	f5a3 2380 	sub.w	r3, r3, #262144	; 0x40000
1a002466:	4298      	cmp	r0, r3
1a002468:	d001      	beq.n	1a00246e <Chip_UART_GetIndex+0x1a>
1a00246a:	2000      	movs	r0, #0
		case LPC_USART3_BASE:
			return 3;
		default:
			return 0; /* Should never come here */
	}
}
1a00246c:	4770      	bx	lr
			return 1;
1a00246e:	2001      	movs	r0, #1
1a002470:	4770      	bx	lr
			return 2;
1a002472:	2002      	movs	r0, #2
1a002474:	4770      	bx	lr
			return 3;
1a002476:	2003      	movs	r0, #3
1a002478:	4770      	bx	lr
1a00247a:	bf00      	nop
1a00247c:	400c1000 	.word	0x400c1000

1a002480 <Chip_UART_Init>:
 * Public functions
 ****************************************************************************/

/* Initializes the pUART peripheral */
void Chip_UART_Init(LPC_USART_T *pUART)
{
1a002480:	b530      	push	{r4, r5, lr}
1a002482:	b083      	sub	sp, #12
1a002484:	4604      	mov	r4, r0
    volatile uint32_t tmp;

	/* Enable UART clocking. UART base clock(s) must already be enabled */
	Chip_Clock_EnableOpts(UART_PClock[Chip_UART_GetIndex(pUART)], true, true, 1);
1a002486:	f7ff ffe5 	bl	1a002454 <Chip_UART_GetIndex>
1a00248a:	2301      	movs	r3, #1
1a00248c:	461a      	mov	r2, r3
1a00248e:	4619      	mov	r1, r3
1a002490:	4d0e      	ldr	r5, [pc, #56]	; (1a0024cc <Chip_UART_Init+0x4c>)
1a002492:	f835 0010 	ldrh.w	r0, [r5, r0, lsl #1]
1a002496:	f000 fb5d 	bl	1a002b54 <Chip_Clock_EnableOpts>
	pUART->FCR = fcr;
1a00249a:	2307      	movs	r3, #7
1a00249c:	60a3      	str	r3, [r4, #8]
    pUART->TER2 = 0;
1a00249e:	2300      	movs	r3, #0
1a0024a0:	65e3      	str	r3, [r4, #92]	; 0x5c

    /* Disable Tx */
    Chip_UART_TXDisable(pUART);

    /* Disable interrupts */
	pUART->IER = 0;
1a0024a2:	6063      	str	r3, [r4, #4]
	/* Set LCR to default state */
	pUART->LCR = 0;
1a0024a4:	60e3      	str	r3, [r4, #12]
	/* Set ACR to default state */
	pUART->ACR = 0;
1a0024a6:	6223      	str	r3, [r4, #32]
    /* Set RS485 control to default state */
	pUART->RS485CTRL = 0;
1a0024a8:	64e3      	str	r3, [r4, #76]	; 0x4c
	/* Set RS485 delay timer to default state */
	pUART->RS485DLY = 0;
1a0024aa:	6563      	str	r3, [r4, #84]	; 0x54
	/* Set RS485 addr match to default state */
	pUART->RS485ADRMATCH = 0;
1a0024ac:	6523      	str	r3, [r4, #80]	; 0x50

    /* Clear MCR */
    if (pUART == LPC_UART1) {
1a0024ae:	4b08      	ldr	r3, [pc, #32]	; (1a0024d0 <Chip_UART_Init+0x50>)
1a0024b0:	429c      	cmp	r4, r3
1a0024b2:	d006      	beq.n	1a0024c2 <Chip_UART_Init+0x42>
	pUART->LCR = config;
1a0024b4:	2303      	movs	r3, #3
1a0024b6:	60e3      	str	r3, [r4, #12]

	/* Default 8N1, with DLAB disabled */
	Chip_UART_ConfigData(pUART, (UART_LCR_WLEN8 | UART_LCR_SBS_1BIT | UART_LCR_PARITY_DIS));

	/* Disable fractional divider */
	pUART->FDR = 0x10;
1a0024b8:	2310      	movs	r3, #16
1a0024ba:	62a3      	str	r3, [r4, #40]	; 0x28

    (void) tmp;
1a0024bc:	9b01      	ldr	r3, [sp, #4]
}
1a0024be:	b003      	add	sp, #12
1a0024c0:	bd30      	pop	{r4, r5, pc}
		pUART->MCR = 0;
1a0024c2:	2300      	movs	r3, #0
1a0024c4:	6123      	str	r3, [r4, #16]
		tmp = pUART->MSR;
1a0024c6:	69a3      	ldr	r3, [r4, #24]
1a0024c8:	9301      	str	r3, [sp, #4]
1a0024ca:	e7f3      	b.n	1a0024b4 <Chip_UART_Init+0x34>
1a0024cc:	1a004c28 	.word	0x1a004c28
1a0024d0:	40082000 	.word	0x40082000

1a0024d4 <Chip_UART_SetBaudFDR>:
    Chip_UART_ABIntHandler(pUART);
}

/* Determines and sets best dividers to get a target baud rate */
uint32_t Chip_UART_SetBaudFDR(LPC_USART_T *pUART, uint32_t baud)
{
1a0024d4:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0024d8:	b083      	sub	sp, #12
1a0024da:	9001      	str	r0, [sp, #4]
1a0024dc:	4688      	mov	r8, r1
	uint32_t sdiv = 0, sm = 1, sd = 0;
	uint32_t pclk, m, d;
	uint32_t odiff = -1UL; /* old best diff */

	/* Get base clock for the corresponding UART */
	pclk = Chip_Clock_GetRate(UART_BClock[Chip_UART_GetIndex(pUART)]);
1a0024de:	f7ff ffb9 	bl	1a002454 <Chip_UART_GetIndex>
1a0024e2:	4b32      	ldr	r3, [pc, #200]	; (1a0025ac <Chip_UART_SetBaudFDR+0xd8>)
1a0024e4:	f833 0010 	ldrh.w	r0, [r3, r0, lsl #1]
1a0024e8:	f000 fb6c 	bl	1a002bc4 <Chip_Clock_GetRate>
1a0024ec:	4606      	mov	r6, r0
	uint32_t odiff = -1UL; /* old best diff */
1a0024ee:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff

	/* Loop through all possible fractional divider values */
	for (m = 1; odiff && m < 16; m++) {
1a0024f2:	2401      	movs	r4, #1
	uint32_t sdiv = 0, sm = 1, sd = 0;
1a0024f4:	f04f 0b00 	mov.w	fp, #0
1a0024f8:	46a2      	mov	sl, r4
1a0024fa:	46d9      	mov	r9, fp
	for (m = 1; odiff && m < 16; m++) {
1a0024fc:	e02a      	b.n	1a002554 <Chip_UART_SetBaudFDR+0x80>
			/* Upper 32-bit of dval has div */
			div = (uint32_t) (dval >> 32);

			/* Closer to next div */
			if ((int)diff < 0) {
				diff = -diff;
1a0024fe:	4242      	negs	r2, r0
				div ++;
1a002500:	1c4b      	adds	r3, r1, #1
1a002502:	e017      	b.n	1a002534 <Chip_UART_SetBaudFDR+0x60>
			sd = d;
			sm = m;
			odiff = diff;

			/* On perfect match, break loop */
			if(!diff) {
1a002504:	b30a      	cbz	r2, 1a00254a <Chip_UART_SetBaudFDR+0x76>
			odiff = diff;
1a002506:	4617      	mov	r7, r2
			sd = d;
1a002508:	46ab      	mov	fp, r5
			sm = m;
1a00250a:	46a2      	mov	sl, r4
			sdiv = div;
1a00250c:	4699      	mov	r9, r3
		for (d = 0; d < m; d++) {
1a00250e:	3501      	adds	r5, #1
1a002510:	42ac      	cmp	r4, r5
1a002512:	d91e      	bls.n	1a002552 <Chip_UART_SetBaudFDR+0x7e>
			uint64_t dval = (((uint64_t) pclk << 28) * m) / (baud * (m + d));
1a002514:	0933      	lsrs	r3, r6, #4
1a002516:	0730      	lsls	r0, r6, #28
1a002518:	fba4 0100 	umull	r0, r1, r4, r0
1a00251c:	fb04 1103 	mla	r1, r4, r3, r1
1a002520:	1962      	adds	r2, r4, r5
1a002522:	fb08 f202 	mul.w	r2, r8, r2
1a002526:	2300      	movs	r3, #0
1a002528:	f000 fce6 	bl	1a002ef8 <__aeabi_uldivmod>
			diff = (uint32_t) dval;
1a00252c:	4602      	mov	r2, r0
			div = (uint32_t) (dval >> 32);
1a00252e:	460b      	mov	r3, r1
			if ((int)diff < 0) {
1a002530:	2800      	cmp	r0, #0
1a002532:	dbe4      	blt.n	1a0024fe <Chip_UART_SetBaudFDR+0x2a>
			if (odiff < diff || !div || (div >> 16) || (div < 3 && d)) {
1a002534:	4297      	cmp	r7, r2
1a002536:	d3ea      	bcc.n	1a00250e <Chip_UART_SetBaudFDR+0x3a>
1a002538:	2b00      	cmp	r3, #0
1a00253a:	d0e8      	beq.n	1a00250e <Chip_UART_SetBaudFDR+0x3a>
1a00253c:	0c19      	lsrs	r1, r3, #16
1a00253e:	d1e6      	bne.n	1a00250e <Chip_UART_SetBaudFDR+0x3a>
1a002540:	2b02      	cmp	r3, #2
1a002542:	d8df      	bhi.n	1a002504 <Chip_UART_SetBaudFDR+0x30>
1a002544:	2d00      	cmp	r5, #0
1a002546:	d0dd      	beq.n	1a002504 <Chip_UART_SetBaudFDR+0x30>
1a002548:	e7e1      	b.n	1a00250e <Chip_UART_SetBaudFDR+0x3a>
			odiff = diff;
1a00254a:	4617      	mov	r7, r2
			sd = d;
1a00254c:	46ab      	mov	fp, r5
			sm = m;
1a00254e:	46a2      	mov	sl, r4
			sdiv = div;
1a002550:	4699      	mov	r9, r3
	for (m = 1; odiff && m < 16; m++) {
1a002552:	3401      	adds	r4, #1
1a002554:	b11f      	cbz	r7, 1a00255e <Chip_UART_SetBaudFDR+0x8a>
1a002556:	2c0f      	cmp	r4, #15
1a002558:	d801      	bhi.n	1a00255e <Chip_UART_SetBaudFDR+0x8a>
		for (d = 0; d < m; d++) {
1a00255a:	2500      	movs	r5, #0
1a00255c:	e7d8      	b.n	1a002510 <Chip_UART_SetBaudFDR+0x3c>
			}
		}
	}

	/* Return 0 if a vaild divisor is not possible */
	if (!sdiv) {
1a00255e:	f1b9 0f00 	cmp.w	r9, #0
1a002562:	d01e      	beq.n	1a0025a2 <Chip_UART_SetBaudFDR+0xce>
	pUART->LCR |= UART_LCR_DLAB_EN;
1a002564:	9a01      	ldr	r2, [sp, #4]
1a002566:	4611      	mov	r1, r2
1a002568:	68d3      	ldr	r3, [r2, #12]
1a00256a:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a00256e:	60d3      	str	r3, [r2, #12]
	pUART->DLL = (uint32_t) dll;
1a002570:	fa5f f389 	uxtb.w	r3, r9
1a002574:	6013      	str	r3, [r2, #0]
	pUART->DLM = (uint32_t) dlm;
1a002576:	f3c9 2307 	ubfx	r3, r9, #8, #8
1a00257a:	6053      	str	r3, [r2, #4]
	pUART->LCR &= ~UART_LCR_DLAB_EN;
1a00257c:	68d3      	ldr	r3, [r2, #12]
1a00257e:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002582:	60d3      	str	r3, [r2, #12]
	Chip_UART_EnableDivisorAccess(pUART);
	Chip_UART_SetDivisorLatches(pUART, UART_LOAD_DLL(sdiv), UART_LOAD_DLM(sdiv));
	Chip_UART_DisableDivisorAccess(pUART);

	/* Set best fractional divider */
	pUART->FDR = (UART_FDR_MULVAL(sm) | UART_FDR_DIVADDVAL(sd));
1a002584:	ea4f 130a 	mov.w	r3, sl, lsl #4
1a002588:	b2db      	uxtb	r3, r3
1a00258a:	f00b 020f 	and.w	r2, fp, #15
1a00258e:	4313      	orrs	r3, r2
1a002590:	628b      	str	r3, [r1, #40]	; 0x28

	/* Return actual baud rate */
	return (pclk >> 4) * sm / (sdiv * (sm + sd));
1a002592:	0933      	lsrs	r3, r6, #4
1a002594:	fb0a f303 	mul.w	r3, sl, r3
1a002598:	44da      	add	sl, fp
1a00259a:	fb09 f90a 	mul.w	r9, r9, sl
1a00259e:	fbb3 f9f9 	udiv	r9, r3, r9
}
1a0025a2:	4648      	mov	r0, r9
1a0025a4:	b003      	add	sp, #12
1a0025a6:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0025aa:	bf00      	nop
1a0025ac:	1a004c20 	.word	0x1a004c20

1a0025b0 <Chip_ADC_GetClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_ADC_GetClockIndex(LPC_ADC_T *pADC)
{
	CHIP_CCU_CLK_T clkADC;

	if (pADC == LPC_ADC1) {
1a0025b0:	4b03      	ldr	r3, [pc, #12]	; (1a0025c0 <Chip_ADC_GetClockIndex+0x10>)
1a0025b2:	4298      	cmp	r0, r3
1a0025b4:	d001      	beq.n	1a0025ba <Chip_ADC_GetClockIndex+0xa>
		clkADC = CLK_APB3_ADC1;
	}
	else {
		clkADC = CLK_APB3_ADC0;
1a0025b6:	2003      	movs	r0, #3
	}

	return clkADC;
}
1a0025b8:	4770      	bx	lr
		clkADC = CLK_APB3_ADC1;
1a0025ba:	2004      	movs	r0, #4
1a0025bc:	4770      	bx	lr
1a0025be:	bf00      	nop
1a0025c0:	400e4000 	.word	0x400e4000

1a0025c4 <getClkDiv>:

/* Get divider value */
STATIC uint8_t getClkDiv(LPC_ADC_T *pADC, bool burstMode, uint32_t adcRate, uint8_t clks)
{
1a0025c4:	b570      	push	{r4, r5, r6, lr}
1a0025c6:	460d      	mov	r5, r1
1a0025c8:	4614      	mov	r4, r2
1a0025ca:	461e      	mov	r6, r3
	   A/D converter, which should be less than or equal to 4.5MHz.
	   A fully conversion requires (bits_accuracy+1) of these clocks.
	   ADC Clock = PCLK_ADC0 / (CLKDIV + 1);
	   ADC rate = ADC clock / (the number of clocks required for each conversion);
	 */
	adcBlockFreq = Chip_Clock_GetRate(Chip_ADC_GetClockIndex(pADC));
1a0025cc:	f7ff fff0 	bl	1a0025b0 <Chip_ADC_GetClockIndex>
1a0025d0:	f000 faf8 	bl	1a002bc4 <Chip_Clock_GetRate>
	if (burstMode) {
1a0025d4:	b155      	cbz	r5, 1a0025ec <getClkDiv+0x28>
		fullAdcRate = adcRate * clks;
1a0025d6:	fb04 f406 	mul.w	r4, r4, r6
	else {
		fullAdcRate = adcRate * getFullConvClk();
	}

	/* Get the round value by fomular: (2*A + B)/(2*B) */
	div = ((adcBlockFreq * 2 + fullAdcRate) / (fullAdcRate * 2)) - 1;
1a0025da:	eb04 0040 	add.w	r0, r4, r0, lsl #1
1a0025de:	0064      	lsls	r4, r4, #1
1a0025e0:	fbb0 f0f4 	udiv	r0, r0, r4
1a0025e4:	b2c0      	uxtb	r0, r0
1a0025e6:	3801      	subs	r0, #1
	return div;
}
1a0025e8:	b2c0      	uxtb	r0, r0
1a0025ea:	bd70      	pop	{r4, r5, r6, pc}
		fullAdcRate = adcRate * getFullConvClk();
1a0025ec:	eb04 0384 	add.w	r3, r4, r4, lsl #2
1a0025f0:	eb04 0443 	add.w	r4, r4, r3, lsl #1
1a0025f4:	e7f1      	b.n	1a0025da <getClkDiv+0x16>
1a0025f6:	Address 0x000000001a0025f6 is out of bounds.


1a0025f8 <Chip_ADC_Init>:
 * Public functions
 ****************************************************************************/

/* Initialize the ADC peripheral and the ADC setup structure to default value */
void Chip_ADC_Init(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup)
{
1a0025f8:	b538      	push	{r3, r4, r5, lr}
1a0025fa:	4605      	mov	r5, r0
1a0025fc:	460c      	mov	r4, r1
	uint8_t div;
	uint32_t cr = 0;
	uint32_t clk;

	Chip_Clock_EnableOpts(Chip_ADC_GetClockIndex(pADC), true, true, 1);
1a0025fe:	f7ff ffd7 	bl	1a0025b0 <Chip_ADC_GetClockIndex>
1a002602:	2301      	movs	r3, #1
1a002604:	461a      	mov	r2, r3
1a002606:	4619      	mov	r1, r3
1a002608:	f000 faa4 	bl	1a002b54 <Chip_Clock_EnableOpts>

	pADC->INTEN = 0;		/* Disable all interrupts */
1a00260c:	2100      	movs	r1, #0
1a00260e:	60e9      	str	r1, [r5, #12]

	cr |= ADC_CR_PDN;
	ADCSetup->adcRate = ADC_MAX_SAMPLE_RATE;
1a002610:	4a08      	ldr	r2, [pc, #32]	; (1a002634 <Chip_ADC_Init+0x3c>)
1a002612:	6022      	str	r2, [r4, #0]
	ADCSetup->bitsAccuracy = ADC_10BITS;
1a002614:	7121      	strb	r1, [r4, #4]
	clk = 11;
	ADCSetup->burstMode = false;
1a002616:	7161      	strb	r1, [r4, #5]
	div = getClkDiv(pADC, false, ADCSetup->adcRate, clk);
1a002618:	230b      	movs	r3, #11
1a00261a:	4628      	mov	r0, r5
1a00261c:	f7ff ffd2 	bl	1a0025c4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002620:	0200      	lsls	r0, r0, #8
1a002622:	f440 1000 	orr.w	r0, r0, #2097152	; 0x200000
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a002626:	7923      	ldrb	r3, [r4, #4]
1a002628:	045b      	lsls	r3, r3, #17
1a00262a:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a00262e:	4303      	orrs	r3, r0
	pADC->CR = cr;
1a002630:	602b      	str	r3, [r5, #0]
}
1a002632:	bd38      	pop	{r3, r4, r5, pc}
1a002634:	00061a80 	.word	0x00061a80

1a002638 <Chip_ADC_SetSampleRate>:
	setStartMode(pADC, (uint8_t) mode);
}

/* Set the ADC Sample rate */
void Chip_ADC_SetSampleRate(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, uint32_t rate)
{
1a002638:	b570      	push	{r4, r5, r6, lr}
1a00263a:	4605      	mov	r5, r0
1a00263c:	460e      	mov	r6, r1
	uint8_t div;
	uint32_t cr;

	cr = pADC->CR & (~ADC_SAMPLE_RATE_CONFIG_MASK);
1a00263e:	6804      	ldr	r4, [r0, #0]
1a002640:	f424 246f 	bic.w	r4, r4, #978944	; 0xef000
1a002644:	f424 6470 	bic.w	r4, r4, #3840	; 0xf00
	ADCSetup->adcRate = rate;
1a002648:	600a      	str	r2, [r1, #0]
	div = getClkDiv(pADC, ADCSetup->burstMode, rate, (11 - ADCSetup->bitsAccuracy));
1a00264a:	790b      	ldrb	r3, [r1, #4]
1a00264c:	f1c3 030b 	rsb	r3, r3, #11
1a002650:	b2db      	uxtb	r3, r3
1a002652:	7949      	ldrb	r1, [r1, #5]
1a002654:	f7ff ffb6 	bl	1a0025c4 <getClkDiv>
	cr |= ADC_CR_CLKDIV(div);
1a002658:	ea44 2400 	orr.w	r4, r4, r0, lsl #8
	cr |= ADC_CR_BITACC(ADCSetup->bitsAccuracy);
1a00265c:	7933      	ldrb	r3, [r6, #4]
1a00265e:	045b      	lsls	r3, r3, #17
1a002660:	f403 2360 	and.w	r3, r3, #917504	; 0xe0000
1a002664:	4323      	orrs	r3, r4
	pADC->CR = cr;
1a002666:	602b      	str	r3, [r5, #0]
}
1a002668:	bd70      	pop	{r4, r5, r6, pc}

1a00266a <Chip_ADC_SetResolution>:

/* Set the ADC accuracy bits */
void Chip_ADC_SetResolution(LPC_ADC_T *pADC, ADC_CLOCK_SETUP_T *ADCSetup, ADC_RESOLUTION_T resolution)
{
1a00266a:	b508      	push	{r3, lr}
	ADCSetup->bitsAccuracy = resolution;
1a00266c:	710a      	strb	r2, [r1, #4]
	Chip_ADC_SetSampleRate(pADC, ADCSetup, ADCSetup->adcRate);
1a00266e:	680a      	ldr	r2, [r1, #0]
1a002670:	f7ff ffe2 	bl	1a002638 <Chip_ADC_SetSampleRate>
}
1a002674:	bd08      	pop	{r3, pc}
1a002676:	Address 0x000000001a002676 is out of bounds.


1a002678 <SystemCoreClockUpdate>:


/* Update system core clock rate, should be called if the system has
   a clock rate change */
void SystemCoreClockUpdate(void)
{
1a002678:	b508      	push	{r3, lr}
	/* CPU core speed */
	SystemCoreClock = Chip_Clock_GetRate(CLK_MX_MXCORE);
1a00267a:	2069      	movs	r0, #105	; 0x69
1a00267c:	f000 faa2 	bl	1a002bc4 <Chip_Clock_GetRate>
1a002680:	4b01      	ldr	r3, [pc, #4]	; (1a002688 <SystemCoreClockUpdate+0x10>)
1a002682:	6018      	str	r0, [r3, #0]
}
1a002684:	bd08      	pop	{r3, pc}
1a002686:	bf00      	nop
1a002688:	10002c10 	.word	0x10002c10

1a00268c <pll_calc_divs>:
		return -val;
	return val;
}

static void pll_calc_divs(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00268c:	b4f0      	push	{r4, r5, r6, r7}

	uint32_t prev = freq;
	int n, m, p;

	/* When direct mode is set FBSEL should be a don't care */
	if (ppll->ctrl & (1 << 7)) {
1a00268e:	680b      	ldr	r3, [r1, #0]
1a002690:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002694:	d002      	beq.n	1a00269c <pll_calc_divs+0x10>
		ppll->ctrl &= ~(1 << 6);
1a002696:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a00269a:	600b      	str	r3, [r1, #0]
	}
	for (n = 1; n <= 4; n++) {
		for (p = 0; p < 4; p ++) {
1a00269c:	4607      	mov	r7, r0
1a00269e:	2501      	movs	r5, #1
1a0026a0:	e03a      	b.n	1a002718 <pll_calc_divs+0x8c>
			for (m = 1; m <= 256; m++) {
				uint32_t fcco, fout;
				if (ppll->ctrl & (1 << 6)) {
					fcco = ((m << (p + 1)) * ppll->fin) / n;
				} else {
					fcco = (m * ppll->fin) / n;
1a0026a2:	694b      	ldr	r3, [r1, #20]
1a0026a4:	fb03 f302 	mul.w	r3, r3, r2
1a0026a8:	fbb3 f3f5 	udiv	r3, r3, r5
1a0026ac:	e01c      	b.n	1a0026e8 <pll_calc_divs+0x5c>
				}
				if (fcco < PLL_MIN_CCO_FREQ) continue;
				if (fcco > PLL_MAX_CCO_FREQ) break;
				if (ppll->ctrl & (1 << 7)) {
					fout = fcco;
1a0026ae:	461c      	mov	r4, r3
	if (val < 0)
1a0026b0:	ebb0 0c04 	subs.w	ip, r0, r4
1a0026b4:	d427      	bmi.n	1a002706 <pll_calc_divs+0x7a>
				} else {
					fout = fcco >> (p + 1);
				}

				if (ABS(freq - fout) < prev) {
1a0026b6:	4567      	cmp	r7, ip
1a0026b8:	d906      	bls.n	1a0026c8 <pll_calc_divs+0x3c>
					ppll->nsel = n;
1a0026ba:	608d      	str	r5, [r1, #8]
					ppll->psel = p + 1;
1a0026bc:	1c77      	adds	r7, r6, #1
1a0026be:	60cf      	str	r7, [r1, #12]
					ppll->msel = m;
1a0026c0:	610a      	str	r2, [r1, #16]
					ppll->fout = fout;
1a0026c2:	618c      	str	r4, [r1, #24]
					ppll->fcco = fcco;
1a0026c4:	61cb      	str	r3, [r1, #28]
					prev = ABS(freq - fout);
1a0026c6:	4667      	mov	r7, ip
			for (m = 1; m <= 256; m++) {
1a0026c8:	3201      	adds	r2, #1
1a0026ca:	f5b2 7f80 	cmp.w	r2, #256	; 0x100
1a0026ce:	dc1d      	bgt.n	1a00270c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 6)) {
1a0026d0:	680c      	ldr	r4, [r1, #0]
1a0026d2:	f014 0f40 	tst.w	r4, #64	; 0x40
1a0026d6:	d0e4      	beq.n	1a0026a2 <pll_calc_divs+0x16>
					fcco = ((m << (p + 1)) * ppll->fin) / n;
1a0026d8:	1c73      	adds	r3, r6, #1
1a0026da:	fa02 fc03 	lsl.w	ip, r2, r3
1a0026de:	694b      	ldr	r3, [r1, #20]
1a0026e0:	fb03 f30c 	mul.w	r3, r3, ip
1a0026e4:	fbb3 f3f5 	udiv	r3, r3, r5
				if (fcco < PLL_MIN_CCO_FREQ) continue;
1a0026e8:	f8df c038 	ldr.w	ip, [pc, #56]	; 1a002724 <pll_calc_divs+0x98>
1a0026ec:	4563      	cmp	r3, ip
1a0026ee:	d9eb      	bls.n	1a0026c8 <pll_calc_divs+0x3c>
				if (fcco > PLL_MAX_CCO_FREQ) break;
1a0026f0:	f8df c034 	ldr.w	ip, [pc, #52]	; 1a002728 <pll_calc_divs+0x9c>
1a0026f4:	4563      	cmp	r3, ip
1a0026f6:	d809      	bhi.n	1a00270c <pll_calc_divs+0x80>
				if (ppll->ctrl & (1 << 7)) {
1a0026f8:	f014 0f80 	tst.w	r4, #128	; 0x80
1a0026fc:	d1d7      	bne.n	1a0026ae <pll_calc_divs+0x22>
					fout = fcco >> (p + 1);
1a0026fe:	1c74      	adds	r4, r6, #1
1a002700:	fa23 f404 	lsr.w	r4, r3, r4
1a002704:	e7d4      	b.n	1a0026b0 <pll_calc_divs+0x24>
		return -val;
1a002706:	f1cc 0c00 	rsb	ip, ip, #0
1a00270a:	e7d4      	b.n	1a0026b6 <pll_calc_divs+0x2a>
		for (p = 0; p < 4; p ++) {
1a00270c:	3601      	adds	r6, #1
1a00270e:	2e03      	cmp	r6, #3
1a002710:	dc01      	bgt.n	1a002716 <pll_calc_divs+0x8a>
			for (m = 1; m <= 256; m++) {
1a002712:	2201      	movs	r2, #1
1a002714:	e7d9      	b.n	1a0026ca <pll_calc_divs+0x3e>
	for (n = 1; n <= 4; n++) {
1a002716:	3501      	adds	r5, #1
1a002718:	2d04      	cmp	r5, #4
1a00271a:	dc01      	bgt.n	1a002720 <pll_calc_divs+0x94>
		for (p = 0; p < 4; p ++) {
1a00271c:	2600      	movs	r6, #0
1a00271e:	e7f6      	b.n	1a00270e <pll_calc_divs+0x82>
				}
			}
		}
	}
}
1a002720:	bcf0      	pop	{r4, r5, r6, r7}
1a002722:	4770      	bx	lr
1a002724:	094c5eff 	.word	0x094c5eff
1a002728:	1312d000 	.word	0x1312d000

1a00272c <pll_get_frac>:

static void pll_get_frac(uint32_t freq, PLL_PARAM_T *ppll)
{
1a00272c:	b5f0      	push	{r4, r5, r6, r7, lr}
1a00272e:	b099      	sub	sp, #100	; 0x64
1a002730:	4605      	mov	r5, r0
1a002732:	460c      	mov	r4, r1
	int diff[3];
	PLL_PARAM_T pll[3] = {{0},{0},{0}};
1a002734:	225c      	movs	r2, #92	; 0x5c
1a002736:	2100      	movs	r1, #0
1a002738:	a801      	add	r0, sp, #4
1a00273a:	f001 f847 	bl	1a0037cc <memset>

	/* Try direct mode */
	pll[0].ctrl |= (1 << 7);
1a00273e:	2380      	movs	r3, #128	; 0x80
1a002740:	9300      	str	r3, [sp, #0]
	pll[0].fin = ppll->fin;
1a002742:	6963      	ldr	r3, [r4, #20]
1a002744:	9305      	str	r3, [sp, #20]
	pll[0].srcin = ppll->srcin;
1a002746:	7923      	ldrb	r3, [r4, #4]
1a002748:	f88d 3004 	strb.w	r3, [sp, #4]
	pll_calc_divs(freq, &pll[0]);
1a00274c:	4669      	mov	r1, sp
1a00274e:	4628      	mov	r0, r5
1a002750:	f7ff ff9c 	bl	1a00268c <pll_calc_divs>
	if (pll[0].fout == freq) {
1a002754:	9b06      	ldr	r3, [sp, #24]
1a002756:	42ab      	cmp	r3, r5
1a002758:	d027      	beq.n	1a0027aa <pll_get_frac+0x7e>
	if (val < 0)
1a00275a:	1aeb      	subs	r3, r5, r3
1a00275c:	d42e      	bmi.n	1a0027bc <pll_get_frac+0x90>
		*ppll = pll[0];
		return ;
	}
	diff[0] = ABS(freq - pll[0].fout);
1a00275e:	461e      	mov	r6, r3

	/* Try non-Integer mode */
	pll[2].ctrl &= ~(1 << 6);			// need to set FBSEL to 0
1a002760:	9b10      	ldr	r3, [sp, #64]	; 0x40
1a002762:	f023 0340 	bic.w	r3, r3, #64	; 0x40
1a002766:	9310      	str	r3, [sp, #64]	; 0x40
	pll[2].fin = ppll->fin;
1a002768:	6963      	ldr	r3, [r4, #20]
1a00276a:	9315      	str	r3, [sp, #84]	; 0x54
	pll[2].srcin = ppll->srcin;
1a00276c:	7923      	ldrb	r3, [r4, #4]
1a00276e:	f88d 3044 	strb.w	r3, [sp, #68]	; 0x44
	pll_calc_divs(freq, &pll[2]);
1a002772:	a910      	add	r1, sp, #64	; 0x40
1a002774:	4628      	mov	r0, r5
1a002776:	f7ff ff89 	bl	1a00268c <pll_calc_divs>
	if (pll[2].fout == freq) {
1a00277a:	9b16      	ldr	r3, [sp, #88]	; 0x58
1a00277c:	42ab      	cmp	r3, r5
1a00277e:	d01f      	beq.n	1a0027c0 <pll_get_frac+0x94>
	if (val < 0)
1a002780:	1aeb      	subs	r3, r5, r3
1a002782:	d425      	bmi.n	1a0027d0 <pll_get_frac+0xa4>
		*ppll = pll[2];
		return ;
	}
	diff[2] = ABS(freq - pll[2].fout);
1a002784:	461f      	mov	r7, r3
	
	if (freq <= 110000000) {
1a002786:	4b2b      	ldr	r3, [pc, #172]	; (1a002834 <pll_get_frac+0x108>)
1a002788:	429d      	cmp	r5, r3
1a00278a:	d923      	bls.n	1a0027d4 <pll_get_frac+0xa8>
		if (pll[1].fout == freq) {
			*ppll = pll[1];
			return ;
		}
	}
	diff[1] = ABS(freq - pll[1].fout);
1a00278c:	980e      	ldr	r0, [sp, #56]	; 0x38
	if (val < 0)
1a00278e:	1a2d      	subs	r5, r5, r0
1a002790:	d433      	bmi.n	1a0027fa <pll_get_frac+0xce>

	/* Find the min of 3 and return */
	if (diff[0] <= diff[1]) {
1a002792:	42ae      	cmp	r6, r5
1a002794:	dc3b      	bgt.n	1a00280e <pll_get_frac+0xe2>
		if (diff[0] <= diff[2]) {
1a002796:	42be      	cmp	r6, r7
1a002798:	dc31      	bgt.n	1a0027fe <pll_get_frac+0xd2>
			*ppll = pll[0];
1a00279a:	466d      	mov	r5, sp
1a00279c:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a00279e:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0027a0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0027a4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a0027a8:	e006      	b.n	1a0027b8 <pll_get_frac+0x8c>
		*ppll = pll[0];
1a0027aa:	466d      	mov	r5, sp
1a0027ac:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0027ae:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0027b0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0027b4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			*ppll = pll[1];
		} else {
			*ppll = pll[2];
		}
	}
}
1a0027b8:	b019      	add	sp, #100	; 0x64
1a0027ba:	bdf0      	pop	{r4, r5, r6, r7, pc}
		return -val;
1a0027bc:	425b      	negs	r3, r3
1a0027be:	e7ce      	b.n	1a00275e <pll_get_frac+0x32>
		*ppll = pll[2];
1a0027c0:	ad10      	add	r5, sp, #64	; 0x40
1a0027c2:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0027c4:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0027c6:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0027ca:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
		return ;
1a0027ce:	e7f3      	b.n	1a0027b8 <pll_get_frac+0x8c>
		return -val;
1a0027d0:	425b      	negs	r3, r3
1a0027d2:	e7d7      	b.n	1a002784 <pll_get_frac+0x58>
		pll[1].ctrl = (1 << 6);
1a0027d4:	2340      	movs	r3, #64	; 0x40
1a0027d6:	9308      	str	r3, [sp, #32]
		pll[1].fin = ppll->fin;
1a0027d8:	6963      	ldr	r3, [r4, #20]
1a0027da:	930d      	str	r3, [sp, #52]	; 0x34
		pll_calc_divs(freq, &pll[1]);
1a0027dc:	a908      	add	r1, sp, #32
1a0027de:	4628      	mov	r0, r5
1a0027e0:	f7ff ff54 	bl	1a00268c <pll_calc_divs>
		if (pll[1].fout == freq) {
1a0027e4:	9b0e      	ldr	r3, [sp, #56]	; 0x38
1a0027e6:	42ab      	cmp	r3, r5
1a0027e8:	d1d0      	bne.n	1a00278c <pll_get_frac+0x60>
			*ppll = pll[1];
1a0027ea:	ad08      	add	r5, sp, #32
1a0027ec:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a0027ee:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a0027f0:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a0027f4:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
			return ;
1a0027f8:	e7de      	b.n	1a0027b8 <pll_get_frac+0x8c>
		return -val;
1a0027fa:	426d      	negs	r5, r5
1a0027fc:	e7c9      	b.n	1a002792 <pll_get_frac+0x66>
			*ppll = pll[2];
1a0027fe:	ad10      	add	r5, sp, #64	; 0x40
1a002800:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002802:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002804:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a002808:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a00280c:	e7d4      	b.n	1a0027b8 <pll_get_frac+0x8c>
		if (diff[1] <= diff[2]) {
1a00280e:	42af      	cmp	r7, r5
1a002810:	db07      	blt.n	1a002822 <pll_get_frac+0xf6>
			*ppll = pll[1];
1a002812:	ad08      	add	r5, sp, #32
1a002814:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002816:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002818:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00281c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002820:	e7ca      	b.n	1a0027b8 <pll_get_frac+0x8c>
			*ppll = pll[2];
1a002822:	ad10      	add	r5, sp, #64	; 0x40
1a002824:	cd0f      	ldmia	r5!, {r0, r1, r2, r3}
1a002826:	c40f      	stmia	r4!, {r0, r1, r2, r3}
1a002828:	e895 000f 	ldmia.w	r5, {r0, r1, r2, r3}
1a00282c:	e884 000f 	stmia.w	r4, {r0, r1, r2, r3}
1a002830:	e7c2      	b.n	1a0027b8 <pll_get_frac+0x8c>
1a002832:	bf00      	nop
1a002834:	068e7780 	.word	0x068e7780

1a002838 <Chip_Clock_FindBaseClock>:
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
}

/* Finds the base clock for the peripheral clock */
static CHIP_CGU_BASE_CLK_T Chip_Clock_FindBaseClock(CHIP_CCU_CLK_T clk)
{
1a002838:	b430      	push	{r4, r5}
1a00283a:	4605      	mov	r5, r0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
	int i = 0;
1a00283c:	2300      	movs	r3, #0
	CHIP_CGU_BASE_CLK_T baseclk = CLK_BASE_NONE;
1a00283e:	201c      	movs	r0, #28

	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002840:	e000      	b.n	1a002844 <Chip_Clock_FindBaseClock+0xc>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
			baseclk = periph_to_base[i].clkbase;
		}
		else {
			i++;
1a002842:	3301      	adds	r3, #1
	while ((baseclk == CLK_BASE_NONE) && (periph_to_base[i].clkbase != baseclk)) {
1a002844:	281c      	cmp	r0, #28
1a002846:	d117      	bne.n	1a002878 <Chip_Clock_FindBaseClock+0x40>
1a002848:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00284c:	490b      	ldr	r1, [pc, #44]	; (1a00287c <Chip_Clock_FindBaseClock+0x44>)
1a00284e:	eb01 0242 	add.w	r2, r1, r2, lsl #1
1a002852:	7911      	ldrb	r1, [r2, #4]
1a002854:	4281      	cmp	r1, r0
1a002856:	d00f      	beq.n	1a002878 <Chip_Clock_FindBaseClock+0x40>
		if ((clk >= periph_to_base[i].clkstart) && (clk <= periph_to_base[i].clkend)) {
1a002858:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00285c:	4c07      	ldr	r4, [pc, #28]	; (1a00287c <Chip_Clock_FindBaseClock+0x44>)
1a00285e:	f834 2012 	ldrh.w	r2, [r4, r2, lsl #1]
1a002862:	42aa      	cmp	r2, r5
1a002864:	d8ed      	bhi.n	1a002842 <Chip_Clock_FindBaseClock+0xa>
1a002866:	eb03 0243 	add.w	r2, r3, r3, lsl #1
1a00286a:	eb04 0242 	add.w	r2, r4, r2, lsl #1
1a00286e:	8852      	ldrh	r2, [r2, #2]
1a002870:	42aa      	cmp	r2, r5
1a002872:	d3e6      	bcc.n	1a002842 <Chip_Clock_FindBaseClock+0xa>
			baseclk = periph_to_base[i].clkbase;
1a002874:	4608      	mov	r0, r1
1a002876:	e7e5      	b.n	1a002844 <Chip_Clock_FindBaseClock+0xc>
		}
	}

	return baseclk;
}
1a002878:	bc30      	pop	{r4, r5}
1a00287a:	4770      	bx	lr
1a00287c:	1a004c38 	.word	0x1a004c38

1a002880 <Chip_Clock_EnableCrystal>:
 * Public functions
 ****************************************************************************/

/* Enables the crystal oscillator */
void Chip_Clock_EnableCrystal(void)
{
1a002880:	b082      	sub	sp, #8
	volatile uint32_t delay = 1000;
1a002882:	f44f 737a 	mov.w	r3, #1000	; 0x3e8
1a002886:	9301      	str	r3, [sp, #4]

	uint32_t OldCrystalConfig = LPC_CGU->XTAL_OSC_CTRL;
1a002888:	4a0d      	ldr	r2, [pc, #52]	; (1a0028c0 <Chip_Clock_EnableCrystal+0x40>)
1a00288a:	6993      	ldr	r3, [r2, #24]

	/* Clear bypass mode */
	OldCrystalConfig &= (~2);
1a00288c:	f023 0102 	bic.w	r1, r3, #2
	if (OldCrystalConfig != LPC_CGU->XTAL_OSC_CTRL) {
1a002890:	6992      	ldr	r2, [r2, #24]
1a002892:	428a      	cmp	r2, r1
1a002894:	d001      	beq.n	1a00289a <Chip_Clock_EnableCrystal+0x1a>
		LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a002896:	4a0a      	ldr	r2, [pc, #40]	; (1a0028c0 <Chip_Clock_EnableCrystal+0x40>)
1a002898:	6191      	str	r1, [r2, #24]
	}

	/* Enable crystal oscillator */
	OldCrystalConfig &= (~1);
1a00289a:	f023 0303 	bic.w	r3, r3, #3
	if (OscRateIn >= 20000000) {
1a00289e:	4a09      	ldr	r2, [pc, #36]	; (1a0028c4 <Chip_Clock_EnableCrystal+0x44>)
1a0028a0:	6811      	ldr	r1, [r2, #0]
1a0028a2:	4a09      	ldr	r2, [pc, #36]	; (1a0028c8 <Chip_Clock_EnableCrystal+0x48>)
1a0028a4:	4291      	cmp	r1, r2
1a0028a6:	d901      	bls.n	1a0028ac <Chip_Clock_EnableCrystal+0x2c>
		OldCrystalConfig |= 4;	/* Set high frequency mode */
1a0028a8:	f043 0304 	orr.w	r3, r3, #4

	}
	LPC_CGU->XTAL_OSC_CTRL = OldCrystalConfig;
1a0028ac:	4a04      	ldr	r2, [pc, #16]	; (1a0028c0 <Chip_Clock_EnableCrystal+0x40>)
1a0028ae:	6193      	str	r3, [r2, #24]

	/* Delay for 250uSec */
	while(delay--) {}
1a0028b0:	9b01      	ldr	r3, [sp, #4]
1a0028b2:	1e5a      	subs	r2, r3, #1
1a0028b4:	9201      	str	r2, [sp, #4]
1a0028b6:	2b00      	cmp	r3, #0
1a0028b8:	d1fa      	bne.n	1a0028b0 <Chip_Clock_EnableCrystal+0x30>
}
1a0028ba:	b002      	add	sp, #8
1a0028bc:	4770      	bx	lr
1a0028be:	bf00      	nop
1a0028c0:	40050000 	.word	0x40050000
1a0028c4:	1a004ba4 	.word	0x1a004ba4
1a0028c8:	01312cff 	.word	0x01312cff

1a0028cc <Chip_Clock_GetDividerSource>:
}

/* Gets a CGU clock divider source */
CHIP_CGU_CLKIN_T Chip_Clock_GetDividerSource(CHIP_CGU_IDIV_T Divider)
{
	uint32_t reg = LPC_CGU->IDIV_CTRL[Divider];
1a0028cc:	3012      	adds	r0, #18
1a0028ce:	4b05      	ldr	r3, [pc, #20]	; (1a0028e4 <Chip_Clock_GetDividerSource+0x18>)
1a0028d0:	f853 0020 	ldr.w	r0, [r3, r0, lsl #2]

	if (reg & 1) {	/* divider is powered down */
1a0028d4:	f010 0f01 	tst.w	r0, #1
1a0028d8:	d102      	bne.n	1a0028e0 <Chip_Clock_GetDividerSource+0x14>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a0028da:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a0028de:	4770      	bx	lr
		return CLKINPUT_PD;
1a0028e0:	2011      	movs	r0, #17
}
1a0028e2:	4770      	bx	lr
1a0028e4:	40050000 	.word	0x40050000

1a0028e8 <Chip_Clock_GetDividerDivisor>:

/* Gets a CGU clock divider divisor */
uint32_t Chip_Clock_GetDividerDivisor(CHIP_CGU_IDIV_T Divider)
{
	return (CHIP_CGU_CLKIN_T) ((LPC_CGU->IDIV_CTRL[Divider] >> 2) & CHIP_CGU_IDIV_MASK(Divider));
1a0028e8:	f100 0212 	add.w	r2, r0, #18
1a0028ec:	4b03      	ldr	r3, [pc, #12]	; (1a0028fc <Chip_Clock_GetDividerDivisor+0x14>)
1a0028ee:	f853 2022 	ldr.w	r2, [r3, r2, lsl #2]
1a0028f2:	4b03      	ldr	r3, [pc, #12]	; (1a002900 <Chip_Clock_GetDividerDivisor+0x18>)
1a0028f4:	5c18      	ldrb	r0, [r3, r0]
}
1a0028f6:	ea00 0092 	and.w	r0, r0, r2, lsr #2
1a0028fa:	4770      	bx	lr
1a0028fc:	40050000 	.word	0x40050000
1a002900:	1a004c30 	.word	0x1a004c30

1a002904 <Chip_Clock_GetClockInputHz>:

/* Returns the frequency of the specified input clock source */
uint32_t Chip_Clock_GetClockInputHz(CHIP_CGU_CLKIN_T input)
{
1a002904:	b508      	push	{r3, lr}
	uint32_t rate = 0;

	switch (input) {
1a002906:	2810      	cmp	r0, #16
1a002908:	d80a      	bhi.n	1a002920 <Chip_Clock_GetClockInputHz+0x1c>
1a00290a:	e8df f000 	tbb	[pc, r0]
1a00290e:	0b44      	.short	0x0b44
1a002910:	0921180d 	.word	0x0921180d
1a002914:	2d2a2724 	.word	0x2d2a2724
1a002918:	34300909 	.word	0x34300909
1a00291c:	3c38      	.short	0x3c38
1a00291e:	40          	.byte	0x40
1a00291f:	00          	.byte	0x00
	uint32_t rate = 0;
1a002920:	2000      	movs	r0, #0
	default:
		break;
	}

	return rate;
}
1a002922:	bd08      	pop	{r3, pc}
		rate = CGU_IRC_FREQ;
1a002924:	481e      	ldr	r0, [pc, #120]	; (1a0029a0 <Chip_Clock_GetClockInputHz+0x9c>)
		break;
1a002926:	e7fc      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a002928:	4b1e      	ldr	r3, [pc, #120]	; (1a0029a4 <Chip_Clock_GetClockInputHz+0xa0>)
1a00292a:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a00292e:	f003 0307 	and.w	r3, r3, #7
1a002932:	2b04      	cmp	r3, #4
1a002934:	d001      	beq.n	1a00293a <Chip_Clock_GetClockInputHz+0x36>
			rate = 25000000;
1a002936:	481c      	ldr	r0, [pc, #112]	; (1a0029a8 <Chip_Clock_GetClockInputHz+0xa4>)
1a002938:	e7f3      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
	uint32_t rate = 0;
1a00293a:	2000      	movs	r0, #0
1a00293c:	e7f1      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		if ((LPC_CREG->CREG6 & 0x07) != 0x4) {
1a00293e:	4b19      	ldr	r3, [pc, #100]	; (1a0029a4 <Chip_Clock_GetClockInputHz+0xa0>)
1a002940:	f8d3 312c 	ldr.w	r3, [r3, #300]	; 0x12c
1a002944:	f003 0307 	and.w	r3, r3, #7
1a002948:	2b04      	cmp	r3, #4
1a00294a:	d027      	beq.n	1a00299c <Chip_Clock_GetClockInputHz+0x98>
			rate = 25000000; /* MII uses 25 MHz */
1a00294c:	4816      	ldr	r0, [pc, #88]	; (1a0029a8 <Chip_Clock_GetClockInputHz+0xa4>)
1a00294e:	e7e8      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = ExtRateIn;
1a002950:	4b16      	ldr	r3, [pc, #88]	; (1a0029ac <Chip_Clock_GetClockInputHz+0xa8>)
1a002952:	6818      	ldr	r0, [r3, #0]
		break;
1a002954:	e7e5      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = OscRateIn;
1a002956:	4b16      	ldr	r3, [pc, #88]	; (1a0029b0 <Chip_Clock_GetClockInputHz+0xac>)
1a002958:	6818      	ldr	r0, [r3, #0]
		break;
1a00295a:	e7e2      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_USB_PLL];
1a00295c:	4b15      	ldr	r3, [pc, #84]	; (1a0029b4 <Chip_Clock_GetClockInputHz+0xb0>)
1a00295e:	6818      	ldr	r0, [r3, #0]
		break;
1a002960:	e7df      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = audio_usb_pll_freq[CGU_AUDIO_PLL];
1a002962:	4b14      	ldr	r3, [pc, #80]	; (1a0029b4 <Chip_Clock_GetClockInputHz+0xb0>)
1a002964:	6858      	ldr	r0, [r3, #4]
		break;
1a002966:	e7dc      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetMainPLLHz();
1a002968:	f000 f868 	bl	1a002a3c <Chip_Clock_GetMainPLLHz>
		break;
1a00296c:	e7d9      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_A);
1a00296e:	2100      	movs	r1, #0
1a002970:	f000 f898 	bl	1a002aa4 <Chip_Clock_GetDivRate>
		break;
1a002974:	e7d5      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_B);
1a002976:	2101      	movs	r1, #1
1a002978:	f000 f894 	bl	1a002aa4 <Chip_Clock_GetDivRate>
		break;
1a00297c:	e7d1      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_C);
1a00297e:	2102      	movs	r1, #2
1a002980:	f000 f890 	bl	1a002aa4 <Chip_Clock_GetDivRate>
		break;
1a002984:	e7cd      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_D);
1a002986:	2103      	movs	r1, #3
1a002988:	f000 f88c 	bl	1a002aa4 <Chip_Clock_GetDivRate>
		break;
1a00298c:	e7c9      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = Chip_Clock_GetDivRate(input, CLK_IDIV_E);
1a00298e:	2104      	movs	r1, #4
1a002990:	f000 f888 	bl	1a002aa4 <Chip_Clock_GetDivRate>
		break;
1a002994:	e7c5      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
		rate = CRYSTAL_32K_FREQ_IN;
1a002996:	f44f 4000 	mov.w	r0, #32768	; 0x8000
1a00299a:	e7c2      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
			rate = 50000000; /* RMII uses 50 MHz */
1a00299c:	4806      	ldr	r0, [pc, #24]	; (1a0029b8 <Chip_Clock_GetClockInputHz+0xb4>)
	return rate;
1a00299e:	e7c0      	b.n	1a002922 <Chip_Clock_GetClockInputHz+0x1e>
1a0029a0:	00b71b00 	.word	0x00b71b00
1a0029a4:	40043000 	.word	0x40043000
1a0029a8:	017d7840 	.word	0x017d7840
1a0029ac:	1a004b78 	.word	0x1a004b78
1a0029b0:	1a004ba4 	.word	0x1a004ba4
1a0029b4:	10002bb4 	.word	0x10002bb4
1a0029b8:	02faf080 	.word	0x02faf080

1a0029bc <Chip_Clock_CalcMainPLLValue>:
{
1a0029bc:	b538      	push	{r3, r4, r5, lr}
1a0029be:	4605      	mov	r5, r0
1a0029c0:	460c      	mov	r4, r1
	ppll->fin = Chip_Clock_GetClockInputHz(ppll->srcin);
1a0029c2:	7908      	ldrb	r0, [r1, #4]
1a0029c4:	f7ff ff9e 	bl	1a002904 <Chip_Clock_GetClockInputHz>
1a0029c8:	6160      	str	r0, [r4, #20]
	if (freq > MAX_CLOCK_FREQ || freq < (PLL_MIN_CCO_FREQ / 16) || !ppll->fin) {
1a0029ca:	4b19      	ldr	r3, [pc, #100]	; (1a002a30 <Chip_Clock_CalcMainPLLValue+0x74>)
1a0029cc:	442b      	add	r3, r5
1a0029ce:	4a19      	ldr	r2, [pc, #100]	; (1a002a34 <Chip_Clock_CalcMainPLLValue+0x78>)
1a0029d0:	4293      	cmp	r3, r2
1a0029d2:	d821      	bhi.n	1a002a18 <Chip_Clock_CalcMainPLLValue+0x5c>
1a0029d4:	b318      	cbz	r0, 1a002a1e <Chip_Clock_CalcMainPLLValue+0x62>
	ppll->ctrl = 1 << 7; /* Enable direct mode [If possible] */
1a0029d6:	2380      	movs	r3, #128	; 0x80
1a0029d8:	6023      	str	r3, [r4, #0]
	ppll->nsel = 0;
1a0029da:	2300      	movs	r3, #0
1a0029dc:	60a3      	str	r3, [r4, #8]
	ppll->psel = 0;
1a0029de:	60e3      	str	r3, [r4, #12]
	ppll->msel = freq / ppll->fin;
1a0029e0:	fbb5 f3f0 	udiv	r3, r5, r0
1a0029e4:	6123      	str	r3, [r4, #16]
	if (freq < PLL_MIN_CCO_FREQ || ppll->msel * ppll->fin != freq) {
1a0029e6:	4a14      	ldr	r2, [pc, #80]	; (1a002a38 <Chip_Clock_CalcMainPLLValue+0x7c>)
1a0029e8:	4295      	cmp	r5, r2
1a0029ea:	d903      	bls.n	1a0029f4 <Chip_Clock_CalcMainPLLValue+0x38>
1a0029ec:	fb03 f000 	mul.w	r0, r3, r0
1a0029f0:	42a8      	cmp	r0, r5
1a0029f2:	d007      	beq.n	1a002a04 <Chip_Clock_CalcMainPLLValue+0x48>
		pll_get_frac(freq, ppll);
1a0029f4:	4621      	mov	r1, r4
1a0029f6:	4628      	mov	r0, r5
1a0029f8:	f7ff fe98 	bl	1a00272c <pll_get_frac>
		if (!ppll->nsel) {
1a0029fc:	68a3      	ldr	r3, [r4, #8]
1a0029fe:	b18b      	cbz	r3, 1a002a24 <Chip_Clock_CalcMainPLLValue+0x68>
		ppll->nsel --;
1a002a00:	3b01      	subs	r3, #1
1a002a02:	60a3      	str	r3, [r4, #8]
	if (ppll->msel == 0) {
1a002a04:	6923      	ldr	r3, [r4, #16]
1a002a06:	b183      	cbz	r3, 1a002a2a <Chip_Clock_CalcMainPLLValue+0x6e>
	if (ppll->psel) {
1a002a08:	68e2      	ldr	r2, [r4, #12]
1a002a0a:	b10a      	cbz	r2, 1a002a10 <Chip_Clock_CalcMainPLLValue+0x54>
		ppll->psel --;
1a002a0c:	3a01      	subs	r2, #1
1a002a0e:	60e2      	str	r2, [r4, #12]
	ppll->msel --;
1a002a10:	3b01      	subs	r3, #1
1a002a12:	6123      	str	r3, [r4, #16]
	return 0;
1a002a14:	2000      	movs	r0, #0
}
1a002a16:	bd38      	pop	{r3, r4, r5, pc}
		return -1;
1a002a18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002a1c:	e7fb      	b.n	1a002a16 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002a1e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002a22:	e7f8      	b.n	1a002a16 <Chip_Clock_CalcMainPLLValue+0x5a>
			return -1;
1a002a24:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002a28:	e7f5      	b.n	1a002a16 <Chip_Clock_CalcMainPLLValue+0x5a>
		return - 1;
1a002a2a:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a002a2e:	e7f2      	b.n	1a002a16 <Chip_Clock_CalcMainPLLValue+0x5a>
1a002a30:	ff6b3a10 	.word	0xff6b3a10
1a002a34:	0b940510 	.word	0x0b940510
1a002a38:	094c5eff 	.word	0x094c5eff

1a002a3c <Chip_Clock_GetMainPLLHz>:
{
1a002a3c:	b570      	push	{r4, r5, r6, lr}
1a002a3e:	b082      	sub	sp, #8
	uint32_t PLLReg = LPC_CGU->PLL1_CTRL;
1a002a40:	4d16      	ldr	r5, [pc, #88]	; (1a002a9c <Chip_Clock_GetMainPLLHz+0x60>)
1a002a42:	6c6c      	ldr	r4, [r5, #68]	; 0x44
	uint32_t freq = Chip_Clock_GetClockInputHz((CHIP_CGU_CLKIN_T) ((PLLReg >> 24) & 0xF));
1a002a44:	f3c4 6003 	ubfx	r0, r4, #24, #4
1a002a48:	f7ff ff5c 	bl	1a002904 <Chip_Clock_GetClockInputHz>
1a002a4c:	4606      	mov	r6, r0
	const uint8_t ptab[] = {1, 2, 4, 8};
1a002a4e:	4a14      	ldr	r2, [pc, #80]	; (1a002aa0 <Chip_Clock_GetMainPLLHz+0x64>)
1a002a50:	9201      	str	r2, [sp, #4]
	if (!(LPC_CGU->PLL1_STAT & 1)) {
1a002a52:	6c28      	ldr	r0, [r5, #64]	; 0x40
1a002a54:	f010 0001 	ands.w	r0, r0, #1
1a002a58:	d01d      	beq.n	1a002a96 <Chip_Clock_GetMainPLLHz+0x5a>
	msel = (PLLReg >> 16) & 0xFF;
1a002a5a:	f3c4 4207 	ubfx	r2, r4, #16, #8
	nsel = (PLLReg >> 12) & 0x3;
1a002a5e:	f3c4 3101 	ubfx	r1, r4, #12, #2
	psel = (PLLReg >> 8) & 0x3;
1a002a62:	f3c4 2501 	ubfx	r5, r4, #8, #2
	fbsel = (PLLReg >> 6) & 0x1;
1a002a66:	f3c4 1080 	ubfx	r0, r4, #6, #1
	m = msel + 1;
1a002a6a:	3201      	adds	r2, #1
	n = nsel + 1;
1a002a6c:	3101      	adds	r1, #1
	p = ptab[psel];
1a002a6e:	ab02      	add	r3, sp, #8
1a002a70:	441d      	add	r5, r3
1a002a72:	f815 3c04 	ldrb.w	r3, [r5, #-4]
	if (direct || fbsel) {
1a002a76:	f014 0f80 	tst.w	r4, #128	; 0x80
1a002a7a:	d108      	bne.n	1a002a8e <Chip_Clock_GetMainPLLHz+0x52>
1a002a7c:	b938      	cbnz	r0, 1a002a8e <Chip_Clock_GetMainPLLHz+0x52>
	return (m / (2 * p)) * (freq / n);
1a002a7e:	0058      	lsls	r0, r3, #1
1a002a80:	fbb2 f2f0 	udiv	r2, r2, r0
1a002a84:	fbb6 f0f1 	udiv	r0, r6, r1
1a002a88:	fb00 f002 	mul.w	r0, r0, r2
1a002a8c:	e003      	b.n	1a002a96 <Chip_Clock_GetMainPLLHz+0x5a>
		return m * (freq / n);
1a002a8e:	fbb6 f0f1 	udiv	r0, r6, r1
1a002a92:	fb02 f000 	mul.w	r0, r2, r0
}
1a002a96:	b002      	add	sp, #8
1a002a98:	bd70      	pop	{r4, r5, r6, pc}
1a002a9a:	bf00      	nop
1a002a9c:	40050000 	.word	0x40050000
1a002aa0:	08040201 	.word	0x08040201

1a002aa4 <Chip_Clock_GetDivRate>:
{
1a002aa4:	b538      	push	{r3, r4, r5, lr}
1a002aa6:	460c      	mov	r4, r1
	input = Chip_Clock_GetDividerSource(divider);
1a002aa8:	4608      	mov	r0, r1
1a002aaa:	f7ff ff0f 	bl	1a0028cc <Chip_Clock_GetDividerSource>
1a002aae:	4605      	mov	r5, r0
	div = Chip_Clock_GetDividerDivisor(divider);
1a002ab0:	4620      	mov	r0, r4
1a002ab2:	f7ff ff19 	bl	1a0028e8 <Chip_Clock_GetDividerDivisor>
1a002ab6:	4604      	mov	r4, r0
	return Chip_Clock_GetClockInputHz(input) / (div + 1);
1a002ab8:	4628      	mov	r0, r5
1a002aba:	f7ff ff23 	bl	1a002904 <Chip_Clock_GetClockInputHz>
1a002abe:	3401      	adds	r4, #1
}
1a002ac0:	fbb0 f0f4 	udiv	r0, r0, r4
1a002ac4:	bd38      	pop	{r3, r4, r5, pc}
1a002ac6:	Address 0x000000001a002ac6 is out of bounds.


1a002ac8 <Chip_Clock_SetBaseClock>:
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
}

/* Sets a CGU Base Clock clock source */
void Chip_Clock_SetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock, CHIP_CGU_CLKIN_T Input, bool autoblocken, bool powerdn)
{
1a002ac8:	b430      	push	{r4, r5}
	uint32_t reg = LPC_CGU->BASE_CLK[BaseClock];
1a002aca:	f100 0416 	add.w	r4, r0, #22
1a002ace:	00a4      	lsls	r4, r4, #2
1a002ad0:	f104 4480 	add.w	r4, r4, #1073741824	; 0x40000000
1a002ad4:	f504 24a0 	add.w	r4, r4, #327680	; 0x50000
1a002ad8:	6864      	ldr	r4, [r4, #4]

	if (BaseClock < CLK_BASE_NONE) {
1a002ada:	281b      	cmp	r0, #27
1a002adc:	d813      	bhi.n	1a002b06 <Chip_Clock_SetBaseClock+0x3e>
		if (Input != CLKINPUT_PD) {
1a002ade:	2911      	cmp	r1, #17
1a002ae0:	d01a      	beq.n	1a002b18 <Chip_Clock_SetBaseClock+0x50>
			/* Mask off fields we plan to update */
			reg &= ~((0x1F << 24) | 1 | (1 << 11));
1a002ae2:	4d0e      	ldr	r5, [pc, #56]	; (1a002b1c <Chip_Clock_SetBaseClock+0x54>)
1a002ae4:	4025      	ands	r5, r4

			if (autoblocken) {
1a002ae6:	b10a      	cbz	r2, 1a002aec <Chip_Clock_SetBaseClock+0x24>
				reg |= (1 << 11);
1a002ae8:	f445 6500 	orr.w	r5, r5, #2048	; 0x800
			}
			if (powerdn) {
1a002aec:	b10b      	cbz	r3, 1a002af2 <Chip_Clock_SetBaseClock+0x2a>
				reg |= (1 << 0);
1a002aee:	f045 0501 	orr.w	r5, r5, #1
			}

			/* Set clock source */
			reg |= (Input << 24);
1a002af2:	ea45 6101 	orr.w	r1, r5, r1, lsl #24

			LPC_CGU->BASE_CLK[BaseClock] = reg;
1a002af6:	3016      	adds	r0, #22
1a002af8:	0080      	lsls	r0, r0, #2
1a002afa:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002afe:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002b02:	6041      	str	r1, [r0, #4]
1a002b04:	e008      	b.n	1a002b18 <Chip_Clock_SetBaseClock+0x50>
		}
	}
	else {
		LPC_CGU->BASE_CLK[BaseClock] = reg | 1;	/* Power down this base clock */
1a002b06:	f044 0401 	orr.w	r4, r4, #1
1a002b0a:	3016      	adds	r0, #22
1a002b0c:	0080      	lsls	r0, r0, #2
1a002b0e:	f100 4080 	add.w	r0, r0, #1073741824	; 0x40000000
1a002b12:	f500 20a0 	add.w	r0, r0, #327680	; 0x50000
1a002b16:	6044      	str	r4, [r0, #4]
	}
}
1a002b18:	bc30      	pop	{r4, r5}
1a002b1a:	4770      	bx	lr
1a002b1c:	e0fff7fe 	.word	0xe0fff7fe

1a002b20 <Chip_Clock_GetBaseClock>:
/* Gets a CGU Base Clock clock source */
CHIP_CGU_CLKIN_T Chip_Clock_GetBaseClock(CHIP_CGU_BASE_CLK_T BaseClock)
{
	uint32_t reg;

	if (BaseClock >= CLK_BASE_NONE) {
1a002b20:	281b      	cmp	r0, #27
1a002b22:	d80d      	bhi.n	1a002b40 <Chip_Clock_GetBaseClock+0x20>
		return CLKINPUT_PD;
	}

	reg = LPC_CGU->BASE_CLK[BaseClock];
1a002b24:	f100 0316 	add.w	r3, r0, #22
1a002b28:	009b      	lsls	r3, r3, #2
1a002b2a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
1a002b2e:	f503 23a0 	add.w	r3, r3, #327680	; 0x50000
1a002b32:	6858      	ldr	r0, [r3, #4]

	/* base clock is powered down? */
	if (reg & 1) {
1a002b34:	f010 0f01 	tst.w	r0, #1
1a002b38:	d104      	bne.n	1a002b44 <Chip_Clock_GetBaseClock+0x24>
		return CLKINPUT_PD;
	}

	return (CHIP_CGU_CLKIN_T) ((reg >> 24) & 0x1F);
1a002b3a:	f3c0 6004 	ubfx	r0, r0, #24, #5
1a002b3e:	4770      	bx	lr
		return CLKINPUT_PD;
1a002b40:	2011      	movs	r0, #17
1a002b42:	4770      	bx	lr
		return CLKINPUT_PD;
1a002b44:	2011      	movs	r0, #17
}
1a002b46:	4770      	bx	lr

1a002b48 <Chip_Clock_GetBaseClocktHz>:
{
1a002b48:	b508      	push	{r3, lr}
	return Chip_Clock_GetClockInputHz(Chip_Clock_GetBaseClock(clock));
1a002b4a:	f7ff ffe9 	bl	1a002b20 <Chip_Clock_GetBaseClock>
1a002b4e:	f7ff fed9 	bl	1a002904 <Chip_Clock_GetClockInputHz>
}
1a002b52:	bd08      	pop	{r3, pc}

1a002b54 <Chip_Clock_EnableOpts>:
/* Enables a peripheral clock and sets clock states */
void Chip_Clock_EnableOpts(CHIP_CCU_CLK_T clk, bool autoen, bool wakeupen, int div)
{
	uint32_t reg = 1;

	if (autoen) {
1a002b54:	b971      	cbnz	r1, 1a002b74 <Chip_Clock_EnableOpts+0x20>
	uint32_t reg = 1;
1a002b56:	2101      	movs	r1, #1
		reg |= (1 << 1);
	}
	if (wakeupen) {
1a002b58:	b10a      	cbz	r2, 1a002b5e <Chip_Clock_EnableOpts+0xa>
		reg |= (1 << 2);
1a002b5a:	f041 0104 	orr.w	r1, r1, #4
	}

	/* Not all clocks support a divider, but we won't check that here. Only
	   dividers of 1 and 2 are allowed. Assume 1 if not 2 */
	if (div == 2) {
1a002b5e:	2b02      	cmp	r3, #2
1a002b60:	d00a      	beq.n	1a002b78 <Chip_Clock_EnableOpts+0x24>
		reg |= (1 << 5);
	}

	/* Setup peripheral clock and start running */
	if (clk >= CLK_CCU2_START) {
1a002b62:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002b66:	d30a      	bcc.n	1a002b7e <Chip_Clock_EnableOpts+0x2a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG = reg;
1a002b68:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002b6c:	4b06      	ldr	r3, [pc, #24]	; (1a002b88 <Chip_Clock_EnableOpts+0x34>)
1a002b6e:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
1a002b72:	4770      	bx	lr
		reg |= (1 << 1);
1a002b74:	2103      	movs	r1, #3
1a002b76:	e7ef      	b.n	1a002b58 <Chip_Clock_EnableOpts+0x4>
		reg |= (1 << 5);
1a002b78:	f041 0120 	orr.w	r1, r1, #32
1a002b7c:	e7f1      	b.n	1a002b62 <Chip_Clock_EnableOpts+0xe>
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG = reg;
1a002b7e:	3020      	adds	r0, #32
1a002b80:	4b02      	ldr	r3, [pc, #8]	; (1a002b8c <Chip_Clock_EnableOpts+0x38>)
1a002b82:	f843 1030 	str.w	r1, [r3, r0, lsl #3]
	}
}
1a002b86:	4770      	bx	lr
1a002b88:	40052000 	.word	0x40052000
1a002b8c:	40051000 	.word	0x40051000

1a002b90 <Chip_Clock_Enable>:

/* Enables a peripheral clock */
void Chip_Clock_Enable(CHIP_CCU_CLK_T clk)
{
	/* Start peripheral clock running */
	if (clk >= CLK_CCU2_START) {
1a002b90:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002b94:	d309      	bcc.n	1a002baa <Chip_Clock_Enable+0x1a>
		LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG |= 1;
1a002b96:	4a09      	ldr	r2, [pc, #36]	; (1a002bbc <Chip_Clock_Enable+0x2c>)
1a002b98:	f5a0 7091 	sub.w	r0, r0, #290	; 0x122
1a002b9c:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002ba0:	f043 0301 	orr.w	r3, r3, #1
1a002ba4:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
1a002ba8:	4770      	bx	lr
	}
	else {
		LPC_CCU1->CLKCCU[clk].CFG |= 1;
1a002baa:	4a05      	ldr	r2, [pc, #20]	; (1a002bc0 <Chip_Clock_Enable+0x30>)
1a002bac:	3020      	adds	r0, #32
1a002bae:	f852 3030 	ldr.w	r3, [r2, r0, lsl #3]
1a002bb2:	f043 0301 	orr.w	r3, r3, #1
1a002bb6:	f842 3030 	str.w	r3, [r2, r0, lsl #3]
	}
}
1a002bba:	4770      	bx	lr
1a002bbc:	40052000 	.word	0x40052000
1a002bc0:	40051000 	.word	0x40051000

1a002bc4 <Chip_Clock_GetRate>:
	LPC_CCU2->PM = 0;
}

/* Returns a peripheral clock rate */
uint32_t Chip_Clock_GetRate(CHIP_CCU_CLK_T clk)
{
1a002bc4:	b510      	push	{r4, lr}
1a002bc6:	4603      	mov	r3, r0
	CHIP_CGU_BASE_CLK_T baseclk;
	uint32_t reg, div, rate;

	/* Get CCU config register for clock */
	if (clk >= CLK_CCU2_START) {
1a002bc8:	f5b0 7fa1 	cmp.w	r0, #322	; 0x142
1a002bcc:	d308      	bcc.n	1a002be0 <Chip_Clock_GetRate+0x1c>
		reg = LPC_CCU2->CLKCCU[clk - CLK_CCU2_START].CFG;
1a002bce:	f5a0 7291 	sub.w	r2, r0, #290	; 0x122
1a002bd2:	490d      	ldr	r1, [pc, #52]	; (1a002c08 <Chip_Clock_GetRate+0x44>)
1a002bd4:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
	else {
		reg = LPC_CCU1->CLKCCU[clk].CFG;
	}

	/* Is the clock enabled? */
	if (reg & 1) {
1a002bd8:	f014 0001 	ands.w	r0, r4, #1
1a002bdc:	d106      	bne.n	1a002bec <Chip_Clock_GetRate+0x28>
	else {
		rate = 0;
	}

	return rate;
}
1a002bde:	bd10      	pop	{r4, pc}
		reg = LPC_CCU1->CLKCCU[clk].CFG;
1a002be0:	f100 0220 	add.w	r2, r0, #32
1a002be4:	4909      	ldr	r1, [pc, #36]	; (1a002c0c <Chip_Clock_GetRate+0x48>)
1a002be6:	f851 4032 	ldr.w	r4, [r1, r2, lsl #3]
1a002bea:	e7f5      	b.n	1a002bd8 <Chip_Clock_GetRate+0x14>
		baseclk = Chip_Clock_FindBaseClock(clk);
1a002bec:	4618      	mov	r0, r3
1a002bee:	f7ff fe23 	bl	1a002838 <Chip_Clock_FindBaseClock>
		rate = Chip_Clock_GetBaseClocktHz(baseclk);
1a002bf2:	f7ff ffa9 	bl	1a002b48 <Chip_Clock_GetBaseClocktHz>
		if (((reg >> 5) & 0x7) == 0) {
1a002bf6:	f014 0fe0 	tst.w	r4, #224	; 0xe0
1a002bfa:	d103      	bne.n	1a002c04 <Chip_Clock_GetRate+0x40>
			div = 1;
1a002bfc:	2301      	movs	r3, #1
		rate = rate / div;
1a002bfe:	fbb0 f0f3 	udiv	r0, r0, r3
	return rate;
1a002c02:	e7ec      	b.n	1a002bde <Chip_Clock_GetRate+0x1a>
			div = 2;/* No other dividers supported */
1a002c04:	2302      	movs	r3, #2
1a002c06:	e7fa      	b.n	1a002bfe <Chip_Clock_GetRate+0x3a>
1a002c08:	40052000 	.word	0x40052000
1a002c0c:	40051000 	.word	0x40051000

1a002c10 <Chip_SetupCoreClock>:
/*****************************************************************************
 * Public functions
 ****************************************************************************/
/* Setup Chip Core clock */
void Chip_SetupCoreClock(CHIP_CGU_CLKIN_T clkin, uint32_t core_freq, bool setbase)
{
1a002c10:	b570      	push	{r4, r5, r6, lr}
1a002c12:	b08a      	sub	sp, #40	; 0x28
1a002c14:	4605      	mov	r5, r0
1a002c16:	460e      	mov	r6, r1
1a002c18:	4614      	mov	r4, r2
	int i;
	volatile uint32_t delay = 50000; // FIXME: original was 500, fix for horrible crystals. @Eric
1a002c1a:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002c1e:	9309      	str	r3, [sp, #36]	; 0x24
	uint32_t direct = 0, pdivide = 0;
	PLL_PARAM_T ppll;

	if (clkin == CLKIN_CRYSTAL) {
1a002c20:	2806      	cmp	r0, #6
1a002c22:	d018      	beq.n	1a002c56 <Chip_SetupCoreClock+0x46>
		/* Switch main system clocking to crystal */
		Chip_Clock_EnableCrystal();
	}
	Chip_Clock_SetBaseClock(CLK_BASE_MX, clkin, true, false);
1a002c24:	2300      	movs	r3, #0
1a002c26:	2201      	movs	r2, #1
1a002c28:	4629      	mov	r1, r5
1a002c2a:	2004      	movs	r0, #4
1a002c2c:	f7ff ff4c 	bl	1a002ac8 <Chip_Clock_SetBaseClock>
 * Saves power if the main PLL is not needed.
 */
__STATIC_INLINE void Chip_Clock_DisableMainPLL(void)
{
	/* power down main PLL */
	LPC_CGU->PLL1_CTRL |= 1;
1a002c30:	4a4a      	ldr	r2, [pc, #296]	; (1a002d5c <Chip_SetupCoreClock+0x14c>)
1a002c32:	6c53      	ldr	r3, [r2, #68]	; 0x44
1a002c34:	f043 0301 	orr.w	r3, r3, #1
1a002c38:	6453      	str	r3, [r2, #68]	; 0x44
	Chip_Clock_DisableMainPLL(); /* Disable PLL */

	/* Calculate the PLL Parameters */
	ppll.srcin = clkin;
1a002c3a:	f88d 5008 	strb.w	r5, [sp, #8]
	Chip_Clock_CalcMainPLLValue(core_freq, &ppll);
1a002c3e:	a901      	add	r1, sp, #4
1a002c40:	4630      	mov	r0, r6
1a002c42:	f7ff febb 	bl	1a0029bc <Chip_Clock_CalcMainPLLValue>

	if (core_freq > 110000000UL) {
1a002c46:	4b46      	ldr	r3, [pc, #280]	; (1a002d60 <Chip_SetupCoreClock+0x150>)
1a002c48:	429e      	cmp	r6, r3
1a002c4a:	d916      	bls.n	1a002c7a <Chip_SetupCoreClock+0x6a>
		if (ppll.ctrl & (1 << 6)) {
1a002c4c:	9b01      	ldr	r3, [sp, #4]
1a002c4e:	f013 0f40 	tst.w	r3, #64	; 0x40
1a002c52:	d003      	beq.n	1a002c5c <Chip_SetupCoreClock+0x4c>
			while(1);		// to run in integer mode above 110 MHz, you need to use IDIV clock to boot strap CPU to that freq
1a002c54:	e7fe      	b.n	1a002c54 <Chip_SetupCoreClock+0x44>
		Chip_Clock_EnableCrystal();
1a002c56:	f7ff fe13 	bl	1a002880 <Chip_Clock_EnableCrystal>
1a002c5a:	e7e3      	b.n	1a002c24 <Chip_SetupCoreClock+0x14>
		} else if (ppll.ctrl & (1 << 7)){
1a002c5c:	f013 0f80 	tst.w	r3, #128	; 0x80
1a002c60:	d005      	beq.n	1a002c6e <Chip_SetupCoreClock+0x5e>
			direct = 1;
			ppll.ctrl &= ~(1 << 7);
1a002c62:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a002c66:	9301      	str	r3, [sp, #4]
	uint32_t direct = 0, pdivide = 0;
1a002c68:	2500      	movs	r5, #0
			direct = 1;
1a002c6a:	2601      	movs	r6, #1
1a002c6c:	e007      	b.n	1a002c7e <Chip_SetupCoreClock+0x6e>
		} else {
			pdivide = 1;
			ppll.psel++;
1a002c6e:	9b04      	ldr	r3, [sp, #16]
1a002c70:	3301      	adds	r3, #1
1a002c72:	9304      	str	r3, [sp, #16]
			pdivide = 1;
1a002c74:	2501      	movs	r5, #1
	uint32_t direct = 0, pdivide = 0;
1a002c76:	2600      	movs	r6, #0
1a002c78:	e001      	b.n	1a002c7e <Chip_SetupCoreClock+0x6e>
1a002c7a:	2500      	movs	r5, #0
1a002c7c:	462e      	mov	r6, r5
 * Make sure the main PLL is enabled.
 */
__STATIC_INLINE void Chip_Clock_SetupMainPLL(const PLL_PARAM_T *ppll)
{
	/* power up main PLL */
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002c7e:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002c82:	9b01      	ldr	r3, [sp, #4]
1a002c84:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002c88:	9a05      	ldr	r2, [sp, #20]
1a002c8a:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002c8e:	9a03      	ldr	r2, [sp, #12]
1a002c90:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002c94:	9a04      	ldr	r2, [sp, #16]
1a002c96:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002c9a:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002c9e:	4a2f      	ldr	r2, [pc, #188]	; (1a002d5c <Chip_SetupCoreClock+0x14c>)
1a002ca0:	6453      	str	r3, [r2, #68]	; 0x44
 * @note	The main PLL should be locked prior to using it as a clock input for a base clock.
 */
__STATIC_INLINE int Chip_Clock_MainPLLLocked(void)
{
	/* Return true if locked */
	return (LPC_CGU->PLL1_STAT & 1) != 0;
1a002ca2:	4b2e      	ldr	r3, [pc, #184]	; (1a002d5c <Chip_SetupCoreClock+0x14c>)
1a002ca4:	6c1b      	ldr	r3, [r3, #64]	; 0x40

	/* Setup and start the PLL */
	Chip_Clock_SetupMainPLL(&ppll);

	/* Wait for the PLL to lock */
	while(!Chip_Clock_MainPLLLocked()) {}
1a002ca6:	f013 0f01 	tst.w	r3, #1
1a002caa:	d0fa      	beq.n	1a002ca2 <Chip_SetupCoreClock+0x92>

	/* Set core clock base as PLL1 */
	Chip_Clock_SetBaseClock(CLK_BASE_MX, CLKIN_MAINPLL, true, false);
1a002cac:	2300      	movs	r3, #0
1a002cae:	2201      	movs	r2, #1
1a002cb0:	2109      	movs	r1, #9
1a002cb2:	2004      	movs	r0, #4
1a002cb4:	f7ff ff08 	bl	1a002ac8 <Chip_Clock_SetBaseClock>

	if (direct) {
1a002cb8:	b306      	cbz	r6, 1a002cfc <Chip_SetupCoreClock+0xec>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002cba:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002cbe:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize*/
1a002cc0:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002cc2:	1e5a      	subs	r2, r3, #1
1a002cc4:	9209      	str	r2, [sp, #36]	; 0x24
1a002cc6:	2b00      	cmp	r3, #0
1a002cc8:	d1fa      	bne.n	1a002cc0 <Chip_SetupCoreClock+0xb0>
		ppll.ctrl |= 1 << 7;
1a002cca:	9b01      	ldr	r3, [sp, #4]
1a002ccc:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a002cd0:	9301      	str	r3, [sp, #4]
    LPC_CGU->PLL1_CTRL = ppll->ctrl | ((uint32_t) ppll->srcin << 24) | (ppll->msel << 16) | (ppll->nsel << 12) | (ppll->psel << 8) | ( 1 << 11);	
1a002cd2:	f89d 2008 	ldrb.w	r2, [sp, #8]
1a002cd6:	ea43 6302 	orr.w	r3, r3, r2, lsl #24
1a002cda:	9a05      	ldr	r2, [sp, #20]
1a002cdc:	ea43 4302 	orr.w	r3, r3, r2, lsl #16
1a002ce0:	9a03      	ldr	r2, [sp, #12]
1a002ce2:	ea43 3302 	orr.w	r3, r3, r2, lsl #12
1a002ce6:	9a04      	ldr	r2, [sp, #16]
1a002ce8:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002cec:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002cf0:	4a1a      	ldr	r2, [pc, #104]	; (1a002d5c <Chip_SetupCoreClock+0x14c>)
1a002cf2:	6453      	str	r3, [r2, #68]	; 0x44
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
		ppll.psel--;
		Chip_Clock_SetupMainPLL(&ppll); /* Set PDIV to operate at full frequency */
	}

	if (setbase) {
1a002cf4:	2c00      	cmp	r4, #0
1a002cf6:	d12e      	bne.n	1a002d56 <Chip_SetupCoreClock+0x146>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
									InitClkStates[i].autoblock_enab, InitClkStates[i].powerdn);
		}
	}
}
1a002cf8:	b00a      	add	sp, #40	; 0x28
1a002cfa:	bd70      	pop	{r4, r5, r6, pc}
	} else if (pdivide) {
1a002cfc:	2d00      	cmp	r5, #0
1a002cfe:	d0f9      	beq.n	1a002cf4 <Chip_SetupCoreClock+0xe4>
		delay = 50000; // FIXME: original was 1000, fix for horrible crystals. @Eric
1a002d00:	f24c 3350 	movw	r3, #50000	; 0xc350
1a002d04:	9309      	str	r3, [sp, #36]	; 0x24
		while(delay --){} /* Wait for approx 50 uSec -- for power supply to stabilize */
1a002d06:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a002d08:	1e5a      	subs	r2, r3, #1
1a002d0a:	9209      	str	r2, [sp, #36]	; 0x24
1a002d0c:	2b00      	cmp	r3, #0
1a002d0e:	d1fa      	bne.n	1a002d06 <Chip_SetupCoreClock+0xf6>
		ppll.psel--;
1a002d10:	9b04      	ldr	r3, [sp, #16]
1a002d12:	1e5a      	subs	r2, r3, #1
1a002d14:	9204      	str	r2, [sp, #16]
1a002d16:	f89d 1008 	ldrb.w	r1, [sp, #8]
1a002d1a:	9b01      	ldr	r3, [sp, #4]
1a002d1c:	ea43 6301 	orr.w	r3, r3, r1, lsl #24
1a002d20:	9905      	ldr	r1, [sp, #20]
1a002d22:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002d26:	9903      	ldr	r1, [sp, #12]
1a002d28:	ea43 3301 	orr.w	r3, r3, r1, lsl #12
1a002d2c:	ea43 2302 	orr.w	r3, r3, r2, lsl #8
1a002d30:	f443 6300 	orr.w	r3, r3, #2048	; 0x800
1a002d34:	4a09      	ldr	r2, [pc, #36]	; (1a002d5c <Chip_SetupCoreClock+0x14c>)
1a002d36:	6453      	str	r3, [r2, #68]	; 0x44
}
1a002d38:	e7dc      	b.n	1a002cf4 <Chip_SetupCoreClock+0xe4>
			Chip_Clock_SetBaseClock(InitClkStates[i].clk, InitClkStates[i].clkin,
1a002d3a:	480a      	ldr	r0, [pc, #40]	; (1a002d64 <Chip_SetupCoreClock+0x154>)
1a002d3c:	eb00 0184 	add.w	r1, r0, r4, lsl #2
1a002d40:	78cb      	ldrb	r3, [r1, #3]
1a002d42:	788a      	ldrb	r2, [r1, #2]
1a002d44:	7849      	ldrb	r1, [r1, #1]
1a002d46:	f810 0024 	ldrb.w	r0, [r0, r4, lsl #2]
1a002d4a:	f7ff febd 	bl	1a002ac8 <Chip_Clock_SetBaseClock>
		for (i = 0; i < (sizeof(InitClkStates) / sizeof(InitClkStates[0])); i++) {
1a002d4e:	3401      	adds	r4, #1
1a002d50:	2c11      	cmp	r4, #17
1a002d52:	d9f2      	bls.n	1a002d3a <Chip_SetupCoreClock+0x12a>
1a002d54:	e7d0      	b.n	1a002cf8 <Chip_SetupCoreClock+0xe8>
1a002d56:	2400      	movs	r4, #0
1a002d58:	e7fa      	b.n	1a002d50 <Chip_SetupCoreClock+0x140>
1a002d5a:	bf00      	nop
1a002d5c:	40050000 	.word	0x40050000
1a002d60:	068e7780 	.word	0x068e7780
1a002d64:	1a004ca4 	.word	0x1a004ca4

1a002d68 <Chip_GPIO_Init>:
 ****************************************************************************/

/* Initialize GPIO block */
void Chip_GPIO_Init(LPC_GPIO_T *pGPIO)
{
}
1a002d68:	4770      	bx	lr
1a002d6a:	Address 0x000000001a002d6a is out of bounds.


1a002d6c <Chip_I2C_EventHandler>:
{
	struct i2c_interface *iic = &i2c[id];
	volatile I2C_STATUS_T *stat;

	/* Only WAIT event needs to be handled */
	if (event != I2C_EVENT_WAIT) {
1a002d6c:	2901      	cmp	r1, #1
1a002d6e:	d109      	bne.n	1a002d84 <Chip_I2C_EventHandler+0x18>
		return;
	}

	stat = &iic->mXfer->status;
1a002d70:	ebc0 00c0 	rsb	r0, r0, r0, lsl #3
1a002d74:	4b04      	ldr	r3, [pc, #16]	; (1a002d88 <Chip_I2C_EventHandler+0x1c>)
1a002d76:	eb03 0080 	add.w	r0, r3, r0, lsl #2
1a002d7a:	6902      	ldr	r2, [r0, #16]
	/* Wait for the status to change */
	while (*stat == I2C_STATUS_BUSY) {}
1a002d7c:	7d13      	ldrb	r3, [r2, #20]
1a002d7e:	b2db      	uxtb	r3, r3
1a002d80:	2b04      	cmp	r3, #4
1a002d82:	d0fb      	beq.n	1a002d7c <Chip_I2C_EventHandler+0x10>
}
1a002d84:	4770      	bx	lr
1a002d86:	bf00      	nop
1a002d88:	1000000c 	.word	0x1000000c

1a002d8c <Chip_I2C_Init>:
	}
}

/* Initializes the LPC_I2C peripheral with specified parameter */
void Chip_I2C_Init(I2C_ID_T id)
{
1a002d8c:	b570      	push	{r4, r5, r6, lr}
1a002d8e:	4604      	mov	r4, r0
	Chip_Clock_Enable(i2c[id].clk);
1a002d90:	4e07      	ldr	r6, [pc, #28]	; (1a002db0 <Chip_I2C_Init+0x24>)
1a002d92:	00c5      	lsls	r5, r0, #3
1a002d94:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a002d98:	eb06 0383 	add.w	r3, r6, r3, lsl #2
1a002d9c:	8898      	ldrh	r0, [r3, #4]
1a002d9e:	f7ff fef7 	bl	1a002b90 <Chip_Clock_Enable>
	enableClk(id);

	/* Set I2C operation to default */
	LPC_I2Cx(id)->CONCLR = (I2C_CON_AA | I2C_CON_SI | I2C_CON_STA | I2C_CON_I2EN);
1a002da2:	1b2c      	subs	r4, r5, r4
1a002da4:	f856 3024 	ldr.w	r3, [r6, r4, lsl #2]
1a002da8:	226c      	movs	r2, #108	; 0x6c
1a002daa:	619a      	str	r2, [r3, #24]
}
1a002dac:	bd70      	pop	{r4, r5, r6, pc}
1a002dae:	bf00      	nop
1a002db0:	1000000c 	.word	0x1000000c

1a002db4 <Chip_I2C_SetClockRate>:
	disableClk(id);
}

/* Set up clock rate for LPC_I2C peripheral */
void Chip_I2C_SetClockRate(I2C_ID_T id, uint32_t clockrate)
{
1a002db4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a002db8:	4604      	mov	r4, r0
1a002dba:	4688      	mov	r8, r1
	return Chip_Clock_GetRate(i2c[id].clk);
1a002dbc:	4d0b      	ldr	r5, [pc, #44]	; (1a002dec <Chip_I2C_SetClockRate+0x38>)
1a002dbe:	00c6      	lsls	r6, r0, #3
1a002dc0:	ebc0 03c0 	rsb	r3, r0, r0, lsl #3
1a002dc4:	009f      	lsls	r7, r3, #2
1a002dc6:	eb05 0383 	add.w	r3, r5, r3, lsl #2
1a002dca:	8898      	ldrh	r0, [r3, #4]
1a002dcc:	f7ff fefa 	bl	1a002bc4 <Chip_Clock_GetRate>
	uint32_t SCLValue;

	SCLValue = (getClkRate(id) / clockrate);
1a002dd0:	fbb0 f1f8 	udiv	r1, r0, r8
	LPC_I2Cx(id)->SCLH = (uint32_t) (SCLValue >> 1);
1a002dd4:	59eb      	ldr	r3, [r5, r7]
1a002dd6:	084a      	lsrs	r2, r1, #1
1a002dd8:	611a      	str	r2, [r3, #16]
	LPC_I2Cx(id)->SCLL = (uint32_t) (SCLValue - LPC_I2Cx(id)->SCLH);
1a002dda:	1b34      	subs	r4, r6, r4
1a002ddc:	f855 3024 	ldr.w	r3, [r5, r4, lsl #2]
1a002de0:	6918      	ldr	r0, [r3, #16]
1a002de2:	1a09      	subs	r1, r1, r0
1a002de4:	6159      	str	r1, [r3, #20]
}
1a002de6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a002dea:	bf00      	nop
1a002dec:	1000000c 	.word	0x1000000c

1a002df0 <Chip_SSP_GetClockIndex>:
/* Returns clock index for the register interface */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002df0:	4b03      	ldr	r3, [pc, #12]	; (1a002e00 <Chip_SSP_GetClockIndex+0x10>)
1a002df2:	4298      	cmp	r0, r3
1a002df4:	d001      	beq.n	1a002dfa <Chip_SSP_GetClockIndex+0xa>
		clkSSP = CLK_MX_SSP1;
	}
	else {
		clkSSP = CLK_MX_SSP0;
1a002df6:	2083      	movs	r0, #131	; 0x83
	}

	return clkSSP;
}
1a002df8:	4770      	bx	lr
		clkSSP = CLK_MX_SSP1;
1a002dfa:	20a5      	movs	r0, #165	; 0xa5
1a002dfc:	4770      	bx	lr
1a002dfe:	bf00      	nop
1a002e00:	400c5000 	.word	0x400c5000

1a002e04 <Chip_SSP_GetPeriphClockIndex>:
/* Returns clock index for the peripheral block */
STATIC CHIP_CCU_CLK_T Chip_SSP_GetPeriphClockIndex(LPC_SSP_T *pSSP)
{
	CHIP_CCU_CLK_T clkSSP;

	if (pSSP == LPC_SSP1) {
1a002e04:	4b04      	ldr	r3, [pc, #16]	; (1a002e18 <Chip_SSP_GetPeriphClockIndex+0x14>)
1a002e06:	4298      	cmp	r0, r3
1a002e08:	d002      	beq.n	1a002e10 <Chip_SSP_GetPeriphClockIndex+0xc>
		clkSSP = CLK_APB2_SSP1;
	}
	else {
		clkSSP = CLK_APB0_SSP0;
1a002e0a:	f240 2002 	movw	r0, #514	; 0x202
	}

	return clkSSP;
}
1a002e0e:	4770      	bx	lr
		clkSSP = CLK_APB2_SSP1;
1a002e10:	f44f 70f1 	mov.w	r0, #482	; 0x1e2
1a002e14:	4770      	bx	lr
1a002e16:	bf00      	nop
1a002e18:	400c5000 	.word	0x400c5000

1a002e1c <Chip_SSP_SetClockRate>:

/*Set up output clocks per bit for SSP bus*/
void Chip_SSP_SetClockRate(LPC_SSP_T *pSSP, uint32_t clk_rate, uint32_t prescale)
{
	uint32_t temp;
	temp = pSSP->CR0 & (~(SSP_CR0_SCR(0xFF)));
1a002e1c:	6803      	ldr	r3, [r0, #0]
1a002e1e:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
	pSSP->CR0 = temp | (SSP_CR0_SCR(clk_rate));
1a002e22:	0209      	lsls	r1, r1, #8
1a002e24:	b289      	uxth	r1, r1
1a002e26:	4319      	orrs	r1, r3
1a002e28:	6001      	str	r1, [r0, #0]
	pSSP->CPSR = prescale;
1a002e2a:	6102      	str	r2, [r0, #16]
}
1a002e2c:	4770      	bx	lr

1a002e2e <Chip_SSP_SetBitRate>:
	}
}

/* Set the clock frequency for SSP interface */
void Chip_SSP_SetBitRate(LPC_SSP_T *pSSP, uint32_t bitRate)
{
1a002e2e:	b570      	push	{r4, r5, r6, lr}
1a002e30:	4606      	mov	r6, r0
1a002e32:	460c      	mov	r4, r1
	uint32_t ssp_clk, cr0_div, cmp_clk, prescale;

	ssp_clk = Chip_Clock_GetRate(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002e34:	f7ff ffe6 	bl	1a002e04 <Chip_SSP_GetPeriphClockIndex>
1a002e38:	f7ff fec4 	bl	1a002bc4 <Chip_Clock_GetRate>

	cr0_div = 0;
	cmp_clk = 0xFFFFFFFF;
	prescale = 2;
1a002e3c:	2202      	movs	r2, #2
	cmp_clk = 0xFFFFFFFF;
1a002e3e:	f04f 33ff 	mov.w	r3, #4294967295	; 0xffffffff
	cr0_div = 0;
1a002e42:	2100      	movs	r1, #0

	while (cmp_clk > bitRate) {
1a002e44:	e000      	b.n	1a002e48 <Chip_SSP_SetBitRate+0x1a>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
		if (cmp_clk > bitRate) {
			cr0_div++;
1a002e46:	4629      	mov	r1, r5
	while (cmp_clk > bitRate) {
1a002e48:	42a3      	cmp	r3, r4
1a002e4a:	d90b      	bls.n	1a002e64 <Chip_SSP_SetBitRate+0x36>
		cmp_clk = ssp_clk / ((cr0_div + 1) * prescale);
1a002e4c:	1c4d      	adds	r5, r1, #1
1a002e4e:	fb01 2302 	mla	r3, r1, r2, r2
1a002e52:	fbb0 f3f3 	udiv	r3, r0, r3
		if (cmp_clk > bitRate) {
1a002e56:	429c      	cmp	r4, r3
1a002e58:	d2f6      	bcs.n	1a002e48 <Chip_SSP_SetBitRate+0x1a>
			if (cr0_div > 0xFF) {
1a002e5a:	2dff      	cmp	r5, #255	; 0xff
1a002e5c:	d9f3      	bls.n	1a002e46 <Chip_SSP_SetBitRate+0x18>
				cr0_div = 0;
				prescale += 2;
1a002e5e:	3202      	adds	r2, #2
				cr0_div = 0;
1a002e60:	2100      	movs	r1, #0
1a002e62:	e7f1      	b.n	1a002e48 <Chip_SSP_SetBitRate+0x1a>
			}
		}
	}

	Chip_SSP_SetClockRate(pSSP, cr0_div, prescale);
1a002e64:	4630      	mov	r0, r6
1a002e66:	f7ff ffd9 	bl	1a002e1c <Chip_SSP_SetClockRate>
}
1a002e6a:	bd70      	pop	{r4, r5, r6, pc}

1a002e6c <Chip_SSP_Init>:

/* Initialize the SSP */
void Chip_SSP_Init(LPC_SSP_T *pSSP)
{
1a002e6c:	b510      	push	{r4, lr}
1a002e6e:	4604      	mov	r4, r0
	Chip_Clock_Enable(Chip_SSP_GetClockIndex(pSSP));
1a002e70:	f7ff ffbe 	bl	1a002df0 <Chip_SSP_GetClockIndex>
1a002e74:	f7ff fe8c 	bl	1a002b90 <Chip_Clock_Enable>
	Chip_Clock_Enable(Chip_SSP_GetPeriphClockIndex(pSSP));
1a002e78:	4620      	mov	r0, r4
1a002e7a:	f7ff ffc3 	bl	1a002e04 <Chip_SSP_GetPeriphClockIndex>
1a002e7e:	f7ff fe87 	bl	1a002b90 <Chip_Clock_Enable>
	pSSP->CR1 = (pSSP->CR1 & ~(1 << 2)) | mode;
1a002e82:	6863      	ldr	r3, [r4, #4]
1a002e84:	f023 0304 	bic.w	r3, r3, #4
1a002e88:	6063      	str	r3, [r4, #4]
	pSSP->CR0 = (pSSP->CR0 & ~0xFF) | bits | frameFormat | clockMode;
1a002e8a:	6823      	ldr	r3, [r4, #0]
1a002e8c:	f023 03ff 	bic.w	r3, r3, #255	; 0xff
1a002e90:	f043 0307 	orr.w	r3, r3, #7
1a002e94:	6023      	str	r3, [r4, #0]

	Chip_SSP_Set_Mode(pSSP, SSP_MODE_MASTER);
	Chip_SSP_SetFormat(pSSP, SSP_BITS_8, SSP_FRAMEFORMAT_SPI, SSP_CLOCK_CPHA0_CPOL0);
	Chip_SSP_SetBitRate(pSSP, 100000);
1a002e96:	4902      	ldr	r1, [pc, #8]	; (1a002ea0 <Chip_SSP_Init+0x34>)
1a002e98:	4620      	mov	r0, r4
1a002e9a:	f7ff ffc8 	bl	1a002e2e <Chip_SSP_SetBitRate>
}
1a002e9e:	bd10      	pop	{r4, pc}
1a002ea0:	000186a0 	.word	0x000186a0

1a002ea4 <SystemInit>:
 */

#include <board.h>

void SystemInit(void)
{
1a002ea4:	b508      	push	{r3, lr}
   extern void * const g_pfnVectors[];
   SCB->VTOR = (unsigned int) &g_pfnVectors;
1a002ea6:	4a0b      	ldr	r2, [pc, #44]	; (1a002ed4 <SystemInit+0x30>)
1a002ea8:	4b0b      	ldr	r3, [pc, #44]	; (1a002ed8 <SystemInit+0x34>)
1a002eaa:	609a      	str	r2, [r3, #8]
 */
__STATIC_INLINE uint32_t SCB_GetFPUType(void)
{
  uint32_t mvfr0;

  mvfr0 = FPU->MVFR0;
1a002eac:	f503 730c 	add.w	r3, r3, #560	; 0x230
1a002eb0:	691b      	ldr	r3, [r3, #16]
  if      ((mvfr0 & (FPU_MVFR0_Single_precision_Msk | FPU_MVFR0_Double_precision_Msk)) == 0x020U)
1a002eb2:	f403 637f 	and.w	r3, r3, #4080	; 0xff0
1a002eb6:	2b20      	cmp	r3, #32
1a002eb8:	d004      	beq.n	1a002ec4 <SystemInit+0x20>

   if (SCB_GetFPUType() > 0)
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */

   /* Board specific SystemInit */
   Board_SystemInit();
1a002eba:	f7ff fac5 	bl	1a002448 <Board_SystemInit>
   Board_Init();
1a002ebe:	f7ff fa4b 	bl	1a002358 <Board_Init>
}
1a002ec2:	bd08      	pop	{r3, pc}
      SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
1a002ec4:	4a04      	ldr	r2, [pc, #16]	; (1a002ed8 <SystemInit+0x34>)
1a002ec6:	f8d2 3088 	ldr.w	r3, [r2, #136]	; 0x88
1a002eca:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
1a002ece:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88
1a002ed2:	e7f2      	b.n	1a002eba <SystemInit+0x16>
1a002ed4:	1a000000 	.word	0x1a000000
1a002ed8:	e000ed00 	.word	0xe000ed00

1a002edc <USB0_IRQHandler>:
/**
 * @brief   Handle interrupt from USB
 * @return  Nothing
 */
#ifndef USB_HOST_ONLY // Parche para envitar conflictos con biblioteca host
void USB_IRQHandler(void){
1a002edc:	b508      	push	{r3, lr}
   USBD_API->hw->ISR(g_hUsb);
1a002ede:	4b04      	ldr	r3, [pc, #16]	; (1a002ef0 <USB0_IRQHandler+0x14>)
1a002ee0:	681b      	ldr	r3, [r3, #0]
1a002ee2:	681b      	ldr	r3, [r3, #0]
1a002ee4:	68db      	ldr	r3, [r3, #12]
1a002ee6:	4a03      	ldr	r2, [pc, #12]	; (1a002ef4 <USB0_IRQHandler+0x18>)
1a002ee8:	6810      	ldr	r0, [r2, #0]
1a002eea:	4798      	blx	r3
}
1a002eec:	bd08      	pop	{r3, pc}
1a002eee:	bf00      	nop
1a002ef0:	10002c14 	.word	0x10002c14
1a002ef4:	10002bbc 	.word	0x10002bbc

1a002ef8 <__aeabi_uldivmod>:
1a002ef8:	b953      	cbnz	r3, 1a002f10 <__aeabi_uldivmod+0x18>
1a002efa:	b94a      	cbnz	r2, 1a002f10 <__aeabi_uldivmod+0x18>
1a002efc:	2900      	cmp	r1, #0
1a002efe:	bf08      	it	eq
1a002f00:	2800      	cmpeq	r0, #0
1a002f02:	bf1c      	itt	ne
1a002f04:	f04f 31ff 	movne.w	r1, #4294967295	; 0xffffffff
1a002f08:	f04f 30ff 	movne.w	r0, #4294967295	; 0xffffffff
1a002f0c:	f000 b96e 	b.w	1a0031ec <__aeabi_idiv0>
1a002f10:	f1ad 0c08 	sub.w	ip, sp, #8
1a002f14:	e96d ce04 	strd	ip, lr, [sp, #-16]!
1a002f18:	f000 f806 	bl	1a002f28 <__udivmoddi4>
1a002f1c:	f8dd e004 	ldr.w	lr, [sp, #4]
1a002f20:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
1a002f24:	b004      	add	sp, #16
1a002f26:	4770      	bx	lr

1a002f28 <__udivmoddi4>:
1a002f28:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a002f2c:	9d08      	ldr	r5, [sp, #32]
1a002f2e:	4604      	mov	r4, r0
1a002f30:	468c      	mov	ip, r1
1a002f32:	2b00      	cmp	r3, #0
1a002f34:	f040 8083 	bne.w	1a00303e <__udivmoddi4+0x116>
1a002f38:	428a      	cmp	r2, r1
1a002f3a:	4617      	mov	r7, r2
1a002f3c:	d947      	bls.n	1a002fce <__udivmoddi4+0xa6>
1a002f3e:	fab2 f282 	clz	r2, r2
1a002f42:	b142      	cbz	r2, 1a002f56 <__udivmoddi4+0x2e>
1a002f44:	f1c2 0020 	rsb	r0, r2, #32
1a002f48:	fa24 f000 	lsr.w	r0, r4, r0
1a002f4c:	4091      	lsls	r1, r2
1a002f4e:	4097      	lsls	r7, r2
1a002f50:	ea40 0c01 	orr.w	ip, r0, r1
1a002f54:	4094      	lsls	r4, r2
1a002f56:	ea4f 4817 	mov.w	r8, r7, lsr #16
1a002f5a:	0c23      	lsrs	r3, r4, #16
1a002f5c:	fbbc f6f8 	udiv	r6, ip, r8
1a002f60:	fa1f fe87 	uxth.w	lr, r7
1a002f64:	fb08 c116 	mls	r1, r8, r6, ip
1a002f68:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a002f6c:	fb06 f10e 	mul.w	r1, r6, lr
1a002f70:	4299      	cmp	r1, r3
1a002f72:	d909      	bls.n	1a002f88 <__udivmoddi4+0x60>
1a002f74:	18fb      	adds	r3, r7, r3
1a002f76:	f106 30ff 	add.w	r0, r6, #4294967295	; 0xffffffff
1a002f7a:	f080 8119 	bcs.w	1a0031b0 <__udivmoddi4+0x288>
1a002f7e:	4299      	cmp	r1, r3
1a002f80:	f240 8116 	bls.w	1a0031b0 <__udivmoddi4+0x288>
1a002f84:	3e02      	subs	r6, #2
1a002f86:	443b      	add	r3, r7
1a002f88:	1a5b      	subs	r3, r3, r1
1a002f8a:	b2a4      	uxth	r4, r4
1a002f8c:	fbb3 f0f8 	udiv	r0, r3, r8
1a002f90:	fb08 3310 	mls	r3, r8, r0, r3
1a002f94:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
1a002f98:	fb00 fe0e 	mul.w	lr, r0, lr
1a002f9c:	45a6      	cmp	lr, r4
1a002f9e:	d909      	bls.n	1a002fb4 <__udivmoddi4+0x8c>
1a002fa0:	193c      	adds	r4, r7, r4
1a002fa2:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a002fa6:	f080 8105 	bcs.w	1a0031b4 <__udivmoddi4+0x28c>
1a002faa:	45a6      	cmp	lr, r4
1a002fac:	f240 8102 	bls.w	1a0031b4 <__udivmoddi4+0x28c>
1a002fb0:	3802      	subs	r0, #2
1a002fb2:	443c      	add	r4, r7
1a002fb4:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
1a002fb8:	eba4 040e 	sub.w	r4, r4, lr
1a002fbc:	2600      	movs	r6, #0
1a002fbe:	b11d      	cbz	r5, 1a002fc8 <__udivmoddi4+0xa0>
1a002fc0:	40d4      	lsrs	r4, r2
1a002fc2:	2300      	movs	r3, #0
1a002fc4:	e9c5 4300 	strd	r4, r3, [r5]
1a002fc8:	4631      	mov	r1, r6
1a002fca:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a002fce:	b902      	cbnz	r2, 1a002fd2 <__udivmoddi4+0xaa>
1a002fd0:	deff      	udf	#255	; 0xff
1a002fd2:	fab2 f282 	clz	r2, r2
1a002fd6:	2a00      	cmp	r2, #0
1a002fd8:	d150      	bne.n	1a00307c <__udivmoddi4+0x154>
1a002fda:	1bcb      	subs	r3, r1, r7
1a002fdc:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a002fe0:	fa1f f887 	uxth.w	r8, r7
1a002fe4:	2601      	movs	r6, #1
1a002fe6:	fbb3 fcfe 	udiv	ip, r3, lr
1a002fea:	0c21      	lsrs	r1, r4, #16
1a002fec:	fb0e 331c 	mls	r3, lr, ip, r3
1a002ff0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a002ff4:	fb08 f30c 	mul.w	r3, r8, ip
1a002ff8:	428b      	cmp	r3, r1
1a002ffa:	d907      	bls.n	1a00300c <__udivmoddi4+0xe4>
1a002ffc:	1879      	adds	r1, r7, r1
1a002ffe:	f10c 30ff 	add.w	r0, ip, #4294967295	; 0xffffffff
1a003002:	d202      	bcs.n	1a00300a <__udivmoddi4+0xe2>
1a003004:	428b      	cmp	r3, r1
1a003006:	f200 80e9 	bhi.w	1a0031dc <__udivmoddi4+0x2b4>
1a00300a:	4684      	mov	ip, r0
1a00300c:	1ac9      	subs	r1, r1, r3
1a00300e:	b2a3      	uxth	r3, r4
1a003010:	fbb1 f0fe 	udiv	r0, r1, lr
1a003014:	fb0e 1110 	mls	r1, lr, r0, r1
1a003018:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
1a00301c:	fb08 f800 	mul.w	r8, r8, r0
1a003020:	45a0      	cmp	r8, r4
1a003022:	d907      	bls.n	1a003034 <__udivmoddi4+0x10c>
1a003024:	193c      	adds	r4, r7, r4
1a003026:	f100 33ff 	add.w	r3, r0, #4294967295	; 0xffffffff
1a00302a:	d202      	bcs.n	1a003032 <__udivmoddi4+0x10a>
1a00302c:	45a0      	cmp	r8, r4
1a00302e:	f200 80d9 	bhi.w	1a0031e4 <__udivmoddi4+0x2bc>
1a003032:	4618      	mov	r0, r3
1a003034:	eba4 0408 	sub.w	r4, r4, r8
1a003038:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
1a00303c:	e7bf      	b.n	1a002fbe <__udivmoddi4+0x96>
1a00303e:	428b      	cmp	r3, r1
1a003040:	d909      	bls.n	1a003056 <__udivmoddi4+0x12e>
1a003042:	2d00      	cmp	r5, #0
1a003044:	f000 80b1 	beq.w	1a0031aa <__udivmoddi4+0x282>
1a003048:	2600      	movs	r6, #0
1a00304a:	e9c5 0100 	strd	r0, r1, [r5]
1a00304e:	4630      	mov	r0, r6
1a003050:	4631      	mov	r1, r6
1a003052:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003056:	fab3 f683 	clz	r6, r3
1a00305a:	2e00      	cmp	r6, #0
1a00305c:	d14a      	bne.n	1a0030f4 <__udivmoddi4+0x1cc>
1a00305e:	428b      	cmp	r3, r1
1a003060:	d302      	bcc.n	1a003068 <__udivmoddi4+0x140>
1a003062:	4282      	cmp	r2, r0
1a003064:	f200 80b8 	bhi.w	1a0031d8 <__udivmoddi4+0x2b0>
1a003068:	1a84      	subs	r4, r0, r2
1a00306a:	eb61 0103 	sbc.w	r1, r1, r3
1a00306e:	2001      	movs	r0, #1
1a003070:	468c      	mov	ip, r1
1a003072:	2d00      	cmp	r5, #0
1a003074:	d0a8      	beq.n	1a002fc8 <__udivmoddi4+0xa0>
1a003076:	e9c5 4c00 	strd	r4, ip, [r5]
1a00307a:	e7a5      	b.n	1a002fc8 <__udivmoddi4+0xa0>
1a00307c:	f1c2 0320 	rsb	r3, r2, #32
1a003080:	fa20 f603 	lsr.w	r6, r0, r3
1a003084:	4097      	lsls	r7, r2
1a003086:	fa01 f002 	lsl.w	r0, r1, r2
1a00308a:	ea4f 4e17 	mov.w	lr, r7, lsr #16
1a00308e:	40d9      	lsrs	r1, r3
1a003090:	4330      	orrs	r0, r6
1a003092:	0c03      	lsrs	r3, r0, #16
1a003094:	fbb1 f6fe 	udiv	r6, r1, lr
1a003098:	fa1f f887 	uxth.w	r8, r7
1a00309c:	fb0e 1116 	mls	r1, lr, r6, r1
1a0030a0:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
1a0030a4:	fb06 f108 	mul.w	r1, r6, r8
1a0030a8:	4299      	cmp	r1, r3
1a0030aa:	fa04 f402 	lsl.w	r4, r4, r2
1a0030ae:	d909      	bls.n	1a0030c4 <__udivmoddi4+0x19c>
1a0030b0:	18fb      	adds	r3, r7, r3
1a0030b2:	f106 3cff 	add.w	ip, r6, #4294967295	; 0xffffffff
1a0030b6:	f080 808d 	bcs.w	1a0031d4 <__udivmoddi4+0x2ac>
1a0030ba:	4299      	cmp	r1, r3
1a0030bc:	f240 808a 	bls.w	1a0031d4 <__udivmoddi4+0x2ac>
1a0030c0:	3e02      	subs	r6, #2
1a0030c2:	443b      	add	r3, r7
1a0030c4:	1a5b      	subs	r3, r3, r1
1a0030c6:	b281      	uxth	r1, r0
1a0030c8:	fbb3 f0fe 	udiv	r0, r3, lr
1a0030cc:	fb0e 3310 	mls	r3, lr, r0, r3
1a0030d0:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
1a0030d4:	fb00 f308 	mul.w	r3, r0, r8
1a0030d8:	428b      	cmp	r3, r1
1a0030da:	d907      	bls.n	1a0030ec <__udivmoddi4+0x1c4>
1a0030dc:	1879      	adds	r1, r7, r1
1a0030de:	f100 3cff 	add.w	ip, r0, #4294967295	; 0xffffffff
1a0030e2:	d273      	bcs.n	1a0031cc <__udivmoddi4+0x2a4>
1a0030e4:	428b      	cmp	r3, r1
1a0030e6:	d971      	bls.n	1a0031cc <__udivmoddi4+0x2a4>
1a0030e8:	3802      	subs	r0, #2
1a0030ea:	4439      	add	r1, r7
1a0030ec:	1acb      	subs	r3, r1, r3
1a0030ee:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
1a0030f2:	e778      	b.n	1a002fe6 <__udivmoddi4+0xbe>
1a0030f4:	f1c6 0c20 	rsb	ip, r6, #32
1a0030f8:	fa03 f406 	lsl.w	r4, r3, r6
1a0030fc:	fa22 f30c 	lsr.w	r3, r2, ip
1a003100:	431c      	orrs	r4, r3
1a003102:	fa20 f70c 	lsr.w	r7, r0, ip
1a003106:	fa01 f306 	lsl.w	r3, r1, r6
1a00310a:	ea4f 4e14 	mov.w	lr, r4, lsr #16
1a00310e:	fa21 f10c 	lsr.w	r1, r1, ip
1a003112:	431f      	orrs	r7, r3
1a003114:	0c3b      	lsrs	r3, r7, #16
1a003116:	fbb1 f9fe 	udiv	r9, r1, lr
1a00311a:	fa1f f884 	uxth.w	r8, r4
1a00311e:	fb0e 1119 	mls	r1, lr, r9, r1
1a003122:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
1a003126:	fb09 fa08 	mul.w	sl, r9, r8
1a00312a:	458a      	cmp	sl, r1
1a00312c:	fa02 f206 	lsl.w	r2, r2, r6
1a003130:	fa00 f306 	lsl.w	r3, r0, r6
1a003134:	d908      	bls.n	1a003148 <__udivmoddi4+0x220>
1a003136:	1861      	adds	r1, r4, r1
1a003138:	f109 30ff 	add.w	r0, r9, #4294967295	; 0xffffffff
1a00313c:	d248      	bcs.n	1a0031d0 <__udivmoddi4+0x2a8>
1a00313e:	458a      	cmp	sl, r1
1a003140:	d946      	bls.n	1a0031d0 <__udivmoddi4+0x2a8>
1a003142:	f1a9 0902 	sub.w	r9, r9, #2
1a003146:	4421      	add	r1, r4
1a003148:	eba1 010a 	sub.w	r1, r1, sl
1a00314c:	b2bf      	uxth	r7, r7
1a00314e:	fbb1 f0fe 	udiv	r0, r1, lr
1a003152:	fb0e 1110 	mls	r1, lr, r0, r1
1a003156:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
1a00315a:	fb00 f808 	mul.w	r8, r0, r8
1a00315e:	45b8      	cmp	r8, r7
1a003160:	d907      	bls.n	1a003172 <__udivmoddi4+0x24a>
1a003162:	19e7      	adds	r7, r4, r7
1a003164:	f100 31ff 	add.w	r1, r0, #4294967295	; 0xffffffff
1a003168:	d22e      	bcs.n	1a0031c8 <__udivmoddi4+0x2a0>
1a00316a:	45b8      	cmp	r8, r7
1a00316c:	d92c      	bls.n	1a0031c8 <__udivmoddi4+0x2a0>
1a00316e:	3802      	subs	r0, #2
1a003170:	4427      	add	r7, r4
1a003172:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
1a003176:	eba7 0708 	sub.w	r7, r7, r8
1a00317a:	fba0 8902 	umull	r8, r9, r0, r2
1a00317e:	454f      	cmp	r7, r9
1a003180:	46c6      	mov	lr, r8
1a003182:	4649      	mov	r1, r9
1a003184:	d31a      	bcc.n	1a0031bc <__udivmoddi4+0x294>
1a003186:	d017      	beq.n	1a0031b8 <__udivmoddi4+0x290>
1a003188:	b15d      	cbz	r5, 1a0031a2 <__udivmoddi4+0x27a>
1a00318a:	ebb3 020e 	subs.w	r2, r3, lr
1a00318e:	eb67 0701 	sbc.w	r7, r7, r1
1a003192:	fa07 fc0c 	lsl.w	ip, r7, ip
1a003196:	40f2      	lsrs	r2, r6
1a003198:	ea4c 0202 	orr.w	r2, ip, r2
1a00319c:	40f7      	lsrs	r7, r6
1a00319e:	e9c5 2700 	strd	r2, r7, [r5]
1a0031a2:	2600      	movs	r6, #0
1a0031a4:	4631      	mov	r1, r6
1a0031a6:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a0031aa:	462e      	mov	r6, r5
1a0031ac:	4628      	mov	r0, r5
1a0031ae:	e70b      	b.n	1a002fc8 <__udivmoddi4+0xa0>
1a0031b0:	4606      	mov	r6, r0
1a0031b2:	e6e9      	b.n	1a002f88 <__udivmoddi4+0x60>
1a0031b4:	4618      	mov	r0, r3
1a0031b6:	e6fd      	b.n	1a002fb4 <__udivmoddi4+0x8c>
1a0031b8:	4543      	cmp	r3, r8
1a0031ba:	d2e5      	bcs.n	1a003188 <__udivmoddi4+0x260>
1a0031bc:	ebb8 0e02 	subs.w	lr, r8, r2
1a0031c0:	eb69 0104 	sbc.w	r1, r9, r4
1a0031c4:	3801      	subs	r0, #1
1a0031c6:	e7df      	b.n	1a003188 <__udivmoddi4+0x260>
1a0031c8:	4608      	mov	r0, r1
1a0031ca:	e7d2      	b.n	1a003172 <__udivmoddi4+0x24a>
1a0031cc:	4660      	mov	r0, ip
1a0031ce:	e78d      	b.n	1a0030ec <__udivmoddi4+0x1c4>
1a0031d0:	4681      	mov	r9, r0
1a0031d2:	e7b9      	b.n	1a003148 <__udivmoddi4+0x220>
1a0031d4:	4666      	mov	r6, ip
1a0031d6:	e775      	b.n	1a0030c4 <__udivmoddi4+0x19c>
1a0031d8:	4630      	mov	r0, r6
1a0031da:	e74a      	b.n	1a003072 <__udivmoddi4+0x14a>
1a0031dc:	f1ac 0c02 	sub.w	ip, ip, #2
1a0031e0:	4439      	add	r1, r7
1a0031e2:	e713      	b.n	1a00300c <__udivmoddi4+0xe4>
1a0031e4:	3802      	subs	r0, #2
1a0031e6:	443c      	add	r4, r7
1a0031e8:	e724      	b.n	1a003034 <__udivmoddi4+0x10c>
1a0031ea:	bf00      	nop

1a0031ec <__aeabi_idiv0>:
1a0031ec:	4770      	bx	lr
1a0031ee:	bf00      	nop

1a0031f0 <__sflush_r>:
1a0031f0:	898b      	ldrh	r3, [r1, #12]
1a0031f2:	071a      	lsls	r2, r3, #28
1a0031f4:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0031f8:	460c      	mov	r4, r1
1a0031fa:	4680      	mov	r8, r0
1a0031fc:	d441      	bmi.n	1a003282 <__sflush_r+0x92>
1a0031fe:	684a      	ldr	r2, [r1, #4]
1a003200:	2a00      	cmp	r2, #0
1a003202:	dd59      	ble.n	1a0032b8 <__sflush_r+0xc8>
1a003204:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a003206:	2e00      	cmp	r6, #0
1a003208:	d053      	beq.n	1a0032b2 <__sflush_r+0xc2>
1a00320a:	2200      	movs	r2, #0
1a00320c:	f8d8 5000 	ldr.w	r5, [r8]
1a003210:	6a21      	ldr	r1, [r4, #32]
1a003212:	f8c8 2000 	str.w	r2, [r8]
1a003216:	f413 5280 	ands.w	r2, r3, #4096	; 0x1000
1a00321a:	d151      	bne.n	1a0032c0 <__sflush_r+0xd0>
1a00321c:	2301      	movs	r3, #1
1a00321e:	4640      	mov	r0, r8
1a003220:	47b0      	blx	r6
1a003222:	1c43      	adds	r3, r0, #1
1a003224:	d05f      	beq.n	1a0032e6 <__sflush_r+0xf6>
1a003226:	89a3      	ldrh	r3, [r4, #12]
1a003228:	6ae6      	ldr	r6, [r4, #44]	; 0x2c
1a00322a:	6a21      	ldr	r1, [r4, #32]
1a00322c:	075f      	lsls	r7, r3, #29
1a00322e:	d505      	bpl.n	1a00323c <__sflush_r+0x4c>
1a003230:	6862      	ldr	r2, [r4, #4]
1a003232:	6b63      	ldr	r3, [r4, #52]	; 0x34
1a003234:	1a80      	subs	r0, r0, r2
1a003236:	b10b      	cbz	r3, 1a00323c <__sflush_r+0x4c>
1a003238:	6c23      	ldr	r3, [r4, #64]	; 0x40
1a00323a:	1ac0      	subs	r0, r0, r3
1a00323c:	4602      	mov	r2, r0
1a00323e:	2300      	movs	r3, #0
1a003240:	4640      	mov	r0, r8
1a003242:	47b0      	blx	r6
1a003244:	1c46      	adds	r6, r0, #1
1a003246:	d145      	bne.n	1a0032d4 <__sflush_r+0xe4>
1a003248:	f8d8 3000 	ldr.w	r3, [r8]
1a00324c:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a003250:	2b00      	cmp	r3, #0
1a003252:	d055      	beq.n	1a003300 <__sflush_r+0x110>
1a003254:	2b1d      	cmp	r3, #29
1a003256:	d001      	beq.n	1a00325c <__sflush_r+0x6c>
1a003258:	2b16      	cmp	r3, #22
1a00325a:	d15a      	bne.n	1a003312 <__sflush_r+0x122>
1a00325c:	6923      	ldr	r3, [r4, #16]
1a00325e:	2200      	movs	r2, #0
1a003260:	e9c4 3200 	strd	r3, r2, [r4]
1a003264:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a003266:	f8c8 5000 	str.w	r5, [r8]
1a00326a:	b311      	cbz	r1, 1a0032b2 <__sflush_r+0xc2>
1a00326c:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a003270:	4299      	cmp	r1, r3
1a003272:	d002      	beq.n	1a00327a <__sflush_r+0x8a>
1a003274:	4640      	mov	r0, r8
1a003276:	f000 faf9 	bl	1a00386c <_free_r>
1a00327a:	2000      	movs	r0, #0
1a00327c:	6360      	str	r0, [r4, #52]	; 0x34
1a00327e:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a003282:	690e      	ldr	r6, [r1, #16]
1a003284:	b1ae      	cbz	r6, 1a0032b2 <__sflush_r+0xc2>
1a003286:	680d      	ldr	r5, [r1, #0]
1a003288:	600e      	str	r6, [r1, #0]
1a00328a:	0799      	lsls	r1, r3, #30
1a00328c:	bf0c      	ite	eq
1a00328e:	6963      	ldreq	r3, [r4, #20]
1a003290:	2300      	movne	r3, #0
1a003292:	1bad      	subs	r5, r5, r6
1a003294:	60a3      	str	r3, [r4, #8]
1a003296:	e00a      	b.n	1a0032ae <__sflush_r+0xbe>
1a003298:	462b      	mov	r3, r5
1a00329a:	4632      	mov	r2, r6
1a00329c:	6aa7      	ldr	r7, [r4, #40]	; 0x28
1a00329e:	6a21      	ldr	r1, [r4, #32]
1a0032a0:	4640      	mov	r0, r8
1a0032a2:	47b8      	blx	r7
1a0032a4:	2800      	cmp	r0, #0
1a0032a6:	eba5 0500 	sub.w	r5, r5, r0
1a0032aa:	4406      	add	r6, r0
1a0032ac:	dd0a      	ble.n	1a0032c4 <__sflush_r+0xd4>
1a0032ae:	2d00      	cmp	r5, #0
1a0032b0:	dcf2      	bgt.n	1a003298 <__sflush_r+0xa8>
1a0032b2:	2000      	movs	r0, #0
1a0032b4:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0032b8:	6c0a      	ldr	r2, [r1, #64]	; 0x40
1a0032ba:	2a00      	cmp	r2, #0
1a0032bc:	dca2      	bgt.n	1a003204 <__sflush_r+0x14>
1a0032be:	e7f8      	b.n	1a0032b2 <__sflush_r+0xc2>
1a0032c0:	6d60      	ldr	r0, [r4, #84]	; 0x54
1a0032c2:	e7b3      	b.n	1a00322c <__sflush_r+0x3c>
1a0032c4:	89a3      	ldrh	r3, [r4, #12]
1a0032c6:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0032ca:	81a3      	strh	r3, [r4, #12]
1a0032cc:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0032d0:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0032d4:	6922      	ldr	r2, [r4, #16]
1a0032d6:	89a3      	ldrh	r3, [r4, #12]
1a0032d8:	6022      	str	r2, [r4, #0]
1a0032da:	2200      	movs	r2, #0
1a0032dc:	6062      	str	r2, [r4, #4]
1a0032de:	04da      	lsls	r2, r3, #19
1a0032e0:	d5c0      	bpl.n	1a003264 <__sflush_r+0x74>
1a0032e2:	6560      	str	r0, [r4, #84]	; 0x54
1a0032e4:	e7be      	b.n	1a003264 <__sflush_r+0x74>
1a0032e6:	f8d8 3000 	ldr.w	r3, [r8]
1a0032ea:	2b00      	cmp	r3, #0
1a0032ec:	d09b      	beq.n	1a003226 <__sflush_r+0x36>
1a0032ee:	2b1d      	cmp	r3, #29
1a0032f0:	d00c      	beq.n	1a00330c <__sflush_r+0x11c>
1a0032f2:	2b16      	cmp	r3, #22
1a0032f4:	d00a      	beq.n	1a00330c <__sflush_r+0x11c>
1a0032f6:	89a3      	ldrh	r3, [r4, #12]
1a0032f8:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0032fc:	81a3      	strh	r3, [r4, #12]
1a0032fe:	e7d9      	b.n	1a0032b4 <__sflush_r+0xc4>
1a003300:	6921      	ldr	r1, [r4, #16]
1a003302:	e9c4 1300 	strd	r1, r3, [r4]
1a003306:	04d3      	lsls	r3, r2, #19
1a003308:	d5ac      	bpl.n	1a003264 <__sflush_r+0x74>
1a00330a:	e7ea      	b.n	1a0032e2 <__sflush_r+0xf2>
1a00330c:	f8c8 5000 	str.w	r5, [r8]
1a003310:	e7cf      	b.n	1a0032b2 <__sflush_r+0xc2>
1a003312:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a003316:	81a2      	strh	r2, [r4, #12]
1a003318:	e7cc      	b.n	1a0032b4 <__sflush_r+0xc4>
1a00331a:	bf00      	nop

1a00331c <_fflush_r>:
1a00331c:	690b      	ldr	r3, [r1, #16]
1a00331e:	b323      	cbz	r3, 1a00336a <_fflush_r+0x4e>
1a003320:	b510      	push	{r4, lr}
1a003322:	4604      	mov	r4, r0
1a003324:	b082      	sub	sp, #8
1a003326:	b108      	cbz	r0, 1a00332c <_fflush_r+0x10>
1a003328:	6983      	ldr	r3, [r0, #24]
1a00332a:	b1bb      	cbz	r3, 1a00335c <_fflush_r+0x40>
1a00332c:	4b10      	ldr	r3, [pc, #64]	; (1a003370 <_fflush_r+0x54>)
1a00332e:	4299      	cmp	r1, r3
1a003330:	d012      	beq.n	1a003358 <_fflush_r+0x3c>
1a003332:	4b10      	ldr	r3, [pc, #64]	; (1a003374 <_fflush_r+0x58>)
1a003334:	4299      	cmp	r1, r3
1a003336:	d016      	beq.n	1a003366 <_fflush_r+0x4a>
1a003338:	4b0f      	ldr	r3, [pc, #60]	; (1a003378 <_fflush_r+0x5c>)
1a00333a:	4299      	cmp	r1, r3
1a00333c:	bf08      	it	eq
1a00333e:	68e1      	ldreq	r1, [r4, #12]
1a003340:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a003344:	b12b      	cbz	r3, 1a003352 <_fflush_r+0x36>
1a003346:	4620      	mov	r0, r4
1a003348:	b002      	add	sp, #8
1a00334a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00334e:	f7ff bf4f 	b.w	1a0031f0 <__sflush_r>
1a003352:	2000      	movs	r0, #0
1a003354:	b002      	add	sp, #8
1a003356:	bd10      	pop	{r4, pc}
1a003358:	6861      	ldr	r1, [r4, #4]
1a00335a:	e7f1      	b.n	1a003340 <_fflush_r+0x24>
1a00335c:	9101      	str	r1, [sp, #4]
1a00335e:	f000 f907 	bl	1a003570 <__sinit>
1a003362:	9901      	ldr	r1, [sp, #4]
1a003364:	e7e2      	b.n	1a00332c <_fflush_r+0x10>
1a003366:	68a1      	ldr	r1, [r4, #8]
1a003368:	e7ea      	b.n	1a003340 <_fflush_r+0x24>
1a00336a:	2000      	movs	r0, #0
1a00336c:	4770      	bx	lr
1a00336e:	bf00      	nop
1a003370:	1a004d2c 	.word	0x1a004d2c
1a003374:	1a004d0c 	.word	0x1a004d0c
1a003378:	1a004cec 	.word	0x1a004cec

1a00337c <fflush>:
1a00337c:	b120      	cbz	r0, 1a003388 <fflush+0xc>
1a00337e:	4b05      	ldr	r3, [pc, #20]	; (1a003394 <fflush+0x18>)
1a003380:	4601      	mov	r1, r0
1a003382:	6818      	ldr	r0, [r3, #0]
1a003384:	f7ff bfca 	b.w	1a00331c <_fflush_r>
1a003388:	4b03      	ldr	r3, [pc, #12]	; (1a003398 <fflush+0x1c>)
1a00338a:	4904      	ldr	r1, [pc, #16]	; (1a00339c <fflush+0x20>)
1a00338c:	6818      	ldr	r0, [r3, #0]
1a00338e:	f000 b935 	b.w	1a0035fc <_fwalk_reent>
1a003392:	bf00      	nop
1a003394:	10000044 	.word	0x10000044
1a003398:	1a004d4c 	.word	0x1a004d4c
1a00339c:	1a00331d 	.word	0x1a00331d

1a0033a0 <__fp_lock>:
1a0033a0:	2000      	movs	r0, #0
1a0033a2:	4770      	bx	lr

1a0033a4 <_cleanup_r>:
1a0033a4:	4901      	ldr	r1, [pc, #4]	; (1a0033ac <_cleanup_r+0x8>)
1a0033a6:	f000 b929 	b.w	1a0035fc <_fwalk_reent>
1a0033aa:	bf00      	nop
1a0033ac:	1a00331d 	.word	0x1a00331d

1a0033b0 <__fp_unlock>:
1a0033b0:	2000      	movs	r0, #0
1a0033b2:	4770      	bx	lr

1a0033b4 <__sfmoreglue>:
1a0033b4:	b570      	push	{r4, r5, r6, lr}
1a0033b6:	1e4a      	subs	r2, r1, #1
1a0033b8:	2568      	movs	r5, #104	; 0x68
1a0033ba:	fb05 f502 	mul.w	r5, r5, r2
1a0033be:	460e      	mov	r6, r1
1a0033c0:	f105 0174 	add.w	r1, r5, #116	; 0x74
1a0033c4:	f000 faa8 	bl	1a003918 <_malloc_r>
1a0033c8:	4604      	mov	r4, r0
1a0033ca:	b140      	cbz	r0, 1a0033de <__sfmoreglue+0x2a>
1a0033cc:	2100      	movs	r1, #0
1a0033ce:	300c      	adds	r0, #12
1a0033d0:	6066      	str	r6, [r4, #4]
1a0033d2:	f105 0268 	add.w	r2, r5, #104	; 0x68
1a0033d6:	6021      	str	r1, [r4, #0]
1a0033d8:	60a0      	str	r0, [r4, #8]
1a0033da:	f000 f9f7 	bl	1a0037cc <memset>
1a0033de:	4620      	mov	r0, r4
1a0033e0:	bd70      	pop	{r4, r5, r6, pc}
1a0033e2:	bf00      	nop

1a0033e4 <__sfp>:
1a0033e4:	4b1e      	ldr	r3, [pc, #120]	; (1a003460 <__sfp+0x7c>)
1a0033e6:	b570      	push	{r4, r5, r6, lr}
1a0033e8:	681d      	ldr	r5, [r3, #0]
1a0033ea:	69ab      	ldr	r3, [r5, #24]
1a0033ec:	4606      	mov	r6, r0
1a0033ee:	b343      	cbz	r3, 1a003442 <__sfp+0x5e>
1a0033f0:	3548      	adds	r5, #72	; 0x48
1a0033f2:	e9d5 3401 	ldrd	r3, r4, [r5, #4]
1a0033f6:	3b01      	subs	r3, #1
1a0033f8:	d505      	bpl.n	1a003406 <__sfp+0x22>
1a0033fa:	e01e      	b.n	1a00343a <__sfp+0x56>
1a0033fc:	3b01      	subs	r3, #1
1a0033fe:	1c5a      	adds	r2, r3, #1
1a003400:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003404:	d019      	beq.n	1a00343a <__sfp+0x56>
1a003406:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a00340a:	2a00      	cmp	r2, #0
1a00340c:	d1f6      	bne.n	1a0033fc <__sfp+0x18>
1a00340e:	2500      	movs	r5, #0
1a003410:	4b14      	ldr	r3, [pc, #80]	; (1a003464 <__sfp+0x80>)
1a003412:	6665      	str	r5, [r4, #100]	; 0x64
1a003414:	e9c4 5500 	strd	r5, r5, [r4]
1a003418:	60a5      	str	r5, [r4, #8]
1a00341a:	e9c4 5504 	strd	r5, r5, [r4, #16]
1a00341e:	61a5      	str	r5, [r4, #24]
1a003420:	4629      	mov	r1, r5
1a003422:	60e3      	str	r3, [r4, #12]
1a003424:	2208      	movs	r2, #8
1a003426:	f104 005c 	add.w	r0, r4, #92	; 0x5c
1a00342a:	f000 f9cf 	bl	1a0037cc <memset>
1a00342e:	e9c4 550d 	strd	r5, r5, [r4, #52]	; 0x34
1a003432:	e9c4 5512 	strd	r5, r5, [r4, #72]	; 0x48
1a003436:	4620      	mov	r0, r4
1a003438:	bd70      	pop	{r4, r5, r6, pc}
1a00343a:	682c      	ldr	r4, [r5, #0]
1a00343c:	b12c      	cbz	r4, 1a00344a <__sfp+0x66>
1a00343e:	4625      	mov	r5, r4
1a003440:	e7d7      	b.n	1a0033f2 <__sfp+0xe>
1a003442:	4628      	mov	r0, r5
1a003444:	f000 f810 	bl	1a003468 <__sinit.part.0>
1a003448:	e7d2      	b.n	1a0033f0 <__sfp+0xc>
1a00344a:	2104      	movs	r1, #4
1a00344c:	4630      	mov	r0, r6
1a00344e:	f7ff ffb1 	bl	1a0033b4 <__sfmoreglue>
1a003452:	4604      	mov	r4, r0
1a003454:	6028      	str	r0, [r5, #0]
1a003456:	2800      	cmp	r0, #0
1a003458:	d1f1      	bne.n	1a00343e <__sfp+0x5a>
1a00345a:	230c      	movs	r3, #12
1a00345c:	6033      	str	r3, [r6, #0]
1a00345e:	e7ea      	b.n	1a003436 <__sfp+0x52>
1a003460:	1a004d4c 	.word	0x1a004d4c
1a003464:	ffff0001 	.word	0xffff0001

1a003468 <__sinit.part.0>:
1a003468:	e92d 4ff8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a00346c:	4b33      	ldr	r3, [pc, #204]	; (1a00353c <__sinit.part.0+0xd4>)
1a00346e:	4934      	ldr	r1, [pc, #208]	; (1a003540 <__sinit.part.0+0xd8>)
1a003470:	681a      	ldr	r2, [r3, #0]
1a003472:	6281      	str	r1, [r0, #40]	; 0x28
1a003474:	4290      	cmp	r0, r2
1a003476:	f04f 0300 	mov.w	r3, #0
1a00347a:	e9c0 3312 	strd	r3, r3, [r0, #72]	; 0x48
1a00347e:	6503      	str	r3, [r0, #80]	; 0x50
1a003480:	bf04      	itt	eq
1a003482:	2301      	moveq	r3, #1
1a003484:	6183      	streq	r3, [r0, #24]
1a003486:	4605      	mov	r5, r0
1a003488:	f7ff ffac 	bl	1a0033e4 <__sfp>
1a00348c:	6068      	str	r0, [r5, #4]
1a00348e:	4628      	mov	r0, r5
1a003490:	f7ff ffa8 	bl	1a0033e4 <__sfp>
1a003494:	60a8      	str	r0, [r5, #8]
1a003496:	4628      	mov	r0, r5
1a003498:	f7ff ffa4 	bl	1a0033e4 <__sfp>
1a00349c:	686e      	ldr	r6, [r5, #4]
1a00349e:	60e8      	str	r0, [r5, #12]
1a0034a0:	2400      	movs	r4, #0
1a0034a2:	2304      	movs	r3, #4
1a0034a4:	60f3      	str	r3, [r6, #12]
1a0034a6:	6674      	str	r4, [r6, #100]	; 0x64
1a0034a8:	e9c6 4400 	strd	r4, r4, [r6]
1a0034ac:	60b4      	str	r4, [r6, #8]
1a0034ae:	e9c6 4404 	strd	r4, r4, [r6, #16]
1a0034b2:	61b4      	str	r4, [r6, #24]
1a0034b4:	4621      	mov	r1, r4
1a0034b6:	f106 005c 	add.w	r0, r6, #92	; 0x5c
1a0034ba:	2208      	movs	r2, #8
1a0034bc:	f000 f986 	bl	1a0037cc <memset>
1a0034c0:	f8df b088 	ldr.w	fp, [pc, #136]	; 1a00354c <__sinit.part.0+0xe4>
1a0034c4:	68af      	ldr	r7, [r5, #8]
1a0034c6:	f8df a088 	ldr.w	sl, [pc, #136]	; 1a003550 <__sinit.part.0+0xe8>
1a0034ca:	f8df 9088 	ldr.w	r9, [pc, #136]	; 1a003554 <__sinit.part.0+0xec>
1a0034ce:	f8df 8088 	ldr.w	r8, [pc, #136]	; 1a003558 <__sinit.part.0+0xf0>
1a0034d2:	4b1c      	ldr	r3, [pc, #112]	; (1a003544 <__sinit.part.0+0xdc>)
1a0034d4:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
1a0034d8:	e9c6 6b08 	strd	r6, fp, [r6, #32]
1a0034dc:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
1a0034e0:	4621      	mov	r1, r4
1a0034e2:	60fb      	str	r3, [r7, #12]
1a0034e4:	2208      	movs	r2, #8
1a0034e6:	667c      	str	r4, [r7, #100]	; 0x64
1a0034e8:	e9c7 4400 	strd	r4, r4, [r7]
1a0034ec:	60bc      	str	r4, [r7, #8]
1a0034ee:	e9c7 4404 	strd	r4, r4, [r7, #16]
1a0034f2:	61bc      	str	r4, [r7, #24]
1a0034f4:	f107 005c 	add.w	r0, r7, #92	; 0x5c
1a0034f8:	f000 f968 	bl	1a0037cc <memset>
1a0034fc:	68ee      	ldr	r6, [r5, #12]
1a0034fe:	4b12      	ldr	r3, [pc, #72]	; (1a003548 <__sinit.part.0+0xe0>)
1a003500:	f8c7 8030 	str.w	r8, [r7, #48]	; 0x30
1a003504:	e9c7 7b08 	strd	r7, fp, [r7, #32]
1a003508:	e9c7 a90a 	strd	sl, r9, [r7, #40]	; 0x28
1a00350c:	4621      	mov	r1, r4
1a00350e:	60f3      	str	r3, [r6, #12]
1a003510:	6674      	str	r4, [r6, #100]	; 0x64
1a003512:	e9c6 4400 	strd	r4, r4, [r6]
1a003516:	60b4      	str	r4, [r6, #8]
1a003518:	e9c6 4404 	strd	r4, r4, [r6, #16]
1a00351c:	61b4      	str	r4, [r6, #24]
1a00351e:	f106 005c 	add.w	r0, r6, #92	; 0x5c
1a003522:	2208      	movs	r2, #8
1a003524:	f000 f952 	bl	1a0037cc <memset>
1a003528:	2301      	movs	r3, #1
1a00352a:	e9c6 6b08 	strd	r6, fp, [r6, #32]
1a00352e:	e9c6 a90a 	strd	sl, r9, [r6, #40]	; 0x28
1a003532:	f8c6 8030 	str.w	r8, [r6, #48]	; 0x30
1a003536:	61ab      	str	r3, [r5, #24]
1a003538:	e8bd 8ff8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a00353c:	1a004d4c 	.word	0x1a004d4c
1a003540:	1a0033a5 	.word	0x1a0033a5
1a003544:	00010009 	.word	0x00010009
1a003548:	00020012 	.word	0x00020012
1a00354c:	1a004259 	.word	0x1a004259
1a003550:	1a004281 	.word	0x1a004281
1a003554:	1a0042c1 	.word	0x1a0042c1
1a003558:	1a0042e1 	.word	0x1a0042e1

1a00355c <_cleanup>:
1a00355c:	4b02      	ldr	r3, [pc, #8]	; (1a003568 <_cleanup+0xc>)
1a00355e:	4903      	ldr	r1, [pc, #12]	; (1a00356c <_cleanup+0x10>)
1a003560:	6818      	ldr	r0, [r3, #0]
1a003562:	f000 b84b 	b.w	1a0035fc <_fwalk_reent>
1a003566:	bf00      	nop
1a003568:	1a004d4c 	.word	0x1a004d4c
1a00356c:	1a00331d 	.word	0x1a00331d

1a003570 <__sinit>:
1a003570:	6983      	ldr	r3, [r0, #24]
1a003572:	b903      	cbnz	r3, 1a003576 <__sinit+0x6>
1a003574:	e778      	b.n	1a003468 <__sinit.part.0>
1a003576:	4770      	bx	lr

1a003578 <__sfp_lock_acquire>:
1a003578:	4770      	bx	lr
1a00357a:	bf00      	nop

1a00357c <__sfp_lock_release>:
1a00357c:	4770      	bx	lr
1a00357e:	bf00      	nop

1a003580 <__sinit_lock_acquire>:
1a003580:	4770      	bx	lr
1a003582:	bf00      	nop

1a003584 <__sinit_lock_release>:
1a003584:	4770      	bx	lr
1a003586:	bf00      	nop

1a003588 <__fp_lock_all>:
1a003588:	4b02      	ldr	r3, [pc, #8]	; (1a003594 <__fp_lock_all+0xc>)
1a00358a:	4903      	ldr	r1, [pc, #12]	; (1a003598 <__fp_lock_all+0x10>)
1a00358c:	6818      	ldr	r0, [r3, #0]
1a00358e:	f000 b80f 	b.w	1a0035b0 <_fwalk>
1a003592:	bf00      	nop
1a003594:	10000044 	.word	0x10000044
1a003598:	1a0033a1 	.word	0x1a0033a1

1a00359c <__fp_unlock_all>:
1a00359c:	4b02      	ldr	r3, [pc, #8]	; (1a0035a8 <__fp_unlock_all+0xc>)
1a00359e:	4903      	ldr	r1, [pc, #12]	; (1a0035ac <__fp_unlock_all+0x10>)
1a0035a0:	6818      	ldr	r0, [r3, #0]
1a0035a2:	f000 b805 	b.w	1a0035b0 <_fwalk>
1a0035a6:	bf00      	nop
1a0035a8:	10000044 	.word	0x10000044
1a0035ac:	1a0033b1 	.word	0x1a0033b1

1a0035b0 <_fwalk>:
1a0035b0:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a0035b4:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a0035b8:	d01b      	beq.n	1a0035f2 <_fwalk+0x42>
1a0035ba:	4688      	mov	r8, r1
1a0035bc:	2600      	movs	r6, #0
1a0035be:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
1a0035c2:	3d01      	subs	r5, #1
1a0035c4:	d40f      	bmi.n	1a0035e6 <_fwalk+0x36>
1a0035c6:	89a3      	ldrh	r3, [r4, #12]
1a0035c8:	2b01      	cmp	r3, #1
1a0035ca:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a0035ce:	d906      	bls.n	1a0035de <_fwalk+0x2e>
1a0035d0:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a0035d4:	3301      	adds	r3, #1
1a0035d6:	4620      	mov	r0, r4
1a0035d8:	d001      	beq.n	1a0035de <_fwalk+0x2e>
1a0035da:	47c0      	blx	r8
1a0035dc:	4306      	orrs	r6, r0
1a0035de:	1c6b      	adds	r3, r5, #1
1a0035e0:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a0035e4:	d1ef      	bne.n	1a0035c6 <_fwalk+0x16>
1a0035e6:	683f      	ldr	r7, [r7, #0]
1a0035e8:	2f00      	cmp	r7, #0
1a0035ea:	d1e8      	bne.n	1a0035be <_fwalk+0xe>
1a0035ec:	4630      	mov	r0, r6
1a0035ee:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0035f2:	463e      	mov	r6, r7
1a0035f4:	4630      	mov	r0, r6
1a0035f6:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a0035fa:	bf00      	nop

1a0035fc <_fwalk_reent>:
1a0035fc:	e92d 43f8 	stmdb	sp!, {r3, r4, r5, r6, r7, r8, r9, lr}
1a003600:	f110 0748 	adds.w	r7, r0, #72	; 0x48
1a003604:	d01f      	beq.n	1a003646 <_fwalk_reent+0x4a>
1a003606:	4688      	mov	r8, r1
1a003608:	4606      	mov	r6, r0
1a00360a:	f04f 0900 	mov.w	r9, #0
1a00360e:	e9d7 5401 	ldrd	r5, r4, [r7, #4]
1a003612:	3d01      	subs	r5, #1
1a003614:	d411      	bmi.n	1a00363a <_fwalk_reent+0x3e>
1a003616:	89a3      	ldrh	r3, [r4, #12]
1a003618:	2b01      	cmp	r3, #1
1a00361a:	f105 35ff 	add.w	r5, r5, #4294967295	; 0xffffffff
1a00361e:	d908      	bls.n	1a003632 <_fwalk_reent+0x36>
1a003620:	f9b4 300e 	ldrsh.w	r3, [r4, #14]
1a003624:	3301      	adds	r3, #1
1a003626:	4621      	mov	r1, r4
1a003628:	4630      	mov	r0, r6
1a00362a:	d002      	beq.n	1a003632 <_fwalk_reent+0x36>
1a00362c:	47c0      	blx	r8
1a00362e:	ea49 0900 	orr.w	r9, r9, r0
1a003632:	1c6b      	adds	r3, r5, #1
1a003634:	f104 0468 	add.w	r4, r4, #104	; 0x68
1a003638:	d1ed      	bne.n	1a003616 <_fwalk_reent+0x1a>
1a00363a:	683f      	ldr	r7, [r7, #0]
1a00363c:	2f00      	cmp	r7, #0
1a00363e:	d1e6      	bne.n	1a00360e <_fwalk_reent+0x12>
1a003640:	4648      	mov	r0, r9
1a003642:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a003646:	46b9      	mov	r9, r7
1a003648:	4648      	mov	r0, r9
1a00364a:	e8bd 83f8 	ldmia.w	sp!, {r3, r4, r5, r6, r7, r8, r9, pc}
1a00364e:	bf00      	nop

1a003650 <__libc_init_array>:
1a003650:	b570      	push	{r4, r5, r6, lr}
1a003652:	4e0d      	ldr	r6, [pc, #52]	; (1a003688 <__libc_init_array+0x38>)
1a003654:	4d0d      	ldr	r5, [pc, #52]	; (1a00368c <__libc_init_array+0x3c>)
1a003656:	1b76      	subs	r6, r6, r5
1a003658:	10b6      	asrs	r6, r6, #2
1a00365a:	d006      	beq.n	1a00366a <__libc_init_array+0x1a>
1a00365c:	2400      	movs	r4, #0
1a00365e:	3401      	adds	r4, #1
1a003660:	f855 3b04 	ldr.w	r3, [r5], #4
1a003664:	4798      	blx	r3
1a003666:	42a6      	cmp	r6, r4
1a003668:	d1f9      	bne.n	1a00365e <__libc_init_array+0xe>
1a00366a:	4e09      	ldr	r6, [pc, #36]	; (1a003690 <__libc_init_array+0x40>)
1a00366c:	4d09      	ldr	r5, [pc, #36]	; (1a003694 <__libc_init_array+0x44>)
1a00366e:	1b76      	subs	r6, r6, r5
1a003670:	f7fc fedf 	bl	1a000432 <_init>
1a003674:	10b6      	asrs	r6, r6, #2
1a003676:	d006      	beq.n	1a003686 <__libc_init_array+0x36>
1a003678:	2400      	movs	r4, #0
1a00367a:	3401      	adds	r4, #1
1a00367c:	f855 3b04 	ldr.w	r3, [r5], #4
1a003680:	4798      	blx	r3
1a003682:	42a6      	cmp	r6, r4
1a003684:	d1f9      	bne.n	1a00367a <__libc_init_array+0x2a>
1a003686:	bd70      	pop	{r4, r5, r6, pc}
1a003688:	1a004d8c 	.word	0x1a004d8c
1a00368c:	1a004d8c 	.word	0x1a004d8c
1a003690:	1a004d90 	.word	0x1a004d90
1a003694:	1a004d8c 	.word	0x1a004d8c

1a003698 <memcpy>:
1a003698:	4684      	mov	ip, r0
1a00369a:	ea41 0300 	orr.w	r3, r1, r0
1a00369e:	f013 0303 	ands.w	r3, r3, #3
1a0036a2:	d16d      	bne.n	1a003780 <memcpy+0xe8>
1a0036a4:	3a40      	subs	r2, #64	; 0x40
1a0036a6:	d341      	bcc.n	1a00372c <memcpy+0x94>
1a0036a8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036ac:	f840 3b04 	str.w	r3, [r0], #4
1a0036b0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036b4:	f840 3b04 	str.w	r3, [r0], #4
1a0036b8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036bc:	f840 3b04 	str.w	r3, [r0], #4
1a0036c0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036c4:	f840 3b04 	str.w	r3, [r0], #4
1a0036c8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036cc:	f840 3b04 	str.w	r3, [r0], #4
1a0036d0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036d4:	f840 3b04 	str.w	r3, [r0], #4
1a0036d8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036dc:	f840 3b04 	str.w	r3, [r0], #4
1a0036e0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036e4:	f840 3b04 	str.w	r3, [r0], #4
1a0036e8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036ec:	f840 3b04 	str.w	r3, [r0], #4
1a0036f0:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036f4:	f840 3b04 	str.w	r3, [r0], #4
1a0036f8:	f851 3b04 	ldr.w	r3, [r1], #4
1a0036fc:	f840 3b04 	str.w	r3, [r0], #4
1a003700:	f851 3b04 	ldr.w	r3, [r1], #4
1a003704:	f840 3b04 	str.w	r3, [r0], #4
1a003708:	f851 3b04 	ldr.w	r3, [r1], #4
1a00370c:	f840 3b04 	str.w	r3, [r0], #4
1a003710:	f851 3b04 	ldr.w	r3, [r1], #4
1a003714:	f840 3b04 	str.w	r3, [r0], #4
1a003718:	f851 3b04 	ldr.w	r3, [r1], #4
1a00371c:	f840 3b04 	str.w	r3, [r0], #4
1a003720:	f851 3b04 	ldr.w	r3, [r1], #4
1a003724:	f840 3b04 	str.w	r3, [r0], #4
1a003728:	3a40      	subs	r2, #64	; 0x40
1a00372a:	d2bd      	bcs.n	1a0036a8 <memcpy+0x10>
1a00372c:	3230      	adds	r2, #48	; 0x30
1a00372e:	d311      	bcc.n	1a003754 <memcpy+0xbc>
1a003730:	f851 3b04 	ldr.w	r3, [r1], #4
1a003734:	f840 3b04 	str.w	r3, [r0], #4
1a003738:	f851 3b04 	ldr.w	r3, [r1], #4
1a00373c:	f840 3b04 	str.w	r3, [r0], #4
1a003740:	f851 3b04 	ldr.w	r3, [r1], #4
1a003744:	f840 3b04 	str.w	r3, [r0], #4
1a003748:	f851 3b04 	ldr.w	r3, [r1], #4
1a00374c:	f840 3b04 	str.w	r3, [r0], #4
1a003750:	3a10      	subs	r2, #16
1a003752:	d2ed      	bcs.n	1a003730 <memcpy+0x98>
1a003754:	320c      	adds	r2, #12
1a003756:	d305      	bcc.n	1a003764 <memcpy+0xcc>
1a003758:	f851 3b04 	ldr.w	r3, [r1], #4
1a00375c:	f840 3b04 	str.w	r3, [r0], #4
1a003760:	3a04      	subs	r2, #4
1a003762:	d2f9      	bcs.n	1a003758 <memcpy+0xc0>
1a003764:	3204      	adds	r2, #4
1a003766:	d008      	beq.n	1a00377a <memcpy+0xe2>
1a003768:	07d2      	lsls	r2, r2, #31
1a00376a:	bf1c      	itt	ne
1a00376c:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a003770:	f800 3b01 	strbne.w	r3, [r0], #1
1a003774:	d301      	bcc.n	1a00377a <memcpy+0xe2>
1a003776:	880b      	ldrh	r3, [r1, #0]
1a003778:	8003      	strh	r3, [r0, #0]
1a00377a:	4660      	mov	r0, ip
1a00377c:	4770      	bx	lr
1a00377e:	bf00      	nop
1a003780:	2a08      	cmp	r2, #8
1a003782:	d313      	bcc.n	1a0037ac <memcpy+0x114>
1a003784:	078b      	lsls	r3, r1, #30
1a003786:	d08d      	beq.n	1a0036a4 <memcpy+0xc>
1a003788:	f010 0303 	ands.w	r3, r0, #3
1a00378c:	d08a      	beq.n	1a0036a4 <memcpy+0xc>
1a00378e:	f1c3 0304 	rsb	r3, r3, #4
1a003792:	1ad2      	subs	r2, r2, r3
1a003794:	07db      	lsls	r3, r3, #31
1a003796:	bf1c      	itt	ne
1a003798:	f811 3b01 	ldrbne.w	r3, [r1], #1
1a00379c:	f800 3b01 	strbne.w	r3, [r0], #1
1a0037a0:	d380      	bcc.n	1a0036a4 <memcpy+0xc>
1a0037a2:	f831 3b02 	ldrh.w	r3, [r1], #2
1a0037a6:	f820 3b02 	strh.w	r3, [r0], #2
1a0037aa:	e77b      	b.n	1a0036a4 <memcpy+0xc>
1a0037ac:	3a04      	subs	r2, #4
1a0037ae:	d3d9      	bcc.n	1a003764 <memcpy+0xcc>
1a0037b0:	3a01      	subs	r2, #1
1a0037b2:	f811 3b01 	ldrb.w	r3, [r1], #1
1a0037b6:	f800 3b01 	strb.w	r3, [r0], #1
1a0037ba:	d2f9      	bcs.n	1a0037b0 <memcpy+0x118>
1a0037bc:	780b      	ldrb	r3, [r1, #0]
1a0037be:	7003      	strb	r3, [r0, #0]
1a0037c0:	784b      	ldrb	r3, [r1, #1]
1a0037c2:	7043      	strb	r3, [r0, #1]
1a0037c4:	788b      	ldrb	r3, [r1, #2]
1a0037c6:	7083      	strb	r3, [r0, #2]
1a0037c8:	4660      	mov	r0, ip
1a0037ca:	4770      	bx	lr

1a0037cc <memset>:
1a0037cc:	b4f0      	push	{r4, r5, r6, r7}
1a0037ce:	0786      	lsls	r6, r0, #30
1a0037d0:	d046      	beq.n	1a003860 <memset+0x94>
1a0037d2:	1e54      	subs	r4, r2, #1
1a0037d4:	2a00      	cmp	r2, #0
1a0037d6:	d03c      	beq.n	1a003852 <memset+0x86>
1a0037d8:	b2ca      	uxtb	r2, r1
1a0037da:	4603      	mov	r3, r0
1a0037dc:	e002      	b.n	1a0037e4 <memset+0x18>
1a0037de:	f114 34ff 	adds.w	r4, r4, #4294967295	; 0xffffffff
1a0037e2:	d336      	bcc.n	1a003852 <memset+0x86>
1a0037e4:	f803 2b01 	strb.w	r2, [r3], #1
1a0037e8:	079d      	lsls	r5, r3, #30
1a0037ea:	d1f8      	bne.n	1a0037de <memset+0x12>
1a0037ec:	2c03      	cmp	r4, #3
1a0037ee:	d929      	bls.n	1a003844 <memset+0x78>
1a0037f0:	b2cd      	uxtb	r5, r1
1a0037f2:	ea45 2505 	orr.w	r5, r5, r5, lsl #8
1a0037f6:	2c0f      	cmp	r4, #15
1a0037f8:	ea45 4505 	orr.w	r5, r5, r5, lsl #16
1a0037fc:	d933      	bls.n	1a003866 <memset+0x9a>
1a0037fe:	f1a4 0610 	sub.w	r6, r4, #16
1a003802:	0936      	lsrs	r6, r6, #4
1a003804:	f103 0720 	add.w	r7, r3, #32
1a003808:	eb07 1706 	add.w	r7, r7, r6, lsl #4
1a00380c:	f103 0210 	add.w	r2, r3, #16
1a003810:	e942 5504 	strd	r5, r5, [r2, #-16]
1a003814:	e942 5502 	strd	r5, r5, [r2, #-8]
1a003818:	3210      	adds	r2, #16
1a00381a:	42ba      	cmp	r2, r7
1a00381c:	d1f8      	bne.n	1a003810 <memset+0x44>
1a00381e:	1c72      	adds	r2, r6, #1
1a003820:	f014 0f0c 	tst.w	r4, #12
1a003824:	eb03 1202 	add.w	r2, r3, r2, lsl #4
1a003828:	f004 060f 	and.w	r6, r4, #15
1a00382c:	d013      	beq.n	1a003856 <memset+0x8a>
1a00382e:	1f33      	subs	r3, r6, #4
1a003830:	f023 0303 	bic.w	r3, r3, #3
1a003834:	3304      	adds	r3, #4
1a003836:	4413      	add	r3, r2
1a003838:	f842 5b04 	str.w	r5, [r2], #4
1a00383c:	4293      	cmp	r3, r2
1a00383e:	d1fb      	bne.n	1a003838 <memset+0x6c>
1a003840:	f006 0403 	and.w	r4, r6, #3
1a003844:	b12c      	cbz	r4, 1a003852 <memset+0x86>
1a003846:	b2c9      	uxtb	r1, r1
1a003848:	441c      	add	r4, r3
1a00384a:	f803 1b01 	strb.w	r1, [r3], #1
1a00384e:	429c      	cmp	r4, r3
1a003850:	d1fb      	bne.n	1a00384a <memset+0x7e>
1a003852:	bcf0      	pop	{r4, r5, r6, r7}
1a003854:	4770      	bx	lr
1a003856:	4634      	mov	r4, r6
1a003858:	4613      	mov	r3, r2
1a00385a:	2c00      	cmp	r4, #0
1a00385c:	d1f3      	bne.n	1a003846 <memset+0x7a>
1a00385e:	e7f8      	b.n	1a003852 <memset+0x86>
1a003860:	4614      	mov	r4, r2
1a003862:	4603      	mov	r3, r0
1a003864:	e7c2      	b.n	1a0037ec <memset+0x20>
1a003866:	461a      	mov	r2, r3
1a003868:	4626      	mov	r6, r4
1a00386a:	e7e0      	b.n	1a00382e <memset+0x62>

1a00386c <_free_r>:
1a00386c:	2900      	cmp	r1, #0
1a00386e:	d03c      	beq.n	1a0038ea <_free_r+0x7e>
1a003870:	b538      	push	{r3, r4, r5, lr}
1a003872:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a003876:	1f0c      	subs	r4, r1, #4
1a003878:	2b00      	cmp	r3, #0
1a00387a:	bfb8      	it	lt
1a00387c:	18e4      	addlt	r4, r4, r3
1a00387e:	4605      	mov	r5, r0
1a003880:	f001 f8c6 	bl	1a004a10 <__malloc_lock>
1a003884:	4b23      	ldr	r3, [pc, #140]	; (1a003914 <_free_r+0xa8>)
1a003886:	681a      	ldr	r2, [r3, #0]
1a003888:	b12a      	cbz	r2, 1a003896 <_free_r+0x2a>
1a00388a:	42a2      	cmp	r2, r4
1a00388c:	d90d      	bls.n	1a0038aa <_free_r+0x3e>
1a00388e:	6821      	ldr	r1, [r4, #0]
1a003890:	1860      	adds	r0, r4, r1
1a003892:	4282      	cmp	r2, r0
1a003894:	d023      	beq.n	1a0038de <_free_r+0x72>
1a003896:	6062      	str	r2, [r4, #4]
1a003898:	4628      	mov	r0, r5
1a00389a:	601c      	str	r4, [r3, #0]
1a00389c:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0038a0:	f001 b8b8 	b.w	1a004a14 <__malloc_unlock>
1a0038a4:	42a3      	cmp	r3, r4
1a0038a6:	d803      	bhi.n	1a0038b0 <_free_r+0x44>
1a0038a8:	461a      	mov	r2, r3
1a0038aa:	6853      	ldr	r3, [r2, #4]
1a0038ac:	2b00      	cmp	r3, #0
1a0038ae:	d1f9      	bne.n	1a0038a4 <_free_r+0x38>
1a0038b0:	6811      	ldr	r1, [r2, #0]
1a0038b2:	1850      	adds	r0, r2, r1
1a0038b4:	42a0      	cmp	r0, r4
1a0038b6:	d019      	beq.n	1a0038ec <_free_r+0x80>
1a0038b8:	d824      	bhi.n	1a003904 <_free_r+0x98>
1a0038ba:	6821      	ldr	r1, [r4, #0]
1a0038bc:	1860      	adds	r0, r4, r1
1a0038be:	4283      	cmp	r3, r0
1a0038c0:	d006      	beq.n	1a0038d0 <_free_r+0x64>
1a0038c2:	6063      	str	r3, [r4, #4]
1a0038c4:	6054      	str	r4, [r2, #4]
1a0038c6:	4628      	mov	r0, r5
1a0038c8:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a0038cc:	f001 b8a2 	b.w	1a004a14 <__malloc_unlock>
1a0038d0:	e9d3 0300 	ldrd	r0, r3, [r3]
1a0038d4:	4401      	add	r1, r0
1a0038d6:	6063      	str	r3, [r4, #4]
1a0038d8:	6021      	str	r1, [r4, #0]
1a0038da:	6054      	str	r4, [r2, #4]
1a0038dc:	e7f3      	b.n	1a0038c6 <_free_r+0x5a>
1a0038de:	e9d2 0200 	ldrd	r0, r2, [r2]
1a0038e2:	4401      	add	r1, r0
1a0038e4:	6062      	str	r2, [r4, #4]
1a0038e6:	6021      	str	r1, [r4, #0]
1a0038e8:	e7d6      	b.n	1a003898 <_free_r+0x2c>
1a0038ea:	4770      	bx	lr
1a0038ec:	6820      	ldr	r0, [r4, #0]
1a0038ee:	4401      	add	r1, r0
1a0038f0:	1850      	adds	r0, r2, r1
1a0038f2:	4283      	cmp	r3, r0
1a0038f4:	6011      	str	r1, [r2, #0]
1a0038f6:	d1e6      	bne.n	1a0038c6 <_free_r+0x5a>
1a0038f8:	e9d3 0300 	ldrd	r0, r3, [r3]
1a0038fc:	4401      	add	r1, r0
1a0038fe:	6053      	str	r3, [r2, #4]
1a003900:	6011      	str	r1, [r2, #0]
1a003902:	e7e0      	b.n	1a0038c6 <_free_r+0x5a>
1a003904:	230c      	movs	r3, #12
1a003906:	602b      	str	r3, [r5, #0]
1a003908:	4628      	mov	r0, r5
1a00390a:	e8bd 4038 	ldmia.w	sp!, {r3, r4, r5, lr}
1a00390e:	f001 b881 	b.w	1a004a14 <__malloc_unlock>
1a003912:	bf00      	nop
1a003914:	10002bc0 	.word	0x10002bc0

1a003918 <_malloc_r>:
1a003918:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a00391a:	1ccd      	adds	r5, r1, #3
1a00391c:	f025 0503 	bic.w	r5, r5, #3
1a003920:	3508      	adds	r5, #8
1a003922:	2d0c      	cmp	r5, #12
1a003924:	bf38      	it	cc
1a003926:	250c      	movcc	r5, #12
1a003928:	2d00      	cmp	r5, #0
1a00392a:	4606      	mov	r6, r0
1a00392c:	db33      	blt.n	1a003996 <_malloc_r+0x7e>
1a00392e:	42a9      	cmp	r1, r5
1a003930:	d831      	bhi.n	1a003996 <_malloc_r+0x7e>
1a003932:	4f2a      	ldr	r7, [pc, #168]	; (1a0039dc <_malloc_r+0xc4>)
1a003934:	f001 f86c 	bl	1a004a10 <__malloc_lock>
1a003938:	683a      	ldr	r2, [r7, #0]
1a00393a:	b152      	cbz	r2, 1a003952 <_malloc_r+0x3a>
1a00393c:	6813      	ldr	r3, [r2, #0]
1a00393e:	1b5b      	subs	r3, r3, r5
1a003940:	d404      	bmi.n	1a00394c <_malloc_r+0x34>
1a003942:	e03f      	b.n	1a0039c4 <_malloc_r+0xac>
1a003944:	6823      	ldr	r3, [r4, #0]
1a003946:	1b5b      	subs	r3, r3, r5
1a003948:	d529      	bpl.n	1a00399e <_malloc_r+0x86>
1a00394a:	4622      	mov	r2, r4
1a00394c:	6854      	ldr	r4, [r2, #4]
1a00394e:	2c00      	cmp	r4, #0
1a003950:	d1f8      	bne.n	1a003944 <_malloc_r+0x2c>
1a003952:	6879      	ldr	r1, [r7, #4]
1a003954:	2900      	cmp	r1, #0
1a003956:	d03b      	beq.n	1a0039d0 <_malloc_r+0xb8>
1a003958:	4629      	mov	r1, r5
1a00395a:	4630      	mov	r0, r6
1a00395c:	f7fc fdbe 	bl	1a0004dc <_sbrk_r>
1a003960:	1c43      	adds	r3, r0, #1
1a003962:	d028      	beq.n	1a0039b6 <_malloc_r+0x9e>
1a003964:	1cc4      	adds	r4, r0, #3
1a003966:	f024 0403 	bic.w	r4, r4, #3
1a00396a:	42a0      	cmp	r0, r4
1a00396c:	d005      	beq.n	1a00397a <_malloc_r+0x62>
1a00396e:	1a21      	subs	r1, r4, r0
1a003970:	4630      	mov	r0, r6
1a003972:	f7fc fdb3 	bl	1a0004dc <_sbrk_r>
1a003976:	3001      	adds	r0, #1
1a003978:	d01d      	beq.n	1a0039b6 <_malloc_r+0x9e>
1a00397a:	6025      	str	r5, [r4, #0]
1a00397c:	4630      	mov	r0, r6
1a00397e:	f001 f849 	bl	1a004a14 <__malloc_unlock>
1a003982:	f104 000b 	add.w	r0, r4, #11
1a003986:	f020 0007 	bic.w	r0, r0, #7
1a00398a:	1d23      	adds	r3, r4, #4
1a00398c:	1ac2      	subs	r2, r0, r3
1a00398e:	d001      	beq.n	1a003994 <_malloc_r+0x7c>
1a003990:	1a1b      	subs	r3, r3, r0
1a003992:	50a3      	str	r3, [r4, r2]
1a003994:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003996:	220c      	movs	r2, #12
1a003998:	6032      	str	r2, [r6, #0]
1a00399a:	2000      	movs	r0, #0
1a00399c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a00399e:	2b0b      	cmp	r3, #11
1a0039a0:	d805      	bhi.n	1a0039ae <_malloc_r+0x96>
1a0039a2:	42a2      	cmp	r2, r4
1a0039a4:	6863      	ldr	r3, [r4, #4]
1a0039a6:	d011      	beq.n	1a0039cc <_malloc_r+0xb4>
1a0039a8:	6053      	str	r3, [r2, #4]
1a0039aa:	e7e7      	b.n	1a00397c <_malloc_r+0x64>
1a0039ac:	4614      	mov	r4, r2
1a0039ae:	6023      	str	r3, [r4, #0]
1a0039b0:	441c      	add	r4, r3
1a0039b2:	6025      	str	r5, [r4, #0]
1a0039b4:	e7e2      	b.n	1a00397c <_malloc_r+0x64>
1a0039b6:	230c      	movs	r3, #12
1a0039b8:	4630      	mov	r0, r6
1a0039ba:	6033      	str	r3, [r6, #0]
1a0039bc:	f001 f82a 	bl	1a004a14 <__malloc_unlock>
1a0039c0:	2000      	movs	r0, #0
1a0039c2:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a0039c4:	2b0b      	cmp	r3, #11
1a0039c6:	d8f1      	bhi.n	1a0039ac <_malloc_r+0x94>
1a0039c8:	6853      	ldr	r3, [r2, #4]
1a0039ca:	4614      	mov	r4, r2
1a0039cc:	603b      	str	r3, [r7, #0]
1a0039ce:	e7d5      	b.n	1a00397c <_malloc_r+0x64>
1a0039d0:	4630      	mov	r0, r6
1a0039d2:	f7fc fd83 	bl	1a0004dc <_sbrk_r>
1a0039d6:	6078      	str	r0, [r7, #4]
1a0039d8:	e7be      	b.n	1a003958 <_malloc_r+0x40>
1a0039da:	bf00      	nop
1a0039dc:	10002bc0 	.word	0x10002bc0

1a0039e0 <__sfputc_r>:
1a0039e0:	6893      	ldr	r3, [r2, #8]
1a0039e2:	3b01      	subs	r3, #1
1a0039e4:	2b00      	cmp	r3, #0
1a0039e6:	6093      	str	r3, [r2, #8]
1a0039e8:	da11      	bge.n	1a003a0e <__sfputc_r+0x2e>
1a0039ea:	b410      	push	{r4}
1a0039ec:	6994      	ldr	r4, [r2, #24]
1a0039ee:	42a3      	cmp	r3, r4
1a0039f0:	db09      	blt.n	1a003a06 <__sfputc_r+0x26>
1a0039f2:	290a      	cmp	r1, #10
1a0039f4:	d007      	beq.n	1a003a06 <__sfputc_r+0x26>
1a0039f6:	6813      	ldr	r3, [r2, #0]
1a0039f8:	1c58      	adds	r0, r3, #1
1a0039fa:	6010      	str	r0, [r2, #0]
1a0039fc:	7019      	strb	r1, [r3, #0]
1a0039fe:	4608      	mov	r0, r1
1a003a00:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003a04:	4770      	bx	lr
1a003a06:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003a0a:	f000 bc6d 	b.w	1a0042e8 <__swbuf_r>
1a003a0e:	6813      	ldr	r3, [r2, #0]
1a003a10:	1c58      	adds	r0, r3, #1
1a003a12:	6010      	str	r0, [r2, #0]
1a003a14:	7019      	strb	r1, [r3, #0]
1a003a16:	4608      	mov	r0, r1
1a003a18:	4770      	bx	lr
1a003a1a:	bf00      	nop

1a003a1c <__sfputs_r>:
1a003a1c:	b19b      	cbz	r3, 1a003a46 <__sfputs_r+0x2a>
1a003a1e:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a003a20:	4413      	add	r3, r2
1a003a22:	460f      	mov	r7, r1
1a003a24:	4606      	mov	r6, r0
1a003a26:	1e5d      	subs	r5, r3, #1
1a003a28:	1e54      	subs	r4, r2, #1
1a003a2a:	e001      	b.n	1a003a30 <__sfputs_r+0x14>
1a003a2c:	42ac      	cmp	r4, r5
1a003a2e:	d008      	beq.n	1a003a42 <__sfputs_r+0x26>
1a003a30:	463a      	mov	r2, r7
1a003a32:	f814 1f01 	ldrb.w	r1, [r4, #1]!
1a003a36:	4630      	mov	r0, r6
1a003a38:	f7ff ffd2 	bl	1a0039e0 <__sfputc_r>
1a003a3c:	1c43      	adds	r3, r0, #1
1a003a3e:	d1f5      	bne.n	1a003a2c <__sfputs_r+0x10>
1a003a40:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003a42:	2000      	movs	r0, #0
1a003a44:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a003a46:	2000      	movs	r0, #0
1a003a48:	4770      	bx	lr
1a003a4a:	bf00      	nop

1a003a4c <__sprint_r>:
1a003a4c:	6893      	ldr	r3, [r2, #8]
1a003a4e:	b510      	push	{r4, lr}
1a003a50:	4614      	mov	r4, r2
1a003a52:	b913      	cbnz	r3, 1a003a5a <__sprint_r+0xe>
1a003a54:	6053      	str	r3, [r2, #4]
1a003a56:	4618      	mov	r0, r3
1a003a58:	bd10      	pop	{r4, pc}
1a003a5a:	f000 fd25 	bl	1a0044a8 <__sfvwrite_r>
1a003a5e:	2300      	movs	r3, #0
1a003a60:	e9c4 3301 	strd	r3, r3, [r4, #4]
1a003a64:	bd10      	pop	{r4, pc}
1a003a66:	bf00      	nop

1a003a68 <_vfiprintf_r>:
1a003a68:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a003a6c:	b09f      	sub	sp, #124	; 0x7c
1a003a6e:	468b      	mov	fp, r1
1a003a70:	4690      	mov	r8, r2
1a003a72:	461c      	mov	r4, r3
1a003a74:	9003      	str	r0, [sp, #12]
1a003a76:	b118      	cbz	r0, 1a003a80 <_vfiprintf_r+0x18>
1a003a78:	6983      	ldr	r3, [r0, #24]
1a003a7a:	2b00      	cmp	r3, #0
1a003a7c:	f000 80b7 	beq.w	1a003bee <_vfiprintf_r+0x186>
1a003a80:	4ba2      	ldr	r3, [pc, #648]	; (1a003d0c <_vfiprintf_r+0x2a4>)
1a003a82:	459b      	cmp	fp, r3
1a003a84:	f000 80b9 	beq.w	1a003bfa <_vfiprintf_r+0x192>
1a003a88:	4ba1      	ldr	r3, [pc, #644]	; (1a003d10 <_vfiprintf_r+0x2a8>)
1a003a8a:	459b      	cmp	fp, r3
1a003a8c:	f000 80c7 	beq.w	1a003c1e <_vfiprintf_r+0x1b6>
1a003a90:	4ba0      	ldr	r3, [pc, #640]	; (1a003d14 <_vfiprintf_r+0x2ac>)
1a003a92:	459b      	cmp	fp, r3
1a003a94:	bf04      	itt	eq
1a003a96:	9b03      	ldreq	r3, [sp, #12]
1a003a98:	f8d3 b00c 	ldreq.w	fp, [r3, #12]
1a003a9c:	f8bb 300c 	ldrh.w	r3, [fp, #12]
1a003aa0:	0718      	lsls	r0, r3, #28
1a003aa2:	f140 80b2 	bpl.w	1a003c0a <_vfiprintf_r+0x1a2>
1a003aa6:	f8db 3010 	ldr.w	r3, [fp, #16]
1a003aaa:	2b00      	cmp	r3, #0
1a003aac:	f000 80ad 	beq.w	1a003c0a <_vfiprintf_r+0x1a2>
1a003ab0:	2330      	movs	r3, #48	; 0x30
1a003ab2:	f88d 3032 	strb.w	r3, [sp, #50]	; 0x32
1a003ab6:	f898 3000 	ldrb.w	r3, [r8]
1a003aba:	9405      	str	r4, [sp, #20]
1a003abc:	2100      	movs	r1, #0
1a003abe:	2220      	movs	r2, #32
1a003ac0:	910b      	str	r1, [sp, #44]	; 0x2c
1a003ac2:	f88d 2031 	strb.w	r2, [sp, #49]	; 0x31
1a003ac6:	4e94      	ldr	r6, [pc, #592]	; (1a003d18 <_vfiprintf_r+0x2b0>)
1a003ac8:	2701      	movs	r7, #1
1a003aca:	2b00      	cmp	r3, #0
1a003acc:	f000 8087 	beq.w	1a003bde <_vfiprintf_r+0x176>
1a003ad0:	2b25      	cmp	r3, #37	; 0x25
1a003ad2:	f000 8115 	beq.w	1a003d00 <_vfiprintf_r+0x298>
1a003ad6:	4645      	mov	r5, r8
1a003ad8:	e003      	b.n	1a003ae2 <_vfiprintf_r+0x7a>
1a003ada:	2b25      	cmp	r3, #37	; 0x25
1a003adc:	f000 80a3 	beq.w	1a003c26 <_vfiprintf_r+0x1be>
1a003ae0:	4625      	mov	r5, r4
1a003ae2:	786b      	ldrb	r3, [r5, #1]
1a003ae4:	1c6c      	adds	r4, r5, #1
1a003ae6:	2b00      	cmp	r3, #0
1a003ae8:	d1f7      	bne.n	1a003ada <_vfiprintf_r+0x72>
1a003aea:	ebb4 0a08 	subs.w	sl, r4, r8
1a003aee:	d076      	beq.n	1a003bde <_vfiprintf_r+0x176>
1a003af0:	4642      	mov	r2, r8
1a003af2:	4653      	mov	r3, sl
1a003af4:	4659      	mov	r1, fp
1a003af6:	9803      	ldr	r0, [sp, #12]
1a003af8:	f7ff ff90 	bl	1a003a1c <__sfputs_r>
1a003afc:	3001      	adds	r0, #1
1a003afe:	d06e      	beq.n	1a003bde <_vfiprintf_r+0x176>
1a003b00:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a003b02:	786a      	ldrb	r2, [r5, #1]
1a003b04:	4453      	add	r3, sl
1a003b06:	930b      	str	r3, [sp, #44]	; 0x2c
1a003b08:	2a00      	cmp	r2, #0
1a003b0a:	d068      	beq.n	1a003bde <_vfiprintf_r+0x176>
1a003b0c:	2300      	movs	r3, #0
1a003b0e:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a003b12:	3401      	adds	r4, #1
1a003b14:	9306      	str	r3, [sp, #24]
1a003b16:	e9cd 3308 	strd	r3, r3, [sp, #32]
1a003b1a:	f88d 305b 	strb.w	r3, [sp, #91]	; 0x5b
1a003b1e:	931c      	str	r3, [sp, #112]	; 0x70
1a003b20:	9207      	str	r2, [sp, #28]
1a003b22:	e005      	b.n	1a003b30 <_vfiprintf_r+0xc8>
1a003b24:	9a06      	ldr	r2, [sp, #24]
1a003b26:	fa07 f303 	lsl.w	r3, r7, r3
1a003b2a:	4313      	orrs	r3, r2
1a003b2c:	462c      	mov	r4, r5
1a003b2e:	9306      	str	r3, [sp, #24]
1a003b30:	4625      	mov	r5, r4
1a003b32:	2205      	movs	r2, #5
1a003b34:	f815 1b01 	ldrb.w	r1, [r5], #1
1a003b38:	4630      	mov	r0, r6
1a003b3a:	f000 feb1 	bl	1a0048a0 <memchr>
1a003b3e:	46aa      	mov	sl, r5
1a003b40:	1b83      	subs	r3, r0, r6
1a003b42:	2800      	cmp	r0, #0
1a003b44:	d1ee      	bne.n	1a003b24 <_vfiprintf_r+0xbc>
1a003b46:	9b06      	ldr	r3, [sp, #24]
1a003b48:	06d9      	lsls	r1, r3, #27
1a003b4a:	bf44      	itt	mi
1a003b4c:	2220      	movmi	r2, #32
1a003b4e:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
1a003b52:	7821      	ldrb	r1, [r4, #0]
1a003b54:	071a      	lsls	r2, r3, #28
1a003b56:	bf44      	itt	mi
1a003b58:	222b      	movmi	r2, #43	; 0x2b
1a003b5a:	f88d 205b 	strbmi.w	r2, [sp, #91]	; 0x5b
1a003b5e:	292a      	cmp	r1, #42	; 0x2a
1a003b60:	d166      	bne.n	1a003c30 <_vfiprintf_r+0x1c8>
1a003b62:	9a05      	ldr	r2, [sp, #20]
1a003b64:	6811      	ldr	r1, [r2, #0]
1a003b66:	3204      	adds	r2, #4
1a003b68:	2900      	cmp	r1, #0
1a003b6a:	9205      	str	r2, [sp, #20]
1a003b6c:	f2c0 809d 	blt.w	1a003caa <_vfiprintf_r+0x242>
1a003b70:	9109      	str	r1, [sp, #36]	; 0x24
1a003b72:	7861      	ldrb	r1, [r4, #1]
1a003b74:	1ca5      	adds	r5, r4, #2
1a003b76:	292e      	cmp	r1, #46	; 0x2e
1a003b78:	d073      	beq.n	1a003c62 <_vfiprintf_r+0x1fa>
1a003b7a:	4c68      	ldr	r4, [pc, #416]	; (1a003d1c <_vfiprintf_r+0x2b4>)
1a003b7c:	2203      	movs	r2, #3
1a003b7e:	4620      	mov	r0, r4
1a003b80:	f000 fe8e 	bl	1a0048a0 <memchr>
1a003b84:	2800      	cmp	r0, #0
1a003b86:	f000 8086 	beq.w	1a003c96 <_vfiprintf_r+0x22e>
1a003b8a:	1b00      	subs	r0, r0, r4
1a003b8c:	9b06      	ldr	r3, [sp, #24]
1a003b8e:	2440      	movs	r4, #64	; 0x40
1a003b90:	fa04 f000 	lsl.w	r0, r4, r0
1a003b94:	4303      	orrs	r3, r0
1a003b96:	9306      	str	r3, [sp, #24]
1a003b98:	f105 0801 	add.w	r8, r5, #1
1a003b9c:	7829      	ldrb	r1, [r5, #0]
1a003b9e:	4860      	ldr	r0, [pc, #384]	; (1a003d20 <_vfiprintf_r+0x2b8>)
1a003ba0:	f88d 1030 	strb.w	r1, [sp, #48]	; 0x30
1a003ba4:	2206      	movs	r2, #6
1a003ba6:	f000 fe7b 	bl	1a0048a0 <memchr>
1a003baa:	2800      	cmp	r0, #0
1a003bac:	f000 8083 	beq.w	1a003cb6 <_vfiprintf_r+0x24e>
1a003bb0:	4b5c      	ldr	r3, [pc, #368]	; (1a003d24 <_vfiprintf_r+0x2bc>)
1a003bb2:	2b00      	cmp	r3, #0
1a003bb4:	d072      	beq.n	1a003c9c <_vfiprintf_r+0x234>
1a003bb6:	ab05      	add	r3, sp, #20
1a003bb8:	9300      	str	r3, [sp, #0]
1a003bba:	465a      	mov	r2, fp
1a003bbc:	4b5a      	ldr	r3, [pc, #360]	; (1a003d28 <_vfiprintf_r+0x2c0>)
1a003bbe:	9803      	ldr	r0, [sp, #12]
1a003bc0:	a906      	add	r1, sp, #24
1a003bc2:	f3af 8000 	nop.w
1a003bc6:	4681      	mov	r9, r0
1a003bc8:	f1b9 3fff 	cmp.w	r9, #4294967295	; 0xffffffff
1a003bcc:	d007      	beq.n	1a003bde <_vfiprintf_r+0x176>
1a003bce:	9b0b      	ldr	r3, [sp, #44]	; 0x2c
1a003bd0:	444b      	add	r3, r9
1a003bd2:	930b      	str	r3, [sp, #44]	; 0x2c
1a003bd4:	f898 3000 	ldrb.w	r3, [r8]
1a003bd8:	2b00      	cmp	r3, #0
1a003bda:	f47f af79 	bne.w	1a003ad0 <_vfiprintf_r+0x68>
1a003bde:	f8bb 300c 	ldrh.w	r3, [fp, #12]
1a003be2:	065b      	lsls	r3, r3, #25
1a003be4:	d418      	bmi.n	1a003c18 <_vfiprintf_r+0x1b0>
1a003be6:	980b      	ldr	r0, [sp, #44]	; 0x2c
1a003be8:	b01f      	add	sp, #124	; 0x7c
1a003bea:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a003bee:	f7ff fcbf 	bl	1a003570 <__sinit>
1a003bf2:	4b46      	ldr	r3, [pc, #280]	; (1a003d0c <_vfiprintf_r+0x2a4>)
1a003bf4:	459b      	cmp	fp, r3
1a003bf6:	f47f af47 	bne.w	1a003a88 <_vfiprintf_r+0x20>
1a003bfa:	9b03      	ldr	r3, [sp, #12]
1a003bfc:	f8d3 b004 	ldr.w	fp, [r3, #4]
1a003c00:	f8bb 300c 	ldrh.w	r3, [fp, #12]
1a003c04:	0718      	lsls	r0, r3, #28
1a003c06:	f53f af4e 	bmi.w	1a003aa6 <_vfiprintf_r+0x3e>
1a003c0a:	4659      	mov	r1, fp
1a003c0c:	9803      	ldr	r0, [sp, #12]
1a003c0e:	f000 fbcb 	bl	1a0043a8 <__swsetup_r>
1a003c12:	2800      	cmp	r0, #0
1a003c14:	f43f af4c 	beq.w	1a003ab0 <_vfiprintf_r+0x48>
1a003c18:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003c1c:	e7e4      	b.n	1a003be8 <_vfiprintf_r+0x180>
1a003c1e:	9b03      	ldr	r3, [sp, #12]
1a003c20:	f8d3 b008 	ldr.w	fp, [r3, #8]
1a003c24:	e73a      	b.n	1a003a9c <_vfiprintf_r+0x34>
1a003c26:	ebb4 0a08 	subs.w	sl, r4, r8
1a003c2a:	f43f af6f 	beq.w	1a003b0c <_vfiprintf_r+0xa4>
1a003c2e:	e75f      	b.n	1a003af0 <_vfiprintf_r+0x88>
1a003c30:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003c34:	2a09      	cmp	r2, #9
1a003c36:	bf88      	it	hi
1a003c38:	46a2      	movhi	sl, r4
1a003c3a:	d89c      	bhi.n	1a003b76 <_vfiprintf_r+0x10e>
1a003c3c:	9b09      	ldr	r3, [sp, #36]	; 0x24
1a003c3e:	e001      	b.n	1a003c44 <_vfiprintf_r+0x1dc>
1a003c40:	462c      	mov	r4, r5
1a003c42:	3501      	adds	r5, #1
1a003c44:	7829      	ldrb	r1, [r5, #0]
1a003c46:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003c4a:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a003c4e:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003c52:	2a09      	cmp	r2, #9
1a003c54:	46aa      	mov	sl, r5
1a003c56:	d9f3      	bls.n	1a003c40 <_vfiprintf_r+0x1d8>
1a003c58:	292e      	cmp	r1, #46	; 0x2e
1a003c5a:	f104 0502 	add.w	r5, r4, #2
1a003c5e:	9309      	str	r3, [sp, #36]	; 0x24
1a003c60:	d18b      	bne.n	1a003b7a <_vfiprintf_r+0x112>
1a003c62:	f89a 1001 	ldrb.w	r1, [sl, #1]
1a003c66:	292a      	cmp	r1, #42	; 0x2a
1a003c68:	d12f      	bne.n	1a003cca <_vfiprintf_r+0x262>
1a003c6a:	9b05      	ldr	r3, [sp, #20]
1a003c6c:	f89a 1002 	ldrb.w	r1, [sl, #2]
1a003c70:	681a      	ldr	r2, [r3, #0]
1a003c72:	9207      	str	r2, [sp, #28]
1a003c74:	3304      	adds	r3, #4
1a003c76:	2a00      	cmp	r2, #0
1a003c78:	9305      	str	r3, [sp, #20]
1a003c7a:	f10a 0503 	add.w	r5, sl, #3
1a003c7e:	f10a 0302 	add.w	r3, sl, #2
1a003c82:	db38      	blt.n	1a003cf6 <_vfiprintf_r+0x28e>
1a003c84:	4c25      	ldr	r4, [pc, #148]	; (1a003d1c <_vfiprintf_r+0x2b4>)
1a003c86:	2203      	movs	r2, #3
1a003c88:	4620      	mov	r0, r4
1a003c8a:	469a      	mov	sl, r3
1a003c8c:	f000 fe08 	bl	1a0048a0 <memchr>
1a003c90:	2800      	cmp	r0, #0
1a003c92:	f47f af7a 	bne.w	1a003b8a <_vfiprintf_r+0x122>
1a003c96:	46a8      	mov	r8, r5
1a003c98:	4655      	mov	r5, sl
1a003c9a:	e77f      	b.n	1a003b9c <_vfiprintf_r+0x134>
1a003c9c:	9b05      	ldr	r3, [sp, #20]
1a003c9e:	3307      	adds	r3, #7
1a003ca0:	f023 0307 	bic.w	r3, r3, #7
1a003ca4:	3308      	adds	r3, #8
1a003ca6:	9305      	str	r3, [sp, #20]
1a003ca8:	e791      	b.n	1a003bce <_vfiprintf_r+0x166>
1a003caa:	4249      	negs	r1, r1
1a003cac:	f043 0302 	orr.w	r3, r3, #2
1a003cb0:	9109      	str	r1, [sp, #36]	; 0x24
1a003cb2:	9306      	str	r3, [sp, #24]
1a003cb4:	e75d      	b.n	1a003b72 <_vfiprintf_r+0x10a>
1a003cb6:	ab05      	add	r3, sp, #20
1a003cb8:	9300      	str	r3, [sp, #0]
1a003cba:	465a      	mov	r2, fp
1a003cbc:	4b1a      	ldr	r3, [pc, #104]	; (1a003d28 <_vfiprintf_r+0x2c0>)
1a003cbe:	9803      	ldr	r0, [sp, #12]
1a003cc0:	a906      	add	r1, sp, #24
1a003cc2:	f000 f8d5 	bl	1a003e70 <_printf_i>
1a003cc6:	4681      	mov	r9, r0
1a003cc8:	e77e      	b.n	1a003bc8 <_vfiprintf_r+0x160>
1a003cca:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003cce:	2300      	movs	r3, #0
1a003cd0:	2a09      	cmp	r2, #9
1a003cd2:	9307      	str	r3, [sp, #28]
1a003cd4:	d901      	bls.n	1a003cda <_vfiprintf_r+0x272>
1a003cd6:	e015      	b.n	1a003d04 <_vfiprintf_r+0x29c>
1a003cd8:	4655      	mov	r5, sl
1a003cda:	7869      	ldrb	r1, [r5, #1]
1a003cdc:	eb03 0383 	add.w	r3, r3, r3, lsl #2
1a003ce0:	eb02 0343 	add.w	r3, r2, r3, lsl #1
1a003ce4:	f1a1 0230 	sub.w	r2, r1, #48	; 0x30
1a003ce8:	2a09      	cmp	r2, #9
1a003cea:	f105 0a01 	add.w	sl, r5, #1
1a003cee:	d9f3      	bls.n	1a003cd8 <_vfiprintf_r+0x270>
1a003cf0:	3502      	adds	r5, #2
1a003cf2:	9307      	str	r3, [sp, #28]
1a003cf4:	e741      	b.n	1a003b7a <_vfiprintf_r+0x112>
1a003cf6:	f04f 32ff 	mov.w	r2, #4294967295	; 0xffffffff
1a003cfa:	469a      	mov	sl, r3
1a003cfc:	9207      	str	r2, [sp, #28]
1a003cfe:	e73c      	b.n	1a003b7a <_vfiprintf_r+0x112>
1a003d00:	4644      	mov	r4, r8
1a003d02:	e703      	b.n	1a003b0c <_vfiprintf_r+0xa4>
1a003d04:	46aa      	mov	sl, r5
1a003d06:	3501      	adds	r5, #1
1a003d08:	e737      	b.n	1a003b7a <_vfiprintf_r+0x112>
1a003d0a:	bf00      	nop
1a003d0c:	1a004d2c 	.word	0x1a004d2c
1a003d10:	1a004d0c 	.word	0x1a004d0c
1a003d14:	1a004cec 	.word	0x1a004cec
1a003d18:	1a004d50 	.word	0x1a004d50
1a003d1c:	1a004d58 	.word	0x1a004d58
1a003d20:	1a004d5c 	.word	0x1a004d5c
1a003d24:	00000000 	.word	0x00000000
1a003d28:	1a003a1d 	.word	0x1a003a1d

1a003d2c <vfiprintf>:
1a003d2c:	b410      	push	{r4}
1a003d2e:	4c04      	ldr	r4, [pc, #16]	; (1a003d40 <vfiprintf+0x14>)
1a003d30:	4613      	mov	r3, r2
1a003d32:	460a      	mov	r2, r1
1a003d34:	4601      	mov	r1, r0
1a003d36:	6820      	ldr	r0, [r4, #0]
1a003d38:	f85d 4b04 	ldr.w	r4, [sp], #4
1a003d3c:	f7ff be94 	b.w	1a003a68 <_vfiprintf_r>
1a003d40:	10000044 	.word	0x10000044

1a003d44 <_printf_common>:
1a003d44:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
1a003d48:	460c      	mov	r4, r1
1a003d4a:	4691      	mov	r9, r2
1a003d4c:	690a      	ldr	r2, [r1, #16]
1a003d4e:	6889      	ldr	r1, [r1, #8]
1a003d50:	f8dd 8020 	ldr.w	r8, [sp, #32]
1a003d54:	428a      	cmp	r2, r1
1a003d56:	bfb8      	it	lt
1a003d58:	460a      	movlt	r2, r1
1a003d5a:	f8c9 2000 	str.w	r2, [r9]
1a003d5e:	f894 1043 	ldrb.w	r1, [r4, #67]	; 0x43
1a003d62:	4606      	mov	r6, r0
1a003d64:	461f      	mov	r7, r3
1a003d66:	b111      	cbz	r1, 1a003d6e <_printf_common+0x2a>
1a003d68:	3201      	adds	r2, #1
1a003d6a:	f8c9 2000 	str.w	r2, [r9]
1a003d6e:	6823      	ldr	r3, [r4, #0]
1a003d70:	0699      	lsls	r1, r3, #26
1a003d72:	d55c      	bpl.n	1a003e2e <_printf_common+0xea>
1a003d74:	f8d9 2000 	ldr.w	r2, [r9]
1a003d78:	3202      	adds	r2, #2
1a003d7a:	f8c9 2000 	str.w	r2, [r9]
1a003d7e:	6823      	ldr	r3, [r4, #0]
1a003d80:	f013 0f06 	tst.w	r3, #6
1a003d84:	4619      	mov	r1, r3
1a003d86:	d11d      	bne.n	1a003dc4 <_printf_common+0x80>
1a003d88:	68e1      	ldr	r1, [r4, #12]
1a003d8a:	1a8a      	subs	r2, r1, r2
1a003d8c:	2a00      	cmp	r2, #0
1a003d8e:	bfd8      	it	le
1a003d90:	4619      	movle	r1, r3
1a003d92:	dd17      	ble.n	1a003dc4 <_printf_common+0x80>
1a003d94:	f104 0a19 	add.w	sl, r4, #25
1a003d98:	2500      	movs	r5, #0
1a003d9a:	e005      	b.n	1a003da8 <_printf_common+0x64>
1a003d9c:	68e3      	ldr	r3, [r4, #12]
1a003d9e:	f8d9 2000 	ldr.w	r2, [r9]
1a003da2:	1a9b      	subs	r3, r3, r2
1a003da4:	42ab      	cmp	r3, r5
1a003da6:	dd0c      	ble.n	1a003dc2 <_printf_common+0x7e>
1a003da8:	2301      	movs	r3, #1
1a003daa:	4652      	mov	r2, sl
1a003dac:	4639      	mov	r1, r7
1a003dae:	4630      	mov	r0, r6
1a003db0:	47c0      	blx	r8
1a003db2:	3001      	adds	r0, #1
1a003db4:	f105 0501 	add.w	r5, r5, #1
1a003db8:	d1f0      	bne.n	1a003d9c <_printf_common+0x58>
1a003dba:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003dbe:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003dc2:	6821      	ldr	r1, [r4, #0]
1a003dc4:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003dc8:	3300      	adds	r3, #0
1a003dca:	bf18      	it	ne
1a003dcc:	2301      	movne	r3, #1
1a003dce:	068a      	lsls	r2, r1, #26
1a003dd0:	d50a      	bpl.n	1a003de8 <_printf_common+0xa4>
1a003dd2:	18e1      	adds	r1, r4, r3
1a003dd4:	1c5a      	adds	r2, r3, #1
1a003dd6:	2030      	movs	r0, #48	; 0x30
1a003dd8:	f881 0043 	strb.w	r0, [r1, #67]	; 0x43
1a003ddc:	4422      	add	r2, r4
1a003dde:	f894 1045 	ldrb.w	r1, [r4, #69]	; 0x45
1a003de2:	f882 1043 	strb.w	r1, [r2, #67]	; 0x43
1a003de6:	3302      	adds	r3, #2
1a003de8:	f104 0243 	add.w	r2, r4, #67	; 0x43
1a003dec:	4639      	mov	r1, r7
1a003dee:	4630      	mov	r0, r6
1a003df0:	47c0      	blx	r8
1a003df2:	3001      	adds	r0, #1
1a003df4:	d0e1      	beq.n	1a003dba <_printf_common+0x76>
1a003df6:	6823      	ldr	r3, [r4, #0]
1a003df8:	68a2      	ldr	r2, [r4, #8]
1a003dfa:	6921      	ldr	r1, [r4, #16]
1a003dfc:	f003 0306 	and.w	r3, r3, #6
1a003e00:	2b04      	cmp	r3, #4
1a003e02:	d01d      	beq.n	1a003e40 <_printf_common+0xfc>
1a003e04:	428a      	cmp	r2, r1
1a003e06:	dd26      	ble.n	1a003e56 <_printf_common+0x112>
1a003e08:	f04f 0900 	mov.w	r9, #0
1a003e0c:	1a52      	subs	r2, r2, r1
1a003e0e:	4491      	add	r9, r2
1a003e10:	341a      	adds	r4, #26
1a003e12:	2500      	movs	r5, #0
1a003e14:	e001      	b.n	1a003e1a <_printf_common+0xd6>
1a003e16:	454d      	cmp	r5, r9
1a003e18:	da1d      	bge.n	1a003e56 <_printf_common+0x112>
1a003e1a:	2301      	movs	r3, #1
1a003e1c:	4622      	mov	r2, r4
1a003e1e:	4639      	mov	r1, r7
1a003e20:	4630      	mov	r0, r6
1a003e22:	47c0      	blx	r8
1a003e24:	3001      	adds	r0, #1
1a003e26:	f105 0501 	add.w	r5, r5, #1
1a003e2a:	d1f4      	bne.n	1a003e16 <_printf_common+0xd2>
1a003e2c:	e7c5      	b.n	1a003dba <_printf_common+0x76>
1a003e2e:	f013 0f06 	tst.w	r3, #6
1a003e32:	d013      	beq.n	1a003e5c <_printf_common+0x118>
1a003e34:	f894 3043 	ldrb.w	r3, [r4, #67]	; 0x43
1a003e38:	3300      	adds	r3, #0
1a003e3a:	bf18      	it	ne
1a003e3c:	2301      	movne	r3, #1
1a003e3e:	e7d3      	b.n	1a003de8 <_printf_common+0xa4>
1a003e40:	f8d9 0000 	ldr.w	r0, [r9]
1a003e44:	68e3      	ldr	r3, [r4, #12]
1a003e46:	428a      	cmp	r2, r1
1a003e48:	eba3 0300 	sub.w	r3, r3, r0
1a003e4c:	ea23 79e3 	bic.w	r9, r3, r3, asr #31
1a003e50:	dcdc      	bgt.n	1a003e0c <_printf_common+0xc8>
1a003e52:	2b00      	cmp	r3, #0
1a003e54:	dcdc      	bgt.n	1a003e10 <_printf_common+0xcc>
1a003e56:	2000      	movs	r0, #0
1a003e58:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
1a003e5c:	68e1      	ldr	r1, [r4, #12]
1a003e5e:	f8d9 2000 	ldr.w	r2, [r9]
1a003e62:	1a8a      	subs	r2, r1, r2
1a003e64:	2a00      	cmp	r2, #0
1a003e66:	bfd8      	it	le
1a003e68:	4619      	movle	r1, r3
1a003e6a:	dc93      	bgt.n	1a003d94 <_printf_common+0x50>
1a003e6c:	e7aa      	b.n	1a003dc4 <_printf_common+0x80>
1a003e6e:	bf00      	nop

1a003e70 <_printf_i>:
1a003e70:	e92d 43f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, lr}
1a003e74:	460c      	mov	r4, r1
1a003e76:	7e09      	ldrb	r1, [r1, #24]
1a003e78:	b085      	sub	sp, #20
1a003e7a:	296e      	cmp	r1, #110	; 0x6e
1a003e7c:	4606      	mov	r6, r0
1a003e7e:	4617      	mov	r7, r2
1a003e80:	980c      	ldr	r0, [sp, #48]	; 0x30
1a003e82:	4698      	mov	r8, r3
1a003e84:	f104 0e43 	add.w	lr, r4, #67	; 0x43
1a003e88:	d06d      	beq.n	1a003f66 <_printf_i+0xf6>
1a003e8a:	d939      	bls.n	1a003f00 <_printf_i+0x90>
1a003e8c:	2973      	cmp	r1, #115	; 0x73
1a003e8e:	f000 80f6 	beq.w	1a00407e <_printf_i+0x20e>
1a003e92:	d944      	bls.n	1a003f1e <_printf_i+0xae>
1a003e94:	2975      	cmp	r1, #117	; 0x75
1a003e96:	f000 8104 	beq.w	1a0040a2 <_printf_i+0x232>
1a003e9a:	2978      	cmp	r1, #120	; 0x78
1a003e9c:	f040 8111 	bne.w	1a0040c2 <_printf_i+0x252>
1a003ea0:	2378      	movs	r3, #120	; 0x78
1a003ea2:	6822      	ldr	r2, [r4, #0]
1a003ea4:	f8df c258 	ldr.w	ip, [pc, #600]	; 1a004100 <_printf_i+0x290>
1a003ea8:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a003eac:	6801      	ldr	r1, [r0, #0]
1a003eae:	0615      	lsls	r5, r2, #24
1a003eb0:	f851 3b04 	ldr.w	r3, [r1], #4
1a003eb4:	6001      	str	r1, [r0, #0]
1a003eb6:	f140 80a1 	bpl.w	1a003ffc <_printf_i+0x18c>
1a003eba:	07d1      	lsls	r1, r2, #31
1a003ebc:	bf44      	itt	mi
1a003ebe:	f042 0220 	orrmi.w	r2, r2, #32
1a003ec2:	6022      	strmi	r2, [r4, #0]
1a003ec4:	2b00      	cmp	r3, #0
1a003ec6:	f000 8093 	beq.w	1a003ff0 <_printf_i+0x180>
1a003eca:	2210      	movs	r2, #16
1a003ecc:	2100      	movs	r1, #0
1a003ece:	f884 1043 	strb.w	r1, [r4, #67]	; 0x43
1a003ed2:	6860      	ldr	r0, [r4, #4]
1a003ed4:	60a0      	str	r0, [r4, #8]
1a003ed6:	2800      	cmp	r0, #0
1a003ed8:	f2c0 80c8 	blt.w	1a00406c <_printf_i+0x1fc>
1a003edc:	6821      	ldr	r1, [r4, #0]
1a003ede:	f021 0104 	bic.w	r1, r1, #4
1a003ee2:	6021      	str	r1, [r4, #0]
1a003ee4:	2b00      	cmp	r3, #0
1a003ee6:	f040 80a3 	bne.w	1a004030 <_printf_i+0x1c0>
1a003eea:	2800      	cmp	r0, #0
1a003eec:	f040 80c0 	bne.w	1a004070 <_printf_i+0x200>
1a003ef0:	4675      	mov	r5, lr
1a003ef2:	2a08      	cmp	r2, #8
1a003ef4:	f000 80ac 	beq.w	1a004050 <_printf_i+0x1e0>
1a003ef8:	ebae 0305 	sub.w	r3, lr, r5
1a003efc:	6123      	str	r3, [r4, #16]
1a003efe:	e041      	b.n	1a003f84 <_printf_i+0x114>
1a003f00:	2963      	cmp	r1, #99	; 0x63
1a003f02:	f000 80e5 	beq.w	1a0040d0 <_printf_i+0x260>
1a003f06:	d81a      	bhi.n	1a003f3e <_printf_i+0xce>
1a003f08:	2900      	cmp	r1, #0
1a003f0a:	d038      	beq.n	1a003f7e <_printf_i+0x10e>
1a003f0c:	2958      	cmp	r1, #88	; 0x58
1a003f0e:	f040 80d8 	bne.w	1a0040c2 <_printf_i+0x252>
1a003f12:	f884 1045 	strb.w	r1, [r4, #69]	; 0x45
1a003f16:	6822      	ldr	r2, [r4, #0]
1a003f18:	f8df c1e8 	ldr.w	ip, [pc, #488]	; 1a004104 <_printf_i+0x294>
1a003f1c:	e7c6      	b.n	1a003eac <_printf_i+0x3c>
1a003f1e:	296f      	cmp	r1, #111	; 0x6f
1a003f20:	f000 80bf 	beq.w	1a0040a2 <_printf_i+0x232>
1a003f24:	2970      	cmp	r1, #112	; 0x70
1a003f26:	f040 80cc 	bne.w	1a0040c2 <_printf_i+0x252>
1a003f2a:	6822      	ldr	r2, [r4, #0]
1a003f2c:	f8df c1d0 	ldr.w	ip, [pc, #464]	; 1a004100 <_printf_i+0x290>
1a003f30:	f042 0220 	orr.w	r2, r2, #32
1a003f34:	2378      	movs	r3, #120	; 0x78
1a003f36:	6022      	str	r2, [r4, #0]
1a003f38:	f884 3045 	strb.w	r3, [r4, #69]	; 0x45
1a003f3c:	e7b6      	b.n	1a003eac <_printf_i+0x3c>
1a003f3e:	2964      	cmp	r1, #100	; 0x64
1a003f40:	d002      	beq.n	1a003f48 <_printf_i+0xd8>
1a003f42:	2969      	cmp	r1, #105	; 0x69
1a003f44:	f040 80bd 	bne.w	1a0040c2 <_printf_i+0x252>
1a003f48:	6822      	ldr	r2, [r4, #0]
1a003f4a:	6803      	ldr	r3, [r0, #0]
1a003f4c:	0611      	lsls	r1, r2, #24
1a003f4e:	f103 0504 	add.w	r5, r3, #4
1a003f52:	d557      	bpl.n	1a004004 <_printf_i+0x194>
1a003f54:	6819      	ldr	r1, [r3, #0]
1a003f56:	6005      	str	r5, [r0, #0]
1a003f58:	460b      	mov	r3, r1
1a003f5a:	2900      	cmp	r1, #0
1a003f5c:	db59      	blt.n	1a004012 <_printf_i+0x1a2>
1a003f5e:	f8df c1a4 	ldr.w	ip, [pc, #420]	; 1a004104 <_printf_i+0x294>
1a003f62:	220a      	movs	r2, #10
1a003f64:	e7b5      	b.n	1a003ed2 <_printf_i+0x62>
1a003f66:	6803      	ldr	r3, [r0, #0]
1a003f68:	6822      	ldr	r2, [r4, #0]
1a003f6a:	6961      	ldr	r1, [r4, #20]
1a003f6c:	1d1d      	adds	r5, r3, #4
1a003f6e:	6005      	str	r5, [r0, #0]
1a003f70:	0615      	lsls	r5, r2, #24
1a003f72:	681b      	ldr	r3, [r3, #0]
1a003f74:	d402      	bmi.n	1a003f7c <_printf_i+0x10c>
1a003f76:	0650      	lsls	r0, r2, #25
1a003f78:	f100 80bd 	bmi.w	1a0040f6 <_printf_i+0x286>
1a003f7c:	6019      	str	r1, [r3, #0]
1a003f7e:	2300      	movs	r3, #0
1a003f80:	4675      	mov	r5, lr
1a003f82:	6123      	str	r3, [r4, #16]
1a003f84:	f8cd 8000 	str.w	r8, [sp]
1a003f88:	463b      	mov	r3, r7
1a003f8a:	aa03      	add	r2, sp, #12
1a003f8c:	4621      	mov	r1, r4
1a003f8e:	4630      	mov	r0, r6
1a003f90:	f7ff fed8 	bl	1a003d44 <_printf_common>
1a003f94:	3001      	adds	r0, #1
1a003f96:	d020      	beq.n	1a003fda <_printf_i+0x16a>
1a003f98:	462a      	mov	r2, r5
1a003f9a:	6923      	ldr	r3, [r4, #16]
1a003f9c:	4639      	mov	r1, r7
1a003f9e:	4630      	mov	r0, r6
1a003fa0:	47c0      	blx	r8
1a003fa2:	3001      	adds	r0, #1
1a003fa4:	d019      	beq.n	1a003fda <_printf_i+0x16a>
1a003fa6:	6822      	ldr	r2, [r4, #0]
1a003fa8:	9803      	ldr	r0, [sp, #12]
1a003faa:	68e3      	ldr	r3, [r4, #12]
1a003fac:	0792      	lsls	r2, r2, #30
1a003fae:	d519      	bpl.n	1a003fe4 <_printf_i+0x174>
1a003fb0:	1a1a      	subs	r2, r3, r0
1a003fb2:	2a00      	cmp	r2, #0
1a003fb4:	dd16      	ble.n	1a003fe4 <_printf_i+0x174>
1a003fb6:	f104 0919 	add.w	r9, r4, #25
1a003fba:	2500      	movs	r5, #0
1a003fbc:	e004      	b.n	1a003fc8 <_printf_i+0x158>
1a003fbe:	68e3      	ldr	r3, [r4, #12]
1a003fc0:	9803      	ldr	r0, [sp, #12]
1a003fc2:	1a1a      	subs	r2, r3, r0
1a003fc4:	42aa      	cmp	r2, r5
1a003fc6:	dd0d      	ble.n	1a003fe4 <_printf_i+0x174>
1a003fc8:	2301      	movs	r3, #1
1a003fca:	464a      	mov	r2, r9
1a003fcc:	4639      	mov	r1, r7
1a003fce:	4630      	mov	r0, r6
1a003fd0:	47c0      	blx	r8
1a003fd2:	3001      	adds	r0, #1
1a003fd4:	f105 0501 	add.w	r5, r5, #1
1a003fd8:	d1f1      	bne.n	1a003fbe <_printf_i+0x14e>
1a003fda:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a003fde:	b005      	add	sp, #20
1a003fe0:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a003fe4:	4298      	cmp	r0, r3
1a003fe6:	bfb8      	it	lt
1a003fe8:	4618      	movlt	r0, r3
1a003fea:	b005      	add	sp, #20
1a003fec:	e8bd 83f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, pc}
1a003ff0:	6822      	ldr	r2, [r4, #0]
1a003ff2:	f022 0220 	bic.w	r2, r2, #32
1a003ff6:	6022      	str	r2, [r4, #0]
1a003ff8:	2210      	movs	r2, #16
1a003ffa:	e767      	b.n	1a003ecc <_printf_i+0x5c>
1a003ffc:	0650      	lsls	r0, r2, #25
1a003ffe:	bf48      	it	mi
1a004000:	b29b      	uxthmi	r3, r3
1a004002:	e75a      	b.n	1a003eba <_printf_i+0x4a>
1a004004:	0651      	lsls	r1, r2, #25
1a004006:	d5a5      	bpl.n	1a003f54 <_printf_i+0xe4>
1a004008:	f9b3 3000 	ldrsh.w	r3, [r3]
1a00400c:	6005      	str	r5, [r0, #0]
1a00400e:	4619      	mov	r1, r3
1a004010:	e7a3      	b.n	1a003f5a <_printf_i+0xea>
1a004012:	6861      	ldr	r1, [r4, #4]
1a004014:	60a1      	str	r1, [r4, #8]
1a004016:	202d      	movs	r0, #45	; 0x2d
1a004018:	2900      	cmp	r1, #0
1a00401a:	f1c3 0300 	rsb	r3, r3, #0
1a00401e:	f884 0043 	strb.w	r0, [r4, #67]	; 0x43
1a004022:	db02      	blt.n	1a00402a <_printf_i+0x1ba>
1a004024:	f022 0204 	bic.w	r2, r2, #4
1a004028:	6022      	str	r2, [r4, #0]
1a00402a:	f8df c0d8 	ldr.w	ip, [pc, #216]	; 1a004104 <_printf_i+0x294>
1a00402e:	220a      	movs	r2, #10
1a004030:	4675      	mov	r5, lr
1a004032:	e000      	b.n	1a004036 <_printf_i+0x1c6>
1a004034:	460b      	mov	r3, r1
1a004036:	fbb3 f1f2 	udiv	r1, r3, r2
1a00403a:	fb02 3011 	mls	r0, r2, r1, r3
1a00403e:	4293      	cmp	r3, r2
1a004040:	f81c 0000 	ldrb.w	r0, [ip, r0]
1a004044:	f805 0d01 	strb.w	r0, [r5, #-1]!
1a004048:	d2f4      	bcs.n	1a004034 <_printf_i+0x1c4>
1a00404a:	2a08      	cmp	r2, #8
1a00404c:	f47f af54 	bne.w	1a003ef8 <_printf_i+0x88>
1a004050:	6823      	ldr	r3, [r4, #0]
1a004052:	07db      	lsls	r3, r3, #31
1a004054:	f57f af50 	bpl.w	1a003ef8 <_printf_i+0x88>
1a004058:	6862      	ldr	r2, [r4, #4]
1a00405a:	6923      	ldr	r3, [r4, #16]
1a00405c:	429a      	cmp	r2, r3
1a00405e:	f73f af4b 	bgt.w	1a003ef8 <_printf_i+0x88>
1a004062:	2330      	movs	r3, #48	; 0x30
1a004064:	f805 3c01 	strb.w	r3, [r5, #-1]
1a004068:	3d01      	subs	r5, #1
1a00406a:	e745      	b.n	1a003ef8 <_printf_i+0x88>
1a00406c:	2b00      	cmp	r3, #0
1a00406e:	d1df      	bne.n	1a004030 <_printf_i+0x1c0>
1a004070:	f89c 3000 	ldrb.w	r3, [ip]
1a004074:	f884 3042 	strb.w	r3, [r4, #66]	; 0x42
1a004078:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a00407c:	e739      	b.n	1a003ef2 <_printf_i+0x82>
1a00407e:	6803      	ldr	r3, [r0, #0]
1a004080:	6862      	ldr	r2, [r4, #4]
1a004082:	1d19      	adds	r1, r3, #4
1a004084:	6001      	str	r1, [r0, #0]
1a004086:	681d      	ldr	r5, [r3, #0]
1a004088:	2100      	movs	r1, #0
1a00408a:	4628      	mov	r0, r5
1a00408c:	f000 fc08 	bl	1a0048a0 <memchr>
1a004090:	2800      	cmp	r0, #0
1a004092:	d032      	beq.n	1a0040fa <_printf_i+0x28a>
1a004094:	1b40      	subs	r0, r0, r5
1a004096:	6060      	str	r0, [r4, #4]
1a004098:	6120      	str	r0, [r4, #16]
1a00409a:	2300      	movs	r3, #0
1a00409c:	f884 3043 	strb.w	r3, [r4, #67]	; 0x43
1a0040a0:	e770      	b.n	1a003f84 <_printf_i+0x114>
1a0040a2:	6822      	ldr	r2, [r4, #0]
1a0040a4:	6803      	ldr	r3, [r0, #0]
1a0040a6:	f012 0f80 	tst.w	r2, #128	; 0x80
1a0040aa:	f103 0504 	add.w	r5, r3, #4
1a0040ae:	d01a      	beq.n	1a0040e6 <_printf_i+0x276>
1a0040b0:	681b      	ldr	r3, [r3, #0]
1a0040b2:	6005      	str	r5, [r0, #0]
1a0040b4:	296f      	cmp	r1, #111	; 0x6f
1a0040b6:	bf0c      	ite	eq
1a0040b8:	2208      	moveq	r2, #8
1a0040ba:	220a      	movne	r2, #10
1a0040bc:	f8df c044 	ldr.w	ip, [pc, #68]	; 1a004104 <_printf_i+0x294>
1a0040c0:	e704      	b.n	1a003ecc <_printf_i+0x5c>
1a0040c2:	2301      	movs	r3, #1
1a0040c4:	f884 1042 	strb.w	r1, [r4, #66]	; 0x42
1a0040c8:	6123      	str	r3, [r4, #16]
1a0040ca:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0040ce:	e7e4      	b.n	1a00409a <_printf_i+0x22a>
1a0040d0:	6803      	ldr	r3, [r0, #0]
1a0040d2:	681a      	ldr	r2, [r3, #0]
1a0040d4:	1d19      	adds	r1, r3, #4
1a0040d6:	2301      	movs	r3, #1
1a0040d8:	6001      	str	r1, [r0, #0]
1a0040da:	f104 0542 	add.w	r5, r4, #66	; 0x42
1a0040de:	f884 2042 	strb.w	r2, [r4, #66]	; 0x42
1a0040e2:	6123      	str	r3, [r4, #16]
1a0040e4:	e7d9      	b.n	1a00409a <_printf_i+0x22a>
1a0040e6:	f012 0f40 	tst.w	r2, #64	; 0x40
1a0040ea:	bf0d      	iteet	eq
1a0040ec:	681b      	ldreq	r3, [r3, #0]
1a0040ee:	6005      	strne	r5, [r0, #0]
1a0040f0:	881b      	ldrhne	r3, [r3, #0]
1a0040f2:	6005      	streq	r5, [r0, #0]
1a0040f4:	e7de      	b.n	1a0040b4 <_printf_i+0x244>
1a0040f6:	8019      	strh	r1, [r3, #0]
1a0040f8:	e741      	b.n	1a003f7e <_printf_i+0x10e>
1a0040fa:	6860      	ldr	r0, [r4, #4]
1a0040fc:	e7cc      	b.n	1a004098 <_printf_i+0x228>
1a0040fe:	bf00      	nop
1a004100:	1a004d78 	.word	0x1a004d78
1a004104:	1a004d64 	.word	0x1a004d64

1a004108 <_iprintf_r>:
1a004108:	b40e      	push	{r1, r2, r3}
1a00410a:	b510      	push	{r4, lr}
1a00410c:	4604      	mov	r4, r0
1a00410e:	b083      	sub	sp, #12
1a004110:	b108      	cbz	r0, 1a004116 <_iprintf_r+0xe>
1a004112:	6983      	ldr	r3, [r0, #24]
1a004114:	b163      	cbz	r3, 1a004130 <_iprintf_r+0x28>
1a004116:	a806      	add	r0, sp, #24
1a004118:	4603      	mov	r3, r0
1a00411a:	9001      	str	r0, [sp, #4]
1a00411c:	9a05      	ldr	r2, [sp, #20]
1a00411e:	68a1      	ldr	r1, [r4, #8]
1a004120:	4620      	mov	r0, r4
1a004122:	f7ff fca1 	bl	1a003a68 <_vfiprintf_r>
1a004126:	b003      	add	sp, #12
1a004128:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00412c:	b003      	add	sp, #12
1a00412e:	4770      	bx	lr
1a004130:	f7ff fa1e 	bl	1a003570 <__sinit>
1a004134:	e7ef      	b.n	1a004116 <_iprintf_r+0xe>
1a004136:	bf00      	nop

1a004138 <iprintf>:
1a004138:	b40f      	push	{r0, r1, r2, r3}
1a00413a:	b510      	push	{r4, lr}
1a00413c:	4b0b      	ldr	r3, [pc, #44]	; (1a00416c <iprintf+0x34>)
1a00413e:	681c      	ldr	r4, [r3, #0]
1a004140:	b082      	sub	sp, #8
1a004142:	b10c      	cbz	r4, 1a004148 <iprintf+0x10>
1a004144:	69a3      	ldr	r3, [r4, #24]
1a004146:	b163      	cbz	r3, 1a004162 <iprintf+0x2a>
1a004148:	a805      	add	r0, sp, #20
1a00414a:	4603      	mov	r3, r0
1a00414c:	9001      	str	r0, [sp, #4]
1a00414e:	9a04      	ldr	r2, [sp, #16]
1a004150:	68a1      	ldr	r1, [r4, #8]
1a004152:	4620      	mov	r0, r4
1a004154:	f7ff fc88 	bl	1a003a68 <_vfiprintf_r>
1a004158:	b002      	add	sp, #8
1a00415a:	e8bd 4010 	ldmia.w	sp!, {r4, lr}
1a00415e:	b004      	add	sp, #16
1a004160:	4770      	bx	lr
1a004162:	4620      	mov	r0, r4
1a004164:	f7ff fa04 	bl	1a003570 <__sinit>
1a004168:	e7ee      	b.n	1a004148 <iprintf+0x10>
1a00416a:	bf00      	nop
1a00416c:	10000044 	.word	0x10000044

1a004170 <_puts_r>:
1a004170:	6983      	ldr	r3, [r0, #24]
1a004172:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004176:	4680      	mov	r8, r0
1a004178:	460e      	mov	r6, r1
1a00417a:	b333      	cbz	r3, 1a0041ca <_puts_r+0x5a>
1a00417c:	6884      	ldr	r4, [r0, #8]
1a00417e:	4b2f      	ldr	r3, [pc, #188]	; (1a00423c <_puts_r+0xcc>)
1a004180:	429c      	cmp	r4, r3
1a004182:	d030      	beq.n	1a0041e6 <_puts_r+0x76>
1a004184:	4b2e      	ldr	r3, [pc, #184]	; (1a004240 <_puts_r+0xd0>)
1a004186:	429c      	cmp	r4, r3
1a004188:	d039      	beq.n	1a0041fe <_puts_r+0x8e>
1a00418a:	4b2e      	ldr	r3, [pc, #184]	; (1a004244 <_puts_r+0xd4>)
1a00418c:	429c      	cmp	r4, r3
1a00418e:	bf08      	it	eq
1a004190:	f8d8 400c 	ldreq.w	r4, [r8, #12]
1a004194:	89a3      	ldrh	r3, [r4, #12]
1a004196:	071b      	lsls	r3, r3, #28
1a004198:	d52a      	bpl.n	1a0041f0 <_puts_r+0x80>
1a00419a:	6923      	ldr	r3, [r4, #16]
1a00419c:	b343      	cbz	r3, 1a0041f0 <_puts_r+0x80>
1a00419e:	3e01      	subs	r6, #1
1a0041a0:	68a3      	ldr	r3, [r4, #8]
1a0041a2:	f816 5f01 	ldrb.w	r5, [r6, #1]!
1a0041a6:	3b01      	subs	r3, #1
1a0041a8:	60a3      	str	r3, [r4, #8]
1a0041aa:	b39d      	cbz	r5, 1a004214 <_puts_r+0xa4>
1a0041ac:	2b00      	cmp	r3, #0
1a0041ae:	da07      	bge.n	1a0041c0 <_puts_r+0x50>
1a0041b0:	69a7      	ldr	r7, [r4, #24]
1a0041b2:	429f      	cmp	r7, r3
1a0041b4:	4622      	mov	r2, r4
1a0041b6:	4629      	mov	r1, r5
1a0041b8:	4640      	mov	r0, r8
1a0041ba:	dc23      	bgt.n	1a004204 <_puts_r+0x94>
1a0041bc:	2d0a      	cmp	r5, #10
1a0041be:	d021      	beq.n	1a004204 <_puts_r+0x94>
1a0041c0:	6823      	ldr	r3, [r4, #0]
1a0041c2:	1c5a      	adds	r2, r3, #1
1a0041c4:	6022      	str	r2, [r4, #0]
1a0041c6:	701d      	strb	r5, [r3, #0]
1a0041c8:	e7ea      	b.n	1a0041a0 <_puts_r+0x30>
1a0041ca:	f7ff f9d1 	bl	1a003570 <__sinit>
1a0041ce:	f8d8 3018 	ldr.w	r3, [r8, #24]
1a0041d2:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a0041d6:	2b00      	cmp	r3, #0
1a0041d8:	d1d1      	bne.n	1a00417e <_puts_r+0xe>
1a0041da:	4640      	mov	r0, r8
1a0041dc:	f7ff f9c8 	bl	1a003570 <__sinit>
1a0041e0:	4b16      	ldr	r3, [pc, #88]	; (1a00423c <_puts_r+0xcc>)
1a0041e2:	429c      	cmp	r4, r3
1a0041e4:	d1ce      	bne.n	1a004184 <_puts_r+0x14>
1a0041e6:	f8d8 4004 	ldr.w	r4, [r8, #4]
1a0041ea:	89a3      	ldrh	r3, [r4, #12]
1a0041ec:	071b      	lsls	r3, r3, #28
1a0041ee:	d4d4      	bmi.n	1a00419a <_puts_r+0x2a>
1a0041f0:	4621      	mov	r1, r4
1a0041f2:	4640      	mov	r0, r8
1a0041f4:	f000 f8d8 	bl	1a0043a8 <__swsetup_r>
1a0041f8:	2800      	cmp	r0, #0
1a0041fa:	d0d0      	beq.n	1a00419e <_puts_r+0x2e>
1a0041fc:	e006      	b.n	1a00420c <_puts_r+0x9c>
1a0041fe:	f8d8 4008 	ldr.w	r4, [r8, #8]
1a004202:	e7c7      	b.n	1a004194 <_puts_r+0x24>
1a004204:	f000 f870 	bl	1a0042e8 <__swbuf_r>
1a004208:	3001      	adds	r0, #1
1a00420a:	d1c9      	bne.n	1a0041a0 <_puts_r+0x30>
1a00420c:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004210:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a004214:	2b00      	cmp	r3, #0
1a004216:	da09      	bge.n	1a00422c <_puts_r+0xbc>
1a004218:	4622      	mov	r2, r4
1a00421a:	4640      	mov	r0, r8
1a00421c:	210a      	movs	r1, #10
1a00421e:	f000 f863 	bl	1a0042e8 <__swbuf_r>
1a004222:	3001      	adds	r0, #1
1a004224:	d0f2      	beq.n	1a00420c <_puts_r+0x9c>
1a004226:	200a      	movs	r0, #10
1a004228:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00422c:	6823      	ldr	r3, [r4, #0]
1a00422e:	220a      	movs	r2, #10
1a004230:	1c59      	adds	r1, r3, #1
1a004232:	6021      	str	r1, [r4, #0]
1a004234:	701a      	strb	r2, [r3, #0]
1a004236:	4610      	mov	r0, r2
1a004238:	e8bd 81f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, pc}
1a00423c:	1a004d2c 	.word	0x1a004d2c
1a004240:	1a004d0c 	.word	0x1a004d0c
1a004244:	1a004cec 	.word	0x1a004cec

1a004248 <puts>:
1a004248:	4b02      	ldr	r3, [pc, #8]	; (1a004254 <puts+0xc>)
1a00424a:	4601      	mov	r1, r0
1a00424c:	6818      	ldr	r0, [r3, #0]
1a00424e:	f7ff bf8f 	b.w	1a004170 <_puts_r>
1a004252:	bf00      	nop
1a004254:	10000044 	.word	0x10000044

1a004258 <__sread>:
1a004258:	b510      	push	{r4, lr}
1a00425a:	460c      	mov	r4, r1
1a00425c:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004260:	f7fc f900 	bl	1a000464 <_read_r>
1a004264:	2800      	cmp	r0, #0
1a004266:	db03      	blt.n	1a004270 <__sread+0x18>
1a004268:	6d63      	ldr	r3, [r4, #84]	; 0x54
1a00426a:	4403      	add	r3, r0
1a00426c:	6563      	str	r3, [r4, #84]	; 0x54
1a00426e:	bd10      	pop	{r4, pc}
1a004270:	89a3      	ldrh	r3, [r4, #12]
1a004272:	f423 5380 	bic.w	r3, r3, #4096	; 0x1000
1a004276:	81a3      	strh	r3, [r4, #12]
1a004278:	bd10      	pop	{r4, pc}
1a00427a:	bf00      	nop

1a00427c <__seofread>:
1a00427c:	2000      	movs	r0, #0
1a00427e:	4770      	bx	lr

1a004280 <__swrite>:
1a004280:	e92d 41f0 	stmdb	sp!, {r4, r5, r6, r7, r8, lr}
1a004284:	4616      	mov	r6, r2
1a004286:	f9b1 200c 	ldrsh.w	r2, [r1, #12]
1a00428a:	461f      	mov	r7, r3
1a00428c:	05d3      	lsls	r3, r2, #23
1a00428e:	460c      	mov	r4, r1
1a004290:	4605      	mov	r5, r0
1a004292:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a004296:	d409      	bmi.n	1a0042ac <__swrite+0x2c>
1a004298:	f422 5280 	bic.w	r2, r2, #4096	; 0x1000
1a00429c:	81a2      	strh	r2, [r4, #12]
1a00429e:	463b      	mov	r3, r7
1a0042a0:	4632      	mov	r2, r6
1a0042a2:	4628      	mov	r0, r5
1a0042a4:	e8bd 41f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, lr}
1a0042a8:	f7fc b903 	b.w	1a0004b2 <_write_r>
1a0042ac:	2200      	movs	r2, #0
1a0042ae:	2302      	movs	r3, #2
1a0042b0:	f7fc f8d3 	bl	1a00045a <_lseek_r>
1a0042b4:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a0042b8:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a0042bc:	e7ec      	b.n	1a004298 <__swrite+0x18>
1a0042be:	bf00      	nop

1a0042c0 <__sseek>:
1a0042c0:	b510      	push	{r4, lr}
1a0042c2:	460c      	mov	r4, r1
1a0042c4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0042c8:	f7fc f8c7 	bl	1a00045a <_lseek_r>
1a0042cc:	89a3      	ldrh	r3, [r4, #12]
1a0042ce:	1c42      	adds	r2, r0, #1
1a0042d0:	bf0e      	itee	eq
1a0042d2:	f423 5380 	biceq.w	r3, r3, #4096	; 0x1000
1a0042d6:	f443 5380 	orrne.w	r3, r3, #4096	; 0x1000
1a0042da:	6560      	strne	r0, [r4, #84]	; 0x54
1a0042dc:	81a3      	strh	r3, [r4, #12]
1a0042de:	bd10      	pop	{r4, pc}

1a0042e0 <__sclose>:
1a0042e0:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0042e4:	f7fc b8a6 	b.w	1a000434 <_close_r>

1a0042e8 <__swbuf_r>:
1a0042e8:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a0042ea:	460d      	mov	r5, r1
1a0042ec:	4614      	mov	r4, r2
1a0042ee:	4606      	mov	r6, r0
1a0042f0:	b108      	cbz	r0, 1a0042f6 <__swbuf_r+0xe>
1a0042f2:	6983      	ldr	r3, [r0, #24]
1a0042f4:	b343      	cbz	r3, 1a004348 <__swbuf_r+0x60>
1a0042f6:	4b25      	ldr	r3, [pc, #148]	; (1a00438c <__swbuf_r+0xa4>)
1a0042f8:	429c      	cmp	r4, r3
1a0042fa:	d02a      	beq.n	1a004352 <__swbuf_r+0x6a>
1a0042fc:	4b24      	ldr	r3, [pc, #144]	; (1a004390 <__swbuf_r+0xa8>)
1a0042fe:	429c      	cmp	r4, r3
1a004300:	d029      	beq.n	1a004356 <__swbuf_r+0x6e>
1a004302:	4b24      	ldr	r3, [pc, #144]	; (1a004394 <__swbuf_r+0xac>)
1a004304:	429c      	cmp	r4, r3
1a004306:	bf08      	it	eq
1a004308:	68f4      	ldreq	r4, [r6, #12]
1a00430a:	89a3      	ldrh	r3, [r4, #12]
1a00430c:	69a2      	ldr	r2, [r4, #24]
1a00430e:	60a2      	str	r2, [r4, #8]
1a004310:	071a      	lsls	r2, r3, #28
1a004312:	d522      	bpl.n	1a00435a <__swbuf_r+0x72>
1a004314:	6923      	ldr	r3, [r4, #16]
1a004316:	b303      	cbz	r3, 1a00435a <__swbuf_r+0x72>
1a004318:	6822      	ldr	r2, [r4, #0]
1a00431a:	6961      	ldr	r1, [r4, #20]
1a00431c:	1ad3      	subs	r3, r2, r3
1a00431e:	b2ed      	uxtb	r5, r5
1a004320:	4299      	cmp	r1, r3
1a004322:	462f      	mov	r7, r5
1a004324:	dd29      	ble.n	1a00437a <__swbuf_r+0x92>
1a004326:	3301      	adds	r3, #1
1a004328:	68a1      	ldr	r1, [r4, #8]
1a00432a:	1c50      	adds	r0, r2, #1
1a00432c:	3901      	subs	r1, #1
1a00432e:	60a1      	str	r1, [r4, #8]
1a004330:	6020      	str	r0, [r4, #0]
1a004332:	7015      	strb	r5, [r2, #0]
1a004334:	6962      	ldr	r2, [r4, #20]
1a004336:	429a      	cmp	r2, r3
1a004338:	d016      	beq.n	1a004368 <__swbuf_r+0x80>
1a00433a:	89a3      	ldrh	r3, [r4, #12]
1a00433c:	07db      	lsls	r3, r3, #31
1a00433e:	d501      	bpl.n	1a004344 <__swbuf_r+0x5c>
1a004340:	2d0a      	cmp	r5, #10
1a004342:	d011      	beq.n	1a004368 <__swbuf_r+0x80>
1a004344:	4638      	mov	r0, r7
1a004346:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004348:	f7ff f912 	bl	1a003570 <__sinit>
1a00434c:	4b0f      	ldr	r3, [pc, #60]	; (1a00438c <__swbuf_r+0xa4>)
1a00434e:	429c      	cmp	r4, r3
1a004350:	d1d4      	bne.n	1a0042fc <__swbuf_r+0x14>
1a004352:	6874      	ldr	r4, [r6, #4]
1a004354:	e7d9      	b.n	1a00430a <__swbuf_r+0x22>
1a004356:	68b4      	ldr	r4, [r6, #8]
1a004358:	e7d7      	b.n	1a00430a <__swbuf_r+0x22>
1a00435a:	4621      	mov	r1, r4
1a00435c:	4630      	mov	r0, r6
1a00435e:	f000 f823 	bl	1a0043a8 <__swsetup_r>
1a004362:	b938      	cbnz	r0, 1a004374 <__swbuf_r+0x8c>
1a004364:	6923      	ldr	r3, [r4, #16]
1a004366:	e7d7      	b.n	1a004318 <__swbuf_r+0x30>
1a004368:	4621      	mov	r1, r4
1a00436a:	4630      	mov	r0, r6
1a00436c:	f7fe ffd6 	bl	1a00331c <_fflush_r>
1a004370:	2800      	cmp	r0, #0
1a004372:	d0e7      	beq.n	1a004344 <__swbuf_r+0x5c>
1a004374:	f04f 37ff 	mov.w	r7, #4294967295	; 0xffffffff
1a004378:	e7e4      	b.n	1a004344 <__swbuf_r+0x5c>
1a00437a:	4621      	mov	r1, r4
1a00437c:	4630      	mov	r0, r6
1a00437e:	f7fe ffcd 	bl	1a00331c <_fflush_r>
1a004382:	2800      	cmp	r0, #0
1a004384:	d1f6      	bne.n	1a004374 <__swbuf_r+0x8c>
1a004386:	6822      	ldr	r2, [r4, #0]
1a004388:	2301      	movs	r3, #1
1a00438a:	e7cd      	b.n	1a004328 <__swbuf_r+0x40>
1a00438c:	1a004d2c 	.word	0x1a004d2c
1a004390:	1a004d0c 	.word	0x1a004d0c
1a004394:	1a004cec 	.word	0x1a004cec

1a004398 <__swbuf>:
1a004398:	4b02      	ldr	r3, [pc, #8]	; (1a0043a4 <__swbuf+0xc>)
1a00439a:	460a      	mov	r2, r1
1a00439c:	4601      	mov	r1, r0
1a00439e:	6818      	ldr	r0, [r3, #0]
1a0043a0:	f7ff bfa2 	b.w	1a0042e8 <__swbuf_r>
1a0043a4:	10000044 	.word	0x10000044

1a0043a8 <__swsetup_r>:
1a0043a8:	4b3b      	ldr	r3, [pc, #236]	; (1a004498 <__swsetup_r+0xf0>)
1a0043aa:	b570      	push	{r4, r5, r6, lr}
1a0043ac:	681d      	ldr	r5, [r3, #0]
1a0043ae:	4606      	mov	r6, r0
1a0043b0:	460c      	mov	r4, r1
1a0043b2:	b10d      	cbz	r5, 1a0043b8 <__swsetup_r+0x10>
1a0043b4:	69ab      	ldr	r3, [r5, #24]
1a0043b6:	b1db      	cbz	r3, 1a0043f0 <__swsetup_r+0x48>
1a0043b8:	4b38      	ldr	r3, [pc, #224]	; (1a00449c <__swsetup_r+0xf4>)
1a0043ba:	429c      	cmp	r4, r3
1a0043bc:	d01e      	beq.n	1a0043fc <__swsetup_r+0x54>
1a0043be:	4b38      	ldr	r3, [pc, #224]	; (1a0044a0 <__swsetup_r+0xf8>)
1a0043c0:	429c      	cmp	r4, r3
1a0043c2:	d04a      	beq.n	1a00445a <__swsetup_r+0xb2>
1a0043c4:	4b37      	ldr	r3, [pc, #220]	; (1a0044a4 <__swsetup_r+0xfc>)
1a0043c6:	429c      	cmp	r4, r3
1a0043c8:	bf08      	it	eq
1a0043ca:	68ec      	ldreq	r4, [r5, #12]
1a0043cc:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a0043d0:	b293      	uxth	r3, r2
1a0043d2:	0719      	lsls	r1, r3, #28
1a0043d4:	d518      	bpl.n	1a004408 <__swsetup_r+0x60>
1a0043d6:	6920      	ldr	r0, [r4, #16]
1a0043d8:	b308      	cbz	r0, 1a00441e <__swsetup_r+0x76>
1a0043da:	f013 0201 	ands.w	r2, r3, #1
1a0043de:	d02c      	beq.n	1a00443a <__swsetup_r+0x92>
1a0043e0:	6963      	ldr	r3, [r4, #20]
1a0043e2:	2200      	movs	r2, #0
1a0043e4:	425b      	negs	r3, r3
1a0043e6:	61a3      	str	r3, [r4, #24]
1a0043e8:	60a2      	str	r2, [r4, #8]
1a0043ea:	b360      	cbz	r0, 1a004446 <__swsetup_r+0x9e>
1a0043ec:	2000      	movs	r0, #0
1a0043ee:	bd70      	pop	{r4, r5, r6, pc}
1a0043f0:	4628      	mov	r0, r5
1a0043f2:	f7ff f8bd 	bl	1a003570 <__sinit>
1a0043f6:	4b29      	ldr	r3, [pc, #164]	; (1a00449c <__swsetup_r+0xf4>)
1a0043f8:	429c      	cmp	r4, r3
1a0043fa:	d1e0      	bne.n	1a0043be <__swsetup_r+0x16>
1a0043fc:	686c      	ldr	r4, [r5, #4]
1a0043fe:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004402:	b293      	uxth	r3, r2
1a004404:	0719      	lsls	r1, r3, #28
1a004406:	d4e6      	bmi.n	1a0043d6 <__swsetup_r+0x2e>
1a004408:	06dd      	lsls	r5, r3, #27
1a00440a:	d53c      	bpl.n	1a004486 <__swsetup_r+0xde>
1a00440c:	0758      	lsls	r0, r3, #29
1a00440e:	d426      	bmi.n	1a00445e <__swsetup_r+0xb6>
1a004410:	6920      	ldr	r0, [r4, #16]
1a004412:	f042 0308 	orr.w	r3, r2, #8
1a004416:	81a3      	strh	r3, [r4, #12]
1a004418:	b29b      	uxth	r3, r3
1a00441a:	2800      	cmp	r0, #0
1a00441c:	d1dd      	bne.n	1a0043da <__swsetup_r+0x32>
1a00441e:	f403 7220 	and.w	r2, r3, #640	; 0x280
1a004422:	f5b2 7f00 	cmp.w	r2, #512	; 0x200
1a004426:	d0d8      	beq.n	1a0043da <__swsetup_r+0x32>
1a004428:	4630      	mov	r0, r6
1a00442a:	4621      	mov	r1, r4
1a00442c:	f000 f9ee 	bl	1a00480c <__smakebuf_r>
1a004430:	89a3      	ldrh	r3, [r4, #12]
1a004432:	6920      	ldr	r0, [r4, #16]
1a004434:	f013 0201 	ands.w	r2, r3, #1
1a004438:	d1d2      	bne.n	1a0043e0 <__swsetup_r+0x38>
1a00443a:	0799      	lsls	r1, r3, #30
1a00443c:	bf58      	it	pl
1a00443e:	6962      	ldrpl	r2, [r4, #20]
1a004440:	60a2      	str	r2, [r4, #8]
1a004442:	2800      	cmp	r0, #0
1a004444:	d1d2      	bne.n	1a0043ec <__swsetup_r+0x44>
1a004446:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00444a:	061a      	lsls	r2, r3, #24
1a00444c:	d5cf      	bpl.n	1a0043ee <__swsetup_r+0x46>
1a00444e:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a004452:	81a3      	strh	r3, [r4, #12]
1a004454:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004458:	bd70      	pop	{r4, r5, r6, pc}
1a00445a:	68ac      	ldr	r4, [r5, #8]
1a00445c:	e7b6      	b.n	1a0043cc <__swsetup_r+0x24>
1a00445e:	6b61      	ldr	r1, [r4, #52]	; 0x34
1a004460:	b151      	cbz	r1, 1a004478 <__swsetup_r+0xd0>
1a004462:	f104 0344 	add.w	r3, r4, #68	; 0x44
1a004466:	4299      	cmp	r1, r3
1a004468:	d004      	beq.n	1a004474 <__swsetup_r+0xcc>
1a00446a:	4630      	mov	r0, r6
1a00446c:	f7ff f9fe 	bl	1a00386c <_free_r>
1a004470:	f9b4 200c 	ldrsh.w	r2, [r4, #12]
1a004474:	2300      	movs	r3, #0
1a004476:	6363      	str	r3, [r4, #52]	; 0x34
1a004478:	2300      	movs	r3, #0
1a00447a:	6920      	ldr	r0, [r4, #16]
1a00447c:	6063      	str	r3, [r4, #4]
1a00447e:	f022 0224 	bic.w	r2, r2, #36	; 0x24
1a004482:	6020      	str	r0, [r4, #0]
1a004484:	e7c5      	b.n	1a004412 <__swsetup_r+0x6a>
1a004486:	f042 0240 	orr.w	r2, r2, #64	; 0x40
1a00448a:	2309      	movs	r3, #9
1a00448c:	6033      	str	r3, [r6, #0]
1a00448e:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a004492:	81a2      	strh	r2, [r4, #12]
1a004494:	bd70      	pop	{r4, r5, r6, pc}
1a004496:	bf00      	nop
1a004498:	10000044 	.word	0x10000044
1a00449c:	1a004d2c 	.word	0x1a004d2c
1a0044a0:	1a004d0c 	.word	0x1a004d0c
1a0044a4:	1a004cec 	.word	0x1a004cec

1a0044a8 <__sfvwrite_r>:
1a0044a8:	6893      	ldr	r3, [r2, #8]
1a0044aa:	2b00      	cmp	r3, #0
1a0044ac:	f000 8102 	beq.w	1a0046b4 <__sfvwrite_r+0x20c>
1a0044b0:	e92d 4ff0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
1a0044b4:	f9b1 300c 	ldrsh.w	r3, [r1, #12]
1a0044b8:	b29b      	uxth	r3, r3
1a0044ba:	460c      	mov	r4, r1
1a0044bc:	0719      	lsls	r1, r3, #28
1a0044be:	b083      	sub	sp, #12
1a0044c0:	4682      	mov	sl, r0
1a0044c2:	4690      	mov	r8, r2
1a0044c4:	d535      	bpl.n	1a004532 <__sfvwrite_r+0x8a>
1a0044c6:	6922      	ldr	r2, [r4, #16]
1a0044c8:	b39a      	cbz	r2, 1a004532 <__sfvwrite_r+0x8a>
1a0044ca:	f013 0202 	ands.w	r2, r3, #2
1a0044ce:	f8d8 6000 	ldr.w	r6, [r8]
1a0044d2:	d03d      	beq.n	1a004550 <__sfvwrite_r+0xa8>
1a0044d4:	2700      	movs	r7, #0
1a0044d6:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
1a0044da:	f8d4 c020 	ldr.w	ip, [r4, #32]
1a0044de:	f8df 92cc 	ldr.w	r9, [pc, #716]	; 1a0047ac <__sfvwrite_r+0x304>
1a0044e2:	463d      	mov	r5, r7
1a0044e4:	454d      	cmp	r5, r9
1a0044e6:	462b      	mov	r3, r5
1a0044e8:	463a      	mov	r2, r7
1a0044ea:	bf28      	it	cs
1a0044ec:	464b      	movcs	r3, r9
1a0044ee:	4661      	mov	r1, ip
1a0044f0:	4650      	mov	r0, sl
1a0044f2:	b1d5      	cbz	r5, 1a00452a <__sfvwrite_r+0x82>
1a0044f4:	47d8      	blx	fp
1a0044f6:	2800      	cmp	r0, #0
1a0044f8:	f340 80d2 	ble.w	1a0046a0 <__sfvwrite_r+0x1f8>
1a0044fc:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a004500:	1a1b      	subs	r3, r3, r0
1a004502:	4407      	add	r7, r0
1a004504:	1a2d      	subs	r5, r5, r0
1a004506:	f8c8 3008 	str.w	r3, [r8, #8]
1a00450a:	2b00      	cmp	r3, #0
1a00450c:	f000 80b7 	beq.w	1a00467e <__sfvwrite_r+0x1d6>
1a004510:	f8d4 c020 	ldr.w	ip, [r4, #32]
1a004514:	f8d4 b028 	ldr.w	fp, [r4, #40]	; 0x28
1a004518:	454d      	cmp	r5, r9
1a00451a:	462b      	mov	r3, r5
1a00451c:	463a      	mov	r2, r7
1a00451e:	bf28      	it	cs
1a004520:	464b      	movcs	r3, r9
1a004522:	4661      	mov	r1, ip
1a004524:	4650      	mov	r0, sl
1a004526:	2d00      	cmp	r5, #0
1a004528:	d1e4      	bne.n	1a0044f4 <__sfvwrite_r+0x4c>
1a00452a:	e9d6 7500 	ldrd	r7, r5, [r6]
1a00452e:	3608      	adds	r6, #8
1a004530:	e7d8      	b.n	1a0044e4 <__sfvwrite_r+0x3c>
1a004532:	4621      	mov	r1, r4
1a004534:	4650      	mov	r0, sl
1a004536:	f7ff ff37 	bl	1a0043a8 <__swsetup_r>
1a00453a:	2800      	cmp	r0, #0
1a00453c:	f040 8130 	bne.w	1a0047a0 <__sfvwrite_r+0x2f8>
1a004540:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004544:	f8d8 6000 	ldr.w	r6, [r8]
1a004548:	b29b      	uxth	r3, r3
1a00454a:	f013 0202 	ands.w	r2, r3, #2
1a00454e:	d1c1      	bne.n	1a0044d4 <__sfvwrite_r+0x2c>
1a004550:	f013 0901 	ands.w	r9, r3, #1
1a004554:	f040 80b0 	bne.w	1a0046b8 <__sfvwrite_r+0x210>
1a004558:	68a7      	ldr	r7, [r4, #8]
1a00455a:	6820      	ldr	r0, [r4, #0]
1a00455c:	464d      	mov	r5, r9
1a00455e:	2d00      	cmp	r5, #0
1a004560:	d054      	beq.n	1a00460c <__sfvwrite_r+0x164>
1a004562:	059a      	lsls	r2, r3, #22
1a004564:	f140 80bc 	bpl.w	1a0046e0 <__sfvwrite_r+0x238>
1a004568:	42af      	cmp	r7, r5
1a00456a:	46bb      	mov	fp, r7
1a00456c:	f200 80e7 	bhi.w	1a00473e <__sfvwrite_r+0x296>
1a004570:	f413 6f90 	tst.w	r3, #1152	; 0x480
1a004574:	d02f      	beq.n	1a0045d6 <__sfvwrite_r+0x12e>
1a004576:	e9d4 1704 	ldrd	r1, r7, [r4, #16]
1a00457a:	eb07 0747 	add.w	r7, r7, r7, lsl #1
1a00457e:	eba0 0b01 	sub.w	fp, r0, r1
1a004582:	eb07 77d7 	add.w	r7, r7, r7, lsr #31
1a004586:	1c68      	adds	r0, r5, #1
1a004588:	107f      	asrs	r7, r7, #1
1a00458a:	4458      	add	r0, fp
1a00458c:	42b8      	cmp	r0, r7
1a00458e:	463a      	mov	r2, r7
1a004590:	bf84      	itt	hi
1a004592:	4607      	movhi	r7, r0
1a004594:	463a      	movhi	r2, r7
1a004596:	055b      	lsls	r3, r3, #21
1a004598:	f140 80e9 	bpl.w	1a00476e <__sfvwrite_r+0x2c6>
1a00459c:	4611      	mov	r1, r2
1a00459e:	4650      	mov	r0, sl
1a0045a0:	f7ff f9ba 	bl	1a003918 <_malloc_r>
1a0045a4:	2800      	cmp	r0, #0
1a0045a6:	f000 80f5 	beq.w	1a004794 <__sfvwrite_r+0x2ec>
1a0045aa:	465a      	mov	r2, fp
1a0045ac:	6921      	ldr	r1, [r4, #16]
1a0045ae:	9001      	str	r0, [sp, #4]
1a0045b0:	f7ff f872 	bl	1a003698 <memcpy>
1a0045b4:	89a2      	ldrh	r2, [r4, #12]
1a0045b6:	9b01      	ldr	r3, [sp, #4]
1a0045b8:	f422 6290 	bic.w	r2, r2, #1152	; 0x480
1a0045bc:	f042 0280 	orr.w	r2, r2, #128	; 0x80
1a0045c0:	81a2      	strh	r2, [r4, #12]
1a0045c2:	eba7 020b 	sub.w	r2, r7, fp
1a0045c6:	eb03 000b 	add.w	r0, r3, fp
1a0045ca:	6167      	str	r7, [r4, #20]
1a0045cc:	6123      	str	r3, [r4, #16]
1a0045ce:	6020      	str	r0, [r4, #0]
1a0045d0:	60a2      	str	r2, [r4, #8]
1a0045d2:	462f      	mov	r7, r5
1a0045d4:	46ab      	mov	fp, r5
1a0045d6:	465a      	mov	r2, fp
1a0045d8:	4649      	mov	r1, r9
1a0045da:	f000 f9b1 	bl	1a004940 <memmove>
1a0045de:	68a2      	ldr	r2, [r4, #8]
1a0045e0:	6823      	ldr	r3, [r4, #0]
1a0045e2:	1bd2      	subs	r2, r2, r7
1a0045e4:	445b      	add	r3, fp
1a0045e6:	462f      	mov	r7, r5
1a0045e8:	60a2      	str	r2, [r4, #8]
1a0045ea:	6023      	str	r3, [r4, #0]
1a0045ec:	2500      	movs	r5, #0
1a0045ee:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a0045f2:	1bdb      	subs	r3, r3, r7
1a0045f4:	44b9      	add	r9, r7
1a0045f6:	f8c8 3008 	str.w	r3, [r8, #8]
1a0045fa:	2b00      	cmp	r3, #0
1a0045fc:	d03f      	beq.n	1a00467e <__sfvwrite_r+0x1d6>
1a0045fe:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004602:	68a7      	ldr	r7, [r4, #8]
1a004604:	6820      	ldr	r0, [r4, #0]
1a004606:	b29b      	uxth	r3, r3
1a004608:	2d00      	cmp	r5, #0
1a00460a:	d1aa      	bne.n	1a004562 <__sfvwrite_r+0xba>
1a00460c:	e9d6 9500 	ldrd	r9, r5, [r6]
1a004610:	3608      	adds	r6, #8
1a004612:	e7a4      	b.n	1a00455e <__sfvwrite_r+0xb6>
1a004614:	f10b 0308 	add.w	r3, fp, #8
1a004618:	e953 6702 	ldrd	r6, r7, [r3, #-8]
1a00461c:	469b      	mov	fp, r3
1a00461e:	3308      	adds	r3, #8
1a004620:	2f00      	cmp	r7, #0
1a004622:	d0f9      	beq.n	1a004618 <__sfvwrite_r+0x170>
1a004624:	463a      	mov	r2, r7
1a004626:	210a      	movs	r1, #10
1a004628:	4630      	mov	r0, r6
1a00462a:	f000 f939 	bl	1a0048a0 <memchr>
1a00462e:	2800      	cmp	r0, #0
1a004630:	d053      	beq.n	1a0046da <__sfvwrite_r+0x232>
1a004632:	3001      	adds	r0, #1
1a004634:	eba0 0906 	sub.w	r9, r0, r6
1a004638:	464b      	mov	r3, r9
1a00463a:	e9d4 1204 	ldrd	r1, r2, [r4, #16]
1a00463e:	6820      	ldr	r0, [r4, #0]
1a004640:	42bb      	cmp	r3, r7
1a004642:	bf28      	it	cs
1a004644:	463b      	movcs	r3, r7
1a004646:	4288      	cmp	r0, r1
1a004648:	d903      	bls.n	1a004652 <__sfvwrite_r+0x1aa>
1a00464a:	68a5      	ldr	r5, [r4, #8]
1a00464c:	4415      	add	r5, r2
1a00464e:	42ab      	cmp	r3, r5
1a004650:	dc19      	bgt.n	1a004686 <__sfvwrite_r+0x1de>
1a004652:	429a      	cmp	r2, r3
1a004654:	dc7d      	bgt.n	1a004752 <__sfvwrite_r+0x2aa>
1a004656:	4613      	mov	r3, r2
1a004658:	6aa5      	ldr	r5, [r4, #40]	; 0x28
1a00465a:	6a21      	ldr	r1, [r4, #32]
1a00465c:	4632      	mov	r2, r6
1a00465e:	4650      	mov	r0, sl
1a004660:	47a8      	blx	r5
1a004662:	1e05      	subs	r5, r0, #0
1a004664:	dd1c      	ble.n	1a0046a0 <__sfvwrite_r+0x1f8>
1a004666:	ebb9 0905 	subs.w	r9, r9, r5
1a00466a:	d06b      	beq.n	1a004744 <__sfvwrite_r+0x29c>
1a00466c:	2001      	movs	r0, #1
1a00466e:	f8d8 3008 	ldr.w	r3, [r8, #8]
1a004672:	1b5b      	subs	r3, r3, r5
1a004674:	442e      	add	r6, r5
1a004676:	1b7f      	subs	r7, r7, r5
1a004678:	f8c8 3008 	str.w	r3, [r8, #8]
1a00467c:	bb13      	cbnz	r3, 1a0046c4 <__sfvwrite_r+0x21c>
1a00467e:	2000      	movs	r0, #0
1a004680:	b003      	add	sp, #12
1a004682:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a004686:	4631      	mov	r1, r6
1a004688:	462a      	mov	r2, r5
1a00468a:	f000 f959 	bl	1a004940 <memmove>
1a00468e:	6823      	ldr	r3, [r4, #0]
1a004690:	442b      	add	r3, r5
1a004692:	6023      	str	r3, [r4, #0]
1a004694:	4621      	mov	r1, r4
1a004696:	4650      	mov	r0, sl
1a004698:	f7fe fe40 	bl	1a00331c <_fflush_r>
1a00469c:	2800      	cmp	r0, #0
1a00469e:	d0e2      	beq.n	1a004666 <__sfvwrite_r+0x1be>
1a0046a0:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a0046a4:	f043 0340 	orr.w	r3, r3, #64	; 0x40
1a0046a8:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0046ac:	81a3      	strh	r3, [r4, #12]
1a0046ae:	b003      	add	sp, #12
1a0046b0:	e8bd 8ff0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, fp, pc}
1a0046b4:	2000      	movs	r0, #0
1a0046b6:	4770      	bx	lr
1a0046b8:	4633      	mov	r3, r6
1a0046ba:	4691      	mov	r9, r2
1a0046bc:	4610      	mov	r0, r2
1a0046be:	4617      	mov	r7, r2
1a0046c0:	464e      	mov	r6, r9
1a0046c2:	469b      	mov	fp, r3
1a0046c4:	2f00      	cmp	r7, #0
1a0046c6:	d0a5      	beq.n	1a004614 <__sfvwrite_r+0x16c>
1a0046c8:	2800      	cmp	r0, #0
1a0046ca:	d1b5      	bne.n	1a004638 <__sfvwrite_r+0x190>
1a0046cc:	463a      	mov	r2, r7
1a0046ce:	210a      	movs	r1, #10
1a0046d0:	4630      	mov	r0, r6
1a0046d2:	f000 f8e5 	bl	1a0048a0 <memchr>
1a0046d6:	2800      	cmp	r0, #0
1a0046d8:	d1ab      	bne.n	1a004632 <__sfvwrite_r+0x18a>
1a0046da:	1c7b      	adds	r3, r7, #1
1a0046dc:	4699      	mov	r9, r3
1a0046de:	e7ac      	b.n	1a00463a <__sfvwrite_r+0x192>
1a0046e0:	6923      	ldr	r3, [r4, #16]
1a0046e2:	4283      	cmp	r3, r0
1a0046e4:	d315      	bcc.n	1a004712 <__sfvwrite_r+0x26a>
1a0046e6:	6961      	ldr	r1, [r4, #20]
1a0046e8:	42a9      	cmp	r1, r5
1a0046ea:	d812      	bhi.n	1a004712 <__sfvwrite_r+0x26a>
1a0046ec:	4b2e      	ldr	r3, [pc, #184]	; (1a0047a8 <__sfvwrite_r+0x300>)
1a0046ee:	6aa7      	ldr	r7, [r4, #40]	; 0x28
1a0046f0:	429d      	cmp	r5, r3
1a0046f2:	bf94      	ite	ls
1a0046f4:	462b      	movls	r3, r5
1a0046f6:	f06f 4300 	mvnhi.w	r3, #2147483648	; 0x80000000
1a0046fa:	464a      	mov	r2, r9
1a0046fc:	fb93 f3f1 	sdiv	r3, r3, r1
1a004700:	4650      	mov	r0, sl
1a004702:	fb01 f303 	mul.w	r3, r1, r3
1a004706:	6a21      	ldr	r1, [r4, #32]
1a004708:	47b8      	blx	r7
1a00470a:	1e07      	subs	r7, r0, #0
1a00470c:	ddc8      	ble.n	1a0046a0 <__sfvwrite_r+0x1f8>
1a00470e:	1bed      	subs	r5, r5, r7
1a004710:	e76d      	b.n	1a0045ee <__sfvwrite_r+0x146>
1a004712:	42af      	cmp	r7, r5
1a004714:	bf28      	it	cs
1a004716:	462f      	movcs	r7, r5
1a004718:	463a      	mov	r2, r7
1a00471a:	4649      	mov	r1, r9
1a00471c:	f000 f910 	bl	1a004940 <memmove>
1a004720:	68a3      	ldr	r3, [r4, #8]
1a004722:	6822      	ldr	r2, [r4, #0]
1a004724:	1bdb      	subs	r3, r3, r7
1a004726:	443a      	add	r2, r7
1a004728:	60a3      	str	r3, [r4, #8]
1a00472a:	6022      	str	r2, [r4, #0]
1a00472c:	2b00      	cmp	r3, #0
1a00472e:	d1ee      	bne.n	1a00470e <__sfvwrite_r+0x266>
1a004730:	4621      	mov	r1, r4
1a004732:	4650      	mov	r0, sl
1a004734:	f7fe fdf2 	bl	1a00331c <_fflush_r>
1a004738:	2800      	cmp	r0, #0
1a00473a:	d0e8      	beq.n	1a00470e <__sfvwrite_r+0x266>
1a00473c:	e7b0      	b.n	1a0046a0 <__sfvwrite_r+0x1f8>
1a00473e:	462f      	mov	r7, r5
1a004740:	46ab      	mov	fp, r5
1a004742:	e748      	b.n	1a0045d6 <__sfvwrite_r+0x12e>
1a004744:	4621      	mov	r1, r4
1a004746:	4650      	mov	r0, sl
1a004748:	f7fe fde8 	bl	1a00331c <_fflush_r>
1a00474c:	2800      	cmp	r0, #0
1a00474e:	d08e      	beq.n	1a00466e <__sfvwrite_r+0x1c6>
1a004750:	e7a6      	b.n	1a0046a0 <__sfvwrite_r+0x1f8>
1a004752:	461a      	mov	r2, r3
1a004754:	4631      	mov	r1, r6
1a004756:	9301      	str	r3, [sp, #4]
1a004758:	f000 f8f2 	bl	1a004940 <memmove>
1a00475c:	9b01      	ldr	r3, [sp, #4]
1a00475e:	68a1      	ldr	r1, [r4, #8]
1a004760:	6822      	ldr	r2, [r4, #0]
1a004762:	1ac9      	subs	r1, r1, r3
1a004764:	441a      	add	r2, r3
1a004766:	60a1      	str	r1, [r4, #8]
1a004768:	6022      	str	r2, [r4, #0]
1a00476a:	461d      	mov	r5, r3
1a00476c:	e77b      	b.n	1a004666 <__sfvwrite_r+0x1be>
1a00476e:	4650      	mov	r0, sl
1a004770:	f000 f952 	bl	1a004a18 <_realloc_r>
1a004774:	4603      	mov	r3, r0
1a004776:	2800      	cmp	r0, #0
1a004778:	f47f af23 	bne.w	1a0045c2 <__sfvwrite_r+0x11a>
1a00477c:	6921      	ldr	r1, [r4, #16]
1a00477e:	4650      	mov	r0, sl
1a004780:	f7ff f874 	bl	1a00386c <_free_r>
1a004784:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004788:	220c      	movs	r2, #12
1a00478a:	f023 0380 	bic.w	r3, r3, #128	; 0x80
1a00478e:	f8ca 2000 	str.w	r2, [sl]
1a004792:	e787      	b.n	1a0046a4 <__sfvwrite_r+0x1fc>
1a004794:	230c      	movs	r3, #12
1a004796:	f8ca 3000 	str.w	r3, [sl]
1a00479a:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00479e:	e781      	b.n	1a0046a4 <__sfvwrite_r+0x1fc>
1a0047a0:	f04f 30ff 	mov.w	r0, #4294967295	; 0xffffffff
1a0047a4:	e76c      	b.n	1a004680 <__sfvwrite_r+0x1d8>
1a0047a6:	bf00      	nop
1a0047a8:	7ffffffe 	.word	0x7ffffffe
1a0047ac:	7ffffc00 	.word	0x7ffffc00

1a0047b0 <__swhatbuf_r>:
1a0047b0:	b570      	push	{r4, r5, r6, lr}
1a0047b2:	460c      	mov	r4, r1
1a0047b4:	f9b1 100e 	ldrsh.w	r1, [r1, #14]
1a0047b8:	2900      	cmp	r1, #0
1a0047ba:	b096      	sub	sp, #88	; 0x58
1a0047bc:	4616      	mov	r6, r2
1a0047be:	461d      	mov	r5, r3
1a0047c0:	db13      	blt.n	1a0047ea <__swhatbuf_r+0x3a>
1a0047c2:	466a      	mov	r2, sp
1a0047c4:	f7fb fe3b 	bl	1a00043e <_fstat_r>
1a0047c8:	2800      	cmp	r0, #0
1a0047ca:	db0e      	blt.n	1a0047ea <__swhatbuf_r+0x3a>
1a0047cc:	9a01      	ldr	r2, [sp, #4]
1a0047ce:	f402 4270 	and.w	r2, r2, #61440	; 0xf000
1a0047d2:	f5a2 5200 	sub.w	r2, r2, #8192	; 0x2000
1a0047d6:	fab2 f282 	clz	r2, r2
1a0047da:	0952      	lsrs	r2, r2, #5
1a0047dc:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a0047e0:	2000      	movs	r0, #0
1a0047e2:	602a      	str	r2, [r5, #0]
1a0047e4:	6033      	str	r3, [r6, #0]
1a0047e6:	b016      	add	sp, #88	; 0x58
1a0047e8:	bd70      	pop	{r4, r5, r6, pc}
1a0047ea:	89a3      	ldrh	r3, [r4, #12]
1a0047ec:	2200      	movs	r2, #0
1a0047ee:	061b      	lsls	r3, r3, #24
1a0047f0:	602a      	str	r2, [r5, #0]
1a0047f2:	d504      	bpl.n	1a0047fe <__swhatbuf_r+0x4e>
1a0047f4:	2340      	movs	r3, #64	; 0x40
1a0047f6:	2000      	movs	r0, #0
1a0047f8:	6033      	str	r3, [r6, #0]
1a0047fa:	b016      	add	sp, #88	; 0x58
1a0047fc:	bd70      	pop	{r4, r5, r6, pc}
1a0047fe:	f44f 6380 	mov.w	r3, #1024	; 0x400
1a004802:	2000      	movs	r0, #0
1a004804:	6033      	str	r3, [r6, #0]
1a004806:	b016      	add	sp, #88	; 0x58
1a004808:	bd70      	pop	{r4, r5, r6, pc}
1a00480a:	bf00      	nop

1a00480c <__smakebuf_r>:
1a00480c:	898a      	ldrh	r2, [r1, #12]
1a00480e:	0792      	lsls	r2, r2, #30
1a004810:	460b      	mov	r3, r1
1a004812:	d506      	bpl.n	1a004822 <__smakebuf_r+0x16>
1a004814:	f101 0247 	add.w	r2, r1, #71	; 0x47
1a004818:	2101      	movs	r1, #1
1a00481a:	601a      	str	r2, [r3, #0]
1a00481c:	e9c3 2104 	strd	r2, r1, [r3, #16]
1a004820:	4770      	bx	lr
1a004822:	b570      	push	{r4, r5, r6, lr}
1a004824:	b082      	sub	sp, #8
1a004826:	ab01      	add	r3, sp, #4
1a004828:	466a      	mov	r2, sp
1a00482a:	460c      	mov	r4, r1
1a00482c:	4606      	mov	r6, r0
1a00482e:	f7ff ffbf 	bl	1a0047b0 <__swhatbuf_r>
1a004832:	9900      	ldr	r1, [sp, #0]
1a004834:	4605      	mov	r5, r0
1a004836:	4630      	mov	r0, r6
1a004838:	f7ff f86e 	bl	1a003918 <_malloc_r>
1a00483c:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a004840:	b170      	cbz	r0, 1a004860 <__smakebuf_r+0x54>
1a004842:	4916      	ldr	r1, [pc, #88]	; (1a00489c <__smakebuf_r+0x90>)
1a004844:	62b1      	str	r1, [r6, #40]	; 0x28
1a004846:	9a01      	ldr	r2, [sp, #4]
1a004848:	9900      	ldr	r1, [sp, #0]
1a00484a:	6020      	str	r0, [r4, #0]
1a00484c:	f043 0380 	orr.w	r3, r3, #128	; 0x80
1a004850:	81a3      	strh	r3, [r4, #12]
1a004852:	e9c4 0104 	strd	r0, r1, [r4, #16]
1a004856:	b98a      	cbnz	r2, 1a00487c <__smakebuf_r+0x70>
1a004858:	432b      	orrs	r3, r5
1a00485a:	81a3      	strh	r3, [r4, #12]
1a00485c:	b002      	add	sp, #8
1a00485e:	bd70      	pop	{r4, r5, r6, pc}
1a004860:	059a      	lsls	r2, r3, #22
1a004862:	d4fb      	bmi.n	1a00485c <__smakebuf_r+0x50>
1a004864:	f023 0303 	bic.w	r3, r3, #3
1a004868:	f104 0247 	add.w	r2, r4, #71	; 0x47
1a00486c:	f043 0302 	orr.w	r3, r3, #2
1a004870:	2101      	movs	r1, #1
1a004872:	81a3      	strh	r3, [r4, #12]
1a004874:	6022      	str	r2, [r4, #0]
1a004876:	e9c4 2104 	strd	r2, r1, [r4, #16]
1a00487a:	e7ef      	b.n	1a00485c <__smakebuf_r+0x50>
1a00487c:	4630      	mov	r0, r6
1a00487e:	f9b4 100e 	ldrsh.w	r1, [r4, #14]
1a004882:	f7fb fde1 	bl	1a000448 <_isatty_r>
1a004886:	b910      	cbnz	r0, 1a00488e <__smakebuf_r+0x82>
1a004888:	f9b4 300c 	ldrsh.w	r3, [r4, #12]
1a00488c:	e7e4      	b.n	1a004858 <__smakebuf_r+0x4c>
1a00488e:	89a3      	ldrh	r3, [r4, #12]
1a004890:	f023 0303 	bic.w	r3, r3, #3
1a004894:	f043 0301 	orr.w	r3, r3, #1
1a004898:	b21b      	sxth	r3, r3
1a00489a:	e7dd      	b.n	1a004858 <__smakebuf_r+0x4c>
1a00489c:	1a0033a5 	.word	0x1a0033a5

1a0048a0 <memchr>:
1a0048a0:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0048a4:	2a10      	cmp	r2, #16
1a0048a6:	db2b      	blt.n	1a004900 <memchr+0x60>
1a0048a8:	f010 0f07 	tst.w	r0, #7
1a0048ac:	d008      	beq.n	1a0048c0 <memchr+0x20>
1a0048ae:	f810 3b01 	ldrb.w	r3, [r0], #1
1a0048b2:	3a01      	subs	r2, #1
1a0048b4:	428b      	cmp	r3, r1
1a0048b6:	d02d      	beq.n	1a004914 <memchr+0x74>
1a0048b8:	f010 0f07 	tst.w	r0, #7
1a0048bc:	b342      	cbz	r2, 1a004910 <memchr+0x70>
1a0048be:	d1f6      	bne.n	1a0048ae <memchr+0xe>
1a0048c0:	b4f0      	push	{r4, r5, r6, r7}
1a0048c2:	ea41 2101 	orr.w	r1, r1, r1, lsl #8
1a0048c6:	ea41 4101 	orr.w	r1, r1, r1, lsl #16
1a0048ca:	f022 0407 	bic.w	r4, r2, #7
1a0048ce:	f07f 0700 	mvns.w	r7, #0
1a0048d2:	2300      	movs	r3, #0
1a0048d4:	e8f0 5602 	ldrd	r5, r6, [r0], #8
1a0048d8:	3c08      	subs	r4, #8
1a0048da:	ea85 0501 	eor.w	r5, r5, r1
1a0048de:	ea86 0601 	eor.w	r6, r6, r1
1a0048e2:	fa85 f547 	uadd8	r5, r5, r7
1a0048e6:	faa3 f587 	sel	r5, r3, r7
1a0048ea:	fa86 f647 	uadd8	r6, r6, r7
1a0048ee:	faa5 f687 	sel	r6, r5, r7
1a0048f2:	b98e      	cbnz	r6, 1a004918 <memchr+0x78>
1a0048f4:	d1ee      	bne.n	1a0048d4 <memchr+0x34>
1a0048f6:	bcf0      	pop	{r4, r5, r6, r7}
1a0048f8:	f001 01ff 	and.w	r1, r1, #255	; 0xff
1a0048fc:	f002 0207 	and.w	r2, r2, #7
1a004900:	b132      	cbz	r2, 1a004910 <memchr+0x70>
1a004902:	f810 3b01 	ldrb.w	r3, [r0], #1
1a004906:	3a01      	subs	r2, #1
1a004908:	ea83 0301 	eor.w	r3, r3, r1
1a00490c:	b113      	cbz	r3, 1a004914 <memchr+0x74>
1a00490e:	d1f8      	bne.n	1a004902 <memchr+0x62>
1a004910:	2000      	movs	r0, #0
1a004912:	4770      	bx	lr
1a004914:	3801      	subs	r0, #1
1a004916:	4770      	bx	lr
1a004918:	2d00      	cmp	r5, #0
1a00491a:	bf06      	itte	eq
1a00491c:	4635      	moveq	r5, r6
1a00491e:	3803      	subeq	r0, #3
1a004920:	3807      	subne	r0, #7
1a004922:	f015 0f01 	tst.w	r5, #1
1a004926:	d107      	bne.n	1a004938 <memchr+0x98>
1a004928:	3001      	adds	r0, #1
1a00492a:	f415 7f80 	tst.w	r5, #256	; 0x100
1a00492e:	bf02      	ittt	eq
1a004930:	3001      	addeq	r0, #1
1a004932:	f415 3fc0 	tsteq.w	r5, #98304	; 0x18000
1a004936:	3001      	addeq	r0, #1
1a004938:	bcf0      	pop	{r4, r5, r6, r7}
1a00493a:	3801      	subs	r0, #1
1a00493c:	4770      	bx	lr
1a00493e:	bf00      	nop

1a004940 <memmove>:
1a004940:	4288      	cmp	r0, r1
1a004942:	b4f0      	push	{r4, r5, r6, r7}
1a004944:	d90d      	bls.n	1a004962 <memmove+0x22>
1a004946:	188b      	adds	r3, r1, r2
1a004948:	4283      	cmp	r3, r0
1a00494a:	d90a      	bls.n	1a004962 <memmove+0x22>
1a00494c:	1884      	adds	r4, r0, r2
1a00494e:	b132      	cbz	r2, 1a00495e <memmove+0x1e>
1a004950:	4622      	mov	r2, r4
1a004952:	f813 4d01 	ldrb.w	r4, [r3, #-1]!
1a004956:	f802 4d01 	strb.w	r4, [r2, #-1]!
1a00495a:	4299      	cmp	r1, r3
1a00495c:	d1f9      	bne.n	1a004952 <memmove+0x12>
1a00495e:	bcf0      	pop	{r4, r5, r6, r7}
1a004960:	4770      	bx	lr
1a004962:	2a0f      	cmp	r2, #15
1a004964:	d80e      	bhi.n	1a004984 <memmove+0x44>
1a004966:	4603      	mov	r3, r0
1a004968:	1e54      	subs	r4, r2, #1
1a00496a:	2a00      	cmp	r2, #0
1a00496c:	d0f7      	beq.n	1a00495e <memmove+0x1e>
1a00496e:	3401      	adds	r4, #1
1a004970:	440c      	add	r4, r1
1a004972:	3b01      	subs	r3, #1
1a004974:	f811 2b01 	ldrb.w	r2, [r1], #1
1a004978:	f803 2f01 	strb.w	r2, [r3, #1]!
1a00497c:	42a1      	cmp	r1, r4
1a00497e:	d1f9      	bne.n	1a004974 <memmove+0x34>
1a004980:	bcf0      	pop	{r4, r5, r6, r7}
1a004982:	4770      	bx	lr
1a004984:	ea40 0301 	orr.w	r3, r0, r1
1a004988:	079b      	lsls	r3, r3, #30
1a00498a:	d13b      	bne.n	1a004a04 <memmove+0xc4>
1a00498c:	f1a2 0710 	sub.w	r7, r2, #16
1a004990:	093f      	lsrs	r7, r7, #4
1a004992:	f101 0620 	add.w	r6, r1, #32
1a004996:	eb06 1607 	add.w	r6, r6, r7, lsl #4
1a00499a:	f101 0310 	add.w	r3, r1, #16
1a00499e:	f100 0410 	add.w	r4, r0, #16
1a0049a2:	f853 5c10 	ldr.w	r5, [r3, #-16]
1a0049a6:	f844 5c10 	str.w	r5, [r4, #-16]
1a0049aa:	f853 5c0c 	ldr.w	r5, [r3, #-12]
1a0049ae:	f844 5c0c 	str.w	r5, [r4, #-12]
1a0049b2:	f853 5c08 	ldr.w	r5, [r3, #-8]
1a0049b6:	f844 5c08 	str.w	r5, [r4, #-8]
1a0049ba:	f853 5c04 	ldr.w	r5, [r3, #-4]
1a0049be:	f844 5c04 	str.w	r5, [r4, #-4]
1a0049c2:	3310      	adds	r3, #16
1a0049c4:	42b3      	cmp	r3, r6
1a0049c6:	f104 0410 	add.w	r4, r4, #16
1a0049ca:	d1ea      	bne.n	1a0049a2 <memmove+0x62>
1a0049cc:	1c7b      	adds	r3, r7, #1
1a0049ce:	011b      	lsls	r3, r3, #4
1a0049d0:	f012 0f0c 	tst.w	r2, #12
1a0049d4:	4419      	add	r1, r3
1a0049d6:	f002 050f 	and.w	r5, r2, #15
1a0049da:	4403      	add	r3, r0
1a0049dc:	d015      	beq.n	1a004a0a <memmove+0xca>
1a0049de:	3d04      	subs	r5, #4
1a0049e0:	08ad      	lsrs	r5, r5, #2
1a0049e2:	eb03 0c85 	add.w	ip, r3, r5, lsl #2
1a0049e6:	1f1c      	subs	r4, r3, #4
1a0049e8:	460e      	mov	r6, r1
1a0049ea:	f856 7b04 	ldr.w	r7, [r6], #4
1a0049ee:	f844 7f04 	str.w	r7, [r4, #4]!
1a0049f2:	4564      	cmp	r4, ip
1a0049f4:	d1f9      	bne.n	1a0049ea <memmove+0xaa>
1a0049f6:	3501      	adds	r5, #1
1a0049f8:	00ad      	lsls	r5, r5, #2
1a0049fa:	442b      	add	r3, r5
1a0049fc:	4429      	add	r1, r5
1a0049fe:	f002 0203 	and.w	r2, r2, #3
1a004a02:	e7b1      	b.n	1a004968 <memmove+0x28>
1a004a04:	1e54      	subs	r4, r2, #1
1a004a06:	4603      	mov	r3, r0
1a004a08:	e7b1      	b.n	1a00496e <memmove+0x2e>
1a004a0a:	462a      	mov	r2, r5
1a004a0c:	e7ac      	b.n	1a004968 <memmove+0x28>
1a004a0e:	bf00      	nop

1a004a10 <__malloc_lock>:
1a004a10:	4770      	bx	lr
1a004a12:	bf00      	nop

1a004a14 <__malloc_unlock>:
1a004a14:	4770      	bx	lr
1a004a16:	bf00      	nop

1a004a18 <_realloc_r>:
1a004a18:	b309      	cbz	r1, 1a004a5e <_realloc_r+0x46>
1a004a1a:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
1a004a1c:	4614      	mov	r4, r2
1a004a1e:	b1ca      	cbz	r2, 1a004a54 <_realloc_r+0x3c>
1a004a20:	4606      	mov	r6, r0
1a004a22:	460d      	mov	r5, r1
1a004a24:	f000 f81e 	bl	1a004a64 <_malloc_usable_size_r>
1a004a28:	42a0      	cmp	r0, r4
1a004a2a:	d302      	bcc.n	1a004a32 <_realloc_r+0x1a>
1a004a2c:	462f      	mov	r7, r5
1a004a2e:	4638      	mov	r0, r7
1a004a30:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004a32:	4621      	mov	r1, r4
1a004a34:	4630      	mov	r0, r6
1a004a36:	f7fe ff6f 	bl	1a003918 <_malloc_r>
1a004a3a:	4607      	mov	r7, r0
1a004a3c:	2800      	cmp	r0, #0
1a004a3e:	d0f6      	beq.n	1a004a2e <_realloc_r+0x16>
1a004a40:	4622      	mov	r2, r4
1a004a42:	4629      	mov	r1, r5
1a004a44:	f7fe fe28 	bl	1a003698 <memcpy>
1a004a48:	4630      	mov	r0, r6
1a004a4a:	4629      	mov	r1, r5
1a004a4c:	f7fe ff0e 	bl	1a00386c <_free_r>
1a004a50:	4638      	mov	r0, r7
1a004a52:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004a54:	4627      	mov	r7, r4
1a004a56:	f7fe ff09 	bl	1a00386c <_free_r>
1a004a5a:	4638      	mov	r0, r7
1a004a5c:	bdf8      	pop	{r3, r4, r5, r6, r7, pc}
1a004a5e:	4611      	mov	r1, r2
1a004a60:	f7fe bf5a 	b.w	1a003918 <_malloc_r>

1a004a64 <_malloc_usable_size_r>:
1a004a64:	f851 3c04 	ldr.w	r3, [r1, #-4]
1a004a68:	1f18      	subs	r0, r3, #4
1a004a6a:	2b00      	cmp	r3, #0
1a004a6c:	bfbc      	itt	lt
1a004a6e:	580b      	ldrlt	r3, [r1, r0]
1a004a70:	18c0      	addlt	r0, r0, r3
1a004a72:	4770      	bx	lr
1a004a74:	65726154 	.word	0x65726154
1a004a78:	00003161 	.word	0x00003161
1a004a7c:	65726154 	.word	0x65726154
1a004a80:	ff003261 	.word	0xff003261
1a004a84:	65726154 	.word	0x65726154
1a004a88:	69203261 	.word	0x69203261
1a004a8c:	75722073 	.word	0x75722073
1a004a90:	6e696e6e 	.word	0x6e696e6e
1a004a94:	000a0d67 	.word	0x000a0d67
1a004a98:	65726154 	.word	0x65726154
1a004a9c:	69203161 	.word	0x69203161
1a004aa0:	75722073 	.word	0x75722073
1a004aa4:	6e696e6e 	.word	0x6e696e6e
1a004aa8:	000a0d67 	.word	0x000a0d67
1a004aac:	41760a0d 	.word	0x41760a0d
1a004ab0:	72657373 	.word	0x72657373
1a004ab4:	6c614374 	.word	0x6c614374
1a004ab8:	2864656c 	.word	0x2864656c
1a004abc:	200a0d29 	.word	0x200a0d29
1a004ac0:	4c4c2020 	.word	0x4c4c2020
1a004ac4:	20656e69 	.word	0x20656e69
1a004ac8:	626d754e 	.word	0x626d754e
1a004acc:	3d207265 	.word	0x3d207265
1a004ad0:	0d642520 	.word	0x0d642520
1a004ad4:	2020200a 	.word	0x2020200a
1a004ad8:	656c6946 	.word	0x656c6946
1a004adc:	6d614e20 	.word	0x6d614e20
1a004ae0:	203d2065 	.word	0x203d2065
1a004ae4:	0a0d7325 	.word	0x0a0d7325
1a004ae8:	ff000a0d 	.word	0xff000a0d
1a004aec:	6c707041 	.word	0x6c707041
1a004af0:	74616369 	.word	0x74616369
1a004af4:	206e6f69 	.word	0x206e6f69
1a004af8:	6c6c614d 	.word	0x6c6c614d
1a004afc:	4620636f 	.word	0x4620636f
1a004b00:	656c6961 	.word	0x656c6961
1a004b04:	6f482064 	.word	0x6f482064
1a004b08:	0d216b6f 	.word	0x0d216b6f
1a004b0c:	00000000 	.word	0x00000000
1a004b10:	7362696c 	.word	0x7362696c
1a004b14:	6572662f 	.word	0x6572662f
1a004b18:	6f747265 	.word	0x6f747265
1a004b1c:	6f732f73 	.word	0x6f732f73
1a004b20:	65637275 	.word	0x65637275
1a004b24:	6f6f682f 	.word	0x6f6f682f
1a004b28:	632e736b 	.word	0x632e736b
1a004b2c:	ffffff00 	.word	0xffffff00
1a004b30:	70410a0d 	.word	0x70410a0d
1a004b34:	63696c70 	.word	0x63696c70
1a004b38:	6f697461 	.word	0x6f697461
1a004b3c:	7453206e 	.word	0x7453206e
1a004b40:	206b6361 	.word	0x206b6361
1a004b44:	7265764f 	.word	0x7265764f
1a004b48:	776f6c66 	.word	0x776f6c66
1a004b4c:	6f202121 	.word	0x6f202121
1a004b50:	6154206e 	.word	0x6154206e
1a004b54:	203a6b73 	.word	0x203a6b73
1a004b58:	0a0d7325 	.word	0x0a0d7325
1a004b5c:	ffffff00 	.word	0xffffff00
1a004b60:	454c4449 	.word	0x454c4449
1a004b64:	ffffff00 	.word	0xffffff00
1a004b68:	51726d54 	.word	0x51726d54
1a004b6c:	ffffff00 	.word	0xffffff00
1a004b70:	20726d54 	.word	0x20726d54
1a004b74:	00637653 	.word	0x00637653

1a004b78 <ExtRateIn>:
1a004b78:	00000000                                ....

1a004b7c <GpioButtons>:
1a004b7c:	08000400 09010900                       ........

1a004b84 <GpioLeds>:
1a004b84:	01050005 0e000205 0c010b01              ............

1a004b90 <GpioPorts>:
1a004b90:	03030003 0f050403 05031005 07030603     ................
1a004ba0:	ffff0802                                ....

1a004ba4 <OscRateIn>:
1a004ba4:	00b71b00                                ....

1a004ba8 <InitClkStates>:
1a004ba8:	01010f01                                ....

1a004bac <pinmuxing>:
1a004bac:	00440002 00440102 00440202 00400a02     ..D...D...D...@.
1a004bbc:	00400b02 00400c02 00500001 00500101     ..@...@...P...P.
1a004bcc:	00500201 00500601 00500106 00500406     ..P...P...P...P.
1a004bdc:	00500506 00540706 00540806 00500906     ..P...T...T...P.
1a004bec:	00500a06 00500b06 00500c06 00f0040f     ..P...P...P.....
1a004bfc:	00d50301 00d50401 00160107 00560207     ..............V.
1a004c0c:	00520302 00520402 00520509 00570609     ..R...R...R...W.
1a004c1c:	00570206                                ..W.

1a004c20 <UART_BClock>:
1a004c20:	01a201c2 01620182                       ......b.

1a004c28 <UART_PClock>:
1a004c28:	00820081 00a200a1 0f0f0f03 ffff00ff     ................

1a004c38 <periph_to_base>:
1a004c38:	00050000 0020000a 00090024 00400040     ...... .$...@.@.
1a004c48:	00600005 000400a6 00c300c0 00e00002     ..`.............
1a004c58:	000100e0 01000100 01200003 00060120     .......... . ...
1a004c68:	01400140 0142000c 00190142 01620162     @.@...B.B...b.b.
1a004c78:	01820013 00120182 01a201a2 01c20011     ................
1a004c88:	001001c2 01e201e2 0202000f 000e0202     ................
1a004c98:	02220222 0223000d 001c0223              "."...#.#...

1a004ca4 <InitClkStates>:
1a004ca4:	00010100 00010909 0001090a 01010701     ................
1a004cb4:	00010902 00010906 0101090c 0001090d     ................
1a004cc4:	0001090e 0001090f 00010910 00010911     ................
1a004cd4:	00010912 00010913 00011114 00011119     ................
1a004ce4:	0001111a 0001111b                       ........

1a004cec <__sf_fake_stderr>:
	...

1a004d0c <__sf_fake_stdout>:
	...

1a004d2c <__sf_fake_stdin>:
	...

1a004d4c <_global_impure_ptr>:
1a004d4c:	10000048 2b302d23 00000020 004c6c68     H...#-0+ ...hlL.
1a004d5c:	45676665 ff004746 33323130 37363534     efgEFG..01234567
1a004d6c:	42413938 46454443 00000000 33323130     89ABCDEF....0123
1a004d7c:	37363534 62613938 66656463 ffffff00     456789abcdef....
