// Seed: 3580001610
module module_0 #(
    parameter id_4 = 32'd16
) (
    id_1,
    id_2
);
  input wire id_2;
  input wire id_1;
  logic [7:0][1 : 1 'h0] id_3;
  assign id_3[-1] = -1;
  logic _id_4, id_5;
  localparam id_6 = 1;
  assign id_3[id_4] = id_1 == -1;
  final $signed(95);
  ;
  wire id_7;
  ;
endmodule
module module_1 (
    input tri1 id_0,
    output tri0 id_1,
    input wire id_2,
    input tri0 id_3,
    output uwire id_4,
    output supply1 id_5,
    input tri id_6,
    input tri0 id_7,
    input wor id_8,
    input tri0 id_9,
    input wire id_10,
    input wor id_11,
    output wire id_12,
    input tri1 id_13,
    input supply0 id_14
);
  wire id_16;
  module_0 modCall_1 (
      id_16,
      id_16
  );
endmodule
