// Seed: 1679606931
module module_0 (
    id_1,
    id_2,
    id_3,
    id_4,
    id_5
);
  output wire id_5;
  output wire id_4;
  input wire id_3;
  inout wire id_2;
  output wor id_1;
  assign id_1 = id_2;
  assign id_5 = !1;
  wire id_6;
  ;
  logic [1 : -1] id_7;
  ;
  assign id_1 = 1;
endmodule
module module_1 (
    output tri1  id_0,
    input  wire  id_1,
    input  wand  id_2,
    output wire  id_3,
    output tri   id_4,
    input  tri0  id_5,
    input  tri0  id_6,
    output tri   id_7,
    output tri   id_8,
    input  tri   id_9,
    input  wire  id_10,
    input  uwire id_11
    , id_14,
    output wor   id_12
);
  wire id_15;
  assign id_4 = 1;
  module_0 modCall_1 (
      id_14,
      id_15,
      id_15,
      id_14,
      id_14
  );
  assign modCall_1.id_1 = 0;
endmodule
