xpm_cdc.sv,systemverilog,xil_defaultlib,../../../../Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_cdc/hdl/xpm_cdc.sv,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
xpm_VCOMP.vhd,vhdl,xpm,../../../../Vivado/Xilinx/Vivado/2018.3/data/ip/xpm/xpm_VCOMP.vhd,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
MMCM_clk_wiz.v,verilog,xil_defaultlib,../../../../UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM_clk_wiz.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
MMCM.v,verilog,xil_defaultlib,../../../../UART_RAM_TFT.srcs/sources_1/ip/MMCM_1/MMCM.v,incdir="$ref_dir/../../../ipstatic"incdir="../../../ipstatic"
glbl.v,Verilog,xil_defaultlib,glbl.v
