# Basys3 Test Guide (Vivado)

‡πÄ‡∏≠‡∏Å‡∏™‡∏≤‡∏£‡∏ô‡∏µ‡πâ‡πÄ‡∏õ‡πá‡∏ô‡πÑ‡∏Å‡∏î‡πå‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÉ‡∏´‡πâ‡∏ô‡πâ‡∏≠‡∏á ‡πÜ ‡πÉ‡∏ä‡πâ‡∏ó‡∏î‡∏™‡∏≠‡∏ö‡∏ö‡∏≠‡∏£‡πå‡∏î **Basys3** ‡πÄ‡∏ö‡∏∑‡πâ‡∏≠‡∏á‡∏ï‡πâ‡∏ô ‡πÇ‡∏î‡∏¢‡πÉ‡∏ä‡πâ‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏° **Vivado** ‡πÅ‡∏•‡∏∞‡∏ï‡∏±‡∏ß‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏ß‡∏á‡∏à‡∏£‡∏á‡πà‡∏≤‡∏¢ ‡πÜ (LED ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö)

> üìå ‡πÅ‡∏´‡∏•‡πà‡∏á‡∏≠‡πâ‡∏≤‡∏á‡∏≠‡∏¥‡∏á‡∏´‡∏•‡∏±‡∏Å

* Digilent: Getting Started with Vivado
  [https://digilent.com/reference/programmable-logic/guides/getting-started-with-vivado](https://digilent.com/reference/programmable-logic/guides/getting-started-with-vivado)

---

## 1. Create a Vivado Project

* ‡πÄ‡∏õ‡∏¥‡∏î‡πÇ‡∏õ‡∏£‡πÅ‡∏Å‡∏£‡∏° **Vivado**
* ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å **Create Project**
* ‡∏ï‡∏±‡πâ‡∏á‡∏ä‡∏∑‡πà‡∏≠‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå ‡πÅ‡∏•‡∏∞‡πÄ‡∏•‡∏∑‡∏≠‡∏Å‡∏ó‡∏µ‡πà‡∏à‡∏±‡∏î‡πÄ‡∏Å‡πá‡∏ö‡πÑ‡∏ü‡∏•‡πå
* ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å‡∏ä‡∏ô‡∏¥‡∏î‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå‡πÄ‡∏õ‡πá‡∏ô **RTL Project**

‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ‡πÄ‡∏õ‡πá‡∏ô‡∏Å‡∏≤‡∏£‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÇ‡∏Ñ‡∏£‡∏á‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå‡∏û‡∏∑‡πâ‡∏ô‡∏ê‡∏≤‡∏ô‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡πÉ‡∏ä‡πâ‡∏á‡∏≤‡∏ô Vivado

---

## 2. The Project Manager

‡∏´‡∏•‡∏±‡∏á‡∏à‡∏≤‡∏Å‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå‡πÅ‡∏•‡πâ‡∏ß ‡∏à‡∏∞‡πÄ‡∏Ç‡πâ‡∏≤‡∏™‡∏π‡πà‡∏´‡∏ô‡πâ‡∏≤ **Project Manager** ‡∏ã‡∏∂‡πà‡∏á‡πÉ‡∏ä‡πâ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö

* ‡πÄ‡∏û‡∏¥‡πà‡∏°‡πÑ‡∏ü‡∏•‡πå Verilog
* ‡πÄ‡∏û‡∏¥‡πà‡∏° Constraint File
* Run Synthesis / Implementation
* Generate Bitstream

‡πÉ‡∏ô‡πÑ‡∏Å‡∏î‡πå‡∏ô‡∏µ‡πâ‡πÄ‡∏£‡∏≤‡∏à‡∏∞‡πÉ‡∏ä‡πâ‡πÄ‡∏°‡∏ô‡∏π‡πÄ‡∏´‡∏•‡πà‡∏≤‡∏ô‡∏µ‡πâ‡πÄ‡∏õ‡πá‡∏ô‡∏´‡∏•‡∏±‡∏Å

---

## 3. Adding a Constraint File

Constraint File (`.xdc`) ‡πÉ‡∏ä‡πâ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡∏ß‡πà‡∏≤ **‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡πÉ‡∏ô‡πÇ‡∏Ñ‡πâ‡∏î Verilog ‡∏à‡∏∞‡πÑ‡∏õ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏Å‡∏±‡∏ö‡∏Ç‡∏≤‡πÉ‡∏î‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î‡∏à‡∏£‡∏¥‡∏á**

‡πÉ‡∏´‡πâ‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÑ‡∏ü‡∏•‡πå `.xdc` ‡πÅ‡∏•‡∏∞‡πÉ‡∏™‡πà‡πÇ‡∏Ñ‡πâ‡∏î‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ

```tcl
set_property -dict {PACKAGE_PIN W5 IOSTANDARD LVCMOS33} [get_ports clk]
create_clock -add -name sys_clk_pin -period 10.00 -waveform {0 5} [get_ports clk]

set_property -dict {PACKAGE_PIN U16 IOSTANDARD LVCMOS33} [get_ports {led}]
```

### ‡∏≠‡∏ò‡∏¥‡∏ö‡∏≤‡∏¢‡πÇ‡∏Ñ‡πâ‡∏î Constraint

* `set_property -dict {PACKAGE_PIN W5 ...} [get_ports clk]`

  * ‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡πÉ‡∏´‡πâ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì `clk` ‡πÉ‡∏ô Verilog ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏Å‡∏±‡∏ö‡∏Ç‡∏≤ **W5** ‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î Basys3
  * ‡∏Ç‡∏≤ W5 ‡∏Ñ‡∏∑‡∏≠ **Clock 100 MHz** ‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î

* `IOSTANDARD LVCMOS33`

  * ‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡∏°‡∏≤‡∏ï‡∏£‡∏ê‡∏≤‡∏ô‡πÅ‡∏£‡∏á‡∏î‡∏±‡∏ô‡πÑ‡∏ü‡∏ü‡πâ‡∏≤‡πÄ‡∏õ‡πá‡∏ô **3.3V (LVCMOS33)**

* `create_clock -period 10.00`

  * ‡∏Å‡∏≥‡∏´‡∏ô‡∏î Clock Constraint
  * period = 10 ns ‚Üí ‡∏Ñ‡∏ß‡∏≤‡∏°‡∏ñ‡∏µ‡πà **100 MHz**

* `set_property -dict {PACKAGE_PIN U16 ...} [get_ports {led}]`

  * ‡∏Å‡∏≥‡∏´‡∏ô‡∏î‡πÉ‡∏´‡πâ‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì `led` ‡πÄ‡∏ä‡∏∑‡πà‡∏≠‡∏°‡∏Å‡∏±‡∏ö‡∏Ç‡∏≤ **U16** ‡∏ã‡∏∂‡πà‡∏á‡πÄ‡∏õ‡πá‡∏ô LED ‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î Basys3

---

## 4. Creating a Verilog Source File

‡∏™‡∏£‡πâ‡∏≤‡∏á‡πÑ‡∏ü‡∏•‡πå Verilog ‡πÅ‡∏•‡∏∞‡πÉ‡∏™‡πà‡πÇ‡∏Ñ‡πâ‡∏î‡∏î‡∏±‡∏á‡∏ô‡∏µ‡πâ

```verilog
module blinky (
    input clk,
    output led
);

reg [24:0] count = 0;

assign led = count[24];

always @(posedge clk)
    count <= count + 1;

endmodule
```

### ‡∏≠‡∏ò‡∏¥‡∏ö‡∏≤‡∏¢‡πÇ‡∏Ñ‡πâ‡∏î Verilog

* `module blinky`

  * ‡πÄ‡∏õ‡πá‡∏ô‡πÇ‡∏°‡∏î‡∏π‡∏•‡∏´‡∏•‡∏±‡∏Å‡∏Ç‡∏≠‡∏á‡πÇ‡∏õ‡∏£‡πÄ‡∏à‡∏Å‡∏ï‡πå ‡πÉ‡∏ä‡πâ‡∏™‡∏≥‡∏´‡∏£‡∏±‡∏ö‡∏ó‡∏î‡∏™‡∏≠‡∏ö LED

* `input clk`

  * ‡∏£‡∏±‡∏ö‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì Clock ‡∏à‡∏≤‡∏Å‡∏ö‡∏≠‡∏£‡πå‡∏î (100 MHz)

* `output led`

  * ‡∏™‡πà‡∏á‡∏™‡∏±‡∏ç‡∏ç‡∏≤‡∏ì‡πÑ‡∏õ‡∏Ñ‡∏ß‡∏ö‡∏Ñ‡∏∏‡∏° LED ‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î

* `reg [24:0] count`

  * ‡∏ï‡∏±‡∏ß‡πÅ‡∏õ‡∏£‡∏ô‡∏±‡∏ö‡∏Ñ‡πà‡∏≤ (Counter) ‡∏Ç‡∏ô‡∏≤‡∏î 25 ‡∏ö‡∏¥‡∏ï
  * ‡πÉ‡∏ä‡πâ‡πÄ‡∏û‡∏∑‡πà‡∏≠‡∏•‡∏î‡∏Ñ‡∏ß‡∏≤‡∏°‡πÄ‡∏£‡πá‡∏ß‡∏Ç‡∏≠‡∏á Clock ‡πÉ‡∏´‡πâ‡∏°‡∏≠‡∏á‡πÄ‡∏´‡πá‡∏ô‡∏Å‡∏≤‡∏£‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏Ç‡∏≠‡∏á LED

* `always @(posedge clk)`

  * ‡∏ó‡∏≥‡∏á‡∏≤‡∏ô‡∏ó‡∏∏‡∏Å‡∏Ñ‡∏£‡∏±‡πâ‡∏á‡∏ó‡∏µ‡πà Clock ‡πÄ‡∏õ‡∏•‡∏µ‡πà‡∏¢‡∏ô‡∏à‡∏≤‡∏Å 0 ‚Üí 1 (Rising Edge)

* `count <= count + 1;`

  * ‡πÄ‡∏û‡∏¥‡πà‡∏°‡∏Ñ‡πà‡∏≤‡∏ï‡∏±‡∏ß‡∏ô‡∏±‡∏ö‡∏ó‡∏µ‡∏•‡∏∞ 1 ‡∏ó‡∏∏‡∏Å Clock

* `assign led = count[24];`

  * ‡∏ô‡∏≥‡∏ö‡∏¥‡∏ï‡∏ó‡∏µ‡πà 24 ‡∏Ç‡∏≠‡∏á‡∏ï‡∏±‡∏ß‡∏ô‡∏±‡∏ö‡πÑ‡∏õ‡∏Ñ‡∏ß‡∏ö‡∏Ñ‡∏∏‡∏° LED
  * ‡∏ó‡∏≥‡πÉ‡∏´‡πâ LED ‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏ä‡πâ‡∏≤‡∏•‡∏á‡∏à‡∏ô‡∏™‡∏≤‡∏°‡∏≤‡∏£‡∏ñ‡∏°‡∏≠‡∏á‡πÄ‡∏´‡πá‡∏ô‡πÑ‡∏î‡πâ

---

## 5. Generate a Bitstream

* ‡∏Å‡∏î **Run Synthesis**
* ‡∏Å‡∏î **Run Implementation**
* ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å **Generate Bitstream**

‡∏Ç‡∏±‡πâ‡∏ô‡∏ï‡∏≠‡∏ô‡∏ô‡∏µ‡πâ‡πÄ‡∏õ‡πá‡∏ô‡∏Å‡∏≤‡∏£‡πÅ‡∏õ‡∏•‡∏á‡πÇ‡∏Ñ‡πâ‡∏î Verilog ‡πÉ‡∏´‡πâ‡πÄ‡∏õ‡πá‡∏ô‡πÑ‡∏ü‡∏•‡πå‡∏ó‡∏µ‡πà FPGA ‡πÄ‡∏Ç‡πâ‡∏≤‡πÉ‡∏à‡πÑ‡∏î‡πâ

---

## 6. Programming an FPGA Board through Vivado's Hardware Manager

* ‡∏ï‡πà‡∏≠‡∏ö‡∏≠‡∏£‡πå‡∏î **Basys3** ‡∏Å‡∏±‡∏ö‡∏Ñ‡∏≠‡∏°‡∏û‡∏¥‡∏ß‡πÄ‡∏ï‡∏≠‡∏£‡πå‡∏ú‡πà‡∏≤‡∏ô USB
* ‡πÄ‡∏õ‡∏¥‡∏î **Hardware Manager**
* ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å **Open Target ‚Üí Auto Connect**
* ‡πÄ‡∏•‡∏∑‡∏≠‡∏Å‡πÑ‡∏ü‡∏•‡πå Bitstream ‡πÅ‡∏•‡∏∞‡∏Å‡∏î **Program Device**

‡∏´‡∏≤‡∏Å‡∏ó‡∏∏‡∏Å‡∏≠‡∏¢‡πà‡∏≤‡∏á‡∏ñ‡∏π‡∏Å‡∏ï‡πâ‡∏≠‡∏á LED ‡∏ö‡∏ô‡∏ö‡∏≠‡∏£‡πå‡∏î‡∏à‡∏∞‡πÄ‡∏£‡∏¥‡πà‡∏°‡∏Å‡∏£‡∏∞‡∏û‡∏£‡∏¥‡∏ö‡∏ó‡∏±‡∏ô‡∏ó‡∏µ üéâ

---
