#-----------------------------------------------------------
# Vivado v2021.2 (64-bit)
# SW Build 3367213 on Tue Oct 19 02:48:09 MDT 2021
# IP Build 3369179 on Thu Oct 21 08:25:16 MDT 2021
# Start of session at: Fri Mar 25 12:24:11 2022
# Process ID: 13756
# Current directory: C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1
# Command line: vivado.exe -log adc.vds -product Vivado -mode batch -messageDb vivado.pb -notrace -source adc.tcl
# Log file: C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1/adc.vds
# Journal file: C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1\vivado.jou
# Running On: DESKTOP-K43AEQ4, OS: Windows, CPU Frequency: 3793 MHz, CPU Physical cores: 12, Host memory: 17113 MB
#-----------------------------------------------------------
source adc.tcl -notrace
Command: synth_design -top adc -part xc7a35tcpg236-1
Starting synth_design
Attempting to get a license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Common 17-349] Got license for feature 'Synthesis' and/or device 'xc7a35t'
INFO: [Device 21-403] Loading part xc7a35tcpg236-1
INFO: [Synth 8-7079] Multithreading enabled for synth_design using a maximum of 2 processes.
INFO: [Synth 8-7078] Launching helper process for spawning children vivado processes
INFO: [Synth 8-7075] Helper process launched with PID 7508
---------------------------------------------------------------------------------
Starting RTL Elaboration : Time (s): cpu = 00:00:06 ; elapsed = 00:00:06 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
INFO: [Synth 8-638] synthesizing module 'adc' [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/sources_1/new/XADC written with VHDL.vhd:42]
INFO: [Synth 8-3491] module 'xadc_wiz_0' declared at 'C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1/.Xil/Vivado-13756-DESKTOP-K43AEQ4/realtime/xadc_wiz_0_stub.vhdl:5' bound to instance 'xadc_inst' of component 'xadc_wiz_0' [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/sources_1/new/XADC written with VHDL.vhd:74]
INFO: [Synth 8-638] synthesizing module 'xadc_wiz_0' [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1/.Xil/Vivado-13756-DESKTOP-K43AEQ4/realtime/xadc_wiz_0_stub.vhdl:28]
INFO: [Synth 8-226] default block is never used [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/sources_1/new/XADC written with VHDL.vhd:101]
INFO: [Synth 8-256] done synthesizing module 'adc' (1#1) [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/sources_1/new/XADC written with VHDL.vhd:42]
WARNING: [Synth 8-3917] design adc has port LED[15] driven by constant 0
WARNING: [Synth 8-7129] Port JA[7] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[6] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[5] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[3] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[2] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[1] in module adc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished RTL Elaboration : Time (s): cpu = 00:00:07 ; elapsed = 00:00:07 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 1 : Time (s): cpu = 00:00:07 ; elapsed = 00:00:08 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization

Processing XDC Constraints
Initializing timing engine
Parsing XDC File [c:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst'
Finished Parsing XDC File [c:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.gen/sources_1/ip/xadc_wiz_0/xadc_wiz_0/xadc_wiz_0_in_context.xdc] for cell 'xadc_inst'
Parsing XDC File [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/constrs_1/imports/vending/vending.xdc]
Finished Parsing XDC File [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/constrs_1/imports/vending/vending.xdc]
INFO: [Project 1-236] Implementation specific constraints were found while reading constraint file [C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.srcs/constrs_1/imports/vending/vending.xdc]. These constraints will be ignored for synthesis but will be used in implementation. Impacted constraints are listed in the file [.Xil/adc_propImpl.xdc].
Resolution: To avoid this warning, move constraints listed in [.Xil/adc_propImpl.xdc] to another XDC file and exclude this new file from synthesis with the used_in_synthesis property (File Properties dialog in GUI) and re-run elaboration/synthesis.
Completed Processing XDC Constraints

Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Constraint Validation Runtime : Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.003 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
Finished Constraint Validation : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Loading Part and Timing Information
---------------------------------------------------------------------------------
Loading part: xc7a35tcpg236-1
---------------------------------------------------------------------------------
Finished Loading Part and Timing Information : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying 'set_property' XDC Constraints
---------------------------------------------------------------------------------
Applied set_property KEEP_HIERARCHY = SOFT for xadc_inst. (constraint file  auto generated constraint).
---------------------------------------------------------------------------------
Finished applying 'set_property' XDC Constraints : Time (s): cpu = 00:00:15 ; elapsed = 00:00:15 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished RTL Optimization Phase 2 : Time (s): cpu = 00:00:15 ; elapsed = 00:00:16 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start RTL Component Statistics 
---------------------------------------------------------------------------------
Detailed RTL Component Info : 
---------------------------------------------------------------------------------
Finished RTL Component Statistics 
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Part Resource Summary
---------------------------------------------------------------------------------
Part Resources:
DSPs: 90 (col length:60)
BRAMs: 100 (col length: RAMB18 60 RAMB36 30)
---------------------------------------------------------------------------------
Finished Part Resource Summary
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Cross Boundary and Area Optimization
---------------------------------------------------------------------------------
WARNING: [Synth 8-7080] Parallel synthesis criteria is not met
WARNING: [Synth 8-3917] design adc has port LED[15] driven by constant 0
WARNING: [Synth 8-7129] Port JA[7] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[6] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[5] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[3] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[2] in module adc is either unconnected or has no load
WARNING: [Synth 8-7129] Port JA[1] in module adc is either unconnected or has no load
---------------------------------------------------------------------------------
Finished Cross Boundary and Area Optimization : Time (s): cpu = 00:00:17 ; elapsed = 00:00:18 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Applying XDC Timing Constraints
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Applying XDC Timing Constraints : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Timing Optimization
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Timing Optimization : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Technology Mapping
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Technology Mapping : Time (s): cpu = 00:00:24 ; elapsed = 00:00:24 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Flattening Before IO Insertion
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Final Netlist Cleanup
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished IO Insertion : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Instances
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Instances : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Rebuilding User Hierarchy
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Rebuilding User Hierarchy : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Ports
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Ports : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Handling Custom Attributes
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Handling Custom Attributes : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Renaming Generated Nets
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Finished Renaming Generated Nets : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
---------------------------------------------------------------------------------
Start Writing Synthesis Report
---------------------------------------------------------------------------------

Report BlackBoxes: 
+------+--------------+----------+
|      |BlackBox name |Instances |
+------+--------------+----------+
|1     |xadc_wiz_0    |         1|
+------+--------------+----------+

Report Cell Usage: 
+------+----------------+------+
|      |Cell            |Count |
+------+----------------+------+
|1     |xadc_wiz_0_bbox |     1|
|2     |LUT2            |     2|
|3     |LUT3            |     4|
|4     |LUT4            |     8|
|5     |IBUF            |     4|
|6     |OBUF            |    16|
+------+----------------+------+
---------------------------------------------------------------------------------
Finished Writing Synthesis Report : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
---------------------------------------------------------------------------------
Synthesis finished with 0 errors, 0 critical warnings and 8 warnings.
Synthesis Optimization Runtime : Time (s): cpu = 00:00:18 ; elapsed = 00:00:26 . Memory (MB): peak = 1254.605 ; gain = 0.000
Synthesis Optimization Complete : Time (s): cpu = 00:00:28 ; elapsed = 00:00:29 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-571] Translating synthesized netlist
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00.001 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-570] Preparing netlist for logic optimization
INFO: [Opt 31-138] Pushed 0 inverter(s) to 0 load pin(s).
Netlist sorting complete. Time (s): cpu = 00:00:00 ; elapsed = 00:00:00 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Project 1-111] Unisim Transformation Summary:
No Unisim elements were transformed.

Synth Design complete, checksum: 8ba9ab35
INFO: [Common 17-83] Releasing license: Synthesis
18 Infos, 15 Warnings, 0 Critical Warnings and 0 Errors encountered.
synth_design completed successfully
synth_design: Time (s): cpu = 00:00:32 ; elapsed = 00:00:34 . Memory (MB): peak = 1254.605 ; gain = 0.000
INFO: [Common 17-1381] The checkpoint 'C:/Users/Gamerpcen/Documents/Fagprojekt2022_Grp9/vivado project/project_4.runs/synth_1/adc.dcp' has been generated.
INFO: [runtcl-4] Executing : report_utilization -file adc_utilization_synth.rpt -pb adc_utilization_synth.pb
INFO: [Common 17-206] Exiting Vivado at Fri Mar 25 12:24:51 2022...
