-- ==============================================================
-- RTL generated by Vivado(TM) HLS - High-Level Synthesis from C, C++ and OpenCL
-- Version: 2020.1
-- Copyright (C) 1986-2020 Xilinx, Inc. All Rights Reserved.
-- 
-- ===========================================================

library IEEE;
use IEEE.std_logic_1164.all;
use IEEE.numeric_std.all;

entity myproject is
port (
    link_in_0_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_1_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_2_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_3_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_4_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_5_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_6_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_7_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_8_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_9_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_10_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_11_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_12_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_13_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_14_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_15_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_16_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_17_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_18_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_19_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_20_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_21_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_22_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_23_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_24_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_25_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_26_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_27_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_28_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_29_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_30_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_31_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_32_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_33_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_34_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_in_35_V : IN STD_LOGIC_VECTOR (127 downto 0);
    link_out_0_V_i : IN STD_LOGIC_VECTOR (127 downto 0);
    link_out_0_V_o : OUT STD_LOGIC_VECTOR (127 downto 0);
    ap_clk : IN STD_LOGIC;
    ap_rst : IN STD_LOGIC;
    ap_start : IN STD_LOGIC;
    link_out_0_V_o_ap_vld : OUT STD_LOGIC;
    ap_done : OUT STD_LOGIC;
    ap_ready : OUT STD_LOGIC;
    ap_idle : OUT STD_LOGIC );
end;


architecture behav of myproject is 
    attribute CORE_GENERATION_INFO : STRING;
    attribute CORE_GENERATION_INFO of behav : architecture is
    "myproject,hls_ip_2020_1,{HLS_INPUT_TYPE=cxx,HLS_INPUT_FLOAT=0,HLS_INPUT_FIXED=1,HLS_INPUT_PART=xc7vx690t-ffg1927-2,HLS_INPUT_CLOCK=6.250000,HLS_INPUT_ARCH=dataflow,HLS_SYN_CLOCK=4.237375,HLS_SYN_LAT=14,HLS_SYN_TPT=4,HLS_SYN_MEM=210,HLS_SYN_DSP=0,HLS_SYN_FF=165062,HLS_SYN_LUT=759471,HLS_VERSION=2020_1}";
    constant ap_const_lv128_lc_1 : STD_LOGIC_VECTOR (127 downto 0) := "00000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000000";
    constant ap_const_logic_1 : STD_LOGIC := '1';
    constant ap_const_logic_0 : STD_LOGIC := '0';
    constant ap_const_lv2_0 : STD_LOGIC_VECTOR (1 downto 0) := "00";
    constant ap_const_lv2_1 : STD_LOGIC_VECTOR (1 downto 0) := "01";
    constant ap_const_boolean_1 : BOOLEAN := true;

    signal Block_codeRepl320123_proc_U0_ap_start : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_done : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_continue : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_idle : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_ready : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_return : STD_LOGIC_VECTOR (2519 downto 0);
    signal ap_channel_done_Inputs_V_channel : STD_LOGIC;
    signal Inputs_V_channel_full_n : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_start : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_idle : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_ready : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_0 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_1 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_2 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_3 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_4 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_5 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_6 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_7 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_8 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_9 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_10 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_11 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_12 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_13 : STD_LOGIC_VECTOR (19 downto 0);
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_14 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_channel_done_layer2_out_14_V : STD_LOGIC;
    signal layer2_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_13_V : STD_LOGIC;
    signal layer2_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_12_V : STD_LOGIC;
    signal layer2_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_11_V : STD_LOGIC;
    signal layer2_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_10_V : STD_LOGIC;
    signal layer2_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_9_V : STD_LOGIC;
    signal layer2_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_8_V : STD_LOGIC;
    signal layer2_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_7_V : STD_LOGIC;
    signal layer2_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_6_V : STD_LOGIC;
    signal layer2_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_5_V : STD_LOGIC;
    signal layer2_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_4_V : STD_LOGIC;
    signal layer2_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_3_V : STD_LOGIC;
    signal layer2_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_2_V : STD_LOGIC;
    signal layer2_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_1_V : STD_LOGIC;
    signal layer2_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer2_out_0_V : STD_LOGIC;
    signal layer2_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer2_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer2_out_0_V : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_2 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_3 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_4 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_5 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_6 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_7 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_8 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_9 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_10 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_11 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_12 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_13 : STD_LOGIC_VECTOR (19 downto 0);
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_14 : STD_LOGIC_VECTOR (19 downto 0);
    signal ap_channel_done_layer4_out_14_V : STD_LOGIC;
    signal layer4_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_13_V : STD_LOGIC;
    signal layer4_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_12_V : STD_LOGIC;
    signal layer4_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_11_V : STD_LOGIC;
    signal layer4_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_10_V : STD_LOGIC;
    signal layer4_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_9_V : STD_LOGIC;
    signal layer4_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_8_V : STD_LOGIC;
    signal layer4_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_7_V : STD_LOGIC;
    signal layer4_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_6_V : STD_LOGIC;
    signal layer4_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_5_V : STD_LOGIC;
    signal layer4_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_4_V : STD_LOGIC;
    signal layer4_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_3_V : STD_LOGIC;
    signal layer4_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_2_V : STD_LOGIC;
    signal layer4_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_1_V : STD_LOGIC;
    signal layer4_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer4_out_0_V : STD_LOGIC;
    signal layer4_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer4_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer4_out_0_V : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_start : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_idle : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_0 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_1 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_2 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_3 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_4 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_5 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_6 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_7 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_8 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_9 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_10 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_11 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_12 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_13 : STD_LOGIC_VECTOR (4 downto 0);
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_14 : STD_LOGIC_VECTOR (4 downto 0);
    signal ap_channel_done_layer5_out_14_V : STD_LOGIC;
    signal layer5_out_14_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_14_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_14_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_13_V : STD_LOGIC;
    signal layer5_out_13_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_13_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_13_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_12_V : STD_LOGIC;
    signal layer5_out_12_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_12_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_12_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_11_V : STD_LOGIC;
    signal layer5_out_11_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_11_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_11_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_10_V : STD_LOGIC;
    signal layer5_out_10_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_10_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_10_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_9_V : STD_LOGIC;
    signal layer5_out_9_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_9_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_9_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_8_V : STD_LOGIC;
    signal layer5_out_8_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_8_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_8_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_7_V : STD_LOGIC;
    signal layer5_out_7_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_7_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_7_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_6_V : STD_LOGIC;
    signal layer5_out_6_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_6_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_6_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_5_V : STD_LOGIC;
    signal layer5_out_5_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_5_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_5_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_4_V : STD_LOGIC;
    signal layer5_out_4_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_4_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_4_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_3_V : STD_LOGIC;
    signal layer5_out_3_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_3_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_3_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_2_V : STD_LOGIC;
    signal layer5_out_2_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_2_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_2_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_1_V : STD_LOGIC;
    signal layer5_out_1_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_1_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_1_V : STD_LOGIC;
    signal ap_channel_done_layer5_out_0_V : STD_LOGIC;
    signal layer5_out_0_V_full_n : STD_LOGIC;
    signal ap_sync_reg_channel_write_layer5_out_0_V : STD_LOGIC := '0';
    signal ap_sync_channel_write_layer5_out_0_V : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_start : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_done : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_continue : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_idle : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_ready : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_link_out_0_V_o : STD_LOGIC_VECTOR (127 downto 0);
    signal Block_codeRepl320123320129_proc72_U0_link_out_0_V_o_ap_vld : STD_LOGIC;
    signal ap_sync_continue : STD_LOGIC;
    signal Inputs_V_channel_dout : STD_LOGIC_VECTOR (2519 downto 0);
    signal Inputs_V_channel_empty_n : STD_LOGIC;
    signal layer2_out_0_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_0_V_empty_n : STD_LOGIC;
    signal layer2_out_1_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_1_V_empty_n : STD_LOGIC;
    signal layer2_out_2_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_2_V_empty_n : STD_LOGIC;
    signal layer2_out_3_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_3_V_empty_n : STD_LOGIC;
    signal layer2_out_4_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_4_V_empty_n : STD_LOGIC;
    signal layer2_out_5_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_5_V_empty_n : STD_LOGIC;
    signal layer2_out_6_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_6_V_empty_n : STD_LOGIC;
    signal layer2_out_7_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_7_V_empty_n : STD_LOGIC;
    signal layer2_out_8_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_8_V_empty_n : STD_LOGIC;
    signal layer2_out_9_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_9_V_empty_n : STD_LOGIC;
    signal layer2_out_10_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_10_V_empty_n : STD_LOGIC;
    signal layer2_out_11_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_11_V_empty_n : STD_LOGIC;
    signal layer2_out_12_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_12_V_empty_n : STD_LOGIC;
    signal layer2_out_13_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_13_V_empty_n : STD_LOGIC;
    signal layer2_out_14_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer2_out_14_V_empty_n : STD_LOGIC;
    signal layer4_out_0_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_0_V_empty_n : STD_LOGIC;
    signal layer4_out_1_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_1_V_empty_n : STD_LOGIC;
    signal layer4_out_2_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_2_V_empty_n : STD_LOGIC;
    signal layer4_out_3_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_3_V_empty_n : STD_LOGIC;
    signal layer4_out_4_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_4_V_empty_n : STD_LOGIC;
    signal layer4_out_5_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_5_V_empty_n : STD_LOGIC;
    signal layer4_out_6_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_6_V_empty_n : STD_LOGIC;
    signal layer4_out_7_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_7_V_empty_n : STD_LOGIC;
    signal layer4_out_8_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_8_V_empty_n : STD_LOGIC;
    signal layer4_out_9_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_9_V_empty_n : STD_LOGIC;
    signal layer4_out_10_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_10_V_empty_n : STD_LOGIC;
    signal layer4_out_11_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_11_V_empty_n : STD_LOGIC;
    signal layer4_out_12_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_12_V_empty_n : STD_LOGIC;
    signal layer4_out_13_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_13_V_empty_n : STD_LOGIC;
    signal layer4_out_14_V_dout : STD_LOGIC_VECTOR (19 downto 0);
    signal layer4_out_14_V_empty_n : STD_LOGIC;
    signal layer5_out_0_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_0_V_empty_n : STD_LOGIC;
    signal layer5_out_1_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_1_V_empty_n : STD_LOGIC;
    signal layer5_out_2_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_2_V_empty_n : STD_LOGIC;
    signal layer5_out_3_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_3_V_empty_n : STD_LOGIC;
    signal layer5_out_4_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_4_V_empty_n : STD_LOGIC;
    signal layer5_out_5_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_5_V_empty_n : STD_LOGIC;
    signal layer5_out_6_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_6_V_empty_n : STD_LOGIC;
    signal layer5_out_7_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_7_V_empty_n : STD_LOGIC;
    signal layer5_out_8_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_8_V_empty_n : STD_LOGIC;
    signal layer5_out_9_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_9_V_empty_n : STD_LOGIC;
    signal layer5_out_10_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_10_V_empty_n : STD_LOGIC;
    signal layer5_out_11_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_11_V_empty_n : STD_LOGIC;
    signal layer5_out_12_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_12_V_empty_n : STD_LOGIC;
    signal layer5_out_13_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_13_V_empty_n : STD_LOGIC;
    signal layer5_out_14_V_dout : STD_LOGIC_VECTOR (4 downto 0);
    signal layer5_out_14_V_empty_n : STD_LOGIC;
    signal ap_sync_done : STD_LOGIC;
    signal ap_sync_ready : STD_LOGIC;
    signal ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_codeRepl320123_proc_U0_ap_ready : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready : STD_LOGIC := '0';
    signal ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_ap_ready_count : STD_LOGIC_VECTOR (1 downto 0) := "00";
    signal Block_codeRepl320123_proc_U0_start_full_n : STD_LOGIC;
    signal Block_codeRepl320123_proc_U0_start_write : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_start_full_n : STD_LOGIC;
    signal dense_resource_ap_ufixed_ap_fixed_config2_U0_start_write : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n : STD_LOGIC;
    signal normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_full_n : STD_LOGIC;
    signal relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_write : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_start_full_n : STD_LOGIC;
    signal Block_codeRepl320123320129_proc72_U0_start_write : STD_LOGIC;

    component Block_codeRepl320123_proc IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        link_in_0_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_1_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_2_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_3_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_4_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_5_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_6_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_7_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_8_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_9_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_10_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_11_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_12_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_13_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_14_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_15_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_16_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_17_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_18_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_19_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_20_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_21_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_22_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_23_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_24_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_25_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_26_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_27_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_28_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_29_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_30_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_31_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_32_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_33_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_34_V : IN STD_LOGIC_VECTOR (127 downto 0);
        link_in_35_V : IN STD_LOGIC_VECTOR (127 downto 0);
        ap_return : OUT STD_LOGIC_VECTOR (2519 downto 0) );
    end component;


    component dense_resource_ap_ufixed_ap_fixed_config2_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_V_read : IN STD_LOGIC_VECTOR (2519 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (19 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (19 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (19 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (19 downto 0) );
    end component;


    component relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        data_0_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_1_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_2_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_3_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_4_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_5_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_6_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_7_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_8_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_9_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_10_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_11_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_12_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_13_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        data_14_V_read : IN STD_LOGIC_VECTOR (19 downto 0);
        ap_return_0 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_1 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_2 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_3 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_4 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_5 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_6 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_7 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_8 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_9 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_10 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_11 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_12 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_13 : OUT STD_LOGIC_VECTOR (4 downto 0);
        ap_return_14 : OUT STD_LOGIC_VECTOR (4 downto 0) );
    end component;


    component Block_codeRepl320123320129_proc72 IS
    port (
        ap_clk : IN STD_LOGIC;
        ap_rst : IN STD_LOGIC;
        ap_start : IN STD_LOGIC;
        ap_done : OUT STD_LOGIC;
        ap_continue : IN STD_LOGIC;
        ap_idle : OUT STD_LOGIC;
        ap_ready : OUT STD_LOGIC;
        p_read : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read1 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read2 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read3 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read4 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read5 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read6 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read7 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read8 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read9 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read10 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read11 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read12 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read13 : IN STD_LOGIC_VECTOR (4 downto 0);
        p_read14 : IN STD_LOGIC_VECTOR (4 downto 0);
        link_out_0_V_i : IN STD_LOGIC_VECTOR (127 downto 0);
        link_out_0_V_o : OUT STD_LOGIC_VECTOR (127 downto 0);
        link_out_0_V_o_ap_vld : OUT STD_LOGIC );
    end component;


    component fifo_w2520_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (2519 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (2519 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w20_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (19 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (19 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;


    component fifo_w5_d2_A IS
    port (
        clk : IN STD_LOGIC;
        reset : IN STD_LOGIC;
        if_read_ce : IN STD_LOGIC;
        if_write_ce : IN STD_LOGIC;
        if_din : IN STD_LOGIC_VECTOR (4 downto 0);
        if_full_n : OUT STD_LOGIC;
        if_write : IN STD_LOGIC;
        if_dout : OUT STD_LOGIC_VECTOR (4 downto 0);
        if_empty_n : OUT STD_LOGIC;
        if_read : IN STD_LOGIC );
    end component;



begin
    Block_codeRepl320123_proc_U0 : component Block_codeRepl320123_proc
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_codeRepl320123_proc_U0_ap_start,
        ap_done => Block_codeRepl320123_proc_U0_ap_done,
        ap_continue => Block_codeRepl320123_proc_U0_ap_continue,
        ap_idle => Block_codeRepl320123_proc_U0_ap_idle,
        ap_ready => Block_codeRepl320123_proc_U0_ap_ready,
        link_in_0_V => link_in_0_V,
        link_in_1_V => link_in_1_V,
        link_in_2_V => link_in_2_V,
        link_in_3_V => link_in_3_V,
        link_in_4_V => link_in_4_V,
        link_in_5_V => link_in_5_V,
        link_in_6_V => link_in_6_V,
        link_in_7_V => link_in_7_V,
        link_in_8_V => link_in_8_V,
        link_in_9_V => link_in_9_V,
        link_in_10_V => link_in_10_V,
        link_in_11_V => link_in_11_V,
        link_in_12_V => link_in_12_V,
        link_in_13_V => link_in_13_V,
        link_in_14_V => link_in_14_V,
        link_in_15_V => link_in_15_V,
        link_in_16_V => link_in_16_V,
        link_in_17_V => link_in_17_V,
        link_in_18_V => link_in_18_V,
        link_in_19_V => link_in_19_V,
        link_in_20_V => link_in_20_V,
        link_in_21_V => link_in_21_V,
        link_in_22_V => link_in_22_V,
        link_in_23_V => link_in_23_V,
        link_in_24_V => link_in_24_V,
        link_in_25_V => link_in_25_V,
        link_in_26_V => link_in_26_V,
        link_in_27_V => link_in_27_V,
        link_in_28_V => link_in_28_V,
        link_in_29_V => link_in_29_V,
        link_in_30_V => link_in_30_V,
        link_in_31_V => link_in_31_V,
        link_in_32_V => link_in_32_V,
        link_in_33_V => link_in_33_V,
        link_in_34_V => link_in_34_V,
        link_in_35_V => link_in_35_V,
        ap_return => Block_codeRepl320123_proc_U0_ap_return);

    dense_resource_ap_ufixed_ap_fixed_config2_U0 : component dense_resource_ap_ufixed_ap_fixed_config2_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_start,
        ap_done => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done,
        ap_continue => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue,
        ap_idle => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_idle,
        ap_ready => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_ready,
        data_V_read => Inputs_V_channel_dout,
        ap_return_0 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_0,
        ap_return_1 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_1,
        ap_return_2 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_2,
        ap_return_3 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_3,
        ap_return_4 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_4,
        ap_return_5 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_5,
        ap_return_6 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_6,
        ap_return_7 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_7,
        ap_return_8 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_8,
        ap_return_9 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_9,
        ap_return_10 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_10,
        ap_return_11 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_11,
        ap_return_12 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_12,
        ap_return_13 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_13,
        ap_return_14 => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_14);

    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0 : component normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start,
        ap_done => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done,
        ap_continue => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue,
        ap_idle => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle,
        ap_ready => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready,
        p_read => layer2_out_0_V_dout,
        p_read1 => layer2_out_1_V_dout,
        p_read2 => layer2_out_2_V_dout,
        p_read3 => layer2_out_3_V_dout,
        p_read4 => layer2_out_4_V_dout,
        p_read5 => layer2_out_5_V_dout,
        p_read6 => layer2_out_6_V_dout,
        p_read7 => layer2_out_7_V_dout,
        p_read8 => layer2_out_8_V_dout,
        p_read9 => layer2_out_9_V_dout,
        p_read10 => layer2_out_10_V_dout,
        p_read11 => layer2_out_11_V_dout,
        p_read12 => layer2_out_12_V_dout,
        p_read13 => layer2_out_13_V_dout,
        p_read14 => layer2_out_14_V_dout,
        ap_return_0 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0,
        ap_return_1 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1,
        ap_return_2 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_2,
        ap_return_3 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_3,
        ap_return_4 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_4,
        ap_return_5 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_5,
        ap_return_6 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_6,
        ap_return_7 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_7,
        ap_return_8 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_8,
        ap_return_9 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_9,
        ap_return_10 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_10,
        ap_return_11 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_11,
        ap_return_12 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_12,
        ap_return_13 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_13,
        ap_return_14 => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_14);

    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0 : component relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_s
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_start,
        ap_done => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done,
        ap_continue => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue,
        ap_idle => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_idle,
        ap_ready => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready,
        data_0_V_read => layer4_out_0_V_dout,
        data_1_V_read => layer4_out_1_V_dout,
        data_2_V_read => layer4_out_2_V_dout,
        data_3_V_read => layer4_out_3_V_dout,
        data_4_V_read => layer4_out_4_V_dout,
        data_5_V_read => layer4_out_5_V_dout,
        data_6_V_read => layer4_out_6_V_dout,
        data_7_V_read => layer4_out_7_V_dout,
        data_8_V_read => layer4_out_8_V_dout,
        data_9_V_read => layer4_out_9_V_dout,
        data_10_V_read => layer4_out_10_V_dout,
        data_11_V_read => layer4_out_11_V_dout,
        data_12_V_read => layer4_out_12_V_dout,
        data_13_V_read => layer4_out_13_V_dout,
        data_14_V_read => layer4_out_14_V_dout,
        ap_return_0 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_0,
        ap_return_1 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_1,
        ap_return_2 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_2,
        ap_return_3 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_3,
        ap_return_4 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_4,
        ap_return_5 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_5,
        ap_return_6 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_6,
        ap_return_7 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_7,
        ap_return_8 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_8,
        ap_return_9 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_9,
        ap_return_10 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_10,
        ap_return_11 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_11,
        ap_return_12 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_12,
        ap_return_13 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_13,
        ap_return_14 => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_14);

    Block_codeRepl320123320129_proc72_U0 : component Block_codeRepl320123320129_proc72
    port map (
        ap_clk => ap_clk,
        ap_rst => ap_rst,
        ap_start => Block_codeRepl320123320129_proc72_U0_ap_start,
        ap_done => Block_codeRepl320123320129_proc72_U0_ap_done,
        ap_continue => Block_codeRepl320123320129_proc72_U0_ap_continue,
        ap_idle => Block_codeRepl320123320129_proc72_U0_ap_idle,
        ap_ready => Block_codeRepl320123320129_proc72_U0_ap_ready,
        p_read => layer5_out_0_V_dout,
        p_read1 => layer5_out_1_V_dout,
        p_read2 => layer5_out_2_V_dout,
        p_read3 => layer5_out_3_V_dout,
        p_read4 => layer5_out_4_V_dout,
        p_read5 => layer5_out_5_V_dout,
        p_read6 => layer5_out_6_V_dout,
        p_read7 => layer5_out_7_V_dout,
        p_read8 => layer5_out_8_V_dout,
        p_read9 => layer5_out_9_V_dout,
        p_read10 => layer5_out_10_V_dout,
        p_read11 => layer5_out_11_V_dout,
        p_read12 => layer5_out_12_V_dout,
        p_read13 => layer5_out_13_V_dout,
        p_read14 => layer5_out_14_V_dout,
        link_out_0_V_i => link_out_0_V_i,
        link_out_0_V_o => Block_codeRepl320123320129_proc72_U0_link_out_0_V_o,
        link_out_0_V_o_ap_vld => Block_codeRepl320123320129_proc72_U0_link_out_0_V_o_ap_vld);

    Inputs_V_channel_U : component fifo_w2520_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => Block_codeRepl320123_proc_U0_ap_return,
        if_full_n => Inputs_V_channel_full_n,
        if_write => Block_codeRepl320123_proc_U0_ap_done,
        if_dout => Inputs_V_channel_dout,
        if_empty_n => Inputs_V_channel_empty_n,
        if_read => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_ready);

    layer2_out_0_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_0,
        if_full_n => layer2_out_0_V_full_n,
        if_write => ap_channel_done_layer2_out_0_V,
        if_dout => layer2_out_0_V_dout,
        if_empty_n => layer2_out_0_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_1_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_1,
        if_full_n => layer2_out_1_V_full_n,
        if_write => ap_channel_done_layer2_out_1_V,
        if_dout => layer2_out_1_V_dout,
        if_empty_n => layer2_out_1_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_2_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_2,
        if_full_n => layer2_out_2_V_full_n,
        if_write => ap_channel_done_layer2_out_2_V,
        if_dout => layer2_out_2_V_dout,
        if_empty_n => layer2_out_2_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_3_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_3,
        if_full_n => layer2_out_3_V_full_n,
        if_write => ap_channel_done_layer2_out_3_V,
        if_dout => layer2_out_3_V_dout,
        if_empty_n => layer2_out_3_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_4_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_4,
        if_full_n => layer2_out_4_V_full_n,
        if_write => ap_channel_done_layer2_out_4_V,
        if_dout => layer2_out_4_V_dout,
        if_empty_n => layer2_out_4_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_5_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_5,
        if_full_n => layer2_out_5_V_full_n,
        if_write => ap_channel_done_layer2_out_5_V,
        if_dout => layer2_out_5_V_dout,
        if_empty_n => layer2_out_5_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_6_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_6,
        if_full_n => layer2_out_6_V_full_n,
        if_write => ap_channel_done_layer2_out_6_V,
        if_dout => layer2_out_6_V_dout,
        if_empty_n => layer2_out_6_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_7_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_7,
        if_full_n => layer2_out_7_V_full_n,
        if_write => ap_channel_done_layer2_out_7_V,
        if_dout => layer2_out_7_V_dout,
        if_empty_n => layer2_out_7_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_8_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_8,
        if_full_n => layer2_out_8_V_full_n,
        if_write => ap_channel_done_layer2_out_8_V,
        if_dout => layer2_out_8_V_dout,
        if_empty_n => layer2_out_8_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_9_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_9,
        if_full_n => layer2_out_9_V_full_n,
        if_write => ap_channel_done_layer2_out_9_V,
        if_dout => layer2_out_9_V_dout,
        if_empty_n => layer2_out_9_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_10_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_10,
        if_full_n => layer2_out_10_V_full_n,
        if_write => ap_channel_done_layer2_out_10_V,
        if_dout => layer2_out_10_V_dout,
        if_empty_n => layer2_out_10_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_11_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_11,
        if_full_n => layer2_out_11_V_full_n,
        if_write => ap_channel_done_layer2_out_11_V,
        if_dout => layer2_out_11_V_dout,
        if_empty_n => layer2_out_11_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_12_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_12,
        if_full_n => layer2_out_12_V_full_n,
        if_write => ap_channel_done_layer2_out_12_V,
        if_dout => layer2_out_12_V_dout,
        if_empty_n => layer2_out_12_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_13_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_13,
        if_full_n => layer2_out_13_V_full_n,
        if_write => ap_channel_done_layer2_out_13_V,
        if_dout => layer2_out_13_V_dout,
        if_empty_n => layer2_out_13_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer2_out_14_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_return_14,
        if_full_n => layer2_out_14_V_full_n,
        if_write => ap_channel_done_layer2_out_14_V,
        if_dout => layer2_out_14_V_dout,
        if_empty_n => layer2_out_14_V_empty_n,
        if_read => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_ready);

    layer4_out_0_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_0,
        if_full_n => layer4_out_0_V_full_n,
        if_write => ap_channel_done_layer4_out_0_V,
        if_dout => layer4_out_0_V_dout,
        if_empty_n => layer4_out_0_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_1_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_1,
        if_full_n => layer4_out_1_V_full_n,
        if_write => ap_channel_done_layer4_out_1_V,
        if_dout => layer4_out_1_V_dout,
        if_empty_n => layer4_out_1_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_2_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_2,
        if_full_n => layer4_out_2_V_full_n,
        if_write => ap_channel_done_layer4_out_2_V,
        if_dout => layer4_out_2_V_dout,
        if_empty_n => layer4_out_2_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_3_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_3,
        if_full_n => layer4_out_3_V_full_n,
        if_write => ap_channel_done_layer4_out_3_V,
        if_dout => layer4_out_3_V_dout,
        if_empty_n => layer4_out_3_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_4_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_4,
        if_full_n => layer4_out_4_V_full_n,
        if_write => ap_channel_done_layer4_out_4_V,
        if_dout => layer4_out_4_V_dout,
        if_empty_n => layer4_out_4_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_5_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_5,
        if_full_n => layer4_out_5_V_full_n,
        if_write => ap_channel_done_layer4_out_5_V,
        if_dout => layer4_out_5_V_dout,
        if_empty_n => layer4_out_5_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_6_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_6,
        if_full_n => layer4_out_6_V_full_n,
        if_write => ap_channel_done_layer4_out_6_V,
        if_dout => layer4_out_6_V_dout,
        if_empty_n => layer4_out_6_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_7_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_7,
        if_full_n => layer4_out_7_V_full_n,
        if_write => ap_channel_done_layer4_out_7_V,
        if_dout => layer4_out_7_V_dout,
        if_empty_n => layer4_out_7_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_8_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_8,
        if_full_n => layer4_out_8_V_full_n,
        if_write => ap_channel_done_layer4_out_8_V,
        if_dout => layer4_out_8_V_dout,
        if_empty_n => layer4_out_8_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_9_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_9,
        if_full_n => layer4_out_9_V_full_n,
        if_write => ap_channel_done_layer4_out_9_V,
        if_dout => layer4_out_9_V_dout,
        if_empty_n => layer4_out_9_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_10_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_10,
        if_full_n => layer4_out_10_V_full_n,
        if_write => ap_channel_done_layer4_out_10_V,
        if_dout => layer4_out_10_V_dout,
        if_empty_n => layer4_out_10_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_11_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_11,
        if_full_n => layer4_out_11_V_full_n,
        if_write => ap_channel_done_layer4_out_11_V,
        if_dout => layer4_out_11_V_dout,
        if_empty_n => layer4_out_11_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_12_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_12,
        if_full_n => layer4_out_12_V_full_n,
        if_write => ap_channel_done_layer4_out_12_V,
        if_dout => layer4_out_12_V_dout,
        if_empty_n => layer4_out_12_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_13_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_13,
        if_full_n => layer4_out_13_V_full_n,
        if_write => ap_channel_done_layer4_out_13_V,
        if_dout => layer4_out_13_V_dout,
        if_empty_n => layer4_out_13_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer4_out_14_V_U : component fifo_w20_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_return_14,
        if_full_n => layer4_out_14_V_full_n,
        if_write => ap_channel_done_layer4_out_14_V,
        if_dout => layer4_out_14_V_dout,
        if_empty_n => layer4_out_14_V_empty_n,
        if_read => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_ready);

    layer5_out_0_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_0,
        if_full_n => layer5_out_0_V_full_n,
        if_write => ap_channel_done_layer5_out_0_V,
        if_dout => layer5_out_0_V_dout,
        if_empty_n => layer5_out_0_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_1_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_1,
        if_full_n => layer5_out_1_V_full_n,
        if_write => ap_channel_done_layer5_out_1_V,
        if_dout => layer5_out_1_V_dout,
        if_empty_n => layer5_out_1_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_2_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_2,
        if_full_n => layer5_out_2_V_full_n,
        if_write => ap_channel_done_layer5_out_2_V,
        if_dout => layer5_out_2_V_dout,
        if_empty_n => layer5_out_2_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_3_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_3,
        if_full_n => layer5_out_3_V_full_n,
        if_write => ap_channel_done_layer5_out_3_V,
        if_dout => layer5_out_3_V_dout,
        if_empty_n => layer5_out_3_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_4_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_4,
        if_full_n => layer5_out_4_V_full_n,
        if_write => ap_channel_done_layer5_out_4_V,
        if_dout => layer5_out_4_V_dout,
        if_empty_n => layer5_out_4_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_5_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_5,
        if_full_n => layer5_out_5_V_full_n,
        if_write => ap_channel_done_layer5_out_5_V,
        if_dout => layer5_out_5_V_dout,
        if_empty_n => layer5_out_5_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_6_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_6,
        if_full_n => layer5_out_6_V_full_n,
        if_write => ap_channel_done_layer5_out_6_V,
        if_dout => layer5_out_6_V_dout,
        if_empty_n => layer5_out_6_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_7_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_7,
        if_full_n => layer5_out_7_V_full_n,
        if_write => ap_channel_done_layer5_out_7_V,
        if_dout => layer5_out_7_V_dout,
        if_empty_n => layer5_out_7_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_8_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_8,
        if_full_n => layer5_out_8_V_full_n,
        if_write => ap_channel_done_layer5_out_8_V,
        if_dout => layer5_out_8_V_dout,
        if_empty_n => layer5_out_8_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_9_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_9,
        if_full_n => layer5_out_9_V_full_n,
        if_write => ap_channel_done_layer5_out_9_V,
        if_dout => layer5_out_9_V_dout,
        if_empty_n => layer5_out_9_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_10_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_10,
        if_full_n => layer5_out_10_V_full_n,
        if_write => ap_channel_done_layer5_out_10_V,
        if_dout => layer5_out_10_V_dout,
        if_empty_n => layer5_out_10_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_11_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_11,
        if_full_n => layer5_out_11_V_full_n,
        if_write => ap_channel_done_layer5_out_11_V,
        if_dout => layer5_out_11_V_dout,
        if_empty_n => layer5_out_11_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_12_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_12,
        if_full_n => layer5_out_12_V_full_n,
        if_write => ap_channel_done_layer5_out_12_V,
        if_dout => layer5_out_12_V_dout,
        if_empty_n => layer5_out_12_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_13_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_13,
        if_full_n => layer5_out_13_V_full_n,
        if_write => ap_channel_done_layer5_out_13_V,
        if_dout => layer5_out_13_V_dout,
        if_empty_n => layer5_out_13_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);

    layer5_out_14_V_U : component fifo_w5_d2_A
    port map (
        clk => ap_clk,
        reset => ap_rst,
        if_read_ce => ap_const_logic_1,
        if_write_ce => ap_const_logic_1,
        if_din => relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_return_14,
        if_full_n => layer5_out_14_V_full_n,
        if_write => ap_channel_done_layer5_out_14_V,
        if_dout => layer5_out_14_V_dout,
        if_empty_n => layer5_out_14_V_empty_n,
        if_read => Block_codeRepl320123320129_proc72_U0_ap_ready);





    ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready <= ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready <= ap_const_logic_0;
            else
                if (((ap_sync_ready and ap_start) = ap_const_logic_1)) then 
                    ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready <= ap_const_logic_0;
                else 
                    ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready <= ap_sync_Block_codeRepl320123_proc_U0_ap_ready;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_0_V <= ap_sync_channel_write_layer2_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_10_V <= ap_sync_channel_write_layer2_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_11_V <= ap_sync_channel_write_layer2_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_12_V <= ap_sync_channel_write_layer2_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_13_V <= ap_sync_channel_write_layer2_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_14_V <= ap_sync_channel_write_layer2_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_1_V <= ap_sync_channel_write_layer2_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_2_V <= ap_sync_channel_write_layer2_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_3_V <= ap_sync_channel_write_layer2_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_4_V <= ap_sync_channel_write_layer2_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_5_V <= ap_sync_channel_write_layer2_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_6_V <= ap_sync_channel_write_layer2_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_7_V <= ap_sync_channel_write_layer2_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_8_V <= ap_sync_channel_write_layer2_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer2_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
            else
                if (((dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer2_out_9_V <= ap_sync_channel_write_layer2_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_0_V <= ap_sync_channel_write_layer4_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_10_V <= ap_sync_channel_write_layer4_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_11_V <= ap_sync_channel_write_layer4_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_12_V <= ap_sync_channel_write_layer4_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_13_V <= ap_sync_channel_write_layer4_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_14_V <= ap_sync_channel_write_layer4_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_1_V <= ap_sync_channel_write_layer4_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_2_V <= ap_sync_channel_write_layer4_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_3_V <= ap_sync_channel_write_layer4_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_4_V <= ap_sync_channel_write_layer4_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_5_V <= ap_sync_channel_write_layer4_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_6_V <= ap_sync_channel_write_layer4_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_7_V <= ap_sync_channel_write_layer4_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_8_V <= ap_sync_channel_write_layer4_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer4_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
            else
                if (((normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer4_out_9_V <= ap_sync_channel_write_layer4_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_0_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_0_V <= ap_sync_channel_write_layer5_out_0_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_10_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_10_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_10_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_10_V <= ap_sync_channel_write_layer5_out_10_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_11_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_11_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_11_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_11_V <= ap_sync_channel_write_layer5_out_11_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_12_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_12_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_12_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_12_V <= ap_sync_channel_write_layer5_out_12_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_13_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_13_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_13_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_13_V <= ap_sync_channel_write_layer5_out_13_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_14_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_14_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_14_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_14_V <= ap_sync_channel_write_layer5_out_14_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_1_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_1_V <= ap_sync_channel_write_layer5_out_1_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_2_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_2_V <= ap_sync_channel_write_layer5_out_2_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_3_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_3_V <= ap_sync_channel_write_layer5_out_3_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_4_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_4_V <= ap_sync_channel_write_layer5_out_4_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_5_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_5_V <= ap_sync_channel_write_layer5_out_5_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_6_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_6_V <= ap_sync_channel_write_layer5_out_6_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_7_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_7_V <= ap_sync_channel_write_layer5_out_7_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_8_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_8_V <= ap_sync_channel_write_layer5_out_8_V;
                end if; 
            end if;
        end if;
    end process;


    ap_sync_reg_channel_write_layer5_out_9_V_assign_proc : process(ap_clk)
    begin
        if (ap_clk'event and ap_clk =  '1') then
            if (ap_rst = '1') then
                ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
            else
                if (((relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue) = ap_const_logic_1)) then 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_const_logic_0;
                else 
                    ap_sync_reg_channel_write_layer5_out_9_V <= ap_sync_channel_write_layer5_out_9_V;
                end if; 
            end if;
        end if;
    end process;


    Block_codeRepl320123320129_proc72_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Block_codeRepl320123320129_proc72_U0_ap_ready))) then 
                Block_codeRepl320123320129_proc72_U0_ap_ready_count <= std_logic_vector(unsigned(Block_codeRepl320123320129_proc72_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = Block_codeRepl320123320129_proc72_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                Block_codeRepl320123320129_proc72_U0_ap_ready_count <= std_logic_vector(unsigned(Block_codeRepl320123320129_proc72_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;

    Block_codeRepl320123_proc_U0_ap_ready_count_assign_proc : process (ap_clk)
    begin
        if (ap_clk'event and ap_clk = '1') then
            if (((ap_sync_ready = ap_const_logic_1) and (ap_const_logic_0 = Block_codeRepl320123_proc_U0_ap_ready))) then 
                Block_codeRepl320123_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_codeRepl320123_proc_U0_ap_ready_count) - unsigned(ap_const_lv2_1));
            elsif (((ap_const_logic_1 = Block_codeRepl320123_proc_U0_ap_ready) and (ap_sync_ready = ap_const_logic_0))) then 
                Block_codeRepl320123_proc_U0_ap_ready_count <= std_logic_vector(unsigned(Block_codeRepl320123_proc_U0_ap_ready_count) + unsigned(ap_const_lv2_1));
            end if; 
        end if;
    end process;
    Block_codeRepl320123320129_proc72_U0_ap_continue <= ap_const_logic_1;
    Block_codeRepl320123320129_proc72_U0_ap_start <= (layer5_out_9_V_empty_n and layer5_out_8_V_empty_n and layer5_out_7_V_empty_n and layer5_out_6_V_empty_n and layer5_out_5_V_empty_n and layer5_out_4_V_empty_n and layer5_out_3_V_empty_n and layer5_out_2_V_empty_n and layer5_out_1_V_empty_n and layer5_out_14_V_empty_n and layer5_out_13_V_empty_n and layer5_out_12_V_empty_n and layer5_out_11_V_empty_n and layer5_out_10_V_empty_n and layer5_out_0_V_empty_n and (ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_codeRepl320123320129_proc72_U0_start_full_n <= ap_const_logic_1;
    Block_codeRepl320123320129_proc72_U0_start_write <= ap_const_logic_0;
    Block_codeRepl320123_proc_U0_ap_continue <= Inputs_V_channel_full_n;
    Block_codeRepl320123_proc_U0_ap_start <= ((ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready xor ap_const_logic_1) and ap_start);
    Block_codeRepl320123_proc_U0_start_full_n <= ap_const_logic_1;
    Block_codeRepl320123_proc_U0_start_write <= ap_const_logic_0;
    ap_channel_done_Inputs_V_channel <= Block_codeRepl320123_proc_U0_ap_done;
    ap_channel_done_layer2_out_0_V <= ((ap_sync_reg_channel_write_layer2_out_0_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_10_V <= ((ap_sync_reg_channel_write_layer2_out_10_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_11_V <= ((ap_sync_reg_channel_write_layer2_out_11_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_12_V <= ((ap_sync_reg_channel_write_layer2_out_12_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_13_V <= ((ap_sync_reg_channel_write_layer2_out_13_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_14_V <= ((ap_sync_reg_channel_write_layer2_out_14_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_1_V <= ((ap_sync_reg_channel_write_layer2_out_1_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_2_V <= ((ap_sync_reg_channel_write_layer2_out_2_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_3_V <= ((ap_sync_reg_channel_write_layer2_out_3_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_4_V <= ((ap_sync_reg_channel_write_layer2_out_4_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_5_V <= ((ap_sync_reg_channel_write_layer2_out_5_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_6_V <= ((ap_sync_reg_channel_write_layer2_out_6_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_7_V <= ((ap_sync_reg_channel_write_layer2_out_7_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_8_V <= ((ap_sync_reg_channel_write_layer2_out_8_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer2_out_9_V <= ((ap_sync_reg_channel_write_layer2_out_9_V xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_done);
    ap_channel_done_layer4_out_0_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_10_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_11_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_12_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_13_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_14_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_1_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_2_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_3_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_4_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_5_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_6_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_7_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_8_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer4_out_9_V <= (normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_done and (ap_sync_reg_channel_write_layer4_out_9_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_0_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_0_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_10_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_10_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_11_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_11_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_12_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_12_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_13_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_13_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_14_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_14_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_1_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_1_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_2_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_2_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_3_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_3_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_4_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_4_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_5_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_5_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_6_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_6_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_7_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_7_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_8_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_8_V xor ap_const_logic_1));
    ap_channel_done_layer5_out_9_V <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_done and (ap_sync_reg_channel_write_layer5_out_9_V xor ap_const_logic_1));
    ap_done <= Block_codeRepl320123320129_proc72_U0_ap_done;
    ap_idle <= (relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_idle and normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_idle and (layer5_out_6_V_empty_n xor ap_const_logic_1) and (layer5_out_5_V_empty_n xor ap_const_logic_1) and (layer5_out_4_V_empty_n xor ap_const_logic_1) and (layer5_out_3_V_empty_n xor ap_const_logic_1) and (layer5_out_2_V_empty_n xor ap_const_logic_1) and (layer5_out_1_V_empty_n xor ap_const_logic_1) and (layer5_out_0_V_empty_n xor ap_const_logic_1) and (layer4_out_14_V_empty_n xor ap_const_logic_1) and (layer4_out_13_V_empty_n xor ap_const_logic_1) and (layer4_out_12_V_empty_n xor ap_const_logic_1) and (layer4_out_11_V_empty_n xor ap_const_logic_1) and (layer4_out_10_V_empty_n xor ap_const_logic_1) and (layer4_out_9_V_empty_n xor ap_const_logic_1) and (layer4_out_8_V_empty_n xor ap_const_logic_1) and (layer4_out_7_V_empty_n xor ap_const_logic_1) and (layer4_out_6_V_empty_n xor ap_const_logic_1) and (layer4_out_5_V_empty_n xor ap_const_logic_1) and (layer4_out_4_V_empty_n xor ap_const_logic_1) and (layer4_out_3_V_empty_n xor ap_const_logic_1) and (layer4_out_2_V_empty_n xor ap_const_logic_1) and (layer4_out_1_V_empty_n xor ap_const_logic_1) and (layer4_out_0_V_empty_n xor ap_const_logic_1) and (layer2_out_14_V_empty_n xor ap_const_logic_1) and (layer2_out_13_V_empty_n xor ap_const_logic_1) and (layer2_out_12_V_empty_n xor ap_const_logic_1) and (layer2_out_11_V_empty_n xor ap_const_logic_1) and (layer2_out_10_V_empty_n xor ap_const_logic_1) and (layer2_out_9_V_empty_n xor ap_const_logic_1) and (layer2_out_8_V_empty_n xor ap_const_logic_1) and (layer2_out_7_V_empty_n xor ap_const_logic_1) and (layer2_out_6_V_empty_n xor ap_const_logic_1) and (layer2_out_5_V_empty_n xor ap_const_logic_1) and (layer2_out_4_V_empty_n xor ap_const_logic_1) and (layer2_out_3_V_empty_n xor ap_const_logic_1) and (layer2_out_2_V_empty_n xor ap_const_logic_1) and (layer2_out_1_V_empty_n xor ap_const_logic_1) and (layer2_out_0_V_empty_n xor ap_const_logic_1) and (ap_const_logic_1 xor Inputs_V_channel_empty_n) and (layer5_out_14_V_empty_n xor ap_const_logic_1) and (layer5_out_13_V_empty_n xor ap_const_logic_1) and (layer5_out_12_V_empty_n xor ap_const_logic_1) and (layer5_out_11_V_empty_n xor ap_const_logic_1) and (layer5_out_10_V_empty_n xor ap_const_logic_1) and (layer5_out_9_V_empty_n xor ap_const_logic_1) and (layer5_out_8_V_empty_n xor ap_const_logic_1) and (layer5_out_7_V_empty_n xor ap_const_logic_1) and dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_idle and Block_codeRepl320123_proc_U0_ap_idle and Block_codeRepl320123320129_proc72_U0_ap_idle);
    ap_ready <= ap_sync_ready;
    ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready <= (ap_sync_reg_Block_codeRepl320123320129_proc72_U0_ap_ready or Block_codeRepl320123320129_proc72_U0_ap_ready);
    ap_sync_Block_codeRepl320123_proc_U0_ap_ready <= (ap_sync_reg_Block_codeRepl320123_proc_U0_ap_ready or Block_codeRepl320123_proc_U0_ap_ready);
    ap_sync_channel_write_layer2_out_0_V <= ((layer2_out_0_V_full_n and ap_channel_done_layer2_out_0_V) or ap_sync_reg_channel_write_layer2_out_0_V);
    ap_sync_channel_write_layer2_out_10_V <= ((layer2_out_10_V_full_n and ap_channel_done_layer2_out_10_V) or ap_sync_reg_channel_write_layer2_out_10_V);
    ap_sync_channel_write_layer2_out_11_V <= ((layer2_out_11_V_full_n and ap_channel_done_layer2_out_11_V) or ap_sync_reg_channel_write_layer2_out_11_V);
    ap_sync_channel_write_layer2_out_12_V <= ((layer2_out_12_V_full_n and ap_channel_done_layer2_out_12_V) or ap_sync_reg_channel_write_layer2_out_12_V);
    ap_sync_channel_write_layer2_out_13_V <= ((layer2_out_13_V_full_n and ap_channel_done_layer2_out_13_V) or ap_sync_reg_channel_write_layer2_out_13_V);
    ap_sync_channel_write_layer2_out_14_V <= ((layer2_out_14_V_full_n and ap_channel_done_layer2_out_14_V) or ap_sync_reg_channel_write_layer2_out_14_V);
    ap_sync_channel_write_layer2_out_1_V <= ((layer2_out_1_V_full_n and ap_channel_done_layer2_out_1_V) or ap_sync_reg_channel_write_layer2_out_1_V);
    ap_sync_channel_write_layer2_out_2_V <= ((layer2_out_2_V_full_n and ap_channel_done_layer2_out_2_V) or ap_sync_reg_channel_write_layer2_out_2_V);
    ap_sync_channel_write_layer2_out_3_V <= ((layer2_out_3_V_full_n and ap_channel_done_layer2_out_3_V) or ap_sync_reg_channel_write_layer2_out_3_V);
    ap_sync_channel_write_layer2_out_4_V <= ((layer2_out_4_V_full_n and ap_channel_done_layer2_out_4_V) or ap_sync_reg_channel_write_layer2_out_4_V);
    ap_sync_channel_write_layer2_out_5_V <= ((layer2_out_5_V_full_n and ap_channel_done_layer2_out_5_V) or ap_sync_reg_channel_write_layer2_out_5_V);
    ap_sync_channel_write_layer2_out_6_V <= ((layer2_out_6_V_full_n and ap_channel_done_layer2_out_6_V) or ap_sync_reg_channel_write_layer2_out_6_V);
    ap_sync_channel_write_layer2_out_7_V <= ((layer2_out_7_V_full_n and ap_channel_done_layer2_out_7_V) or ap_sync_reg_channel_write_layer2_out_7_V);
    ap_sync_channel_write_layer2_out_8_V <= ((layer2_out_8_V_full_n and ap_channel_done_layer2_out_8_V) or ap_sync_reg_channel_write_layer2_out_8_V);
    ap_sync_channel_write_layer2_out_9_V <= ((layer2_out_9_V_full_n and ap_channel_done_layer2_out_9_V) or ap_sync_reg_channel_write_layer2_out_9_V);
    ap_sync_channel_write_layer4_out_0_V <= ((layer4_out_0_V_full_n and ap_channel_done_layer4_out_0_V) or ap_sync_reg_channel_write_layer4_out_0_V);
    ap_sync_channel_write_layer4_out_10_V <= ((layer4_out_10_V_full_n and ap_channel_done_layer4_out_10_V) or ap_sync_reg_channel_write_layer4_out_10_V);
    ap_sync_channel_write_layer4_out_11_V <= ((layer4_out_11_V_full_n and ap_channel_done_layer4_out_11_V) or ap_sync_reg_channel_write_layer4_out_11_V);
    ap_sync_channel_write_layer4_out_12_V <= ((layer4_out_12_V_full_n and ap_channel_done_layer4_out_12_V) or ap_sync_reg_channel_write_layer4_out_12_V);
    ap_sync_channel_write_layer4_out_13_V <= ((layer4_out_13_V_full_n and ap_channel_done_layer4_out_13_V) or ap_sync_reg_channel_write_layer4_out_13_V);
    ap_sync_channel_write_layer4_out_14_V <= ((layer4_out_14_V_full_n and ap_channel_done_layer4_out_14_V) or ap_sync_reg_channel_write_layer4_out_14_V);
    ap_sync_channel_write_layer4_out_1_V <= ((layer4_out_1_V_full_n and ap_channel_done_layer4_out_1_V) or ap_sync_reg_channel_write_layer4_out_1_V);
    ap_sync_channel_write_layer4_out_2_V <= ((layer4_out_2_V_full_n and ap_channel_done_layer4_out_2_V) or ap_sync_reg_channel_write_layer4_out_2_V);
    ap_sync_channel_write_layer4_out_3_V <= ((layer4_out_3_V_full_n and ap_channel_done_layer4_out_3_V) or ap_sync_reg_channel_write_layer4_out_3_V);
    ap_sync_channel_write_layer4_out_4_V <= ((layer4_out_4_V_full_n and ap_channel_done_layer4_out_4_V) or ap_sync_reg_channel_write_layer4_out_4_V);
    ap_sync_channel_write_layer4_out_5_V <= ((layer4_out_5_V_full_n and ap_channel_done_layer4_out_5_V) or ap_sync_reg_channel_write_layer4_out_5_V);
    ap_sync_channel_write_layer4_out_6_V <= ((layer4_out_6_V_full_n and ap_channel_done_layer4_out_6_V) or ap_sync_reg_channel_write_layer4_out_6_V);
    ap_sync_channel_write_layer4_out_7_V <= ((layer4_out_7_V_full_n and ap_channel_done_layer4_out_7_V) or ap_sync_reg_channel_write_layer4_out_7_V);
    ap_sync_channel_write_layer4_out_8_V <= ((layer4_out_8_V_full_n and ap_channel_done_layer4_out_8_V) or ap_sync_reg_channel_write_layer4_out_8_V);
    ap_sync_channel_write_layer4_out_9_V <= ((layer4_out_9_V_full_n and ap_channel_done_layer4_out_9_V) or ap_sync_reg_channel_write_layer4_out_9_V);
    ap_sync_channel_write_layer5_out_0_V <= ((layer5_out_0_V_full_n and ap_channel_done_layer5_out_0_V) or ap_sync_reg_channel_write_layer5_out_0_V);
    ap_sync_channel_write_layer5_out_10_V <= ((layer5_out_10_V_full_n and ap_channel_done_layer5_out_10_V) or ap_sync_reg_channel_write_layer5_out_10_V);
    ap_sync_channel_write_layer5_out_11_V <= ((layer5_out_11_V_full_n and ap_channel_done_layer5_out_11_V) or ap_sync_reg_channel_write_layer5_out_11_V);
    ap_sync_channel_write_layer5_out_12_V <= ((layer5_out_12_V_full_n and ap_channel_done_layer5_out_12_V) or ap_sync_reg_channel_write_layer5_out_12_V);
    ap_sync_channel_write_layer5_out_13_V <= ((layer5_out_13_V_full_n and ap_channel_done_layer5_out_13_V) or ap_sync_reg_channel_write_layer5_out_13_V);
    ap_sync_channel_write_layer5_out_14_V <= ((layer5_out_14_V_full_n and ap_channel_done_layer5_out_14_V) or ap_sync_reg_channel_write_layer5_out_14_V);
    ap_sync_channel_write_layer5_out_1_V <= ((layer5_out_1_V_full_n and ap_channel_done_layer5_out_1_V) or ap_sync_reg_channel_write_layer5_out_1_V);
    ap_sync_channel_write_layer5_out_2_V <= ((layer5_out_2_V_full_n and ap_channel_done_layer5_out_2_V) or ap_sync_reg_channel_write_layer5_out_2_V);
    ap_sync_channel_write_layer5_out_3_V <= ((layer5_out_3_V_full_n and ap_channel_done_layer5_out_3_V) or ap_sync_reg_channel_write_layer5_out_3_V);
    ap_sync_channel_write_layer5_out_4_V <= ((layer5_out_4_V_full_n and ap_channel_done_layer5_out_4_V) or ap_sync_reg_channel_write_layer5_out_4_V);
    ap_sync_channel_write_layer5_out_5_V <= ((layer5_out_5_V_full_n and ap_channel_done_layer5_out_5_V) or ap_sync_reg_channel_write_layer5_out_5_V);
    ap_sync_channel_write_layer5_out_6_V <= ((layer5_out_6_V_full_n and ap_channel_done_layer5_out_6_V) or ap_sync_reg_channel_write_layer5_out_6_V);
    ap_sync_channel_write_layer5_out_7_V <= ((layer5_out_7_V_full_n and ap_channel_done_layer5_out_7_V) or ap_sync_reg_channel_write_layer5_out_7_V);
    ap_sync_channel_write_layer5_out_8_V <= ((layer5_out_8_V_full_n and ap_channel_done_layer5_out_8_V) or ap_sync_reg_channel_write_layer5_out_8_V);
    ap_sync_channel_write_layer5_out_9_V <= ((layer5_out_9_V_full_n and ap_channel_done_layer5_out_9_V) or ap_sync_reg_channel_write_layer5_out_9_V);
    ap_sync_continue <= ap_const_logic_1;
    ap_sync_done <= Block_codeRepl320123320129_proc72_U0_ap_done;
    ap_sync_ready <= (ap_sync_Block_codeRepl320123_proc_U0_ap_ready and ap_sync_Block_codeRepl320123320129_proc72_U0_ap_ready);
    dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_continue <= (ap_sync_channel_write_layer2_out_9_V and ap_sync_channel_write_layer2_out_8_V and ap_sync_channel_write_layer2_out_7_V and ap_sync_channel_write_layer2_out_6_V and ap_sync_channel_write_layer2_out_5_V and ap_sync_channel_write_layer2_out_4_V and ap_sync_channel_write_layer2_out_3_V and ap_sync_channel_write_layer2_out_2_V and ap_sync_channel_write_layer2_out_1_V and ap_sync_channel_write_layer2_out_14_V and ap_sync_channel_write_layer2_out_13_V and ap_sync_channel_write_layer2_out_12_V and ap_sync_channel_write_layer2_out_11_V and ap_sync_channel_write_layer2_out_10_V and ap_sync_channel_write_layer2_out_0_V);
    dense_resource_ap_ufixed_ap_fixed_config2_U0_ap_start <= Inputs_V_channel_empty_n;
    dense_resource_ap_ufixed_ap_fixed_config2_U0_start_full_n <= ap_const_logic_1;
    dense_resource_ap_ufixed_ap_fixed_config2_U0_start_write <= ap_const_logic_0;
    link_out_0_V_o <= Block_codeRepl320123320129_proc72_U0_link_out_0_V_o;
    link_out_0_V_o_ap_vld <= Block_codeRepl320123320129_proc72_U0_link_out_0_V_o_ap_vld;
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_continue <= (ap_sync_channel_write_layer4_out_9_V and ap_sync_channel_write_layer4_out_8_V and ap_sync_channel_write_layer4_out_7_V and ap_sync_channel_write_layer4_out_6_V and ap_sync_channel_write_layer4_out_5_V and ap_sync_channel_write_layer4_out_4_V and ap_sync_channel_write_layer4_out_3_V and ap_sync_channel_write_layer4_out_2_V and ap_sync_channel_write_layer4_out_1_V and ap_sync_channel_write_layer4_out_14_V and ap_sync_channel_write_layer4_out_13_V and ap_sync_channel_write_layer4_out_12_V and ap_sync_channel_write_layer4_out_11_V and ap_sync_channel_write_layer4_out_10_V and ap_sync_channel_write_layer4_out_0_V);
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_ap_start <= (layer2_out_9_V_empty_n and layer2_out_8_V_empty_n and layer2_out_7_V_empty_n and layer2_out_6_V_empty_n and layer2_out_5_V_empty_n and layer2_out_4_V_empty_n and layer2_out_3_V_empty_n and layer2_out_2_V_empty_n and layer2_out_1_V_empty_n and layer2_out_14_V_empty_n and layer2_out_13_V_empty_n and layer2_out_12_V_empty_n and layer2_out_11_V_empty_n and layer2_out_10_V_empty_n and layer2_out_0_V_empty_n);
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_full_n <= ap_const_logic_1;
    normalize_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_0_U0_start_write <= ap_const_logic_0;
    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_continue <= (ap_sync_channel_write_layer5_out_9_V and ap_sync_channel_write_layer5_out_8_V and ap_sync_channel_write_layer5_out_7_V and ap_sync_channel_write_layer5_out_6_V and ap_sync_channel_write_layer5_out_5_V and ap_sync_channel_write_layer5_out_4_V and ap_sync_channel_write_layer5_out_3_V and ap_sync_channel_write_layer5_out_2_V and ap_sync_channel_write_layer5_out_1_V and ap_sync_channel_write_layer5_out_14_V and ap_sync_channel_write_layer5_out_13_V and ap_sync_channel_write_layer5_out_12_V and ap_sync_channel_write_layer5_out_11_V and ap_sync_channel_write_layer5_out_10_V and ap_sync_channel_write_layer5_out_0_V);
    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_ap_start <= (layer4_out_9_V_empty_n and layer4_out_8_V_empty_n and layer4_out_7_V_empty_n and layer4_out_6_V_empty_n and layer4_out_5_V_empty_n and layer4_out_4_V_empty_n and layer4_out_3_V_empty_n and layer4_out_2_V_empty_n and layer4_out_1_V_empty_n and layer4_out_14_V_empty_n and layer4_out_13_V_empty_n and layer4_out_12_V_empty_n and layer4_out_11_V_empty_n and layer4_out_10_V_empty_n and layer4_out_0_V_empty_n);
    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_full_n <= ap_const_logic_1;
    relu_ap_fixed_ap_ufixed_5_2_0_0_0_relu_config5_U0_start_write <= ap_const_logic_0;
end behav;
