
==========================================================================
detailed place report_tns
--------------------------------------------------------------------------
tns -307.75

==========================================================================
detailed place report_wns
--------------------------------------------------------------------------
wns -20.94

==========================================================================
detailed place report_worst_slack
--------------------------------------------------------------------------
worst slack -20.94

==========================================================================
detailed place report_checks -path_delay min
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     2    1.63   18.37   36.25   36.25 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _043_ (net)
                 18.37    0.03   36.28 ^ _408_/A1 (AOI22x1_ASAP7_75t_R)
     1    0.59    8.72    7.25   43.52 v _408_/Y (AOI22x1_ASAP7_75t_R)
                                         _054_ (net)
                  8.72    0.00   43.53 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
                                 43.53   data arrival time

                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                          0.00    0.00   clock reconvergence pessimism
                                  0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
                          8.40    8.40   library hold time
                                  8.40   data required time
-----------------------------------------------------------------------------
                                  8.40   data required time
                                -43.53   data arrival time
-----------------------------------------------------------------------------
                                 35.12   slack (MET)



==========================================================================
detailed place report_checks -path_delay max
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.29   42.51   42.51 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.29    0.07   42.58 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.39   68.62  111.20 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.39    0.11  111.31 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.09   18.87   42.39  153.69 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.87    0.01  153.70 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.78   21.85  175.55 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.78    0.01  175.55 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.76   11.54   20.10  195.65 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.55    0.19  195.84 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.41   20.46  216.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.41    0.06  216.36 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   10.97   24.14  240.50 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.97    0.01  240.51 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.97    9.53   28.41  268.92 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.53    0.02  268.94 ^ resp_msg[13] (out)
                                268.94   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.94   data arrival time
-----------------------------------------------------------------------------
                                -20.94   slack (VIOLATED)



==========================================================================
detailed place report_checks -unconstrained
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[8]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: resp_msg[13] (output port clocked by core_clock)
Path Group: core_clock
Path Type: max

Fanout     Cap    Slew   Delay    Time   Description
-----------------------------------------------------------------------------
                  0.00    0.00    0.00   clock core_clock (rise edge)
                          0.00    0.00   clock network delay (ideal)
                  0.00    0.00    0.00 ^ dpath.b_reg.out[8]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
     4    3.69   29.29   42.51   42.51 v dpath.b_reg.out[8]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
                                         _287_ (net)
                 29.29    0.07   42.58 v _568_/A (HAxp5_ASAP7_75t_R)
     5    3.75   76.39   68.62  111.20 v _568_/SN (HAxp5_ASAP7_75t_R)
                                         _016_ (net)
                 76.39    0.11  111.31 v _314_/A (OR3x1_ASAP7_75t_R)
     3    2.09   18.87   42.39  153.69 v _314_/Y (OR3x1_ASAP7_75t_R)
                                         _098_ (net)
                 18.87    0.01  153.70 v _396_/B (OR2x2_ASAP7_75t_R)
     1    0.69    8.78   21.85  175.55 v _396_/Y (OR2x2_ASAP7_75t_R)
                                         _157_ (net)
                  8.78    0.01  175.55 v _400_/A2 (OA21x2_ASAP7_75t_R)
     3    2.76   11.54   20.10  195.65 v _400_/Y (OA21x2_ASAP7_75t_R)
                                         _161_ (net)
                 11.55    0.19  195.84 v _402_/A2 (AO21x1_ASAP7_75t_R)
     3    2.59   16.41   20.46  216.30 v _402_/Y (AO21x1_ASAP7_75t_R)
                                         _163_ (net)
                 16.41    0.06  216.36 v _417_/A2 (AO32x1_ASAP7_75t_R)
     1    1.10   10.97   24.14  240.50 v _417_/Y (AO32x1_ASAP7_75t_R)
                                         _175_ (net)
                 10.97    0.01  240.51 v _418_/B (XOR2x2_ASAP7_75t_R)
     2    0.97    9.53   28.41  268.92 ^ _418_/Y (XOR2x2_ASAP7_75t_R)
                                         resp_msg[13] (net)
                  9.53    0.02  268.94 ^ resp_msg[13] (out)
                                268.94   data arrival time

                  0.00  310.00  310.00   clock core_clock (rise edge)
                          0.00  310.00   clock network delay (ideal)
                          0.00  310.00   clock reconvergence pessimism
                        -62.00  248.00   output external delay
                                248.00   data required time
-----------------------------------------------------------------------------
                                248.00   data required time
                               -268.94   data arrival time
-----------------------------------------------------------------------------
                                -20.94   slack (VIOLATED)



==========================================================================
detailed place report_check_types -max_slew -max_cap -max_fanout -violators
--------------------------------------------------------------------------

==========================================================================
detailed place max_slew_check_slack
--------------------------------------------------------------------------
229.82388305664062

==========================================================================
detailed place max_slew_check_limit
--------------------------------------------------------------------------
320.0

==========================================================================
detailed place max_slew_check_slack_limit
--------------------------------------------------------------------------
0.7182

==========================================================================
detailed place max_fanout_check_slack
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_fanout_check_limit
--------------------------------------------------------------------------
1.0000000150474662e+30

==========================================================================
detailed place max_capacitance_check_slack
--------------------------------------------------------------------------
18.589012145996094

==========================================================================
detailed place max_capacitance_check_limit
--------------------------------------------------------------------------
23.040000915527344

==========================================================================
detailed place max_capacitance_check_slack_limit
--------------------------------------------------------------------------
0.8068

==========================================================================
detailed place max_slew_violation_count
--------------------------------------------------------------------------
max slew violation count 0

==========================================================================
detailed place max_fanout_violation_count
--------------------------------------------------------------------------
max fanout violation count 0

==========================================================================
detailed place max_cap_violation_count
--------------------------------------------------------------------------
max cap violation count 0

==========================================================================
detailed place setup_violation_count
--------------------------------------------------------------------------
setup violation count 34

==========================================================================
detailed place hold_violation_count
--------------------------------------------------------------------------
hold violation count 0

==========================================================================
detailed place report_checks -path_delay max reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.b_reg.out[7]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[1]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: max

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.b_reg.out[7]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  42.24   42.24 v dpath.b_reg.out[7]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
  66.58  108.81 v _569_/SN (HAxp5_ASAP7_75t_R)
  37.87  146.68 v _303_/Y (OA211x2_ASAP7_75t_R)
  17.85  164.54 v _305_/Y (OA21x2_ASAP7_75t_R)
  20.46  184.99 v _306_/Y (OR2x2_ASAP7_75t_R)
  20.55  205.54 v _368_/Y (AO21x1_ASAP7_75t_R)
  17.56  223.11 v _370_/Y (AND3x1_ASAP7_75t_R)
  27.17  250.28 ^ _372_/Y (OAI21x1_ASAP7_75t_R)
  26.32  276.60 ^ _444_/Y (BUFx6f_ASAP7_75t_R)
  10.52  287.12 v _445_/Y (NOR2x1_ASAP7_75t_R)
  25.68  312.80 v _446_/Y (OA33x2_ASAP7_75t_R)
   0.01  312.81 v dpath.a_reg.out[1]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
         312.81   data arrival time

 310.00  310.00   clock core_clock (rise edge)
   0.00  310.00   clock network delay (ideal)
   0.00  310.00   clock reconvergence pessimism
         310.00 ^ dpath.a_reg.out[1]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
 -10.93  299.07   library setup time
         299.07   data required time
---------------------------------------------------------
         299.07   data required time
        -312.81   data arrival time
---------------------------------------------------------
         -13.75   slack (VIOLATED)



==========================================================================
detailed place report_checks -path_delay min reg to reg
--------------------------------------------------------------------------
Startpoint: dpath.a_reg.out[11]$_DFFE_PP_
            (rising edge-triggered flip-flop clocked by core_clock)
Endpoint: dpath.a_reg.out[11]$_DFFE_PP_
          (rising edge-triggered flip-flop clocked by core_clock)
Path Group: core_clock
Path Type: min

  Delay    Time   Description
---------------------------------------------------------
   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
  36.25   36.25 ^ dpath.a_reg.out[11]$_DFFE_PP_/QN (DFFHQNx1_ASAP7_75t_R)
   7.27   43.52 v _408_/Y (AOI22x1_ASAP7_75t_R)
   0.00   43.53 v dpath.a_reg.out[11]$_DFFE_PP_/D (DFFHQNx1_ASAP7_75t_R)
          43.53   data arrival time

   0.00    0.00   clock core_clock (rise edge)
   0.00    0.00   clock network delay (ideal)
   0.00    0.00   clock reconvergence pessimism
           0.00 ^ dpath.a_reg.out[11]$_DFFE_PP_/CLK (DFFHQNx1_ASAP7_75t_R)
   8.40    8.40   library hold time
           8.40   data required time
---------------------------------------------------------
           8.40   data required time
         -43.53   data arrival time
---------------------------------------------------------
          35.12   slack (MET)



==========================================================================
detailed place critical path target clock latency max path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path target clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path source clock latency min path
--------------------------------------------------------------------------
0.0000

==========================================================================
detailed place critical path delay
--------------------------------------------------------------------------
268.9427

==========================================================================
detailed place critical path slack
--------------------------------------------------------------------------
-20.9427

==========================================================================
detailed place slack div critical path delay
--------------------------------------------------------------------------
-7.787049

==========================================================================
detailed place report_power
--------------------------------------------------------------------------
Group                  Internal  Switching    Leakage      Total
                          Power      Power      Power      Power (Watts)
----------------------------------------------------------------
Sequential             2.11e-04   2.35e-05   5.34e-09   2.35e-04  41.8%
Combinational          1.70e-04   1.56e-04   2.17e-08   3.26e-04  58.2%
Clock                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Macro                  0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
Pad                    0.00e+00   0.00e+00   0.00e+00   0.00e+00   0.0%
----------------------------------------------------------------
Total                  3.81e-04   1.80e-04   2.70e-08   5.61e-04 100.0%
                          67.9%      32.1%       0.0%
