
002_TOGGLE_LED.elf:     file format elf32-littlearm

Sections:
Idx Name          Size      VMA       LMA       File off  Algn
  0 .isr_vector   00000188  08000000  08000000  00010000  2**0
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  1 .text         00005aa4  08000190  08000190  00010190  2**4
                  CONTENTS, ALLOC, LOAD, READONLY, CODE
  2 .rodata       00000180  08005c34  08005c34  00015c34  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  3 .ARM.extab    00000000  08005db4  08005db4  0002001c  2**0
                  CONTENTS
  4 .ARM          00000008  08005db4  08005db4  00015db4  2**2
                  CONTENTS, ALLOC, LOAD, READONLY, DATA
  5 .preinit_array 00000000  08005dbc  08005dbc  0002001c  2**0
                  CONTENTS, ALLOC, LOAD, DATA
  6 .init_array   00000004  08005dbc  08005dbc  00015dbc  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  7 .fini_array   00000004  08005dc0  08005dc0  00015dc0  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  8 .data         0000001c  20000000  08005dc4  00020000  2**2
                  CONTENTS, ALLOC, LOAD, DATA
  9 .bss          0001a80c  2000001c  08005de0  0002001c  2**2
                  ALLOC
 10 ._user_heap_stack 00000600  2001a828  08005de0  0002a828  2**0
                  ALLOC
 11 .ARM.attributes 00000030  00000000  00000000  0002001c  2**0
                  CONTENTS, READONLY
 12 .debug_info   00015cf8  00000000  00000000  0002004c  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 13 .debug_abbrev 00002f28  00000000  00000000  00035d44  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 14 .debug_aranges 00001198  00000000  00000000  00038c70  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 15 .debug_ranges 00001020  00000000  00000000  00039e08  2**3
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 16 .debug_macro  00022b6c  00000000  00000000  0003ae28  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 17 .debug_line   00011fff  00000000  00000000  0005d994  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 18 .debug_str    000d47eb  00000000  00000000  0006f993  2**0
                  CONTENTS, READONLY, DEBUGGING, OCTETS
 19 .comment      00000053  00000000  00000000  0014417e  2**0
                  CONTENTS, READONLY
 20 .debug_frame  00004888  00000000  00000000  001441d4  2**2
                  CONTENTS, READONLY, DEBUGGING, OCTETS

Disassembly of section .text:

08000190 <__do_global_dtors_aux>:
 8000190:	b510      	push	{r4, lr}
 8000192:	4c05      	ldr	r4, [pc, #20]	; (80001a8 <__do_global_dtors_aux+0x18>)
 8000194:	7823      	ldrb	r3, [r4, #0]
 8000196:	b933      	cbnz	r3, 80001a6 <__do_global_dtors_aux+0x16>
 8000198:	4b04      	ldr	r3, [pc, #16]	; (80001ac <__do_global_dtors_aux+0x1c>)
 800019a:	b113      	cbz	r3, 80001a2 <__do_global_dtors_aux+0x12>
 800019c:	4804      	ldr	r0, [pc, #16]	; (80001b0 <__do_global_dtors_aux+0x20>)
 800019e:	f3af 8000 	nop.w
 80001a2:	2301      	movs	r3, #1
 80001a4:	7023      	strb	r3, [r4, #0]
 80001a6:	bd10      	pop	{r4, pc}
 80001a8:	2000001c 	.word	0x2000001c
 80001ac:	00000000 	.word	0x00000000
 80001b0:	08005c1c 	.word	0x08005c1c

080001b4 <frame_dummy>:
 80001b4:	b508      	push	{r3, lr}
 80001b6:	4b03      	ldr	r3, [pc, #12]	; (80001c4 <frame_dummy+0x10>)
 80001b8:	b11b      	cbz	r3, 80001c2 <frame_dummy+0xe>
 80001ba:	4903      	ldr	r1, [pc, #12]	; (80001c8 <frame_dummy+0x14>)
 80001bc:	4803      	ldr	r0, [pc, #12]	; (80001cc <frame_dummy+0x18>)
 80001be:	f3af 8000 	nop.w
 80001c2:	bd08      	pop	{r3, pc}
 80001c4:	00000000 	.word	0x00000000
 80001c8:	20000020 	.word	0x20000020
 80001cc:	08005c1c 	.word	0x08005c1c

080001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>:
        //   R4 <Rem>
        //   R5 pRing->pBuffer
        //   R6 pRing (Points to active struct SEGGER_RTT_BUFFER_DOWN)
        //   R7 WrOff
        //
        PUSH     {R4-R7}
 80001d0:	b4f0      	push	{r4, r5, r6, r7}
        ADD      R3,R0,R0, LSL #+1
 80001d2:	eb00 0340 	add.w	r3, r0, r0, lsl #1
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 80001d6:	f8df 0088 	ldr.w	r0, [pc, #136]	; 8000260 <_Case3+0x6>
        ADD      R0,R0,R3, LSL #+3
 80001da:	eb00 00c3 	add.w	r0, r0, r3, lsl #3
        ADD      R6,R0,#+24
 80001de:	f100 0618 	add.w	r6, r0, #24
        LDR      R0,[R6, #+16]                   // RdOff = pRing->RdOff;
 80001e2:	6930      	ldr	r0, [r6, #16]
        LDR      R7,[R6, #+12]                   // WrOff = pRing->WrOff;
 80001e4:	68f7      	ldr	r7, [r6, #12]
        LDR      R5,[R6, #+4]                    // pRing->pBuffer
 80001e6:	6875      	ldr	r5, [r6, #4]
        CMP      R7,R0
 80001e8:	4287      	cmp	r7, r0
        BCC.N    _CheckCase4                     // if (RdOff <= WrOff) {                           => Case 1), 2) or 3)
 80001ea:	d332      	bcc.n	8000252 <_CheckCase4>
        //
        // Handling for case 1, later on identical to case 4
        //
        LDR      R3,[R6, #+8]                    //  Avail = pRing->SizeOfBuffer - WrOff - 1u;      => Space until wrap-around (assume 1 byte not usable for case that RdOff == 0)
 80001ec:	68b3      	ldr	r3, [r6, #8]
        SUBS     R4,R3,R7                        // <Rem> (Used in case we jump into case 2 afterwards)
 80001ee:	1bdc      	subs	r4, r3, r7
        SUBS     R3,R4,#+1                       // <Avail>
 80001f0:	1e63      	subs	r3, r4, #1
        CMP      R3,R2
 80001f2:	4293      	cmp	r3, r2
        BCC.N    _CheckCase2                     // if (Avail >= NumBytes) {  => Case 1)?
 80001f4:	d314      	bcc.n	8000220 <_CheckCase2>

080001f6 <_Case4>:
_Case4:
        ADDS     R5,R7,R5                        // pBuffer += WrOff
 80001f6:	197d      	adds	r5, r7, r5
        ADDS     R0,R2,R7                        // v = WrOff + NumBytes
 80001f8:	19d0      	adds	r0, r2, r7
 80001fa:	bf00      	nop

080001fc <_LoopCopyStraight>:
        // 2x unrolling for the copy loop that is used most of the time
        // This is a special optimization for small SystemView packets and makes them even faster
        //
        _ALIGN(2)
_LoopCopyStraight:                               // memcpy(pRing->pBuffer + WrOff, pData, NumBytes);
        LDRB     R3,[R1], #+1
 80001fc:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 8000200:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000204:	3a01      	subs	r2, #1
        BEQ      _CSDone
 8000206:	d005      	beq.n	8000214 <_CSDone>
        LDRB     R3,[R1], #+1
 8000208:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800020c:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000210:	3a01      	subs	r2, #1
        BNE      _LoopCopyStraight
 8000212:	d1f3      	bne.n	80001fc <_LoopCopyStraight>

08000214 <_CSDone>:
_CSDone:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000214:	f3bf 8f5f 	dmb	sy
#endif
        STR      R0,[R6, #+12]                   // pRing->WrOff = WrOff + NumBytes;
 8000218:	60f0      	str	r0, [r6, #12]
        MOVS     R0,#+1
 800021a:	2001      	movs	r0, #1
        POP      {R4-R7}
 800021c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 800021e:	4770      	bx	lr

08000220 <_CheckCase2>:
_CheckCase2:
        ADDS     R0,R0,R3                        // Avail += RdOff; => Space incl. wrap-around
 8000220:	18c0      	adds	r0, r0, r3
        CMP      R0,R2
 8000222:	4290      	cmp	r0, r2
        BCC.N    _Case3                          // if (Avail >= NumBytes) {           => Case 2? => If not, we have case 3) (does not fit)
 8000224:	d319      	bcc.n	800025a <_Case3>
        //
        // Handling for case 2
        //
        ADDS     R0,R7,R5                        // v = pRing->pBuffer + WrOff => Do not change pRing->pBuffer here because 2nd chunk needs org. value
 8000226:	1978      	adds	r0, r7, r5
        SUBS     R2,R2,R4                        // NumBytes -= Rem;  (Rem = pRing->SizeOfBuffer - WrOff; => Space until end of buffer)
 8000228:	1b12      	subs	r2, r2, r4

0800022a <_LoopCopyBeforeWrapAround>:
_LoopCopyBeforeWrapAround:                       // memcpy(pRing->pBuffer + WrOff, pData, Rem); => Copy 1st chunk
        LDRB     R3,[R1], #+1
 800022a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R0], #+1                    // *pDest++ = *pSrc++
 800022e:	f800 3b01 	strb.w	r3, [r0], #1
        SUBS     R4,R4,#+1
 8000232:	3c01      	subs	r4, #1
        BNE      _LoopCopyBeforeWrapAround
 8000234:	d1f9      	bne.n	800022a <_LoopCopyBeforeWrapAround>
        // Special case: First check that assumed RdOff == 0 calculated that last element before wrap-around could not be used
        // But 2nd check (considering space until wrap-around and until RdOff) revealed that RdOff is not 0, so we can use the last element
        // In this case, we may use a copy straight until buffer end anyway without needing to copy 2 chunks
        // Therefore, check if 2nd memcpy is necessary at all
        //
        ADDS     R4,R2,#+0                       // Save <NumBytes> (needed as counter in loop but must be written to <WrOff> after the loop). Also use this inst to update the flags to skip 2nd loop if possible
 8000236:	1c14      	adds	r4, r2, #0
        BEQ.N    _No2ChunkNeeded                 // if (NumBytes) {
 8000238:	d005      	beq.n	8000246 <_No2ChunkNeeded>

0800023a <_LoopCopyAfterWrapAround>:
_LoopCopyAfterWrapAround:                        // memcpy(pRing->pBuffer, pData + Rem, NumBytes);
        LDRB     R3,[R1], #+1                    // pData already points to the next src byte due to copy loop increment before this loop
 800023a:	f811 3b01 	ldrb.w	r3, [r1], #1
        STRB     R3,[R5], #+1                    // *pDest++ = *pSrc++
 800023e:	f805 3b01 	strb.w	r3, [r5], #1
        SUBS     R2,R2,#+1
 8000242:	3a01      	subs	r2, #1
        BNE      _LoopCopyAfterWrapAround
 8000244:	d1f9      	bne.n	800023a <_LoopCopyAfterWrapAround>

08000246 <_No2ChunkNeeded>:
_No2ChunkNeeded:
#if _CORE_NEEDS_DMB                              // Do not slow down cores that do not need a DMB instruction here
        DMB                                      // Cortex-M7 may delay memory writes and also change the order in which the writes happen. Therefore, make sure that all buffer writes are finished, before updating the <WrOff> in the struct
 8000246:	f3bf 8f5f 	dmb	sy
#endif
        STR      R4,[R6, #+12]                   // pRing->WrOff = NumBytes; => Must be written after copying data because J-Link may read control block asynchronously while writing into buffer
 800024a:	60f4      	str	r4, [r6, #12]
        MOVS     R0,#+1
 800024c:	2001      	movs	r0, #1
        POP      {R4-R7}
 800024e:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 1
 8000250:	4770      	bx	lr

08000252 <_CheckCase4>:
_CheckCase4:
        SUBS     R0,R0,R7
 8000252:	1bc0      	subs	r0, r0, r7
        SUBS     R0,R0,#+1                       // Avail = RdOff - WrOff - 1u;
 8000254:	3801      	subs	r0, #1
        CMP      R0,R2
 8000256:	4290      	cmp	r0, r2
        BCS.N    _Case4                          // if (Avail >= NumBytes) {      => Case 4) == 1) ? => If not, we have case 5) == 3) (does not fit)
 8000258:	d2cd      	bcs.n	80001f6 <_Case4>

0800025a <_Case3>:
_Case3:
        MOVS     R0,#+0
 800025a:	2000      	movs	r0, #0
        POP      {R4-R7}
 800025c:	bcf0      	pop	{r4, r5, r6, r7}
        BX       LR                              // Return 0
 800025e:	4770      	bx	lr
        LDR.W    R0,=_SEGGER_RTT                 // pRing = &_SEGGER_RTT.aUp[BufferIndex];
 8000260:	2001a780 	.word	0x2001a780

08000264 <__aeabi_uldivmod>:
 8000264:	b953      	cbnz	r3, 800027c <__aeabi_uldivmod+0x18>
 8000266:	b94a      	cbnz	r2, 800027c <__aeabi_uldivmod+0x18>
 8000268:	2900      	cmp	r1, #0
 800026a:	bf08      	it	eq
 800026c:	2800      	cmpeq	r0, #0
 800026e:	bf1c      	itt	ne
 8000270:	f04f 31ff 	movne.w	r1, #4294967295
 8000274:	f04f 30ff 	movne.w	r0, #4294967295
 8000278:	f000 b96e 	b.w	8000558 <__aeabi_idiv0>
 800027c:	f1ad 0c08 	sub.w	ip, sp, #8
 8000280:	e96d ce04 	strd	ip, lr, [sp, #-16]!
 8000284:	f000 f806 	bl	8000294 <__udivmoddi4>
 8000288:	f8dd e004 	ldr.w	lr, [sp, #4]
 800028c:	e9dd 2302 	ldrd	r2, r3, [sp, #8]
 8000290:	b004      	add	sp, #16
 8000292:	4770      	bx	lr

08000294 <__udivmoddi4>:
 8000294:	e92d 47f0 	stmdb	sp!, {r4, r5, r6, r7, r8, r9, sl, lr}
 8000298:	9d08      	ldr	r5, [sp, #32]
 800029a:	4604      	mov	r4, r0
 800029c:	468c      	mov	ip, r1
 800029e:	2b00      	cmp	r3, #0
 80002a0:	f040 8083 	bne.w	80003aa <__udivmoddi4+0x116>
 80002a4:	428a      	cmp	r2, r1
 80002a6:	4617      	mov	r7, r2
 80002a8:	d947      	bls.n	800033a <__udivmoddi4+0xa6>
 80002aa:	fab2 f282 	clz	r2, r2
 80002ae:	b142      	cbz	r2, 80002c2 <__udivmoddi4+0x2e>
 80002b0:	f1c2 0020 	rsb	r0, r2, #32
 80002b4:	fa24 f000 	lsr.w	r0, r4, r0
 80002b8:	4091      	lsls	r1, r2
 80002ba:	4097      	lsls	r7, r2
 80002bc:	ea40 0c01 	orr.w	ip, r0, r1
 80002c0:	4094      	lsls	r4, r2
 80002c2:	ea4f 4817 	mov.w	r8, r7, lsr #16
 80002c6:	0c23      	lsrs	r3, r4, #16
 80002c8:	fbbc f6f8 	udiv	r6, ip, r8
 80002cc:	fa1f fe87 	uxth.w	lr, r7
 80002d0:	fb08 c116 	mls	r1, r8, r6, ip
 80002d4:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 80002d8:	fb06 f10e 	mul.w	r1, r6, lr
 80002dc:	4299      	cmp	r1, r3
 80002de:	d909      	bls.n	80002f4 <__udivmoddi4+0x60>
 80002e0:	18fb      	adds	r3, r7, r3
 80002e2:	f106 30ff 	add.w	r0, r6, #4294967295
 80002e6:	f080 8119 	bcs.w	800051c <__udivmoddi4+0x288>
 80002ea:	4299      	cmp	r1, r3
 80002ec:	f240 8116 	bls.w	800051c <__udivmoddi4+0x288>
 80002f0:	3e02      	subs	r6, #2
 80002f2:	443b      	add	r3, r7
 80002f4:	1a5b      	subs	r3, r3, r1
 80002f6:	b2a4      	uxth	r4, r4
 80002f8:	fbb3 f0f8 	udiv	r0, r3, r8
 80002fc:	fb08 3310 	mls	r3, r8, r0, r3
 8000300:	ea44 4403 	orr.w	r4, r4, r3, lsl #16
 8000304:	fb00 fe0e 	mul.w	lr, r0, lr
 8000308:	45a6      	cmp	lr, r4
 800030a:	d909      	bls.n	8000320 <__udivmoddi4+0x8c>
 800030c:	193c      	adds	r4, r7, r4
 800030e:	f100 33ff 	add.w	r3, r0, #4294967295
 8000312:	f080 8105 	bcs.w	8000520 <__udivmoddi4+0x28c>
 8000316:	45a6      	cmp	lr, r4
 8000318:	f240 8102 	bls.w	8000520 <__udivmoddi4+0x28c>
 800031c:	3802      	subs	r0, #2
 800031e:	443c      	add	r4, r7
 8000320:	ea40 4006 	orr.w	r0, r0, r6, lsl #16
 8000324:	eba4 040e 	sub.w	r4, r4, lr
 8000328:	2600      	movs	r6, #0
 800032a:	b11d      	cbz	r5, 8000334 <__udivmoddi4+0xa0>
 800032c:	40d4      	lsrs	r4, r2
 800032e:	2300      	movs	r3, #0
 8000330:	e9c5 4300 	strd	r4, r3, [r5]
 8000334:	4631      	mov	r1, r6
 8000336:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 800033a:	b902      	cbnz	r2, 800033e <__udivmoddi4+0xaa>
 800033c:	deff      	udf	#255	; 0xff
 800033e:	fab2 f282 	clz	r2, r2
 8000342:	2a00      	cmp	r2, #0
 8000344:	d150      	bne.n	80003e8 <__udivmoddi4+0x154>
 8000346:	1bcb      	subs	r3, r1, r7
 8000348:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 800034c:	fa1f f887 	uxth.w	r8, r7
 8000350:	2601      	movs	r6, #1
 8000352:	fbb3 fcfe 	udiv	ip, r3, lr
 8000356:	0c21      	lsrs	r1, r4, #16
 8000358:	fb0e 331c 	mls	r3, lr, ip, r3
 800035c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000360:	fb08 f30c 	mul.w	r3, r8, ip
 8000364:	428b      	cmp	r3, r1
 8000366:	d907      	bls.n	8000378 <__udivmoddi4+0xe4>
 8000368:	1879      	adds	r1, r7, r1
 800036a:	f10c 30ff 	add.w	r0, ip, #4294967295
 800036e:	d202      	bcs.n	8000376 <__udivmoddi4+0xe2>
 8000370:	428b      	cmp	r3, r1
 8000372:	f200 80e9 	bhi.w	8000548 <__udivmoddi4+0x2b4>
 8000376:	4684      	mov	ip, r0
 8000378:	1ac9      	subs	r1, r1, r3
 800037a:	b2a3      	uxth	r3, r4
 800037c:	fbb1 f0fe 	udiv	r0, r1, lr
 8000380:	fb0e 1110 	mls	r1, lr, r0, r1
 8000384:	ea43 4401 	orr.w	r4, r3, r1, lsl #16
 8000388:	fb08 f800 	mul.w	r8, r8, r0
 800038c:	45a0      	cmp	r8, r4
 800038e:	d907      	bls.n	80003a0 <__udivmoddi4+0x10c>
 8000390:	193c      	adds	r4, r7, r4
 8000392:	f100 33ff 	add.w	r3, r0, #4294967295
 8000396:	d202      	bcs.n	800039e <__udivmoddi4+0x10a>
 8000398:	45a0      	cmp	r8, r4
 800039a:	f200 80d9 	bhi.w	8000550 <__udivmoddi4+0x2bc>
 800039e:	4618      	mov	r0, r3
 80003a0:	eba4 0408 	sub.w	r4, r4, r8
 80003a4:	ea40 400c 	orr.w	r0, r0, ip, lsl #16
 80003a8:	e7bf      	b.n	800032a <__udivmoddi4+0x96>
 80003aa:	428b      	cmp	r3, r1
 80003ac:	d909      	bls.n	80003c2 <__udivmoddi4+0x12e>
 80003ae:	2d00      	cmp	r5, #0
 80003b0:	f000 80b1 	beq.w	8000516 <__udivmoddi4+0x282>
 80003b4:	2600      	movs	r6, #0
 80003b6:	e9c5 0100 	strd	r0, r1, [r5]
 80003ba:	4630      	mov	r0, r6
 80003bc:	4631      	mov	r1, r6
 80003be:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 80003c2:	fab3 f683 	clz	r6, r3
 80003c6:	2e00      	cmp	r6, #0
 80003c8:	d14a      	bne.n	8000460 <__udivmoddi4+0x1cc>
 80003ca:	428b      	cmp	r3, r1
 80003cc:	d302      	bcc.n	80003d4 <__udivmoddi4+0x140>
 80003ce:	4282      	cmp	r2, r0
 80003d0:	f200 80b8 	bhi.w	8000544 <__udivmoddi4+0x2b0>
 80003d4:	1a84      	subs	r4, r0, r2
 80003d6:	eb61 0103 	sbc.w	r1, r1, r3
 80003da:	2001      	movs	r0, #1
 80003dc:	468c      	mov	ip, r1
 80003de:	2d00      	cmp	r5, #0
 80003e0:	d0a8      	beq.n	8000334 <__udivmoddi4+0xa0>
 80003e2:	e9c5 4c00 	strd	r4, ip, [r5]
 80003e6:	e7a5      	b.n	8000334 <__udivmoddi4+0xa0>
 80003e8:	f1c2 0320 	rsb	r3, r2, #32
 80003ec:	fa20 f603 	lsr.w	r6, r0, r3
 80003f0:	4097      	lsls	r7, r2
 80003f2:	fa01 f002 	lsl.w	r0, r1, r2
 80003f6:	ea4f 4e17 	mov.w	lr, r7, lsr #16
 80003fa:	40d9      	lsrs	r1, r3
 80003fc:	4330      	orrs	r0, r6
 80003fe:	0c03      	lsrs	r3, r0, #16
 8000400:	fbb1 f6fe 	udiv	r6, r1, lr
 8000404:	fa1f f887 	uxth.w	r8, r7
 8000408:	fb0e 1116 	mls	r1, lr, r6, r1
 800040c:	ea43 4301 	orr.w	r3, r3, r1, lsl #16
 8000410:	fb06 f108 	mul.w	r1, r6, r8
 8000414:	4299      	cmp	r1, r3
 8000416:	fa04 f402 	lsl.w	r4, r4, r2
 800041a:	d909      	bls.n	8000430 <__udivmoddi4+0x19c>
 800041c:	18fb      	adds	r3, r7, r3
 800041e:	f106 3cff 	add.w	ip, r6, #4294967295
 8000422:	f080 808d 	bcs.w	8000540 <__udivmoddi4+0x2ac>
 8000426:	4299      	cmp	r1, r3
 8000428:	f240 808a 	bls.w	8000540 <__udivmoddi4+0x2ac>
 800042c:	3e02      	subs	r6, #2
 800042e:	443b      	add	r3, r7
 8000430:	1a5b      	subs	r3, r3, r1
 8000432:	b281      	uxth	r1, r0
 8000434:	fbb3 f0fe 	udiv	r0, r3, lr
 8000438:	fb0e 3310 	mls	r3, lr, r0, r3
 800043c:	ea41 4103 	orr.w	r1, r1, r3, lsl #16
 8000440:	fb00 f308 	mul.w	r3, r0, r8
 8000444:	428b      	cmp	r3, r1
 8000446:	d907      	bls.n	8000458 <__udivmoddi4+0x1c4>
 8000448:	1879      	adds	r1, r7, r1
 800044a:	f100 3cff 	add.w	ip, r0, #4294967295
 800044e:	d273      	bcs.n	8000538 <__udivmoddi4+0x2a4>
 8000450:	428b      	cmp	r3, r1
 8000452:	d971      	bls.n	8000538 <__udivmoddi4+0x2a4>
 8000454:	3802      	subs	r0, #2
 8000456:	4439      	add	r1, r7
 8000458:	1acb      	subs	r3, r1, r3
 800045a:	ea40 4606 	orr.w	r6, r0, r6, lsl #16
 800045e:	e778      	b.n	8000352 <__udivmoddi4+0xbe>
 8000460:	f1c6 0c20 	rsb	ip, r6, #32
 8000464:	fa03 f406 	lsl.w	r4, r3, r6
 8000468:	fa22 f30c 	lsr.w	r3, r2, ip
 800046c:	431c      	orrs	r4, r3
 800046e:	fa20 f70c 	lsr.w	r7, r0, ip
 8000472:	fa01 f306 	lsl.w	r3, r1, r6
 8000476:	ea4f 4e14 	mov.w	lr, r4, lsr #16
 800047a:	fa21 f10c 	lsr.w	r1, r1, ip
 800047e:	431f      	orrs	r7, r3
 8000480:	0c3b      	lsrs	r3, r7, #16
 8000482:	fbb1 f9fe 	udiv	r9, r1, lr
 8000486:	fa1f f884 	uxth.w	r8, r4
 800048a:	fb0e 1119 	mls	r1, lr, r9, r1
 800048e:	ea43 4101 	orr.w	r1, r3, r1, lsl #16
 8000492:	fb09 fa08 	mul.w	sl, r9, r8
 8000496:	458a      	cmp	sl, r1
 8000498:	fa02 f206 	lsl.w	r2, r2, r6
 800049c:	fa00 f306 	lsl.w	r3, r0, r6
 80004a0:	d908      	bls.n	80004b4 <__udivmoddi4+0x220>
 80004a2:	1861      	adds	r1, r4, r1
 80004a4:	f109 30ff 	add.w	r0, r9, #4294967295
 80004a8:	d248      	bcs.n	800053c <__udivmoddi4+0x2a8>
 80004aa:	458a      	cmp	sl, r1
 80004ac:	d946      	bls.n	800053c <__udivmoddi4+0x2a8>
 80004ae:	f1a9 0902 	sub.w	r9, r9, #2
 80004b2:	4421      	add	r1, r4
 80004b4:	eba1 010a 	sub.w	r1, r1, sl
 80004b8:	b2bf      	uxth	r7, r7
 80004ba:	fbb1 f0fe 	udiv	r0, r1, lr
 80004be:	fb0e 1110 	mls	r1, lr, r0, r1
 80004c2:	ea47 4701 	orr.w	r7, r7, r1, lsl #16
 80004c6:	fb00 f808 	mul.w	r8, r0, r8
 80004ca:	45b8      	cmp	r8, r7
 80004cc:	d907      	bls.n	80004de <__udivmoddi4+0x24a>
 80004ce:	19e7      	adds	r7, r4, r7
 80004d0:	f100 31ff 	add.w	r1, r0, #4294967295
 80004d4:	d22e      	bcs.n	8000534 <__udivmoddi4+0x2a0>
 80004d6:	45b8      	cmp	r8, r7
 80004d8:	d92c      	bls.n	8000534 <__udivmoddi4+0x2a0>
 80004da:	3802      	subs	r0, #2
 80004dc:	4427      	add	r7, r4
 80004de:	ea40 4009 	orr.w	r0, r0, r9, lsl #16
 80004e2:	eba7 0708 	sub.w	r7, r7, r8
 80004e6:	fba0 8902 	umull	r8, r9, r0, r2
 80004ea:	454f      	cmp	r7, r9
 80004ec:	46c6      	mov	lr, r8
 80004ee:	4649      	mov	r1, r9
 80004f0:	d31a      	bcc.n	8000528 <__udivmoddi4+0x294>
 80004f2:	d017      	beq.n	8000524 <__udivmoddi4+0x290>
 80004f4:	b15d      	cbz	r5, 800050e <__udivmoddi4+0x27a>
 80004f6:	ebb3 020e 	subs.w	r2, r3, lr
 80004fa:	eb67 0701 	sbc.w	r7, r7, r1
 80004fe:	fa07 fc0c 	lsl.w	ip, r7, ip
 8000502:	40f2      	lsrs	r2, r6
 8000504:	ea4c 0202 	orr.w	r2, ip, r2
 8000508:	40f7      	lsrs	r7, r6
 800050a:	e9c5 2700 	strd	r2, r7, [r5]
 800050e:	2600      	movs	r6, #0
 8000510:	4631      	mov	r1, r6
 8000512:	e8bd 87f0 	ldmia.w	sp!, {r4, r5, r6, r7, r8, r9, sl, pc}
 8000516:	462e      	mov	r6, r5
 8000518:	4628      	mov	r0, r5
 800051a:	e70b      	b.n	8000334 <__udivmoddi4+0xa0>
 800051c:	4606      	mov	r6, r0
 800051e:	e6e9      	b.n	80002f4 <__udivmoddi4+0x60>
 8000520:	4618      	mov	r0, r3
 8000522:	e6fd      	b.n	8000320 <__udivmoddi4+0x8c>
 8000524:	4543      	cmp	r3, r8
 8000526:	d2e5      	bcs.n	80004f4 <__udivmoddi4+0x260>
 8000528:	ebb8 0e02 	subs.w	lr, r8, r2
 800052c:	eb69 0104 	sbc.w	r1, r9, r4
 8000530:	3801      	subs	r0, #1
 8000532:	e7df      	b.n	80004f4 <__udivmoddi4+0x260>
 8000534:	4608      	mov	r0, r1
 8000536:	e7d2      	b.n	80004de <__udivmoddi4+0x24a>
 8000538:	4660      	mov	r0, ip
 800053a:	e78d      	b.n	8000458 <__udivmoddi4+0x1c4>
 800053c:	4681      	mov	r9, r0
 800053e:	e7b9      	b.n	80004b4 <__udivmoddi4+0x220>
 8000540:	4666      	mov	r6, ip
 8000542:	e775      	b.n	8000430 <__udivmoddi4+0x19c>
 8000544:	4630      	mov	r0, r6
 8000546:	e74a      	b.n	80003de <__udivmoddi4+0x14a>
 8000548:	f1ac 0c02 	sub.w	ip, ip, #2
 800054c:	4439      	add	r1, r7
 800054e:	e713      	b.n	8000378 <__udivmoddi4+0xe4>
 8000550:	3802      	subs	r0, #2
 8000552:	443c      	add	r4, r7
 8000554:	e724      	b.n	80003a0 <__udivmoddi4+0x10c>
 8000556:	bf00      	nop

08000558 <__aeabi_idiv0>:
 8000558:	4770      	bx	lr
 800055a:	bf00      	nop

0800055c <main>:
/**
  * @brief  The application entry point.
  * @retval int
  */
int main(void)
{
 800055c:	b580      	push	{r7, lr}
 800055e:	b08a      	sub	sp, #40	; 0x28
 8000560:	af02      	add	r7, sp, #8
  

  /* MCU Configuration--------------------------------------------------------*/

  /* Reset of all peripherals, Initializes the Flash interface and the Systick. */
  HAL_Init();
 8000562:	f000 fb83 	bl	8000c6c <HAL_Init>
  /* USER CODE BEGIN Init */

  /* USER CODE END Init */

  /* Configure the system clock */
  SystemClock_Config();
 8000566:	f000 f86d 	bl	8000644 <SystemClock_Config>
  /* USER CODE BEGIN SysInit */

  /* USER CODE END SysInit */

  /* Initialize all configured peripherals */
  MX_GPIO_Init();
 800056a:	f000 f8d5 	bl	8000718 <MX_GPIO_Init>
  /* USER CODE BEGIN 2 */

  SEGGER_UART_init(500000);
 800056e:	482d      	ldr	r0, [pc, #180]	; (8000624 <main+0xc8>)
 8000570:	f003 f9c6 	bl	8003900 <SEGGER_UART_init>

  //CYCLCNT enable
  DWT_CTRL |= ( 1 << 0);
 8000574:	4b2c      	ldr	r3, [pc, #176]	; (8000628 <main+0xcc>)
 8000576:	681b      	ldr	r3, [r3, #0]
 8000578:	4a2b      	ldr	r2, [pc, #172]	; (8000628 <main+0xcc>)
 800057a:	f043 0301 	orr.w	r3, r3, #1
 800057e:	6013      	str	r3, [r2, #0]

  SEGGER_SYSVIEW_Conf();
 8000580:	f002 fff0 	bl	8003564 <SEGGER_SYSVIEW_Conf>

  status = xTaskCreate(led_green_handler, "LED_green_task", 200, NULL, 2, &task1_handle);
 8000584:	f107 030c 	add.w	r3, r7, #12
 8000588:	9301      	str	r3, [sp, #4]
 800058a:	2302      	movs	r3, #2
 800058c:	9300      	str	r3, [sp, #0]
 800058e:	2300      	movs	r3, #0
 8000590:	22c8      	movs	r2, #200	; 0xc8
 8000592:	4926      	ldr	r1, [pc, #152]	; (800062c <main+0xd0>)
 8000594:	4826      	ldr	r0, [pc, #152]	; (8000630 <main+0xd4>)
 8000596:	f001 fdf5 	bl	8002184 <xTaskCreate>
 800059a:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 800059c:	69fb      	ldr	r3, [r7, #28]
 800059e:	2b01      	cmp	r3, #1
 80005a0:	d00a      	beq.n	80005b8 <main+0x5c>

    portFORCE_INLINE static void vPortRaiseBASEPRI( void )
    {
        uint32_t ulNewBASEPRI;

        __asm volatile
 80005a2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005a6:	f383 8811 	msr	BASEPRI, r3
 80005aa:	f3bf 8f6f 	isb	sy
 80005ae:	f3bf 8f4f 	dsb	sy
 80005b2:	61bb      	str	r3, [r7, #24]
            "	msr basepri, %0											\n"\
            "	isb														\n"\
            "	dsb														\n"\
            : "=r" ( ulNewBASEPRI ) : "i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY ) : "memory"
        );
    }
 80005b4:	bf00      	nop
 80005b6:	e7fe      	b.n	80005b6 <main+0x5a>

  status = xTaskCreate(led_red_handler, "LED_red_task", 200,NULL, 2, &task2_handle);
 80005b8:	f107 0308 	add.w	r3, r7, #8
 80005bc:	9301      	str	r3, [sp, #4]
 80005be:	2302      	movs	r3, #2
 80005c0:	9300      	str	r3, [sp, #0]
 80005c2:	2300      	movs	r3, #0
 80005c4:	22c8      	movs	r2, #200	; 0xc8
 80005c6:	491b      	ldr	r1, [pc, #108]	; (8000634 <main+0xd8>)
 80005c8:	481b      	ldr	r0, [pc, #108]	; (8000638 <main+0xdc>)
 80005ca:	f001 fddb 	bl	8002184 <xTaskCreate>
 80005ce:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 80005d0:	69fb      	ldr	r3, [r7, #28]
 80005d2:	2b01      	cmp	r3, #1
 80005d4:	d00a      	beq.n	80005ec <main+0x90>
        __asm volatile
 80005d6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80005da:	f383 8811 	msr	BASEPRI, r3
 80005de:	f3bf 8f6f 	isb	sy
 80005e2:	f3bf 8f4f 	dsb	sy
 80005e6:	617b      	str	r3, [r7, #20]
    }
 80005e8:	bf00      	nop
 80005ea:	e7fe      	b.n	80005ea <main+0x8e>

  status = xTaskCreate(led_orange_handler, "LED_orange_task", 200, NULL, 2, &task3_handle);
 80005ec:	1d3b      	adds	r3, r7, #4
 80005ee:	9301      	str	r3, [sp, #4]
 80005f0:	2302      	movs	r3, #2
 80005f2:	9300      	str	r3, [sp, #0]
 80005f4:	2300      	movs	r3, #0
 80005f6:	22c8      	movs	r2, #200	; 0xc8
 80005f8:	4910      	ldr	r1, [pc, #64]	; (800063c <main+0xe0>)
 80005fa:	4811      	ldr	r0, [pc, #68]	; (8000640 <main+0xe4>)
 80005fc:	f001 fdc2 	bl	8002184 <xTaskCreate>
 8000600:	61f8      	str	r0, [r7, #28]

  configASSERT(status == pdPASS);
 8000602:	69fb      	ldr	r3, [r7, #28]
 8000604:	2b01      	cmp	r3, #1
 8000606:	d00a      	beq.n	800061e <main+0xc2>
        __asm volatile
 8000608:	f04f 0350 	mov.w	r3, #80	; 0x50
 800060c:	f383 8811 	msr	BASEPRI, r3
 8000610:	f3bf 8f6f 	isb	sy
 8000614:	f3bf 8f4f 	dsb	sy
 8000618:	613b      	str	r3, [r7, #16]
    }
 800061a:	bf00      	nop
 800061c:	e7fe      	b.n	800061c <main+0xc0>

  //start the freeRTOS scheduler
  vTaskStartScheduler();
 800061e:	f001 ff4d 	bl	80024bc <vTaskStartScheduler>
 
 

  /* Infinite loop */
  /* USER CODE BEGIN WHILE */
  while (1)
 8000622:	e7fe      	b.n	8000622 <main+0xc6>
 8000624:	0007a120 	.word	0x0007a120
 8000628:	e0001000 	.word	0xe0001000
 800062c:	08005c34 	.word	0x08005c34
 8000630:	080009d9 	.word	0x080009d9
 8000634:	08005c44 	.word	0x08005c44
 8000638:	08000a31 	.word	0x08000a31
 800063c:	08005c54 	.word	0x08005c54
 8000640:	08000a05 	.word	0x08000a05

08000644 <SystemClock_Config>:
/**
  * @brief System Clock Configuration
  * @retval None
  */
void SystemClock_Config(void)
{
 8000644:	b580      	push	{r7, lr}
 8000646:	b094      	sub	sp, #80	; 0x50
 8000648:	af00      	add	r7, sp, #0
  RCC_OscInitTypeDef RCC_OscInitStruct = {0};
 800064a:	f107 0320 	add.w	r3, r7, #32
 800064e:	2230      	movs	r2, #48	; 0x30
 8000650:	2100      	movs	r1, #0
 8000652:	4618      	mov	r0, r3
 8000654:	f005 fada 	bl	8005c0c <memset>
  RCC_ClkInitTypeDef RCC_ClkInitStruct = {0};
 8000658:	f107 030c 	add.w	r3, r7, #12
 800065c:	2200      	movs	r2, #0
 800065e:	601a      	str	r2, [r3, #0]
 8000660:	605a      	str	r2, [r3, #4]
 8000662:	609a      	str	r2, [r3, #8]
 8000664:	60da      	str	r2, [r3, #12]
 8000666:	611a      	str	r2, [r3, #16]

  /** Configure the main internal regulator output voltage 
  */
  __HAL_RCC_PWR_CLK_ENABLE();
 8000668:	2300      	movs	r3, #0
 800066a:	60bb      	str	r3, [r7, #8]
 800066c:	4b28      	ldr	r3, [pc, #160]	; (8000710 <SystemClock_Config+0xcc>)
 800066e:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000670:	4a27      	ldr	r2, [pc, #156]	; (8000710 <SystemClock_Config+0xcc>)
 8000672:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000676:	6413      	str	r3, [r2, #64]	; 0x40
 8000678:	4b25      	ldr	r3, [pc, #148]	; (8000710 <SystemClock_Config+0xcc>)
 800067a:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800067c:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000680:	60bb      	str	r3, [r7, #8]
 8000682:	68bb      	ldr	r3, [r7, #8]
  __HAL_PWR_VOLTAGESCALING_CONFIG(PWR_REGULATOR_VOLTAGE_SCALE1);
 8000684:	2300      	movs	r3, #0
 8000686:	607b      	str	r3, [r7, #4]
 8000688:	4b22      	ldr	r3, [pc, #136]	; (8000714 <SystemClock_Config+0xd0>)
 800068a:	681b      	ldr	r3, [r3, #0]
 800068c:	4a21      	ldr	r2, [pc, #132]	; (8000714 <SystemClock_Config+0xd0>)
 800068e:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000692:	6013      	str	r3, [r2, #0]
 8000694:	4b1f      	ldr	r3, [pc, #124]	; (8000714 <SystemClock_Config+0xd0>)
 8000696:	681b      	ldr	r3, [r3, #0]
 8000698:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 800069c:	607b      	str	r3, [r7, #4]
 800069e:	687b      	ldr	r3, [r7, #4]
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_OscInitStruct.OscillatorType = RCC_OSCILLATORTYPE_HSI;
 80006a0:	2302      	movs	r3, #2
 80006a2:	623b      	str	r3, [r7, #32]
  RCC_OscInitStruct.HSIState = RCC_HSI_ON;
 80006a4:	2301      	movs	r3, #1
 80006a6:	62fb      	str	r3, [r7, #44]	; 0x2c
  RCC_OscInitStruct.HSICalibrationValue = RCC_HSICALIBRATION_DEFAULT;
 80006a8:	2310      	movs	r3, #16
 80006aa:	633b      	str	r3, [r7, #48]	; 0x30
  RCC_OscInitStruct.PLL.PLLState = RCC_PLL_ON;
 80006ac:	2302      	movs	r3, #2
 80006ae:	63bb      	str	r3, [r7, #56]	; 0x38
  RCC_OscInitStruct.PLL.PLLSource = RCC_PLLSOURCE_HSI;
 80006b0:	2300      	movs	r3, #0
 80006b2:	63fb      	str	r3, [r7, #60]	; 0x3c
  RCC_OscInitStruct.PLL.PLLM = 8;
 80006b4:	2308      	movs	r3, #8
 80006b6:	643b      	str	r3, [r7, #64]	; 0x40
  RCC_OscInitStruct.PLL.PLLN = 168;
 80006b8:	23a8      	movs	r3, #168	; 0xa8
 80006ba:	647b      	str	r3, [r7, #68]	; 0x44
  RCC_OscInitStruct.PLL.PLLP = RCC_PLLP_DIV2;
 80006bc:	2302      	movs	r3, #2
 80006be:	64bb      	str	r3, [r7, #72]	; 0x48
  RCC_OscInitStruct.PLL.PLLQ = 7;
 80006c0:	2307      	movs	r3, #7
 80006c2:	64fb      	str	r3, [r7, #76]	; 0x4c
  if (HAL_RCC_OscConfig(&RCC_OscInitStruct) != HAL_OK)
 80006c4:	f107 0320 	add.w	r3, r7, #32
 80006c8:	4618      	mov	r0, r3
 80006ca:	f000 fddf 	bl	800128c <HAL_RCC_OscConfig>
 80006ce:	4603      	mov	r3, r0
 80006d0:	2b00      	cmp	r3, #0
 80006d2:	d001      	beq.n	80006d8 <SystemClock_Config+0x94>
  {
    Error_Handler();
 80006d4:	f000 f9dc 	bl	8000a90 <Error_Handler>
  }
  /** Initializes the CPU, AHB and APB busses clocks 
  */
  RCC_ClkInitStruct.ClockType = RCC_CLOCKTYPE_HCLK|RCC_CLOCKTYPE_SYSCLK
 80006d8:	230f      	movs	r3, #15
 80006da:	60fb      	str	r3, [r7, #12]
                              |RCC_CLOCKTYPE_PCLK1|RCC_CLOCKTYPE_PCLK2;
  RCC_ClkInitStruct.SYSCLKSource = RCC_SYSCLKSOURCE_PLLCLK;
 80006dc:	2302      	movs	r3, #2
 80006de:	613b      	str	r3, [r7, #16]
  RCC_ClkInitStruct.AHBCLKDivider = RCC_SYSCLK_DIV1;
 80006e0:	2300      	movs	r3, #0
 80006e2:	617b      	str	r3, [r7, #20]
  RCC_ClkInitStruct.APB1CLKDivider = RCC_HCLK_DIV4;
 80006e4:	f44f 53a0 	mov.w	r3, #5120	; 0x1400
 80006e8:	61bb      	str	r3, [r7, #24]
  RCC_ClkInitStruct.APB2CLKDivider = RCC_HCLK_DIV2;
 80006ea:	f44f 5380 	mov.w	r3, #4096	; 0x1000
 80006ee:	61fb      	str	r3, [r7, #28]

  if (HAL_RCC_ClockConfig(&RCC_ClkInitStruct, FLASH_LATENCY_5) != HAL_OK)
 80006f0:	f107 030c 	add.w	r3, r7, #12
 80006f4:	2105      	movs	r1, #5
 80006f6:	4618      	mov	r0, r3
 80006f8:	f001 f838 	bl	800176c <HAL_RCC_ClockConfig>
 80006fc:	4603      	mov	r3, r0
 80006fe:	2b00      	cmp	r3, #0
 8000700:	d001      	beq.n	8000706 <SystemClock_Config+0xc2>
  {
    Error_Handler();
 8000702:	f000 f9c5 	bl	8000a90 <Error_Handler>
  }
}
 8000706:	bf00      	nop
 8000708:	3750      	adds	r7, #80	; 0x50
 800070a:	46bd      	mov	sp, r7
 800070c:	bd80      	pop	{r7, pc}
 800070e:	bf00      	nop
 8000710:	40023800 	.word	0x40023800
 8000714:	40007000 	.word	0x40007000

08000718 <MX_GPIO_Init>:
  * @brief GPIO Initialization Function
  * @param None
  * @retval None
  */
static void MX_GPIO_Init(void)
{
 8000718:	b580      	push	{r7, lr}
 800071a:	b08c      	sub	sp, #48	; 0x30
 800071c:	af00      	add	r7, sp, #0
  GPIO_InitTypeDef GPIO_InitStruct = {0};
 800071e:	f107 031c 	add.w	r3, r7, #28
 8000722:	2200      	movs	r2, #0
 8000724:	601a      	str	r2, [r3, #0]
 8000726:	605a      	str	r2, [r3, #4]
 8000728:	609a      	str	r2, [r3, #8]
 800072a:	60da      	str	r2, [r3, #12]
 800072c:	611a      	str	r2, [r3, #16]

  /* GPIO Ports Clock Enable */
  __HAL_RCC_GPIOE_CLK_ENABLE();
 800072e:	2300      	movs	r3, #0
 8000730:	61bb      	str	r3, [r7, #24]
 8000732:	4ba1      	ldr	r3, [pc, #644]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000734:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000736:	4aa0      	ldr	r2, [pc, #640]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000738:	f043 0310 	orr.w	r3, r3, #16
 800073c:	6313      	str	r3, [r2, #48]	; 0x30
 800073e:	4b9e      	ldr	r3, [pc, #632]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000740:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000742:	f003 0310 	and.w	r3, r3, #16
 8000746:	61bb      	str	r3, [r7, #24]
 8000748:	69bb      	ldr	r3, [r7, #24]
  __HAL_RCC_GPIOC_CLK_ENABLE();
 800074a:	2300      	movs	r3, #0
 800074c:	617b      	str	r3, [r7, #20]
 800074e:	4b9a      	ldr	r3, [pc, #616]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000750:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000752:	4a99      	ldr	r2, [pc, #612]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000754:	f043 0304 	orr.w	r3, r3, #4
 8000758:	6313      	str	r3, [r2, #48]	; 0x30
 800075a:	4b97      	ldr	r3, [pc, #604]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 800075c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800075e:	f003 0304 	and.w	r3, r3, #4
 8000762:	617b      	str	r3, [r7, #20]
 8000764:	697b      	ldr	r3, [r7, #20]
  __HAL_RCC_GPIOH_CLK_ENABLE();
 8000766:	2300      	movs	r3, #0
 8000768:	613b      	str	r3, [r7, #16]
 800076a:	4b93      	ldr	r3, [pc, #588]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 800076c:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800076e:	4a92      	ldr	r2, [pc, #584]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000770:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 8000774:	6313      	str	r3, [r2, #48]	; 0x30
 8000776:	4b90      	ldr	r3, [pc, #576]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000778:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800077a:	f003 0380 	and.w	r3, r3, #128	; 0x80
 800077e:	613b      	str	r3, [r7, #16]
 8000780:	693b      	ldr	r3, [r7, #16]
  __HAL_RCC_GPIOA_CLK_ENABLE();
 8000782:	2300      	movs	r3, #0
 8000784:	60fb      	str	r3, [r7, #12]
 8000786:	4b8c      	ldr	r3, [pc, #560]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000788:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 800078a:	4a8b      	ldr	r2, [pc, #556]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 800078c:	f043 0301 	orr.w	r3, r3, #1
 8000790:	6313      	str	r3, [r2, #48]	; 0x30
 8000792:	4b89      	ldr	r3, [pc, #548]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 8000794:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8000796:	f003 0301 	and.w	r3, r3, #1
 800079a:	60fb      	str	r3, [r7, #12]
 800079c:	68fb      	ldr	r3, [r7, #12]
  __HAL_RCC_GPIOB_CLK_ENABLE();
 800079e:	2300      	movs	r3, #0
 80007a0:	60bb      	str	r3, [r7, #8]
 80007a2:	4b85      	ldr	r3, [pc, #532]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007a4:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007a6:	4a84      	ldr	r2, [pc, #528]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007a8:	f043 0302 	orr.w	r3, r3, #2
 80007ac:	6313      	str	r3, [r2, #48]	; 0x30
 80007ae:	4b82      	ldr	r3, [pc, #520]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007b2:	f003 0302 	and.w	r3, r3, #2
 80007b6:	60bb      	str	r3, [r7, #8]
 80007b8:	68bb      	ldr	r3, [r7, #8]
  __HAL_RCC_GPIOD_CLK_ENABLE();
 80007ba:	2300      	movs	r3, #0
 80007bc:	607b      	str	r3, [r7, #4]
 80007be:	4b7e      	ldr	r3, [pc, #504]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007c0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007c2:	4a7d      	ldr	r2, [pc, #500]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007c4:	f043 0308 	orr.w	r3, r3, #8
 80007c8:	6313      	str	r3, [r2, #48]	; 0x30
 80007ca:	4b7b      	ldr	r3, [pc, #492]	; (80009b8 <MX_GPIO_Init+0x2a0>)
 80007cc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80007ce:	f003 0308 	and.w	r3, r3, #8
 80007d2:	607b      	str	r3, [r7, #4]
 80007d4:	687b      	ldr	r3, [r7, #4]

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(CS_I2C_SPI_GPIO_Port, CS_I2C_SPI_Pin, GPIO_PIN_RESET);
 80007d6:	2200      	movs	r2, #0
 80007d8:	2108      	movs	r1, #8
 80007da:	4878      	ldr	r0, [pc, #480]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80007dc:	f000 fd06 	bl	80011ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(OTG_FS_PowerSwitchOn_GPIO_Port, OTG_FS_PowerSwitchOn_Pin, GPIO_PIN_SET);
 80007e0:	2201      	movs	r2, #1
 80007e2:	2101      	movs	r1, #1
 80007e4:	4876      	ldr	r0, [pc, #472]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 80007e6:	f000 fd01 	bl	80011ec <HAL_GPIO_WritePin>

  /*Configure GPIO pin Output Level */
  HAL_GPIO_WritePin(GPIOD, LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80007ea:	2200      	movs	r2, #0
 80007ec:	f24f 0110 	movw	r1, #61456	; 0xf010
 80007f0:	4874      	ldr	r0, [pc, #464]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80007f2:	f000 fcfb 	bl	80011ec <HAL_GPIO_WritePin>
                          |Audio_RST_Pin, GPIO_PIN_RESET);

  /*Configure GPIO pin : CS_I2C_SPI_Pin */
  GPIO_InitStruct.Pin = CS_I2C_SPI_Pin;
 80007f6:	2308      	movs	r3, #8
 80007f8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80007fa:	2301      	movs	r3, #1
 80007fc:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80007fe:	2300      	movs	r3, #0
 8000800:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000802:	2300      	movs	r3, #0
 8000804:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(CS_I2C_SPI_GPIO_Port, &GPIO_InitStruct);
 8000806:	f107 031c 	add.w	r3, r7, #28
 800080a:	4619      	mov	r1, r3
 800080c:	486b      	ldr	r0, [pc, #428]	; (80009bc <MX_GPIO_Init+0x2a4>)
 800080e:	f000 fb51 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_PowerSwitchOn_Pin */
  GPIO_InitStruct.Pin = OTG_FS_PowerSwitchOn_Pin;
 8000812:	2301      	movs	r3, #1
 8000814:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 8000816:	2301      	movs	r3, #1
 8000818:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800081a:	2300      	movs	r3, #0
 800081c:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800081e:	2300      	movs	r3, #0
 8000820:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(OTG_FS_PowerSwitchOn_GPIO_Port, &GPIO_InitStruct);
 8000822:	f107 031c 	add.w	r3, r7, #28
 8000826:	4619      	mov	r1, r3
 8000828:	4865      	ldr	r0, [pc, #404]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800082a:	f000 fb43 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : PDM_OUT_Pin */
  GPIO_InitStruct.Pin = PDM_OUT_Pin;
 800082e:	2308      	movs	r3, #8
 8000830:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000832:	2302      	movs	r3, #2
 8000834:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000836:	2300      	movs	r3, #0
 8000838:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800083a:	2300      	movs	r3, #0
 800083c:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 800083e:	2305      	movs	r3, #5
 8000840:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(PDM_OUT_GPIO_Port, &GPIO_InitStruct);
 8000842:	f107 031c 	add.w	r3, r7, #28
 8000846:	4619      	mov	r1, r3
 8000848:	485d      	ldr	r0, [pc, #372]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800084a:	f000 fb33 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : B1_Pin */
  GPIO_InitStruct.Pin = B1_Pin;
 800084e:	2301      	movs	r3, #1
 8000850:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_IT_RISING;
 8000852:	4b5d      	ldr	r3, [pc, #372]	; (80009c8 <MX_GPIO_Init+0x2b0>)
 8000854:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000856:	2300      	movs	r3, #0
 8000858:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(B1_GPIO_Port, &GPIO_InitStruct);
 800085a:	f107 031c 	add.w	r3, r7, #28
 800085e:	4619      	mov	r1, r3
 8000860:	485a      	ldr	r0, [pc, #360]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000862:	f000 fb27 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : I2S3_WS_Pin */
  GPIO_InitStruct.Pin = I2S3_WS_Pin;
 8000866:	2310      	movs	r3, #16
 8000868:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800086a:	2302      	movs	r3, #2
 800086c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800086e:	2300      	movs	r3, #0
 8000870:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000872:	2300      	movs	r3, #0
 8000874:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000876:	2306      	movs	r3, #6
 8000878:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(I2S3_WS_GPIO_Port, &GPIO_InitStruct);
 800087a:	f107 031c 	add.w	r3, r7, #28
 800087e:	4619      	mov	r1, r3
 8000880:	4852      	ldr	r0, [pc, #328]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000882:	f000 fb17 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : SPI1_SCK_Pin SPI1_MISO_Pin SPI1_MOSI_Pin */
  GPIO_InitStruct.Pin = SPI1_SCK_Pin|SPI1_MISO_Pin|SPI1_MOSI_Pin;
 8000886:	23e0      	movs	r3, #224	; 0xe0
 8000888:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 800088a:	2302      	movs	r3, #2
 800088c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800088e:	2300      	movs	r3, #0
 8000890:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000892:	2300      	movs	r3, #0
 8000894:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI1;
 8000896:	2305      	movs	r3, #5
 8000898:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 800089a:	f107 031c 	add.w	r3, r7, #28
 800089e:	4619      	mov	r1, r3
 80008a0:	484a      	ldr	r0, [pc, #296]	; (80009cc <MX_GPIO_Init+0x2b4>)
 80008a2:	f000 fb07 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : BOOT1_Pin */
  GPIO_InitStruct.Pin = BOOT1_Pin;
 80008a6:	2304      	movs	r3, #4
 80008a8:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 80008aa:	2300      	movs	r3, #0
 80008ac:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ae:	2300      	movs	r3, #0
 80008b0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(BOOT1_GPIO_Port, &GPIO_InitStruct);
 80008b2:	f107 031c 	add.w	r3, r7, #28
 80008b6:	4619      	mov	r1, r3
 80008b8:	4845      	ldr	r0, [pc, #276]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008ba:	f000 fafb 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : CLK_IN_Pin */
  GPIO_InitStruct.Pin = CLK_IN_Pin;
 80008be:	f44f 6380 	mov.w	r3, #1024	; 0x400
 80008c2:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 80008c4:	2302      	movs	r3, #2
 80008c6:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008c8:	2300      	movs	r3, #0
 80008ca:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008cc:	2300      	movs	r3, #0
 80008ce:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF5_SPI2;
 80008d0:	2305      	movs	r3, #5
 80008d2:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(CLK_IN_GPIO_Port, &GPIO_InitStruct);
 80008d4:	f107 031c 	add.w	r3, r7, #28
 80008d8:	4619      	mov	r1, r3
 80008da:	483d      	ldr	r0, [pc, #244]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 80008dc:	f000 faea 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : LD4_Pin LD3_Pin LD5_Pin LD6_Pin 
                           Audio_RST_Pin */
  GPIO_InitStruct.Pin = LD4_Pin|LD3_Pin|LD5_Pin|LD6_Pin 
 80008e0:	f24f 0310 	movw	r3, #61456	; 0xf010
 80008e4:	61fb      	str	r3, [r7, #28]
                          |Audio_RST_Pin;
  GPIO_InitStruct.Mode = GPIO_MODE_OUTPUT_PP;
 80008e6:	2301      	movs	r3, #1
 80008e8:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 80008ea:	2300      	movs	r3, #0
 80008ec:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 80008ee:	2300      	movs	r3, #0
 80008f0:	62bb      	str	r3, [r7, #40]	; 0x28
  HAL_GPIO_Init(GPIOD, &GPIO_InitStruct);
 80008f2:	f107 031c 	add.w	r3, r7, #28
 80008f6:	4619      	mov	r1, r3
 80008f8:	4832      	ldr	r0, [pc, #200]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 80008fa:	f000 fadb 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : I2S3_MCK_Pin I2S3_SCK_Pin I2S3_SD_Pin */
  GPIO_InitStruct.Pin = I2S3_MCK_Pin|I2S3_SCK_Pin|I2S3_SD_Pin;
 80008fe:	f44f 53a4 	mov.w	r3, #5248	; 0x1480
 8000902:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000904:	2302      	movs	r3, #2
 8000906:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000908:	2300      	movs	r3, #0
 800090a:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 800090c:	2300      	movs	r3, #0
 800090e:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF6_SPI3;
 8000910:	2306      	movs	r3, #6
 8000912:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOC, &GPIO_InitStruct);
 8000914:	f107 031c 	add.w	r3, r7, #28
 8000918:	4619      	mov	r1, r3
 800091a:	4829      	ldr	r0, [pc, #164]	; (80009c0 <MX_GPIO_Init+0x2a8>)
 800091c:	f000 faca 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : VBUS_FS_Pin */
  GPIO_InitStruct.Pin = VBUS_FS_Pin;
 8000920:	f44f 7300 	mov.w	r3, #512	; 0x200
 8000924:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000926:	2300      	movs	r3, #0
 8000928:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800092a:	2300      	movs	r3, #0
 800092c:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(VBUS_FS_GPIO_Port, &GPIO_InitStruct);
 800092e:	f107 031c 	add.w	r3, r7, #28
 8000932:	4619      	mov	r1, r3
 8000934:	4825      	ldr	r0, [pc, #148]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000936:	f000 fabd 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : OTG_FS_ID_Pin OTG_FS_DM_Pin OTG_FS_DP_Pin */
  GPIO_InitStruct.Pin = OTG_FS_ID_Pin|OTG_FS_DM_Pin|OTG_FS_DP_Pin;
 800093a:	f44f 53e0 	mov.w	r3, #7168	; 0x1c00
 800093e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_PP;
 8000940:	2302      	movs	r3, #2
 8000942:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000944:	2300      	movs	r3, #0
 8000946:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000948:	2300      	movs	r3, #0
 800094a:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF10_OTG_FS;
 800094c:	230a      	movs	r3, #10
 800094e:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOA, &GPIO_InitStruct);
 8000950:	f107 031c 	add.w	r3, r7, #28
 8000954:	4619      	mov	r1, r3
 8000956:	481d      	ldr	r0, [pc, #116]	; (80009cc <MX_GPIO_Init+0x2b4>)
 8000958:	f000 faac 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : OTG_FS_OverCurrent_Pin */
  GPIO_InitStruct.Pin = OTG_FS_OverCurrent_Pin;
 800095c:	2320      	movs	r3, #32
 800095e:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_INPUT;
 8000960:	2300      	movs	r3, #0
 8000962:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 8000964:	2300      	movs	r3, #0
 8000966:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(OTG_FS_OverCurrent_GPIO_Port, &GPIO_InitStruct);
 8000968:	f107 031c 	add.w	r3, r7, #28
 800096c:	4619      	mov	r1, r3
 800096e:	4815      	ldr	r0, [pc, #84]	; (80009c4 <MX_GPIO_Init+0x2ac>)
 8000970:	f000 faa0 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pins : Audio_SCL_Pin Audio_SDA_Pin */
  GPIO_InitStruct.Pin = Audio_SCL_Pin|Audio_SDA_Pin;
 8000974:	f44f 7310 	mov.w	r3, #576	; 0x240
 8000978:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_AF_OD;
 800097a:	2312      	movs	r3, #18
 800097c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_PULLUP;
 800097e:	2301      	movs	r3, #1
 8000980:	627b      	str	r3, [r7, #36]	; 0x24
  GPIO_InitStruct.Speed = GPIO_SPEED_FREQ_LOW;
 8000982:	2300      	movs	r3, #0
 8000984:	62bb      	str	r3, [r7, #40]	; 0x28
  GPIO_InitStruct.Alternate = GPIO_AF4_I2C1;
 8000986:	2304      	movs	r3, #4
 8000988:	62fb      	str	r3, [r7, #44]	; 0x2c
  HAL_GPIO_Init(GPIOB, &GPIO_InitStruct);
 800098a:	f107 031c 	add.w	r3, r7, #28
 800098e:	4619      	mov	r1, r3
 8000990:	480f      	ldr	r0, [pc, #60]	; (80009d0 <MX_GPIO_Init+0x2b8>)
 8000992:	f000 fa8f 	bl	8000eb4 <HAL_GPIO_Init>

  /*Configure GPIO pin : MEMS_INT2_Pin */
  GPIO_InitStruct.Pin = MEMS_INT2_Pin;
 8000996:	2302      	movs	r3, #2
 8000998:	61fb      	str	r3, [r7, #28]
  GPIO_InitStruct.Mode = GPIO_MODE_EVT_RISING;
 800099a:	4b0e      	ldr	r3, [pc, #56]	; (80009d4 <MX_GPIO_Init+0x2bc>)
 800099c:	623b      	str	r3, [r7, #32]
  GPIO_InitStruct.Pull = GPIO_NOPULL;
 800099e:	2300      	movs	r3, #0
 80009a0:	627b      	str	r3, [r7, #36]	; 0x24
  HAL_GPIO_Init(MEMS_INT2_GPIO_Port, &GPIO_InitStruct);
 80009a2:	f107 031c 	add.w	r3, r7, #28
 80009a6:	4619      	mov	r1, r3
 80009a8:	4804      	ldr	r0, [pc, #16]	; (80009bc <MX_GPIO_Init+0x2a4>)
 80009aa:	f000 fa83 	bl	8000eb4 <HAL_GPIO_Init>

}
 80009ae:	bf00      	nop
 80009b0:	3730      	adds	r7, #48	; 0x30
 80009b2:	46bd      	mov	sp, r7
 80009b4:	bd80      	pop	{r7, pc}
 80009b6:	bf00      	nop
 80009b8:	40023800 	.word	0x40023800
 80009bc:	40021000 	.word	0x40021000
 80009c0:	40020800 	.word	0x40020800
 80009c4:	40020c00 	.word	0x40020c00
 80009c8:	10110000 	.word	0x10110000
 80009cc:	40020000 	.word	0x40020000
 80009d0:	40020400 	.word	0x40020400
 80009d4:	10120000 	.word	0x10120000

080009d8 <led_green_handler>:

/* USER CODE BEGIN 4 */

static void led_green_handler(void* parameters)
{
 80009d8:	b580      	push	{r7, lr}
 80009da:	b082      	sub	sp, #8
 80009dc:	af00      	add	r7, sp, #0
 80009de:	6078      	str	r0, [r7, #4]

	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 80009e0:	4806      	ldr	r0, [pc, #24]	; (80009fc <led_green_handler+0x24>)
 80009e2:	f005 f835 	bl	8005a50 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_GREEN_PIN);
 80009e6:	f44f 5180 	mov.w	r1, #4096	; 0x1000
 80009ea:	4805      	ldr	r0, [pc, #20]	; (8000a00 <led_green_handler+0x28>)
 80009ec:	f000 fc17 	bl	800121e <HAL_GPIO_TogglePin>
//		HAL_Delay(1000);
		vTaskDelay(pdMS_TO_TICKS(1000));
 80009f0:	f44f 707a 	mov.w	r0, #1000	; 0x3e8
 80009f4:	f001 fd2a 	bl	800244c <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling green LED");
 80009f8:	e7f2      	b.n	80009e0 <led_green_handler+0x8>
 80009fa:	bf00      	nop
 80009fc:	08005c64 	.word	0x08005c64
 8000a00:	40020c00 	.word	0x40020c00

08000a04 <led_orange_handler>:

}


static void led_orange_handler(void* parameters)
{
 8000a04:	b580      	push	{r7, lr}
 8000a06:	b082      	sub	sp, #8
 8000a08:	af00      	add	r7, sp, #0
 8000a0a:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000a0c:	4806      	ldr	r0, [pc, #24]	; (8000a28 <led_orange_handler+0x24>)
 8000a0e:	f005 f81f 	bl	8005a50 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_ORANGE_PIN);
 8000a12:	f44f 5100 	mov.w	r1, #8192	; 0x2000
 8000a16:	4805      	ldr	r0, [pc, #20]	; (8000a2c <led_orange_handler+0x28>)
 8000a18:	f000 fc01 	bl	800121e <HAL_GPIO_TogglePin>
//		HAL_Delay(800);
		vTaskDelay(pdMS_TO_TICKS(800));
 8000a1c:	f44f 7048 	mov.w	r0, #800	; 0x320
 8000a20:	f001 fd14 	bl	800244c <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling orange LED");
 8000a24:	e7f2      	b.n	8000a0c <led_orange_handler+0x8>
 8000a26:	bf00      	nop
 8000a28:	08005c78 	.word	0x08005c78
 8000a2c:	40020c00 	.word	0x40020c00

08000a30 <led_red_handler>:

}


static void led_red_handler(void* parameters)
{
 8000a30:	b580      	push	{r7, lr}
 8000a32:	b082      	sub	sp, #8
 8000a34:	af00      	add	r7, sp, #0
 8000a36:	6078      	str	r0, [r7, #4]
	while(1)
	{
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a38:	4806      	ldr	r0, [pc, #24]	; (8000a54 <led_red_handler+0x24>)
 8000a3a:	f005 f809 	bl	8005a50 <SEGGER_SYSVIEW_PrintfTarget>
		HAL_GPIO_TogglePin(GPIOD, LED_RED_PIN);
 8000a3e:	f44f 4180 	mov.w	r1, #16384	; 0x4000
 8000a42:	4805      	ldr	r0, [pc, #20]	; (8000a58 <led_red_handler+0x28>)
 8000a44:	f000 fbeb 	bl	800121e <HAL_GPIO_TogglePin>
//		HAL_Delay(400);
		vTaskDelay(pdMS_TO_TICKS(400));
 8000a48:	f44f 70c8 	mov.w	r0, #400	; 0x190
 8000a4c:	f001 fcfe 	bl	800244c <vTaskDelay>
		SEGGER_SYSVIEW_PrintfTarget("Toggling red LED");
 8000a50:	e7f2      	b.n	8000a38 <led_red_handler+0x8>
 8000a52:	bf00      	nop
 8000a54:	08005c8c 	.word	0x08005c8c
 8000a58:	40020c00 	.word	0x40020c00

08000a5c <vApplicationIdleHook>:
	}

}

void vApplicationIdleHook( void ){
 8000a5c:	b580      	push	{r7, lr}
 8000a5e:	af00      	add	r7, sp, #0
	/* Sleep Mode by using IRQ Interrupt */
	HAL_PWR_EnterSLEEPMode(PWR_MAINREGULATOR_ON, PWR_SLEEPENTRY_WFI);
 8000a60:	2101      	movs	r1, #1
 8000a62:	2000      	movs	r0, #0
 8000a64:	f000 fbf6 	bl	8001254 <HAL_PWR_EnterSLEEPMode>

}
 8000a68:	bf00      	nop
 8000a6a:	bd80      	pop	{r7, pc}

08000a6c <HAL_TIM_PeriodElapsedCallback>:
  * a global variable "uwTick" used as application time base.
  * @param  htim : TIM handle
  * @retval None
  */
void HAL_TIM_PeriodElapsedCallback(TIM_HandleTypeDef *htim)
{
 8000a6c:	b580      	push	{r7, lr}
 8000a6e:	b082      	sub	sp, #8
 8000a70:	af00      	add	r7, sp, #0
 8000a72:	6078      	str	r0, [r7, #4]
  /* USER CODE BEGIN Callback 0 */

  /* USER CODE END Callback 0 */
  if (htim->Instance == TIM6) {
 8000a74:	687b      	ldr	r3, [r7, #4]
 8000a76:	681b      	ldr	r3, [r3, #0]
 8000a78:	4a04      	ldr	r2, [pc, #16]	; (8000a8c <HAL_TIM_PeriodElapsedCallback+0x20>)
 8000a7a:	4293      	cmp	r3, r2
 8000a7c:	d101      	bne.n	8000a82 <HAL_TIM_PeriodElapsedCallback+0x16>
    HAL_IncTick();
 8000a7e:	f000 f917 	bl	8000cb0 <HAL_IncTick>
  }
  /* USER CODE BEGIN Callback 1 */

  /* USER CODE END Callback 1 */
}
 8000a82:	bf00      	nop
 8000a84:	3708      	adds	r7, #8
 8000a86:	46bd      	mov	sp, r7
 8000a88:	bd80      	pop	{r7, pc}
 8000a8a:	bf00      	nop
 8000a8c:	40001000 	.word	0x40001000

08000a90 <Error_Handler>:
/**
  * @brief  This function is executed in case of error occurrence.
  * @retval None
  */
void Error_Handler(void)
{
 8000a90:	b480      	push	{r7}
 8000a92:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN Error_Handler_Debug */
  /* User can add his own implementation to report the HAL error return state */

  /* USER CODE END Error_Handler_Debug */
}
 8000a94:	bf00      	nop
 8000a96:	46bd      	mov	sp, r7
 8000a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000a9c:	4770      	bx	lr
	...

08000aa0 <HAL_MspInit>:
/* USER CODE END 0 */
/**
  * Initializes the Global MSP.
  */
void HAL_MspInit(void)
{
 8000aa0:	b580      	push	{r7, lr}
 8000aa2:	b082      	sub	sp, #8
 8000aa4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MspInit 0 */

  /* USER CODE END MspInit 0 */

  __HAL_RCC_SYSCFG_CLK_ENABLE();
 8000aa6:	2300      	movs	r3, #0
 8000aa8:	607b      	str	r3, [r7, #4]
 8000aaa:	4b10      	ldr	r3, [pc, #64]	; (8000aec <HAL_MspInit+0x4c>)
 8000aac:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aae:	4a0f      	ldr	r2, [pc, #60]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab0:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8000ab4:	6453      	str	r3, [r2, #68]	; 0x44
 8000ab6:	4b0d      	ldr	r3, [pc, #52]	; (8000aec <HAL_MspInit+0x4c>)
 8000ab8:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8000aba:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8000abe:	607b      	str	r3, [r7, #4]
 8000ac0:	687b      	ldr	r3, [r7, #4]
  __HAL_RCC_PWR_CLK_ENABLE();
 8000ac2:	2300      	movs	r3, #0
 8000ac4:	603b      	str	r3, [r7, #0]
 8000ac6:	4b09      	ldr	r3, [pc, #36]	; (8000aec <HAL_MspInit+0x4c>)
 8000ac8:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000aca:	4a08      	ldr	r2, [pc, #32]	; (8000aec <HAL_MspInit+0x4c>)
 8000acc:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8000ad0:	6413      	str	r3, [r2, #64]	; 0x40
 8000ad2:	4b06      	ldr	r3, [pc, #24]	; (8000aec <HAL_MspInit+0x4c>)
 8000ad4:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000ad6:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8000ada:	603b      	str	r3, [r7, #0]
 8000adc:	683b      	ldr	r3, [r7, #0]

  /* System interrupt init*/

  /* USER CODE BEGIN MspInit 1 */

  vInitPrioGroupValue();
 8000ade:	f002 f98b 	bl	8002df8 <vInitPrioGroupValue>

  /* USER CODE END MspInit 1 */
}
 8000ae2:	bf00      	nop
 8000ae4:	3708      	adds	r7, #8
 8000ae6:	46bd      	mov	sp, r7
 8000ae8:	bd80      	pop	{r7, pc}
 8000aea:	bf00      	nop
 8000aec:	40023800 	.word	0x40023800

08000af0 <HAL_InitTick>:
  *         reset by HAL_Init() or at any time when clock is configured, by HAL_RCC_ClockConfig(). 
  * @param  TickPriority: Tick interrupt priority.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_InitTick(uint32_t TickPriority)
{
 8000af0:	b580      	push	{r7, lr}
 8000af2:	b08c      	sub	sp, #48	; 0x30
 8000af4:	af00      	add	r7, sp, #0
 8000af6:	6078      	str	r0, [r7, #4]
  RCC_ClkInitTypeDef    clkconfig;
  uint32_t              uwTimclock = 0;
 8000af8:	2300      	movs	r3, #0
 8000afa:	62fb      	str	r3, [r7, #44]	; 0x2c
  uint32_t              uwPrescalerValue = 0;
 8000afc:	2300      	movs	r3, #0
 8000afe:	62bb      	str	r3, [r7, #40]	; 0x28
  uint32_t              pFLatency;
  
  /*Configure the TIM6 IRQ priority */
  HAL_NVIC_SetPriority(TIM6_DAC_IRQn, TickPriority ,0); 
 8000b00:	2200      	movs	r2, #0
 8000b02:	6879      	ldr	r1, [r7, #4]
 8000b04:	2036      	movs	r0, #54	; 0x36
 8000b06:	f000 f9ab 	bl	8000e60 <HAL_NVIC_SetPriority>
  
  /* Enable the TIM6 global Interrupt */
  HAL_NVIC_EnableIRQ(TIM6_DAC_IRQn); 
 8000b0a:	2036      	movs	r0, #54	; 0x36
 8000b0c:	f000 f9c4 	bl	8000e98 <HAL_NVIC_EnableIRQ>
  
  /* Enable TIM6 clock */
  __HAL_RCC_TIM6_CLK_ENABLE();
 8000b10:	2300      	movs	r3, #0
 8000b12:	60fb      	str	r3, [r7, #12]
 8000b14:	4b1f      	ldr	r3, [pc, #124]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b16:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b18:	4a1e      	ldr	r2, [pc, #120]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b1a:	f043 0310 	orr.w	r3, r3, #16
 8000b1e:	6413      	str	r3, [r2, #64]	; 0x40
 8000b20:	4b1c      	ldr	r3, [pc, #112]	; (8000b94 <HAL_InitTick+0xa4>)
 8000b22:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 8000b24:	f003 0310 	and.w	r3, r3, #16
 8000b28:	60fb      	str	r3, [r7, #12]
 8000b2a:	68fb      	ldr	r3, [r7, #12]
  
  /* Get clock configuration */
  HAL_RCC_GetClockConfig(&clkconfig, &pFLatency);
 8000b2c:	f107 0210 	add.w	r2, r7, #16
 8000b30:	f107 0314 	add.w	r3, r7, #20
 8000b34:	4611      	mov	r1, r2
 8000b36:	4618      	mov	r0, r3
 8000b38:	f001 f800 	bl	8001b3c <HAL_RCC_GetClockConfig>
  
  /* Compute TIM6 clock */
  uwTimclock = 2*HAL_RCC_GetPCLK1Freq();
 8000b3c:	f000 ffea 	bl	8001b14 <HAL_RCC_GetPCLK1Freq>
 8000b40:	4603      	mov	r3, r0
 8000b42:	005b      	lsls	r3, r3, #1
 8000b44:	62fb      	str	r3, [r7, #44]	; 0x2c
   
  /* Compute the prescaler value to have TIM6 counter clock equal to 1MHz */
  uwPrescalerValue = (uint32_t) ((uwTimclock / 1000000) - 1);
 8000b46:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8000b48:	4a13      	ldr	r2, [pc, #76]	; (8000b98 <HAL_InitTick+0xa8>)
 8000b4a:	fba2 2303 	umull	r2, r3, r2, r3
 8000b4e:	0c9b      	lsrs	r3, r3, #18
 8000b50:	3b01      	subs	r3, #1
 8000b52:	62bb      	str	r3, [r7, #40]	; 0x28
  
  /* Initialize TIM6 */
  htim6.Instance = TIM6;
 8000b54:	4b11      	ldr	r3, [pc, #68]	; (8000b9c <HAL_InitTick+0xac>)
 8000b56:	4a12      	ldr	r2, [pc, #72]	; (8000ba0 <HAL_InitTick+0xb0>)
 8000b58:	601a      	str	r2, [r3, #0]
  + Period = [(TIM6CLK/1000) - 1]. to have a (1/1000) s time base.
  + Prescaler = (uwTimclock/1000000 - 1) to have a 1MHz counter clock.
  + ClockDivision = 0
  + Counter direction = Up
  */
  htim6.Init.Period = (1000000 / 1000) - 1;
 8000b5a:	4b10      	ldr	r3, [pc, #64]	; (8000b9c <HAL_InitTick+0xac>)
 8000b5c:	f240 32e7 	movw	r2, #999	; 0x3e7
 8000b60:	60da      	str	r2, [r3, #12]
  htim6.Init.Prescaler = uwPrescalerValue;
 8000b62:	4a0e      	ldr	r2, [pc, #56]	; (8000b9c <HAL_InitTick+0xac>)
 8000b64:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8000b66:	6053      	str	r3, [r2, #4]
  htim6.Init.ClockDivision = 0;
 8000b68:	4b0c      	ldr	r3, [pc, #48]	; (8000b9c <HAL_InitTick+0xac>)
 8000b6a:	2200      	movs	r2, #0
 8000b6c:	611a      	str	r2, [r3, #16]
  htim6.Init.CounterMode = TIM_COUNTERMODE_UP;
 8000b6e:	4b0b      	ldr	r3, [pc, #44]	; (8000b9c <HAL_InitTick+0xac>)
 8000b70:	2200      	movs	r2, #0
 8000b72:	609a      	str	r2, [r3, #8]
  if(HAL_TIM_Base_Init(&htim6) == HAL_OK)
 8000b74:	4809      	ldr	r0, [pc, #36]	; (8000b9c <HAL_InitTick+0xac>)
 8000b76:	f001 f813 	bl	8001ba0 <HAL_TIM_Base_Init>
 8000b7a:	4603      	mov	r3, r0
 8000b7c:	2b00      	cmp	r3, #0
 8000b7e:	d104      	bne.n	8000b8a <HAL_InitTick+0x9a>
  {
    /* Start the TIM time Base generation in interrupt mode */
    return HAL_TIM_Base_Start_IT(&htim6);
 8000b80:	4806      	ldr	r0, [pc, #24]	; (8000b9c <HAL_InitTick+0xac>)
 8000b82:	f001 f842 	bl	8001c0a <HAL_TIM_Base_Start_IT>
 8000b86:	4603      	mov	r3, r0
 8000b88:	e000      	b.n	8000b8c <HAL_InitTick+0x9c>
  }
  
  /* Return function status */
  return HAL_ERROR;
 8000b8a:	2301      	movs	r3, #1
}
 8000b8c:	4618      	mov	r0, r3
 8000b8e:	3730      	adds	r7, #48	; 0x30
 8000b90:	46bd      	mov	sp, r7
 8000b92:	bd80      	pop	{r7, pc}
 8000b94:	40023800 	.word	0x40023800
 8000b98:	431bde83 	.word	0x431bde83
 8000b9c:	2001a73c 	.word	0x2001a73c
 8000ba0:	40001000 	.word	0x40001000

08000ba4 <NMI_Handler>:
/******************************************************************************/
/**
  * @brief This function handles Non maskable interrupt.
  */
void NMI_Handler(void)
{
 8000ba4:	b480      	push	{r7}
 8000ba6:	af00      	add	r7, sp, #0

  /* USER CODE END NonMaskableInt_IRQn 0 */
  /* USER CODE BEGIN NonMaskableInt_IRQn 1 */

  /* USER CODE END NonMaskableInt_IRQn 1 */
}
 8000ba8:	bf00      	nop
 8000baa:	46bd      	mov	sp, r7
 8000bac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bb0:	4770      	bx	lr

08000bb2 <HardFault_Handler>:

/**
  * @brief This function handles Hard fault interrupt.
  */
void HardFault_Handler(void)
{
 8000bb2:	b480      	push	{r7}
 8000bb4:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN HardFault_IRQn 0 */

  /* USER CODE END HardFault_IRQn 0 */
  while (1)
 8000bb6:	e7fe      	b.n	8000bb6 <HardFault_Handler+0x4>

08000bb8 <MemManage_Handler>:

/**
  * @brief This function handles Memory management fault.
  */
void MemManage_Handler(void)
{
 8000bb8:	b480      	push	{r7}
 8000bba:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN MemoryManagement_IRQn 0 */

  /* USER CODE END MemoryManagement_IRQn 0 */
  while (1)
 8000bbc:	e7fe      	b.n	8000bbc <MemManage_Handler+0x4>

08000bbe <BusFault_Handler>:

/**
  * @brief This function handles Pre-fetch fault, memory access fault.
  */
void BusFault_Handler(void)
{
 8000bbe:	b480      	push	{r7}
 8000bc0:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN BusFault_IRQn 0 */

  /* USER CODE END BusFault_IRQn 0 */
  while (1)
 8000bc2:	e7fe      	b.n	8000bc2 <BusFault_Handler+0x4>

08000bc4 <UsageFault_Handler>:

/**
  * @brief This function handles Undefined instruction or illegal state.
  */
void UsageFault_Handler(void)
{
 8000bc4:	b480      	push	{r7}
 8000bc6:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN UsageFault_IRQn 0 */

  /* USER CODE END UsageFault_IRQn 0 */
  while (1)
 8000bc8:	e7fe      	b.n	8000bc8 <UsageFault_Handler+0x4>

08000bca <DebugMon_Handler>:

/**
  * @brief This function handles Debug monitor.
  */
void DebugMon_Handler(void)
{
 8000bca:	b480      	push	{r7}
 8000bcc:	af00      	add	r7, sp, #0

  /* USER CODE END DebugMonitor_IRQn 0 */
  /* USER CODE BEGIN DebugMonitor_IRQn 1 */

  /* USER CODE END DebugMonitor_IRQn 1 */
}
 8000bce:	bf00      	nop
 8000bd0:	46bd      	mov	sp, r7
 8000bd2:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000bd6:	4770      	bx	lr

08000bd8 <TIM6_DAC_IRQHandler>:

/**
  * @brief This function handles TIM6 global interrupt, DAC1 and DAC2 underrun error interrupts.
  */
void TIM6_DAC_IRQHandler(void)
{
 8000bd8:	b580      	push	{r7, lr}
 8000bda:	af00      	add	r7, sp, #0
  /* USER CODE BEGIN TIM6_DAC_IRQn 0 */

  /* USER CODE END TIM6_DAC_IRQn 0 */
  HAL_TIM_IRQHandler(&htim6);
 8000bdc:	4802      	ldr	r0, [pc, #8]	; (8000be8 <TIM6_DAC_IRQHandler+0x10>)
 8000bde:	f001 f838 	bl	8001c52 <HAL_TIM_IRQHandler>
  /* USER CODE BEGIN TIM6_DAC_IRQn 1 */

  /* USER CODE END TIM6_DAC_IRQn 1 */
}
 8000be2:	bf00      	nop
 8000be4:	bd80      	pop	{r7, pc}
 8000be6:	bf00      	nop
 8000be8:	2001a73c 	.word	0x2001a73c

08000bec <SystemInit>:
  *         configuration.
  * @param  None
  * @retval None
  */
void SystemInit(void)
{
 8000bec:	b480      	push	{r7}
 8000bee:	af00      	add	r7, sp, #0
  /* FPU settings ------------------------------------------------------------*/
  #if (__FPU_PRESENT == 1) && (__FPU_USED == 1)
    SCB->CPACR |= ((3UL << 10*2)|(3UL << 11*2));  /* set CP10 and CP11 Full Access */
 8000bf0:	4b08      	ldr	r3, [pc, #32]	; (8000c14 <SystemInit+0x28>)
 8000bf2:	f8d3 3088 	ldr.w	r3, [r3, #136]	; 0x88
 8000bf6:	4a07      	ldr	r2, [pc, #28]	; (8000c14 <SystemInit+0x28>)
 8000bf8:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8000bfc:	f8c2 3088 	str.w	r3, [r2, #136]	; 0x88

  /* Configure the Vector Table location add offset address ------------------*/
#ifdef VECT_TAB_SRAM
  SCB->VTOR = SRAM_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal SRAM */
#else
  SCB->VTOR = FLASH_BASE | VECT_TAB_OFFSET; /* Vector Table Relocation in Internal FLASH */
 8000c00:	4b04      	ldr	r3, [pc, #16]	; (8000c14 <SystemInit+0x28>)
 8000c02:	f04f 6200 	mov.w	r2, #134217728	; 0x8000000
 8000c06:	609a      	str	r2, [r3, #8]
#endif
}
 8000c08:	bf00      	nop
 8000c0a:	46bd      	mov	sp, r7
 8000c0c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000c10:	4770      	bx	lr
 8000c12:	bf00      	nop
 8000c14:	e000ed00 	.word	0xe000ed00

08000c18 <Reset_Handler>:

    .section  .text.Reset_Handler
  .weak  Reset_Handler
  .type  Reset_Handler, %function
Reset_Handler:  
  ldr   sp, =_estack     /* set stack pointer */
 8000c18:	f8df d034 	ldr.w	sp, [pc, #52]	; 8000c50 <LoopFillZerobss+0x14>

/* Copy the data segment initializers from flash to SRAM */  
  movs  r1, #0
 8000c1c:	2100      	movs	r1, #0
  b  LoopCopyDataInit
 8000c1e:	e003      	b.n	8000c28 <LoopCopyDataInit>

08000c20 <CopyDataInit>:

CopyDataInit:
  ldr  r3, =_sidata
 8000c20:	4b0c      	ldr	r3, [pc, #48]	; (8000c54 <LoopFillZerobss+0x18>)
  ldr  r3, [r3, r1]
 8000c22:	585b      	ldr	r3, [r3, r1]
  str  r3, [r0, r1]
 8000c24:	5043      	str	r3, [r0, r1]
  adds  r1, r1, #4
 8000c26:	3104      	adds	r1, #4

08000c28 <LoopCopyDataInit>:
    
LoopCopyDataInit:
  ldr  r0, =_sdata
 8000c28:	480b      	ldr	r0, [pc, #44]	; (8000c58 <LoopFillZerobss+0x1c>)
  ldr  r3, =_edata
 8000c2a:	4b0c      	ldr	r3, [pc, #48]	; (8000c5c <LoopFillZerobss+0x20>)
  adds  r2, r0, r1
 8000c2c:	1842      	adds	r2, r0, r1
  cmp  r2, r3
 8000c2e:	429a      	cmp	r2, r3
  bcc  CopyDataInit
 8000c30:	d3f6      	bcc.n	8000c20 <CopyDataInit>
  ldr  r2, =_sbss
 8000c32:	4a0b      	ldr	r2, [pc, #44]	; (8000c60 <LoopFillZerobss+0x24>)
  b  LoopFillZerobss
 8000c34:	e002      	b.n	8000c3c <LoopFillZerobss>

08000c36 <FillZerobss>:
/* Zero fill the bss segment. */  
FillZerobss:
  movs  r3, #0
 8000c36:	2300      	movs	r3, #0
  str  r3, [r2], #4
 8000c38:	f842 3b04 	str.w	r3, [r2], #4

08000c3c <LoopFillZerobss>:
    
LoopFillZerobss:
  ldr  r3, = _ebss
 8000c3c:	4b09      	ldr	r3, [pc, #36]	; (8000c64 <LoopFillZerobss+0x28>)
  cmp  r2, r3
 8000c3e:	429a      	cmp	r2, r3
  bcc  FillZerobss
 8000c40:	d3f9      	bcc.n	8000c36 <FillZerobss>

/* Call the clock system intitialization function.*/
  bl  SystemInit   
 8000c42:	f7ff ffd3 	bl	8000bec <SystemInit>
/* Call static constructors */
    bl __libc_init_array
 8000c46:	f004 ffa1 	bl	8005b8c <__libc_init_array>
/* Call the application's entry point.*/
  bl  main
 8000c4a:	f7ff fc87 	bl	800055c <main>
  bx  lr    
 8000c4e:	4770      	bx	lr
  ldr   sp, =_estack     /* set stack pointer */
 8000c50:	20020000 	.word	0x20020000
  ldr  r3, =_sidata
 8000c54:	08005dc4 	.word	0x08005dc4
  ldr  r0, =_sdata
 8000c58:	20000000 	.word	0x20000000
  ldr  r3, =_edata
 8000c5c:	2000001c 	.word	0x2000001c
  ldr  r2, =_sbss
 8000c60:	2000001c 	.word	0x2000001c
  ldr  r3, = _ebss
 8000c64:	2001a828 	.word	0x2001a828

08000c68 <ADC_IRQHandler>:
 * @retval None       
*/
    .section  .text.Default_Handler,"ax",%progbits
Default_Handler:
Infinite_Loop:
  b  Infinite_Loop
 8000c68:	e7fe      	b.n	8000c68 <ADC_IRQHandler>
	...

08000c6c <HAL_Init>:
  *         need to ensure that the SysTick time base is always set to 1 millisecond
  *         to have correct HAL operation.
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_Init(void)
{
 8000c6c:	b580      	push	{r7, lr}
 8000c6e:	af00      	add	r7, sp, #0
  /* Configure Flash prefetch, Instruction cache, Data cache */ 
#if (INSTRUCTION_CACHE_ENABLE != 0U)
  __HAL_FLASH_INSTRUCTION_CACHE_ENABLE();
 8000c70:	4b0e      	ldr	r3, [pc, #56]	; (8000cac <HAL_Init+0x40>)
 8000c72:	681b      	ldr	r3, [r3, #0]
 8000c74:	4a0d      	ldr	r2, [pc, #52]	; (8000cac <HAL_Init+0x40>)
 8000c76:	f443 7300 	orr.w	r3, r3, #512	; 0x200
 8000c7a:	6013      	str	r3, [r2, #0]
#endif /* INSTRUCTION_CACHE_ENABLE */

#if (DATA_CACHE_ENABLE != 0U)
  __HAL_FLASH_DATA_CACHE_ENABLE();
 8000c7c:	4b0b      	ldr	r3, [pc, #44]	; (8000cac <HAL_Init+0x40>)
 8000c7e:	681b      	ldr	r3, [r3, #0]
 8000c80:	4a0a      	ldr	r2, [pc, #40]	; (8000cac <HAL_Init+0x40>)
 8000c82:	f443 6380 	orr.w	r3, r3, #1024	; 0x400
 8000c86:	6013      	str	r3, [r2, #0]
#endif /* DATA_CACHE_ENABLE */

#if (PREFETCH_ENABLE != 0U)
  __HAL_FLASH_PREFETCH_BUFFER_ENABLE();
 8000c88:	4b08      	ldr	r3, [pc, #32]	; (8000cac <HAL_Init+0x40>)
 8000c8a:	681b      	ldr	r3, [r3, #0]
 8000c8c:	4a07      	ldr	r2, [pc, #28]	; (8000cac <HAL_Init+0x40>)
 8000c8e:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 8000c92:	6013      	str	r3, [r2, #0]
#endif /* PREFETCH_ENABLE */

  /* Set Interrupt Group Priority */
  HAL_NVIC_SetPriorityGrouping(NVIC_PRIORITYGROUP_4);
 8000c94:	2003      	movs	r0, #3
 8000c96:	f000 f8d8 	bl	8000e4a <HAL_NVIC_SetPriorityGrouping>

  /* Use systick as time base source and configure 1ms tick (default clock after Reset is HSI) */
  HAL_InitTick(TICK_INT_PRIORITY);
 8000c9a:	2000      	movs	r0, #0
 8000c9c:	f7ff ff28 	bl	8000af0 <HAL_InitTick>

  /* Init the low level hardware */
  HAL_MspInit();
 8000ca0:	f7ff fefe 	bl	8000aa0 <HAL_MspInit>

  /* Return function status */
  return HAL_OK;
 8000ca4:	2300      	movs	r3, #0
}
 8000ca6:	4618      	mov	r0, r3
 8000ca8:	bd80      	pop	{r7, pc}
 8000caa:	bf00      	nop
 8000cac:	40023c00 	.word	0x40023c00

08000cb0 <HAL_IncTick>:
 * @note This function is declared as __weak to be overwritten in case of other 
  *      implementations in user file.
  * @retval None
  */
__weak void HAL_IncTick(void)
{
 8000cb0:	b480      	push	{r7}
 8000cb2:	af00      	add	r7, sp, #0
  uwTick += uwTickFreq;
 8000cb4:	4b06      	ldr	r3, [pc, #24]	; (8000cd0 <HAL_IncTick+0x20>)
 8000cb6:	781b      	ldrb	r3, [r3, #0]
 8000cb8:	461a      	mov	r2, r3
 8000cba:	4b06      	ldr	r3, [pc, #24]	; (8000cd4 <HAL_IncTick+0x24>)
 8000cbc:	681b      	ldr	r3, [r3, #0]
 8000cbe:	4413      	add	r3, r2
 8000cc0:	4a04      	ldr	r2, [pc, #16]	; (8000cd4 <HAL_IncTick+0x24>)
 8000cc2:	6013      	str	r3, [r2, #0]
}
 8000cc4:	bf00      	nop
 8000cc6:	46bd      	mov	sp, r7
 8000cc8:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ccc:	4770      	bx	lr
 8000cce:	bf00      	nop
 8000cd0:	20000008 	.word	0x20000008
 8000cd4:	2001a77c 	.word	0x2001a77c

08000cd8 <HAL_GetTick>:
  * @note This function is declared as __weak to be overwritten in case of other 
  *       implementations in user file.
  * @retval tick value
  */
__weak uint32_t HAL_GetTick(void)
{
 8000cd8:	b480      	push	{r7}
 8000cda:	af00      	add	r7, sp, #0
  return uwTick;
 8000cdc:	4b03      	ldr	r3, [pc, #12]	; (8000cec <HAL_GetTick+0x14>)
 8000cde:	681b      	ldr	r3, [r3, #0]
}
 8000ce0:	4618      	mov	r0, r3
 8000ce2:	46bd      	mov	sp, r7
 8000ce4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000ce8:	4770      	bx	lr
 8000cea:	bf00      	nop
 8000cec:	2001a77c 	.word	0x2001a77c

08000cf0 <__NVIC_SetPriorityGrouping>:
           In case of a conflict between priority grouping and available
           priority bits (__NVIC_PRIO_BITS), the smallest possible priority group is set.
  \param [in]      PriorityGroup  Priority grouping field.
 */
__STATIC_INLINE void __NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000cf0:	b480      	push	{r7}
 8000cf2:	b085      	sub	sp, #20
 8000cf4:	af00      	add	r7, sp, #0
 8000cf6:	6078      	str	r0, [r7, #4]
  uint32_t reg_value;
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);             /* only values 0..7 are used          */
 8000cf8:	687b      	ldr	r3, [r7, #4]
 8000cfa:	f003 0307 	and.w	r3, r3, #7
 8000cfe:	60fb      	str	r3, [r7, #12]

  reg_value  =  SCB->AIRCR;                                                   /* read old register configuration    */
 8000d00:	4b0c      	ldr	r3, [pc, #48]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d02:	68db      	ldr	r3, [r3, #12]
 8000d04:	60bb      	str	r3, [r7, #8]
  reg_value &= ~((uint32_t)(SCB_AIRCR_VECTKEY_Msk | SCB_AIRCR_PRIGROUP_Msk)); /* clear bits to change               */
 8000d06:	68ba      	ldr	r2, [r7, #8]
 8000d08:	f64f 03ff 	movw	r3, #63743	; 0xf8ff
 8000d0c:	4013      	ands	r3, r2
 8000d0e:	60bb      	str	r3, [r7, #8]
  reg_value  =  (reg_value                                   |
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
                (PriorityGroupTmp << SCB_AIRCR_PRIGROUP_Pos)  );              /* Insert write key and priority group */
 8000d10:	68fb      	ldr	r3, [r7, #12]
 8000d12:	021a      	lsls	r2, r3, #8
                ((uint32_t)0x5FAUL << SCB_AIRCR_VECTKEY_Pos) |
 8000d14:	68bb      	ldr	r3, [r7, #8]
 8000d16:	4313      	orrs	r3, r2
  reg_value  =  (reg_value                                   |
 8000d18:	f043 63bf 	orr.w	r3, r3, #100139008	; 0x5f80000
 8000d1c:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 8000d20:	60bb      	str	r3, [r7, #8]
  SCB->AIRCR =  reg_value;
 8000d22:	4a04      	ldr	r2, [pc, #16]	; (8000d34 <__NVIC_SetPriorityGrouping+0x44>)
 8000d24:	68bb      	ldr	r3, [r7, #8]
 8000d26:	60d3      	str	r3, [r2, #12]
}
 8000d28:	bf00      	nop
 8000d2a:	3714      	adds	r7, #20
 8000d2c:	46bd      	mov	sp, r7
 8000d2e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d32:	4770      	bx	lr
 8000d34:	e000ed00 	.word	0xe000ed00

08000d38 <__NVIC_GetPriorityGrouping>:
  \brief   Get Priority Grouping
  \details Reads the priority grouping field from the NVIC Interrupt Controller.
  \return                Priority grouping field (SCB->AIRCR [10:8] PRIGROUP field).
 */
__STATIC_INLINE uint32_t __NVIC_GetPriorityGrouping(void)
{
 8000d38:	b480      	push	{r7}
 8000d3a:	af00      	add	r7, sp, #0
  return ((uint32_t)((SCB->AIRCR & SCB_AIRCR_PRIGROUP_Msk) >> SCB_AIRCR_PRIGROUP_Pos));
 8000d3c:	4b04      	ldr	r3, [pc, #16]	; (8000d50 <__NVIC_GetPriorityGrouping+0x18>)
 8000d3e:	68db      	ldr	r3, [r3, #12]
 8000d40:	0a1b      	lsrs	r3, r3, #8
 8000d42:	f003 0307 	and.w	r3, r3, #7
}
 8000d46:	4618      	mov	r0, r3
 8000d48:	46bd      	mov	sp, r7
 8000d4a:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d4e:	4770      	bx	lr
 8000d50:	e000ed00 	.word	0xe000ed00

08000d54 <__NVIC_EnableIRQ>:
  \details Enables a device specific interrupt in the NVIC interrupt controller.
  \param [in]      IRQn  Device specific interrupt number.
  \note    IRQn must not be negative.
 */
__STATIC_INLINE void __NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000d54:	b480      	push	{r7}
 8000d56:	b083      	sub	sp, #12
 8000d58:	af00      	add	r7, sp, #0
 8000d5a:	4603      	mov	r3, r0
 8000d5c:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d5e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d62:	2b00      	cmp	r3, #0
 8000d64:	db0b      	blt.n	8000d7e <__NVIC_EnableIRQ+0x2a>
  {
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 8000d66:	79fb      	ldrb	r3, [r7, #7]
 8000d68:	f003 021f 	and.w	r2, r3, #31
 8000d6c:	4907      	ldr	r1, [pc, #28]	; (8000d8c <__NVIC_EnableIRQ+0x38>)
 8000d6e:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000d72:	095b      	lsrs	r3, r3, #5
 8000d74:	2001      	movs	r0, #1
 8000d76:	fa00 f202 	lsl.w	r2, r0, r2
 8000d7a:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
  }
}
 8000d7e:	bf00      	nop
 8000d80:	370c      	adds	r7, #12
 8000d82:	46bd      	mov	sp, r7
 8000d84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000d88:	4770      	bx	lr
 8000d8a:	bf00      	nop
 8000d8c:	e000e100 	.word	0xe000e100

08000d90 <__NVIC_SetPriority>:
  \param [in]      IRQn  Interrupt number.
  \param [in]  priority  Priority to set.
  \note    The priority cannot be set for every processor exception.
 */
__STATIC_INLINE void __NVIC_SetPriority(IRQn_Type IRQn, uint32_t priority)
{
 8000d90:	b480      	push	{r7}
 8000d92:	b083      	sub	sp, #12
 8000d94:	af00      	add	r7, sp, #0
 8000d96:	4603      	mov	r3, r0
 8000d98:	6039      	str	r1, [r7, #0]
 8000d9a:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 8000d9c:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000da0:	2b00      	cmp	r3, #0
 8000da2:	db0a      	blt.n	8000dba <__NVIC_SetPriority+0x2a>
  {
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000da4:	683b      	ldr	r3, [r7, #0]
 8000da6:	b2da      	uxtb	r2, r3
 8000da8:	490c      	ldr	r1, [pc, #48]	; (8000ddc <__NVIC_SetPriority+0x4c>)
 8000daa:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000dae:	0112      	lsls	r2, r2, #4
 8000db0:	b2d2      	uxtb	r2, r2
 8000db2:	440b      	add	r3, r1
 8000db4:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
  }
  else
  {
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
  }
}
 8000db8:	e00a      	b.n	8000dd0 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8000dba:	683b      	ldr	r3, [r7, #0]
 8000dbc:	b2da      	uxtb	r2, r3
 8000dbe:	4908      	ldr	r1, [pc, #32]	; (8000de0 <__NVIC_SetPriority+0x50>)
 8000dc0:	79fb      	ldrb	r3, [r7, #7]
 8000dc2:	f003 030f 	and.w	r3, r3, #15
 8000dc6:	3b04      	subs	r3, #4
 8000dc8:	0112      	lsls	r2, r2, #4
 8000dca:	b2d2      	uxtb	r2, r2
 8000dcc:	440b      	add	r3, r1
 8000dce:	761a      	strb	r2, [r3, #24]
}
 8000dd0:	bf00      	nop
 8000dd2:	370c      	adds	r7, #12
 8000dd4:	46bd      	mov	sp, r7
 8000dd6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000dda:	4770      	bx	lr
 8000ddc:	e000e100 	.word	0xe000e100
 8000de0:	e000ed00 	.word	0xe000ed00

08000de4 <NVIC_EncodePriority>:
  \param [in]   PreemptPriority  Preemptive priority value (starting from 0).
  \param [in]       SubPriority  Subpriority value (starting from 0).
  \return                        Encoded priority. Value can be used in the function \ref NVIC_SetPriority().
 */
__STATIC_INLINE uint32_t NVIC_EncodePriority (uint32_t PriorityGroup, uint32_t PreemptPriority, uint32_t SubPriority)
{
 8000de4:	b480      	push	{r7}
 8000de6:	b089      	sub	sp, #36	; 0x24
 8000de8:	af00      	add	r7, sp, #0
 8000dea:	60f8      	str	r0, [r7, #12]
 8000dec:	60b9      	str	r1, [r7, #8]
 8000dee:	607a      	str	r2, [r7, #4]
  uint32_t PriorityGroupTmp = (PriorityGroup & (uint32_t)0x07UL);   /* only values 0..7 are used          */
 8000df0:	68fb      	ldr	r3, [r7, #12]
 8000df2:	f003 0307 	and.w	r3, r3, #7
 8000df6:	61fb      	str	r3, [r7, #28]
  uint32_t PreemptPriorityBits;
  uint32_t SubPriorityBits;

  PreemptPriorityBits = ((7UL - PriorityGroupTmp) > (uint32_t)(__NVIC_PRIO_BITS)) ? (uint32_t)(__NVIC_PRIO_BITS) : (uint32_t)(7UL - PriorityGroupTmp);
 8000df8:	69fb      	ldr	r3, [r7, #28]
 8000dfa:	f1c3 0307 	rsb	r3, r3, #7
 8000dfe:	2b04      	cmp	r3, #4
 8000e00:	bf28      	it	cs
 8000e02:	2304      	movcs	r3, #4
 8000e04:	61bb      	str	r3, [r7, #24]
  SubPriorityBits     = ((PriorityGroupTmp + (uint32_t)(__NVIC_PRIO_BITS)) < (uint32_t)7UL) ? (uint32_t)0UL : (uint32_t)((PriorityGroupTmp - 7UL) + (uint32_t)(__NVIC_PRIO_BITS));
 8000e06:	69fb      	ldr	r3, [r7, #28]
 8000e08:	3304      	adds	r3, #4
 8000e0a:	2b06      	cmp	r3, #6
 8000e0c:	d902      	bls.n	8000e14 <NVIC_EncodePriority+0x30>
 8000e0e:	69fb      	ldr	r3, [r7, #28]
 8000e10:	3b03      	subs	r3, #3
 8000e12:	e000      	b.n	8000e16 <NVIC_EncodePriority+0x32>
 8000e14:	2300      	movs	r3, #0
 8000e16:	617b      	str	r3, [r7, #20]

  return (
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e18:	f04f 32ff 	mov.w	r2, #4294967295
 8000e1c:	69bb      	ldr	r3, [r7, #24]
 8000e1e:	fa02 f303 	lsl.w	r3, r2, r3
 8000e22:	43da      	mvns	r2, r3
 8000e24:	68bb      	ldr	r3, [r7, #8]
 8000e26:	401a      	ands	r2, r3
 8000e28:	697b      	ldr	r3, [r7, #20]
 8000e2a:	409a      	lsls	r2, r3
           ((SubPriority     & (uint32_t)((1UL << (SubPriorityBits    )) - 1UL)))
 8000e2c:	f04f 31ff 	mov.w	r1, #4294967295
 8000e30:	697b      	ldr	r3, [r7, #20]
 8000e32:	fa01 f303 	lsl.w	r3, r1, r3
 8000e36:	43d9      	mvns	r1, r3
 8000e38:	687b      	ldr	r3, [r7, #4]
 8000e3a:	400b      	ands	r3, r1
           ((PreemptPriority & (uint32_t)((1UL << (PreemptPriorityBits)) - 1UL)) << SubPriorityBits) |
 8000e3c:	4313      	orrs	r3, r2
         );
}
 8000e3e:	4618      	mov	r0, r3
 8000e40:	3724      	adds	r7, #36	; 0x24
 8000e42:	46bd      	mov	sp, r7
 8000e44:	f85d 7b04 	ldr.w	r7, [sp], #4
 8000e48:	4770      	bx	lr

08000e4a <HAL_NVIC_SetPriorityGrouping>:
  * @note   When the NVIC_PriorityGroup_0 is selected, IRQ preemption is no more possible. 
  *         The pending IRQ priority will be managed only by the subpriority. 
  * @retval None
  */
void HAL_NVIC_SetPriorityGrouping(uint32_t PriorityGroup)
{
 8000e4a:	b580      	push	{r7, lr}
 8000e4c:	b082      	sub	sp, #8
 8000e4e:	af00      	add	r7, sp, #0
 8000e50:	6078      	str	r0, [r7, #4]
  /* Check the parameters */
  assert_param(IS_NVIC_PRIORITY_GROUP(PriorityGroup));
  
  /* Set the PRIGROUP[10:8] bits according to the PriorityGroup parameter value */
  NVIC_SetPriorityGrouping(PriorityGroup);
 8000e52:	6878      	ldr	r0, [r7, #4]
 8000e54:	f7ff ff4c 	bl	8000cf0 <__NVIC_SetPriorityGrouping>
}
 8000e58:	bf00      	nop
 8000e5a:	3708      	adds	r7, #8
 8000e5c:	46bd      	mov	sp, r7
 8000e5e:	bd80      	pop	{r7, pc}

08000e60 <HAL_NVIC_SetPriority>:
  *         This parameter can be a value between 0 and 15
  *         A lower priority value indicates a higher priority.          
  * @retval None
  */
void HAL_NVIC_SetPriority(IRQn_Type IRQn, uint32_t PreemptPriority, uint32_t SubPriority)
{ 
 8000e60:	b580      	push	{r7, lr}
 8000e62:	b086      	sub	sp, #24
 8000e64:	af00      	add	r7, sp, #0
 8000e66:	4603      	mov	r3, r0
 8000e68:	60b9      	str	r1, [r7, #8]
 8000e6a:	607a      	str	r2, [r7, #4]
 8000e6c:	73fb      	strb	r3, [r7, #15]
  uint32_t prioritygroup = 0x00U;
 8000e6e:	2300      	movs	r3, #0
 8000e70:	617b      	str	r3, [r7, #20]
  
  /* Check the parameters */
  assert_param(IS_NVIC_SUB_PRIORITY(SubPriority));
  assert_param(IS_NVIC_PREEMPTION_PRIORITY(PreemptPriority));
  
  prioritygroup = NVIC_GetPriorityGrouping();
 8000e72:	f7ff ff61 	bl	8000d38 <__NVIC_GetPriorityGrouping>
 8000e76:	6178      	str	r0, [r7, #20]
  
  NVIC_SetPriority(IRQn, NVIC_EncodePriority(prioritygroup, PreemptPriority, SubPriority));
 8000e78:	687a      	ldr	r2, [r7, #4]
 8000e7a:	68b9      	ldr	r1, [r7, #8]
 8000e7c:	6978      	ldr	r0, [r7, #20]
 8000e7e:	f7ff ffb1 	bl	8000de4 <NVIC_EncodePriority>
 8000e82:	4602      	mov	r2, r0
 8000e84:	f997 300f 	ldrsb.w	r3, [r7, #15]
 8000e88:	4611      	mov	r1, r2
 8000e8a:	4618      	mov	r0, r3
 8000e8c:	f7ff ff80 	bl	8000d90 <__NVIC_SetPriority>
}
 8000e90:	bf00      	nop
 8000e92:	3718      	adds	r7, #24
 8000e94:	46bd      	mov	sp, r7
 8000e96:	bd80      	pop	{r7, pc}

08000e98 <HAL_NVIC_EnableIRQ>:
  *         This parameter can be an enumerator of IRQn_Type enumeration
  *         (For the complete STM32 Devices IRQ Channels list, please refer to the appropriate CMSIS device file (stm32f4xxxx.h))
  * @retval None
  */
void HAL_NVIC_EnableIRQ(IRQn_Type IRQn)
{
 8000e98:	b580      	push	{r7, lr}
 8000e9a:	b082      	sub	sp, #8
 8000e9c:	af00      	add	r7, sp, #0
 8000e9e:	4603      	mov	r3, r0
 8000ea0:	71fb      	strb	r3, [r7, #7]
  /* Check the parameters */
  assert_param(IS_NVIC_DEVICE_IRQ(IRQn));
  
  /* Enable interrupt */
  NVIC_EnableIRQ(IRQn);
 8000ea2:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8000ea6:	4618      	mov	r0, r3
 8000ea8:	f7ff ff54 	bl	8000d54 <__NVIC_EnableIRQ>
}
 8000eac:	bf00      	nop
 8000eae:	3708      	adds	r7, #8
 8000eb0:	46bd      	mov	sp, r7
 8000eb2:	bd80      	pop	{r7, pc}

08000eb4 <HAL_GPIO_Init>:
  * @param  GPIO_Init pointer to a GPIO_InitTypeDef structure that contains
  *         the configuration information for the specified GPIO peripheral.
  * @retval None
  */
void HAL_GPIO_Init(GPIO_TypeDef  *GPIOx, GPIO_InitTypeDef *GPIO_Init)
{
 8000eb4:	b480      	push	{r7}
 8000eb6:	b089      	sub	sp, #36	; 0x24
 8000eb8:	af00      	add	r7, sp, #0
 8000eba:	6078      	str	r0, [r7, #4]
 8000ebc:	6039      	str	r1, [r7, #0]
  uint32_t position;
  uint32_t ioposition = 0x00U;
 8000ebe:	2300      	movs	r3, #0
 8000ec0:	617b      	str	r3, [r7, #20]
  uint32_t iocurrent = 0x00U;
 8000ec2:	2300      	movs	r3, #0
 8000ec4:	613b      	str	r3, [r7, #16]
  uint32_t temp = 0x00U;
 8000ec6:	2300      	movs	r3, #0
 8000ec8:	61bb      	str	r3, [r7, #24]
  assert_param(IS_GPIO_PIN(GPIO_Init->Pin));
  assert_param(IS_GPIO_MODE(GPIO_Init->Mode));
  assert_param(IS_GPIO_PULL(GPIO_Init->Pull));

  /* Configure the port pins */
  for(position = 0U; position < GPIO_NUMBER; position++)
 8000eca:	2300      	movs	r3, #0
 8000ecc:	61fb      	str	r3, [r7, #28]
 8000ece:	e16b      	b.n	80011a8 <HAL_GPIO_Init+0x2f4>
  {
    /* Get the IO position */
    ioposition = 0x01U << position;
 8000ed0:	2201      	movs	r2, #1
 8000ed2:	69fb      	ldr	r3, [r7, #28]
 8000ed4:	fa02 f303 	lsl.w	r3, r2, r3
 8000ed8:	617b      	str	r3, [r7, #20]
    /* Get the current IO position */
    iocurrent = (uint32_t)(GPIO_Init->Pin) & ioposition;
 8000eda:	683b      	ldr	r3, [r7, #0]
 8000edc:	681b      	ldr	r3, [r3, #0]
 8000ede:	697a      	ldr	r2, [r7, #20]
 8000ee0:	4013      	ands	r3, r2
 8000ee2:	613b      	str	r3, [r7, #16]

    if(iocurrent == ioposition)
 8000ee4:	693a      	ldr	r2, [r7, #16]
 8000ee6:	697b      	ldr	r3, [r7, #20]
 8000ee8:	429a      	cmp	r2, r3
 8000eea:	f040 815a 	bne.w	80011a2 <HAL_GPIO_Init+0x2ee>
    {
      /*--------------------- GPIO Mode Configuration ------------------------*/
      /* In case of Output or Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000eee:	683b      	ldr	r3, [r7, #0]
 8000ef0:	685b      	ldr	r3, [r3, #4]
 8000ef2:	2b01      	cmp	r3, #1
 8000ef4:	d00b      	beq.n	8000f0e <HAL_GPIO_Init+0x5a>
 8000ef6:	683b      	ldr	r3, [r7, #0]
 8000ef8:	685b      	ldr	r3, [r3, #4]
 8000efa:	2b02      	cmp	r3, #2
 8000efc:	d007      	beq.n	8000f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000efe:	683b      	ldr	r3, [r7, #0]
 8000f00:	685b      	ldr	r3, [r3, #4]
      if((GPIO_Init->Mode == GPIO_MODE_OUTPUT_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_PP) ||
 8000f02:	2b11      	cmp	r3, #17
 8000f04:	d003      	beq.n	8000f0e <HAL_GPIO_Init+0x5a>
         (GPIO_Init->Mode == GPIO_MODE_OUTPUT_OD) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000f06:	683b      	ldr	r3, [r7, #0]
 8000f08:	685b      	ldr	r3, [r3, #4]
 8000f0a:	2b12      	cmp	r3, #18
 8000f0c:	d130      	bne.n	8000f70 <HAL_GPIO_Init+0xbc>
      {
        /* Check the Speed parameter */
        assert_param(IS_GPIO_SPEED(GPIO_Init->Speed));
        /* Configure the IO Speed */
        temp = GPIOx->OSPEEDR; 
 8000f0e:	687b      	ldr	r3, [r7, #4]
 8000f10:	689b      	ldr	r3, [r3, #8]
 8000f12:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OSPEEDER_OSPEEDR0 << (position * 2U));
 8000f14:	69fb      	ldr	r3, [r7, #28]
 8000f16:	005b      	lsls	r3, r3, #1
 8000f18:	2203      	movs	r2, #3
 8000f1a:	fa02 f303 	lsl.w	r3, r2, r3
 8000f1e:	43db      	mvns	r3, r3
 8000f20:	69ba      	ldr	r2, [r7, #24]
 8000f22:	4013      	ands	r3, r2
 8000f24:	61bb      	str	r3, [r7, #24]
        temp |= (GPIO_Init->Speed << (position * 2U));
 8000f26:	683b      	ldr	r3, [r7, #0]
 8000f28:	68da      	ldr	r2, [r3, #12]
 8000f2a:	69fb      	ldr	r3, [r7, #28]
 8000f2c:	005b      	lsls	r3, r3, #1
 8000f2e:	fa02 f303 	lsl.w	r3, r2, r3
 8000f32:	69ba      	ldr	r2, [r7, #24]
 8000f34:	4313      	orrs	r3, r2
 8000f36:	61bb      	str	r3, [r7, #24]
        GPIOx->OSPEEDR = temp;
 8000f38:	687b      	ldr	r3, [r7, #4]
 8000f3a:	69ba      	ldr	r2, [r7, #24]
 8000f3c:	609a      	str	r2, [r3, #8]

        /* Configure the IO Output Type */
        temp = GPIOx->OTYPER;
 8000f3e:	687b      	ldr	r3, [r7, #4]
 8000f40:	685b      	ldr	r3, [r3, #4]
 8000f42:	61bb      	str	r3, [r7, #24]
        temp &= ~(GPIO_OTYPER_OT_0 << position) ;
 8000f44:	2201      	movs	r2, #1
 8000f46:	69fb      	ldr	r3, [r7, #28]
 8000f48:	fa02 f303 	lsl.w	r3, r2, r3
 8000f4c:	43db      	mvns	r3, r3
 8000f4e:	69ba      	ldr	r2, [r7, #24]
 8000f50:	4013      	ands	r3, r2
 8000f52:	61bb      	str	r3, [r7, #24]
        temp |= (((GPIO_Init->Mode & GPIO_OUTPUT_TYPE) >> 4U) << position);
 8000f54:	683b      	ldr	r3, [r7, #0]
 8000f56:	685b      	ldr	r3, [r3, #4]
 8000f58:	091b      	lsrs	r3, r3, #4
 8000f5a:	f003 0201 	and.w	r2, r3, #1
 8000f5e:	69fb      	ldr	r3, [r7, #28]
 8000f60:	fa02 f303 	lsl.w	r3, r2, r3
 8000f64:	69ba      	ldr	r2, [r7, #24]
 8000f66:	4313      	orrs	r3, r2
 8000f68:	61bb      	str	r3, [r7, #24]
        GPIOx->OTYPER = temp;
 8000f6a:	687b      	ldr	r3, [r7, #4]
 8000f6c:	69ba      	ldr	r2, [r7, #24]
 8000f6e:	605a      	str	r2, [r3, #4]
       }

      /* Activate the Pull-up or Pull down resistor for the current IO */
      temp = GPIOx->PUPDR;
 8000f70:	687b      	ldr	r3, [r7, #4]
 8000f72:	68db      	ldr	r3, [r3, #12]
 8000f74:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_PUPDR_PUPDR0 << (position * 2U));
 8000f76:	69fb      	ldr	r3, [r7, #28]
 8000f78:	005b      	lsls	r3, r3, #1
 8000f7a:	2203      	movs	r2, #3
 8000f7c:	fa02 f303 	lsl.w	r3, r2, r3
 8000f80:	43db      	mvns	r3, r3
 8000f82:	69ba      	ldr	r2, [r7, #24]
 8000f84:	4013      	ands	r3, r2
 8000f86:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Pull) << (position * 2U));
 8000f88:	683b      	ldr	r3, [r7, #0]
 8000f8a:	689a      	ldr	r2, [r3, #8]
 8000f8c:	69fb      	ldr	r3, [r7, #28]
 8000f8e:	005b      	lsls	r3, r3, #1
 8000f90:	fa02 f303 	lsl.w	r3, r2, r3
 8000f94:	69ba      	ldr	r2, [r7, #24]
 8000f96:	4313      	orrs	r3, r2
 8000f98:	61bb      	str	r3, [r7, #24]
      GPIOx->PUPDR = temp;
 8000f9a:	687b      	ldr	r3, [r7, #4]
 8000f9c:	69ba      	ldr	r2, [r7, #24]
 8000f9e:	60da      	str	r2, [r3, #12]

      /* In case of Alternate function mode selection */
      if((GPIO_Init->Mode == GPIO_MODE_AF_PP) || (GPIO_Init->Mode == GPIO_MODE_AF_OD))
 8000fa0:	683b      	ldr	r3, [r7, #0]
 8000fa2:	685b      	ldr	r3, [r3, #4]
 8000fa4:	2b02      	cmp	r3, #2
 8000fa6:	d003      	beq.n	8000fb0 <HAL_GPIO_Init+0xfc>
 8000fa8:	683b      	ldr	r3, [r7, #0]
 8000faa:	685b      	ldr	r3, [r3, #4]
 8000fac:	2b12      	cmp	r3, #18
 8000fae:	d123      	bne.n	8000ff8 <HAL_GPIO_Init+0x144>
      {
        /* Check the Alternate function parameter */
        assert_param(IS_GPIO_AF(GPIO_Init->Alternate));
        /* Configure Alternate function mapped with the current IO */
        temp = GPIOx->AFR[position >> 3U];
 8000fb0:	69fb      	ldr	r3, [r7, #28]
 8000fb2:	08da      	lsrs	r2, r3, #3
 8000fb4:	687b      	ldr	r3, [r7, #4]
 8000fb6:	3208      	adds	r2, #8
 8000fb8:	f853 3022 	ldr.w	r3, [r3, r2, lsl #2]
 8000fbc:	61bb      	str	r3, [r7, #24]
        temp &= ~(0xFU << ((uint32_t)(position & 0x07U) * 4U)) ;
 8000fbe:	69fb      	ldr	r3, [r7, #28]
 8000fc0:	f003 0307 	and.w	r3, r3, #7
 8000fc4:	009b      	lsls	r3, r3, #2
 8000fc6:	220f      	movs	r2, #15
 8000fc8:	fa02 f303 	lsl.w	r3, r2, r3
 8000fcc:	43db      	mvns	r3, r3
 8000fce:	69ba      	ldr	r2, [r7, #24]
 8000fd0:	4013      	ands	r3, r2
 8000fd2:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_Init->Alternate) << (((uint32_t)position & 0x07U) * 4U));
 8000fd4:	683b      	ldr	r3, [r7, #0]
 8000fd6:	691a      	ldr	r2, [r3, #16]
 8000fd8:	69fb      	ldr	r3, [r7, #28]
 8000fda:	f003 0307 	and.w	r3, r3, #7
 8000fde:	009b      	lsls	r3, r3, #2
 8000fe0:	fa02 f303 	lsl.w	r3, r2, r3
 8000fe4:	69ba      	ldr	r2, [r7, #24]
 8000fe6:	4313      	orrs	r3, r2
 8000fe8:	61bb      	str	r3, [r7, #24]
        GPIOx->AFR[position >> 3U] = temp;
 8000fea:	69fb      	ldr	r3, [r7, #28]
 8000fec:	08da      	lsrs	r2, r3, #3
 8000fee:	687b      	ldr	r3, [r7, #4]
 8000ff0:	3208      	adds	r2, #8
 8000ff2:	69b9      	ldr	r1, [r7, #24]
 8000ff4:	f843 1022 	str.w	r1, [r3, r2, lsl #2]
      }

      /* Configure IO Direction mode (Input, Output, Alternate or Analog) */
      temp = GPIOx->MODER;
 8000ff8:	687b      	ldr	r3, [r7, #4]
 8000ffa:	681b      	ldr	r3, [r3, #0]
 8000ffc:	61bb      	str	r3, [r7, #24]
      temp &= ~(GPIO_MODER_MODER0 << (position * 2U));
 8000ffe:	69fb      	ldr	r3, [r7, #28]
 8001000:	005b      	lsls	r3, r3, #1
 8001002:	2203      	movs	r2, #3
 8001004:	fa02 f303 	lsl.w	r3, r2, r3
 8001008:	43db      	mvns	r3, r3
 800100a:	69ba      	ldr	r2, [r7, #24]
 800100c:	4013      	ands	r3, r2
 800100e:	61bb      	str	r3, [r7, #24]
      temp |= ((GPIO_Init->Mode & GPIO_MODE) << (position * 2U));
 8001010:	683b      	ldr	r3, [r7, #0]
 8001012:	685b      	ldr	r3, [r3, #4]
 8001014:	f003 0203 	and.w	r2, r3, #3
 8001018:	69fb      	ldr	r3, [r7, #28]
 800101a:	005b      	lsls	r3, r3, #1
 800101c:	fa02 f303 	lsl.w	r3, r2, r3
 8001020:	69ba      	ldr	r2, [r7, #24]
 8001022:	4313      	orrs	r3, r2
 8001024:	61bb      	str	r3, [r7, #24]
      GPIOx->MODER = temp;
 8001026:	687b      	ldr	r3, [r7, #4]
 8001028:	69ba      	ldr	r2, [r7, #24]
 800102a:	601a      	str	r2, [r3, #0]

      /*--------------------- EXTI Mode Configuration ------------------------*/
      /* Configure the External Interrupt or event for the current IO */
      if((GPIO_Init->Mode & EXTI_MODE) == EXTI_MODE)
 800102c:	683b      	ldr	r3, [r7, #0]
 800102e:	685b      	ldr	r3, [r3, #4]
 8001030:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 8001034:	2b00      	cmp	r3, #0
 8001036:	f000 80b4 	beq.w	80011a2 <HAL_GPIO_Init+0x2ee>
      {
        /* Enable SYSCFG Clock */
        __HAL_RCC_SYSCFG_CLK_ENABLE();
 800103a:	2300      	movs	r3, #0
 800103c:	60fb      	str	r3, [r7, #12]
 800103e:	4b60      	ldr	r3, [pc, #384]	; (80011c0 <HAL_GPIO_Init+0x30c>)
 8001040:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 8001042:	4a5f      	ldr	r2, [pc, #380]	; (80011c0 <HAL_GPIO_Init+0x30c>)
 8001044:	f443 4380 	orr.w	r3, r3, #16384	; 0x4000
 8001048:	6453      	str	r3, [r2, #68]	; 0x44
 800104a:	4b5d      	ldr	r3, [pc, #372]	; (80011c0 <HAL_GPIO_Init+0x30c>)
 800104c:	6c5b      	ldr	r3, [r3, #68]	; 0x44
 800104e:	f403 4380 	and.w	r3, r3, #16384	; 0x4000
 8001052:	60fb      	str	r3, [r7, #12]
 8001054:	68fb      	ldr	r3, [r7, #12]

        temp = SYSCFG->EXTICR[position >> 2U];
 8001056:	4a5b      	ldr	r2, [pc, #364]	; (80011c4 <HAL_GPIO_Init+0x310>)
 8001058:	69fb      	ldr	r3, [r7, #28]
 800105a:	089b      	lsrs	r3, r3, #2
 800105c:	3302      	adds	r3, #2
 800105e:	f852 3023 	ldr.w	r3, [r2, r3, lsl #2]
 8001062:	61bb      	str	r3, [r7, #24]
        temp &= ~(0x0FU << (4U * (position & 0x03U)));
 8001064:	69fb      	ldr	r3, [r7, #28]
 8001066:	f003 0303 	and.w	r3, r3, #3
 800106a:	009b      	lsls	r3, r3, #2
 800106c:	220f      	movs	r2, #15
 800106e:	fa02 f303 	lsl.w	r3, r2, r3
 8001072:	43db      	mvns	r3, r3
 8001074:	69ba      	ldr	r2, [r7, #24]
 8001076:	4013      	ands	r3, r2
 8001078:	61bb      	str	r3, [r7, #24]
        temp |= ((uint32_t)(GPIO_GET_INDEX(GPIOx)) << (4U * (position & 0x03U)));
 800107a:	687b      	ldr	r3, [r7, #4]
 800107c:	4a52      	ldr	r2, [pc, #328]	; (80011c8 <HAL_GPIO_Init+0x314>)
 800107e:	4293      	cmp	r3, r2
 8001080:	d02b      	beq.n	80010da <HAL_GPIO_Init+0x226>
 8001082:	687b      	ldr	r3, [r7, #4]
 8001084:	4a51      	ldr	r2, [pc, #324]	; (80011cc <HAL_GPIO_Init+0x318>)
 8001086:	4293      	cmp	r3, r2
 8001088:	d025      	beq.n	80010d6 <HAL_GPIO_Init+0x222>
 800108a:	687b      	ldr	r3, [r7, #4]
 800108c:	4a50      	ldr	r2, [pc, #320]	; (80011d0 <HAL_GPIO_Init+0x31c>)
 800108e:	4293      	cmp	r3, r2
 8001090:	d01f      	beq.n	80010d2 <HAL_GPIO_Init+0x21e>
 8001092:	687b      	ldr	r3, [r7, #4]
 8001094:	4a4f      	ldr	r2, [pc, #316]	; (80011d4 <HAL_GPIO_Init+0x320>)
 8001096:	4293      	cmp	r3, r2
 8001098:	d019      	beq.n	80010ce <HAL_GPIO_Init+0x21a>
 800109a:	687b      	ldr	r3, [r7, #4]
 800109c:	4a4e      	ldr	r2, [pc, #312]	; (80011d8 <HAL_GPIO_Init+0x324>)
 800109e:	4293      	cmp	r3, r2
 80010a0:	d013      	beq.n	80010ca <HAL_GPIO_Init+0x216>
 80010a2:	687b      	ldr	r3, [r7, #4]
 80010a4:	4a4d      	ldr	r2, [pc, #308]	; (80011dc <HAL_GPIO_Init+0x328>)
 80010a6:	4293      	cmp	r3, r2
 80010a8:	d00d      	beq.n	80010c6 <HAL_GPIO_Init+0x212>
 80010aa:	687b      	ldr	r3, [r7, #4]
 80010ac:	4a4c      	ldr	r2, [pc, #304]	; (80011e0 <HAL_GPIO_Init+0x32c>)
 80010ae:	4293      	cmp	r3, r2
 80010b0:	d007      	beq.n	80010c2 <HAL_GPIO_Init+0x20e>
 80010b2:	687b      	ldr	r3, [r7, #4]
 80010b4:	4a4b      	ldr	r2, [pc, #300]	; (80011e4 <HAL_GPIO_Init+0x330>)
 80010b6:	4293      	cmp	r3, r2
 80010b8:	d101      	bne.n	80010be <HAL_GPIO_Init+0x20a>
 80010ba:	2307      	movs	r3, #7
 80010bc:	e00e      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010be:	2308      	movs	r3, #8
 80010c0:	e00c      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010c2:	2306      	movs	r3, #6
 80010c4:	e00a      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010c6:	2305      	movs	r3, #5
 80010c8:	e008      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010ca:	2304      	movs	r3, #4
 80010cc:	e006      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010ce:	2303      	movs	r3, #3
 80010d0:	e004      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010d2:	2302      	movs	r3, #2
 80010d4:	e002      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010d6:	2301      	movs	r3, #1
 80010d8:	e000      	b.n	80010dc <HAL_GPIO_Init+0x228>
 80010da:	2300      	movs	r3, #0
 80010dc:	69fa      	ldr	r2, [r7, #28]
 80010de:	f002 0203 	and.w	r2, r2, #3
 80010e2:	0092      	lsls	r2, r2, #2
 80010e4:	4093      	lsls	r3, r2
 80010e6:	69ba      	ldr	r2, [r7, #24]
 80010e8:	4313      	orrs	r3, r2
 80010ea:	61bb      	str	r3, [r7, #24]
        SYSCFG->EXTICR[position >> 2U] = temp;
 80010ec:	4935      	ldr	r1, [pc, #212]	; (80011c4 <HAL_GPIO_Init+0x310>)
 80010ee:	69fb      	ldr	r3, [r7, #28]
 80010f0:	089b      	lsrs	r3, r3, #2
 80010f2:	3302      	adds	r3, #2
 80010f4:	69ba      	ldr	r2, [r7, #24]
 80010f6:	f841 2023 	str.w	r2, [r1, r3, lsl #2]

        /* Clear EXTI line configuration */
        temp = EXTI->IMR;
 80010fa:	4b3b      	ldr	r3, [pc, #236]	; (80011e8 <HAL_GPIO_Init+0x334>)
 80010fc:	681b      	ldr	r3, [r3, #0]
 80010fe:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001100:	693b      	ldr	r3, [r7, #16]
 8001102:	43db      	mvns	r3, r3
 8001104:	69ba      	ldr	r2, [r7, #24]
 8001106:	4013      	ands	r3, r2
 8001108:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_IT) == GPIO_MODE_IT)
 800110a:	683b      	ldr	r3, [r7, #0]
 800110c:	685b      	ldr	r3, [r3, #4]
 800110e:	f403 3380 	and.w	r3, r3, #65536	; 0x10000
 8001112:	2b00      	cmp	r3, #0
 8001114:	d003      	beq.n	800111e <HAL_GPIO_Init+0x26a>
        {
          temp |= iocurrent;
 8001116:	69ba      	ldr	r2, [r7, #24]
 8001118:	693b      	ldr	r3, [r7, #16]
 800111a:	4313      	orrs	r3, r2
 800111c:	61bb      	str	r3, [r7, #24]
        }
        EXTI->IMR = temp;
 800111e:	4a32      	ldr	r2, [pc, #200]	; (80011e8 <HAL_GPIO_Init+0x334>)
 8001120:	69bb      	ldr	r3, [r7, #24]
 8001122:	6013      	str	r3, [r2, #0]

        temp = EXTI->EMR;
 8001124:	4b30      	ldr	r3, [pc, #192]	; (80011e8 <HAL_GPIO_Init+0x334>)
 8001126:	685b      	ldr	r3, [r3, #4]
 8001128:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800112a:	693b      	ldr	r3, [r7, #16]
 800112c:	43db      	mvns	r3, r3
 800112e:	69ba      	ldr	r2, [r7, #24]
 8001130:	4013      	ands	r3, r2
 8001132:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & GPIO_MODE_EVT) == GPIO_MODE_EVT)
 8001134:	683b      	ldr	r3, [r7, #0]
 8001136:	685b      	ldr	r3, [r3, #4]
 8001138:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800113c:	2b00      	cmp	r3, #0
 800113e:	d003      	beq.n	8001148 <HAL_GPIO_Init+0x294>
        {
          temp |= iocurrent;
 8001140:	69ba      	ldr	r2, [r7, #24]
 8001142:	693b      	ldr	r3, [r7, #16]
 8001144:	4313      	orrs	r3, r2
 8001146:	61bb      	str	r3, [r7, #24]
        }
        EXTI->EMR = temp;
 8001148:	4a27      	ldr	r2, [pc, #156]	; (80011e8 <HAL_GPIO_Init+0x334>)
 800114a:	69bb      	ldr	r3, [r7, #24]
 800114c:	6053      	str	r3, [r2, #4]

        /* Clear Rising Falling edge configuration */
        temp = EXTI->RTSR;
 800114e:	4b26      	ldr	r3, [pc, #152]	; (80011e8 <HAL_GPIO_Init+0x334>)
 8001150:	689b      	ldr	r3, [r3, #8]
 8001152:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 8001154:	693b      	ldr	r3, [r7, #16]
 8001156:	43db      	mvns	r3, r3
 8001158:	69ba      	ldr	r2, [r7, #24]
 800115a:	4013      	ands	r3, r2
 800115c:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & RISING_EDGE) == RISING_EDGE)
 800115e:	683b      	ldr	r3, [r7, #0]
 8001160:	685b      	ldr	r3, [r3, #4]
 8001162:	f403 1380 	and.w	r3, r3, #1048576	; 0x100000
 8001166:	2b00      	cmp	r3, #0
 8001168:	d003      	beq.n	8001172 <HAL_GPIO_Init+0x2be>
        {
          temp |= iocurrent;
 800116a:	69ba      	ldr	r2, [r7, #24]
 800116c:	693b      	ldr	r3, [r7, #16]
 800116e:	4313      	orrs	r3, r2
 8001170:	61bb      	str	r3, [r7, #24]
        }
        EXTI->RTSR = temp;
 8001172:	4a1d      	ldr	r2, [pc, #116]	; (80011e8 <HAL_GPIO_Init+0x334>)
 8001174:	69bb      	ldr	r3, [r7, #24]
 8001176:	6093      	str	r3, [r2, #8]

        temp = EXTI->FTSR;
 8001178:	4b1b      	ldr	r3, [pc, #108]	; (80011e8 <HAL_GPIO_Init+0x334>)
 800117a:	68db      	ldr	r3, [r3, #12]
 800117c:	61bb      	str	r3, [r7, #24]
        temp &= ~((uint32_t)iocurrent);
 800117e:	693b      	ldr	r3, [r7, #16]
 8001180:	43db      	mvns	r3, r3
 8001182:	69ba      	ldr	r2, [r7, #24]
 8001184:	4013      	ands	r3, r2
 8001186:	61bb      	str	r3, [r7, #24]
        if((GPIO_Init->Mode & FALLING_EDGE) == FALLING_EDGE)
 8001188:	683b      	ldr	r3, [r7, #0]
 800118a:	685b      	ldr	r3, [r3, #4]
 800118c:	f403 1300 	and.w	r3, r3, #2097152	; 0x200000
 8001190:	2b00      	cmp	r3, #0
 8001192:	d003      	beq.n	800119c <HAL_GPIO_Init+0x2e8>
        {
          temp |= iocurrent;
 8001194:	69ba      	ldr	r2, [r7, #24]
 8001196:	693b      	ldr	r3, [r7, #16]
 8001198:	4313      	orrs	r3, r2
 800119a:	61bb      	str	r3, [r7, #24]
        }
        EXTI->FTSR = temp;
 800119c:	4a12      	ldr	r2, [pc, #72]	; (80011e8 <HAL_GPIO_Init+0x334>)
 800119e:	69bb      	ldr	r3, [r7, #24]
 80011a0:	60d3      	str	r3, [r2, #12]
  for(position = 0U; position < GPIO_NUMBER; position++)
 80011a2:	69fb      	ldr	r3, [r7, #28]
 80011a4:	3301      	adds	r3, #1
 80011a6:	61fb      	str	r3, [r7, #28]
 80011a8:	69fb      	ldr	r3, [r7, #28]
 80011aa:	2b0f      	cmp	r3, #15
 80011ac:	f67f ae90 	bls.w	8000ed0 <HAL_GPIO_Init+0x1c>
      }
    }
  }
}
 80011b0:	bf00      	nop
 80011b2:	bf00      	nop
 80011b4:	3724      	adds	r7, #36	; 0x24
 80011b6:	46bd      	mov	sp, r7
 80011b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80011bc:	4770      	bx	lr
 80011be:	bf00      	nop
 80011c0:	40023800 	.word	0x40023800
 80011c4:	40013800 	.word	0x40013800
 80011c8:	40020000 	.word	0x40020000
 80011cc:	40020400 	.word	0x40020400
 80011d0:	40020800 	.word	0x40020800
 80011d4:	40020c00 	.word	0x40020c00
 80011d8:	40021000 	.word	0x40021000
 80011dc:	40021400 	.word	0x40021400
 80011e0:	40021800 	.word	0x40021800
 80011e4:	40021c00 	.word	0x40021c00
 80011e8:	40013c00 	.word	0x40013c00

080011ec <HAL_GPIO_WritePin>:
  *            @arg GPIO_PIN_RESET: to clear the port pin
  *            @arg GPIO_PIN_SET: to set the port pin
  * @retval None
  */
void HAL_GPIO_WritePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin, GPIO_PinState PinState)
{
 80011ec:	b480      	push	{r7}
 80011ee:	b083      	sub	sp, #12
 80011f0:	af00      	add	r7, sp, #0
 80011f2:	6078      	str	r0, [r7, #4]
 80011f4:	460b      	mov	r3, r1
 80011f6:	807b      	strh	r3, [r7, #2]
 80011f8:	4613      	mov	r3, r2
 80011fa:	707b      	strb	r3, [r7, #1]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));
  assert_param(IS_GPIO_PIN_ACTION(PinState));

  if(PinState != GPIO_PIN_RESET)
 80011fc:	787b      	ldrb	r3, [r7, #1]
 80011fe:	2b00      	cmp	r3, #0
 8001200:	d003      	beq.n	800120a <HAL_GPIO_WritePin+0x1e>
  {
    GPIOx->BSRR = GPIO_Pin;
 8001202:	887a      	ldrh	r2, [r7, #2]
 8001204:	687b      	ldr	r3, [r7, #4]
 8001206:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
  }
}
 8001208:	e003      	b.n	8001212 <HAL_GPIO_WritePin+0x26>
    GPIOx->BSRR = (uint32_t)GPIO_Pin << 16U;
 800120a:	887b      	ldrh	r3, [r7, #2]
 800120c:	041a      	lsls	r2, r3, #16
 800120e:	687b      	ldr	r3, [r7, #4]
 8001210:	619a      	str	r2, [r3, #24]
}
 8001212:	bf00      	nop
 8001214:	370c      	adds	r7, #12
 8001216:	46bd      	mov	sp, r7
 8001218:	f85d 7b04 	ldr.w	r7, [sp], #4
 800121c:	4770      	bx	lr

0800121e <HAL_GPIO_TogglePin>:
  *                      x can be (A..I) to select the GPIO peripheral for STM32F40XX and STM32F427X devices.
  * @param  GPIO_Pin Specifies the pins to be toggled.
  * @retval None
  */
void HAL_GPIO_TogglePin(GPIO_TypeDef* GPIOx, uint16_t GPIO_Pin)
{
 800121e:	b480      	push	{r7}
 8001220:	b083      	sub	sp, #12
 8001222:	af00      	add	r7, sp, #0
 8001224:	6078      	str	r0, [r7, #4]
 8001226:	460b      	mov	r3, r1
 8001228:	807b      	strh	r3, [r7, #2]
  /* Check the parameters */
  assert_param(IS_GPIO_PIN(GPIO_Pin));

  if ((GPIOx->ODR & GPIO_Pin) == GPIO_Pin)
 800122a:	687b      	ldr	r3, [r7, #4]
 800122c:	695a      	ldr	r2, [r3, #20]
 800122e:	887b      	ldrh	r3, [r7, #2]
 8001230:	401a      	ands	r2, r3
 8001232:	887b      	ldrh	r3, [r7, #2]
 8001234:	429a      	cmp	r2, r3
 8001236:	d104      	bne.n	8001242 <HAL_GPIO_TogglePin+0x24>
  {
    GPIOx->BSRR = (uint32_t)GPIO_Pin << GPIO_NUMBER;
 8001238:	887b      	ldrh	r3, [r7, #2]
 800123a:	041a      	lsls	r2, r3, #16
 800123c:	687b      	ldr	r3, [r7, #4]
 800123e:	619a      	str	r2, [r3, #24]
  }
  else
  {
    GPIOx->BSRR = GPIO_Pin;
  }
}
 8001240:	e002      	b.n	8001248 <HAL_GPIO_TogglePin+0x2a>
    GPIOx->BSRR = GPIO_Pin;
 8001242:	887a      	ldrh	r2, [r7, #2]
 8001244:	687b      	ldr	r3, [r7, #4]
 8001246:	619a      	str	r2, [r3, #24]
}
 8001248:	bf00      	nop
 800124a:	370c      	adds	r7, #12
 800124c:	46bd      	mov	sp, r7
 800124e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001252:	4770      	bx	lr

08001254 <HAL_PWR_EnterSLEEPMode>:
  *            @arg PWR_SLEEPENTRY_WFI: enter SLEEP mode with WFI instruction
  *            @arg PWR_SLEEPENTRY_WFE: enter SLEEP mode with WFE instruction
  * @retval None
  */
void HAL_PWR_EnterSLEEPMode(uint32_t Regulator, uint8_t SLEEPEntry)
{
 8001254:	b480      	push	{r7}
 8001256:	b083      	sub	sp, #12
 8001258:	af00      	add	r7, sp, #0
 800125a:	6078      	str	r0, [r7, #4]
 800125c:	460b      	mov	r3, r1
 800125e:	70fb      	strb	r3, [r7, #3]
  /* Check the parameters */
  assert_param(IS_PWR_REGULATOR(Regulator));
  assert_param(IS_PWR_SLEEP_ENTRY(SLEEPEntry));

  /* Clear SLEEPDEEP bit of Cortex System Control Register */
  CLEAR_BIT(SCB->SCR, ((uint32_t)SCB_SCR_SLEEPDEEP_Msk));
 8001260:	4b09      	ldr	r3, [pc, #36]	; (8001288 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001262:	691b      	ldr	r3, [r3, #16]
 8001264:	4a08      	ldr	r2, [pc, #32]	; (8001288 <HAL_PWR_EnterSLEEPMode+0x34>)
 8001266:	f023 0304 	bic.w	r3, r3, #4
 800126a:	6113      	str	r3, [r2, #16]

  /* Select SLEEP mode entry -------------------------------------------------*/
  if(SLEEPEntry == PWR_SLEEPENTRY_WFI)
 800126c:	78fb      	ldrb	r3, [r7, #3]
 800126e:	2b01      	cmp	r3, #1
 8001270:	d101      	bne.n	8001276 <HAL_PWR_EnterSLEEPMode+0x22>
  {   
    /* Request Wait For Interrupt */
    __WFI();
 8001272:	bf30      	wfi
    /* Request Wait For Event */
    __SEV();
    __WFE();
    __WFE();
  }
}
 8001274:	e002      	b.n	800127c <HAL_PWR_EnterSLEEPMode+0x28>
    __SEV();
 8001276:	bf40      	sev
    __WFE();
 8001278:	bf20      	wfe
    __WFE();
 800127a:	bf20      	wfe
}
 800127c:	bf00      	nop
 800127e:	370c      	adds	r7, #12
 8001280:	46bd      	mov	sp, r7
 8001282:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001286:	4770      	bx	lr
 8001288:	e000ed00 	.word	0xe000ed00

0800128c <HAL_RCC_OscConfig>:
  *         supported by this API. User should request a transition to HSE Off
  *         first and then HSE On or HSE Bypass.
  * @retval HAL status
  */
__weak HAL_StatusTypeDef HAL_RCC_OscConfig(RCC_OscInitTypeDef  *RCC_OscInitStruct)
{
 800128c:	b580      	push	{r7, lr}
 800128e:	b086      	sub	sp, #24
 8001290:	af00      	add	r7, sp, #0
 8001292:	6078      	str	r0, [r7, #4]
  uint32_t tickstart, pll_config;

  /* Check Null pointer */
  if(RCC_OscInitStruct == NULL)
 8001294:	687b      	ldr	r3, [r7, #4]
 8001296:	2b00      	cmp	r3, #0
 8001298:	d101      	bne.n	800129e <HAL_RCC_OscConfig+0x12>
  {
    return HAL_ERROR;
 800129a:	2301      	movs	r3, #1
 800129c:	e25b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
  }

  /* Check the parameters */
  assert_param(IS_RCC_OSCILLATORTYPE(RCC_OscInitStruct->OscillatorType));
  /*------------------------------- HSE Configuration ------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSE) == RCC_OSCILLATORTYPE_HSE)
 800129e:	687b      	ldr	r3, [r7, #4]
 80012a0:	681b      	ldr	r3, [r3, #0]
 80012a2:	f003 0301 	and.w	r3, r3, #1
 80012a6:	2b00      	cmp	r3, #0
 80012a8:	d075      	beq.n	8001396 <HAL_RCC_OscConfig+0x10a>
  {
    /* Check the parameters */
    assert_param(IS_RCC_HSE(RCC_OscInitStruct->HSEState));
    /* When the HSE is used as system clock or clock source for PLL in these cases HSE will not disabled */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012aa:	4ba3      	ldr	r3, [pc, #652]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012ac:	689b      	ldr	r3, [r3, #8]
 80012ae:	f003 030c 	and.w	r3, r3, #12
 80012b2:	2b04      	cmp	r3, #4
 80012b4:	d00c      	beq.n	80012d0 <HAL_RCC_OscConfig+0x44>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012b6:	4ba0      	ldr	r3, [pc, #640]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012b8:	689b      	ldr	r3, [r3, #8]
 80012ba:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSE) ||\
 80012be:	2b08      	cmp	r3, #8
 80012c0:	d112      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSE)))
 80012c2:	4b9d      	ldr	r3, [pc, #628]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012c4:	685b      	ldr	r3, [r3, #4]
 80012c6:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80012ca:	f5b3 0f80 	cmp.w	r3, #4194304	; 0x400000
 80012ce:	d10b      	bne.n	80012e8 <HAL_RCC_OscConfig+0x5c>
    {
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 80012d0:	4b99      	ldr	r3, [pc, #612]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012d2:	681b      	ldr	r3, [r3, #0]
 80012d4:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 80012d8:	2b00      	cmp	r3, #0
 80012da:	d05b      	beq.n	8001394 <HAL_RCC_OscConfig+0x108>
 80012dc:	687b      	ldr	r3, [r7, #4]
 80012de:	685b      	ldr	r3, [r3, #4]
 80012e0:	2b00      	cmp	r3, #0
 80012e2:	d157      	bne.n	8001394 <HAL_RCC_OscConfig+0x108>
      {
        return HAL_ERROR;
 80012e4:	2301      	movs	r3, #1
 80012e6:	e236      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
    }
    else
    {
      /* Set the new HSE configuration ---------------------------------------*/
      __HAL_RCC_HSE_CONFIG(RCC_OscInitStruct->HSEState);
 80012e8:	687b      	ldr	r3, [r7, #4]
 80012ea:	685b      	ldr	r3, [r3, #4]
 80012ec:	f5b3 3f80 	cmp.w	r3, #65536	; 0x10000
 80012f0:	d106      	bne.n	8001300 <HAL_RCC_OscConfig+0x74>
 80012f2:	4b91      	ldr	r3, [pc, #580]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f4:	681b      	ldr	r3, [r3, #0]
 80012f6:	4a90      	ldr	r2, [pc, #576]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80012f8:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 80012fc:	6013      	str	r3, [r2, #0]
 80012fe:	e01d      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001300:	687b      	ldr	r3, [r7, #4]
 8001302:	685b      	ldr	r3, [r3, #4]
 8001304:	f5b3 2fa0 	cmp.w	r3, #327680	; 0x50000
 8001308:	d10c      	bne.n	8001324 <HAL_RCC_OscConfig+0x98>
 800130a:	4b8b      	ldr	r3, [pc, #556]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800130c:	681b      	ldr	r3, [r3, #0]
 800130e:	4a8a      	ldr	r2, [pc, #552]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001310:	f443 2380 	orr.w	r3, r3, #262144	; 0x40000
 8001314:	6013      	str	r3, [r2, #0]
 8001316:	4b88      	ldr	r3, [pc, #544]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001318:	681b      	ldr	r3, [r3, #0]
 800131a:	4a87      	ldr	r2, [pc, #540]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800131c:	f443 3380 	orr.w	r3, r3, #65536	; 0x10000
 8001320:	6013      	str	r3, [r2, #0]
 8001322:	e00b      	b.n	800133c <HAL_RCC_OscConfig+0xb0>
 8001324:	4b84      	ldr	r3, [pc, #528]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001326:	681b      	ldr	r3, [r3, #0]
 8001328:	4a83      	ldr	r2, [pc, #524]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800132a:	f423 3380 	bic.w	r3, r3, #65536	; 0x10000
 800132e:	6013      	str	r3, [r2, #0]
 8001330:	4b81      	ldr	r3, [pc, #516]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001332:	681b      	ldr	r3, [r3, #0]
 8001334:	4a80      	ldr	r2, [pc, #512]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001336:	f423 2380 	bic.w	r3, r3, #262144	; 0x40000
 800133a:	6013      	str	r3, [r2, #0]

      /* Check the HSE State */
      if((RCC_OscInitStruct->HSEState) != RCC_HSE_OFF)
 800133c:	687b      	ldr	r3, [r7, #4]
 800133e:	685b      	ldr	r3, [r3, #4]
 8001340:	2b00      	cmp	r3, #0
 8001342:	d013      	beq.n	800136c <HAL_RCC_OscConfig+0xe0>
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 8001344:	f7ff fcc8 	bl	8000cd8 <HAL_GetTick>
 8001348:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800134a:	e008      	b.n	800135e <HAL_RCC_OscConfig+0xd2>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 800134c:	f7ff fcc4 	bl	8000cd8 <HAL_GetTick>
 8001350:	4602      	mov	r2, r0
 8001352:	693b      	ldr	r3, [r7, #16]
 8001354:	1ad3      	subs	r3, r2, r3
 8001356:	2b64      	cmp	r3, #100	; 0x64
 8001358:	d901      	bls.n	800135e <HAL_RCC_OscConfig+0xd2>
          {
            return HAL_TIMEOUT;
 800135a:	2303      	movs	r3, #3
 800135c:	e1fb      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800135e:	4b76      	ldr	r3, [pc, #472]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001360:	681b      	ldr	r3, [r3, #0]
 8001362:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001366:	2b00      	cmp	r3, #0
 8001368:	d0f0      	beq.n	800134c <HAL_RCC_OscConfig+0xc0>
 800136a:	e014      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
        }
      }
      else
      {
        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800136c:	f7ff fcb4 	bl	8000cd8 <HAL_GetTick>
 8001370:	6138      	str	r0, [r7, #16]

        /* Wait till HSE is bypassed or disabled */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001372:	e008      	b.n	8001386 <HAL_RCC_OscConfig+0xfa>
        {
          if((HAL_GetTick() - tickstart ) > HSE_TIMEOUT_VALUE)
 8001374:	f7ff fcb0 	bl	8000cd8 <HAL_GetTick>
 8001378:	4602      	mov	r2, r0
 800137a:	693b      	ldr	r3, [r7, #16]
 800137c:	1ad3      	subs	r3, r2, r3
 800137e:	2b64      	cmp	r3, #100	; 0x64
 8001380:	d901      	bls.n	8001386 <HAL_RCC_OscConfig+0xfa>
          {
            return HAL_TIMEOUT;
 8001382:	2303      	movs	r3, #3
 8001384:	e1e7      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET)
 8001386:	4b6c      	ldr	r3, [pc, #432]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001388:	681b      	ldr	r3, [r3, #0]
 800138a:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 800138e:	2b00      	cmp	r3, #0
 8001390:	d1f0      	bne.n	8001374 <HAL_RCC_OscConfig+0xe8>
 8001392:	e000      	b.n	8001396 <HAL_RCC_OscConfig+0x10a>
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) != RESET) && (RCC_OscInitStruct->HSEState == RCC_HSE_OFF))
 8001394:	bf00      	nop
        }
      }
    }
  }
  /*----------------------------- HSI Configuration --------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_HSI) == RCC_OSCILLATORTYPE_HSI)
 8001396:	687b      	ldr	r3, [r7, #4]
 8001398:	681b      	ldr	r3, [r3, #0]
 800139a:	f003 0302 	and.w	r3, r3, #2
 800139e:	2b00      	cmp	r3, #0
 80013a0:	d063      	beq.n	800146a <HAL_RCC_OscConfig+0x1de>
    /* Check the parameters */
    assert_param(IS_RCC_HSI(RCC_OscInitStruct->HSIState));
    assert_param(IS_RCC_CALIBRATION_VALUE(RCC_OscInitStruct->HSICalibrationValue));

    /* Check if HSI is used as system clock or as PLL source when PLL is selected as system clock */
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013a2:	4b65      	ldr	r3, [pc, #404]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013a4:	689b      	ldr	r3, [r3, #8]
 80013a6:	f003 030c 	and.w	r3, r3, #12
 80013aa:	2b00      	cmp	r3, #0
 80013ac:	d00b      	beq.n	80013c6 <HAL_RCC_OscConfig+0x13a>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ae:	4b62      	ldr	r3, [pc, #392]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013b0:	689b      	ldr	r3, [r3, #8]
 80013b2:	f003 030c 	and.w	r3, r3, #12
    if((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_HSI) ||\
 80013b6:	2b08      	cmp	r3, #8
 80013b8:	d11c      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
      ((__HAL_RCC_GET_SYSCLK_SOURCE() == RCC_CFGR_SWS_PLL) && ((RCC->PLLCFGR & RCC_PLLCFGR_PLLSRC) == RCC_PLLCFGR_PLLSRC_HSI)))
 80013ba:	4b5f      	ldr	r3, [pc, #380]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013bc:	685b      	ldr	r3, [r3, #4]
 80013be:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 80013c2:	2b00      	cmp	r3, #0
 80013c4:	d116      	bne.n	80013f4 <HAL_RCC_OscConfig+0x168>
    {
      /* When HSI is used as system clock it will not disabled */
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013c6:	4b5c      	ldr	r3, [pc, #368]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013c8:	681b      	ldr	r3, [r3, #0]
 80013ca:	f003 0302 	and.w	r3, r3, #2
 80013ce:	2b00      	cmp	r3, #0
 80013d0:	d005      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
 80013d2:	687b      	ldr	r3, [r7, #4]
 80013d4:	68db      	ldr	r3, [r3, #12]
 80013d6:	2b01      	cmp	r3, #1
 80013d8:	d001      	beq.n	80013de <HAL_RCC_OscConfig+0x152>
      {
        return HAL_ERROR;
 80013da:	2301      	movs	r3, #1
 80013dc:	e1bb      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
      /* Otherwise, just the calibration is allowed */
      else
      {
        /* Adjusts the Internal High Speed oscillator (HSI) calibration value.*/
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 80013de:	4b56      	ldr	r3, [pc, #344]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013e0:	681b      	ldr	r3, [r3, #0]
 80013e2:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 80013e6:	687b      	ldr	r3, [r7, #4]
 80013e8:	691b      	ldr	r3, [r3, #16]
 80013ea:	00db      	lsls	r3, r3, #3
 80013ec:	4952      	ldr	r1, [pc, #328]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80013ee:	4313      	orrs	r3, r2
 80013f0:	600b      	str	r3, [r1, #0]
      if((__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET) && (RCC_OscInitStruct->HSIState != RCC_HSI_ON))
 80013f2:	e03a      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
    }
    else
    {
      /* Check the HSI State */
      if((RCC_OscInitStruct->HSIState)!= RCC_HSI_OFF)
 80013f4:	687b      	ldr	r3, [r7, #4]
 80013f6:	68db      	ldr	r3, [r3, #12]
 80013f8:	2b00      	cmp	r3, #0
 80013fa:	d020      	beq.n	800143e <HAL_RCC_OscConfig+0x1b2>
      {
        /* Enable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_ENABLE();
 80013fc:	4b4f      	ldr	r3, [pc, #316]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 80013fe:	2201      	movs	r2, #1
 8001400:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001402:	f7ff fc69 	bl	8000cd8 <HAL_GetTick>
 8001406:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 8001408:	e008      	b.n	800141c <HAL_RCC_OscConfig+0x190>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800140a:	f7ff fc65 	bl	8000cd8 <HAL_GetTick>
 800140e:	4602      	mov	r2, r0
 8001410:	693b      	ldr	r3, [r7, #16]
 8001412:	1ad3      	subs	r3, r2, r3
 8001414:	2b02      	cmp	r3, #2
 8001416:	d901      	bls.n	800141c <HAL_RCC_OscConfig+0x190>
          {
            return HAL_TIMEOUT;
 8001418:	2303      	movs	r3, #3
 800141a:	e19c      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800141c:	4b46      	ldr	r3, [pc, #280]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800141e:	681b      	ldr	r3, [r3, #0]
 8001420:	f003 0302 	and.w	r3, r3, #2
 8001424:	2b00      	cmp	r3, #0
 8001426:	d0f0      	beq.n	800140a <HAL_RCC_OscConfig+0x17e>
          }
        }

        /* Adjusts the Internal High Speed oscillator (HSI) calibration value. */
        __HAL_RCC_HSI_CALIBRATIONVALUE_ADJUST(RCC_OscInitStruct->HSICalibrationValue);
 8001428:	4b43      	ldr	r3, [pc, #268]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 800142a:	681b      	ldr	r3, [r3, #0]
 800142c:	f023 02f8 	bic.w	r2, r3, #248	; 0xf8
 8001430:	687b      	ldr	r3, [r7, #4]
 8001432:	691b      	ldr	r3, [r3, #16]
 8001434:	00db      	lsls	r3, r3, #3
 8001436:	4940      	ldr	r1, [pc, #256]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001438:	4313      	orrs	r3, r2
 800143a:	600b      	str	r3, [r1, #0]
 800143c:	e015      	b.n	800146a <HAL_RCC_OscConfig+0x1de>
      }
      else
      {
        /* Disable the Internal High Speed oscillator (HSI). */
        __HAL_RCC_HSI_DISABLE();
 800143e:	4b3f      	ldr	r3, [pc, #252]	; (800153c <HAL_RCC_OscConfig+0x2b0>)
 8001440:	2200      	movs	r2, #0
 8001442:	601a      	str	r2, [r3, #0]

        /* Get Start Tick*/
        tickstart = HAL_GetTick();
 8001444:	f7ff fc48 	bl	8000cd8 <HAL_GetTick>
 8001448:	6138      	str	r0, [r7, #16]

        /* Wait till HSI is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800144a:	e008      	b.n	800145e <HAL_RCC_OscConfig+0x1d2>
        {
          if((HAL_GetTick() - tickstart ) > HSI_TIMEOUT_VALUE)
 800144c:	f7ff fc44 	bl	8000cd8 <HAL_GetTick>
 8001450:	4602      	mov	r2, r0
 8001452:	693b      	ldr	r3, [r7, #16]
 8001454:	1ad3      	subs	r3, r2, r3
 8001456:	2b02      	cmp	r3, #2
 8001458:	d901      	bls.n	800145e <HAL_RCC_OscConfig+0x1d2>
          {
            return HAL_TIMEOUT;
 800145a:	2303      	movs	r3, #3
 800145c:	e17b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) != RESET)
 800145e:	4b36      	ldr	r3, [pc, #216]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001460:	681b      	ldr	r3, [r3, #0]
 8001462:	f003 0302 	and.w	r3, r3, #2
 8001466:	2b00      	cmp	r3, #0
 8001468:	d1f0      	bne.n	800144c <HAL_RCC_OscConfig+0x1c0>
        }
      }
    }
  }
  /*------------------------------ LSI Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSI) == RCC_OSCILLATORTYPE_LSI)
 800146a:	687b      	ldr	r3, [r7, #4]
 800146c:	681b      	ldr	r3, [r3, #0]
 800146e:	f003 0308 	and.w	r3, r3, #8
 8001472:	2b00      	cmp	r3, #0
 8001474:	d030      	beq.n	80014d8 <HAL_RCC_OscConfig+0x24c>
  {
    /* Check the parameters */
    assert_param(IS_RCC_LSI(RCC_OscInitStruct->LSIState));

    /* Check the LSI State */
    if((RCC_OscInitStruct->LSIState)!= RCC_LSI_OFF)
 8001476:	687b      	ldr	r3, [r7, #4]
 8001478:	695b      	ldr	r3, [r3, #20]
 800147a:	2b00      	cmp	r3, #0
 800147c:	d016      	beq.n	80014ac <HAL_RCC_OscConfig+0x220>
    {
      /* Enable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_ENABLE();
 800147e:	4b30      	ldr	r3, [pc, #192]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 8001480:	2201      	movs	r2, #1
 8001482:	601a      	str	r2, [r3, #0]

      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 8001484:	f7ff fc28 	bl	8000cd8 <HAL_GetTick>
 8001488:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800148a:	e008      	b.n	800149e <HAL_RCC_OscConfig+0x212>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 800148c:	f7ff fc24 	bl	8000cd8 <HAL_GetTick>
 8001490:	4602      	mov	r2, r0
 8001492:	693b      	ldr	r3, [r7, #16]
 8001494:	1ad3      	subs	r3, r2, r3
 8001496:	2b02      	cmp	r3, #2
 8001498:	d901      	bls.n	800149e <HAL_RCC_OscConfig+0x212>
        {
          return HAL_TIMEOUT;
 800149a:	2303      	movs	r3, #3
 800149c:	e15b      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) == RESET)
 800149e:	4b26      	ldr	r3, [pc, #152]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014a0:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014a2:	f003 0302 	and.w	r3, r3, #2
 80014a6:	2b00      	cmp	r3, #0
 80014a8:	d0f0      	beq.n	800148c <HAL_RCC_OscConfig+0x200>
 80014aa:	e015      	b.n	80014d8 <HAL_RCC_OscConfig+0x24c>
      }
    }
    else
    {
      /* Disable the Internal Low Speed oscillator (LSI). */
      __HAL_RCC_LSI_DISABLE();
 80014ac:	4b24      	ldr	r3, [pc, #144]	; (8001540 <HAL_RCC_OscConfig+0x2b4>)
 80014ae:	2200      	movs	r2, #0
 80014b0:	601a      	str	r2, [r3, #0]

      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80014b2:	f7ff fc11 	bl	8000cd8 <HAL_GetTick>
 80014b6:	6138      	str	r0, [r7, #16]

      /* Wait till LSI is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014b8:	e008      	b.n	80014cc <HAL_RCC_OscConfig+0x240>
      {
        if((HAL_GetTick() - tickstart ) > LSI_TIMEOUT_VALUE)
 80014ba:	f7ff fc0d 	bl	8000cd8 <HAL_GetTick>
 80014be:	4602      	mov	r2, r0
 80014c0:	693b      	ldr	r3, [r7, #16]
 80014c2:	1ad3      	subs	r3, r2, r3
 80014c4:	2b02      	cmp	r3, #2
 80014c6:	d901      	bls.n	80014cc <HAL_RCC_OscConfig+0x240>
        {
          return HAL_TIMEOUT;
 80014c8:	2303      	movs	r3, #3
 80014ca:	e144      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSIRDY) != RESET)
 80014cc:	4b1a      	ldr	r3, [pc, #104]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ce:	6f5b      	ldr	r3, [r3, #116]	; 0x74
 80014d0:	f003 0302 	and.w	r3, r3, #2
 80014d4:	2b00      	cmp	r3, #0
 80014d6:	d1f0      	bne.n	80014ba <HAL_RCC_OscConfig+0x22e>
        }
      }
    }
  }
  /*------------------------------ LSE Configuration -------------------------*/
  if(((RCC_OscInitStruct->OscillatorType) & RCC_OSCILLATORTYPE_LSE) == RCC_OSCILLATORTYPE_LSE)
 80014d8:	687b      	ldr	r3, [r7, #4]
 80014da:	681b      	ldr	r3, [r3, #0]
 80014dc:	f003 0304 	and.w	r3, r3, #4
 80014e0:	2b00      	cmp	r3, #0
 80014e2:	f000 80a0 	beq.w	8001626 <HAL_RCC_OscConfig+0x39a>
  {
    FlagStatus       pwrclkchanged = RESET;
 80014e6:	2300      	movs	r3, #0
 80014e8:	75fb      	strb	r3, [r7, #23]
    /* Check the parameters */
    assert_param(IS_RCC_LSE(RCC_OscInitStruct->LSEState));

    /* Update LSE configuration in Backup Domain control register    */
    /* Requires to enable write access to Backup Domain of necessary */
    if(__HAL_RCC_PWR_IS_CLK_DISABLED())
 80014ea:	4b13      	ldr	r3, [pc, #76]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014ec:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014ee:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 80014f2:	2b00      	cmp	r3, #0
 80014f4:	d10f      	bne.n	8001516 <HAL_RCC_OscConfig+0x28a>
    {
      __HAL_RCC_PWR_CLK_ENABLE();
 80014f6:	2300      	movs	r3, #0
 80014f8:	60bb      	str	r3, [r7, #8]
 80014fa:	4b0f      	ldr	r3, [pc, #60]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 80014fc:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 80014fe:	4a0e      	ldr	r2, [pc, #56]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001500:	f043 5380 	orr.w	r3, r3, #268435456	; 0x10000000
 8001504:	6413      	str	r3, [r2, #64]	; 0x40
 8001506:	4b0c      	ldr	r3, [pc, #48]	; (8001538 <HAL_RCC_OscConfig+0x2ac>)
 8001508:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800150a:	f003 5380 	and.w	r3, r3, #268435456	; 0x10000000
 800150e:	60bb      	str	r3, [r7, #8]
 8001510:	68bb      	ldr	r3, [r7, #8]
      pwrclkchanged = SET;
 8001512:	2301      	movs	r3, #1
 8001514:	75fb      	strb	r3, [r7, #23]
    }

    if(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001516:	4b0b      	ldr	r3, [pc, #44]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001518:	681b      	ldr	r3, [r3, #0]
 800151a:	f403 7380 	and.w	r3, r3, #256	; 0x100
 800151e:	2b00      	cmp	r3, #0
 8001520:	d121      	bne.n	8001566 <HAL_RCC_OscConfig+0x2da>
    {
      /* Enable write access to Backup domain */
      SET_BIT(PWR->CR, PWR_CR_DBP);
 8001522:	4b08      	ldr	r3, [pc, #32]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001524:	681b      	ldr	r3, [r3, #0]
 8001526:	4a07      	ldr	r2, [pc, #28]	; (8001544 <HAL_RCC_OscConfig+0x2b8>)
 8001528:	f443 7380 	orr.w	r3, r3, #256	; 0x100
 800152c:	6013      	str	r3, [r2, #0]

      /* Wait for Backup domain Write protection disable */
      tickstart = HAL_GetTick();
 800152e:	f7ff fbd3 	bl	8000cd8 <HAL_GetTick>
 8001532:	6138      	str	r0, [r7, #16]

      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 8001534:	e011      	b.n	800155a <HAL_RCC_OscConfig+0x2ce>
 8001536:	bf00      	nop
 8001538:	40023800 	.word	0x40023800
 800153c:	42470000 	.word	0x42470000
 8001540:	42470e80 	.word	0x42470e80
 8001544:	40007000 	.word	0x40007000
      {
        if((HAL_GetTick() - tickstart) > RCC_DBP_TIMEOUT_VALUE)
 8001548:	f7ff fbc6 	bl	8000cd8 <HAL_GetTick>
 800154c:	4602      	mov	r2, r0
 800154e:	693b      	ldr	r3, [r7, #16]
 8001550:	1ad3      	subs	r3, r2, r3
 8001552:	2b02      	cmp	r3, #2
 8001554:	d901      	bls.n	800155a <HAL_RCC_OscConfig+0x2ce>
        {
          return HAL_TIMEOUT;
 8001556:	2303      	movs	r3, #3
 8001558:	e0fd      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(HAL_IS_BIT_CLR(PWR->CR, PWR_CR_DBP))
 800155a:	4b81      	ldr	r3, [pc, #516]	; (8001760 <HAL_RCC_OscConfig+0x4d4>)
 800155c:	681b      	ldr	r3, [r3, #0]
 800155e:	f403 7380 	and.w	r3, r3, #256	; 0x100
 8001562:	2b00      	cmp	r3, #0
 8001564:	d0f0      	beq.n	8001548 <HAL_RCC_OscConfig+0x2bc>
        }
      }
    }

    /* Set the new LSE configuration -----------------------------------------*/
    __HAL_RCC_LSE_CONFIG(RCC_OscInitStruct->LSEState);
 8001566:	687b      	ldr	r3, [r7, #4]
 8001568:	689b      	ldr	r3, [r3, #8]
 800156a:	2b01      	cmp	r3, #1
 800156c:	d106      	bne.n	800157c <HAL_RCC_OscConfig+0x2f0>
 800156e:	4b7d      	ldr	r3, [pc, #500]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001570:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001572:	4a7c      	ldr	r2, [pc, #496]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001574:	f043 0301 	orr.w	r3, r3, #1
 8001578:	6713      	str	r3, [r2, #112]	; 0x70
 800157a:	e01c      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800157c:	687b      	ldr	r3, [r7, #4]
 800157e:	689b      	ldr	r3, [r3, #8]
 8001580:	2b05      	cmp	r3, #5
 8001582:	d10c      	bne.n	800159e <HAL_RCC_OscConfig+0x312>
 8001584:	4b77      	ldr	r3, [pc, #476]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001586:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001588:	4a76      	ldr	r2, [pc, #472]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800158a:	f043 0304 	orr.w	r3, r3, #4
 800158e:	6713      	str	r3, [r2, #112]	; 0x70
 8001590:	4b74      	ldr	r3, [pc, #464]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001592:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 8001594:	4a73      	ldr	r2, [pc, #460]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001596:	f043 0301 	orr.w	r3, r3, #1
 800159a:	6713      	str	r3, [r2, #112]	; 0x70
 800159c:	e00b      	b.n	80015b6 <HAL_RCC_OscConfig+0x32a>
 800159e:	4b71      	ldr	r3, [pc, #452]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015a0:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015a2:	4a70      	ldr	r2, [pc, #448]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015a4:	f023 0301 	bic.w	r3, r3, #1
 80015a8:	6713      	str	r3, [r2, #112]	; 0x70
 80015aa:	4b6e      	ldr	r3, [pc, #440]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015ac:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015ae:	4a6d      	ldr	r2, [pc, #436]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015b0:	f023 0304 	bic.w	r3, r3, #4
 80015b4:	6713      	str	r3, [r2, #112]	; 0x70
    /* Check the LSE State */
    if((RCC_OscInitStruct->LSEState) != RCC_LSE_OFF)
 80015b6:	687b      	ldr	r3, [r7, #4]
 80015b8:	689b      	ldr	r3, [r3, #8]
 80015ba:	2b00      	cmp	r3, #0
 80015bc:	d015      	beq.n	80015ea <HAL_RCC_OscConfig+0x35e>
    {
      /* Get Start Tick*/
      tickstart = HAL_GetTick();
 80015be:	f7ff fb8b 	bl	8000cd8 <HAL_GetTick>
 80015c2:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015c4:	e00a      	b.n	80015dc <HAL_RCC_OscConfig+0x350>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015c6:	f7ff fb87 	bl	8000cd8 <HAL_GetTick>
 80015ca:	4602      	mov	r2, r0
 80015cc:	693b      	ldr	r3, [r7, #16]
 80015ce:	1ad3      	subs	r3, r2, r3
 80015d0:	f241 3288 	movw	r2, #5000	; 0x1388
 80015d4:	4293      	cmp	r3, r2
 80015d6:	d901      	bls.n	80015dc <HAL_RCC_OscConfig+0x350>
        {
          return HAL_TIMEOUT;
 80015d8:	2303      	movs	r3, #3
 80015da:	e0bc      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) == RESET)
 80015dc:	4b61      	ldr	r3, [pc, #388]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80015de:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 80015e0:	f003 0302 	and.w	r3, r3, #2
 80015e4:	2b00      	cmp	r3, #0
 80015e6:	d0ee      	beq.n	80015c6 <HAL_RCC_OscConfig+0x33a>
 80015e8:	e014      	b.n	8001614 <HAL_RCC_OscConfig+0x388>
      }
    }
    else
    {
      /* Get Start Tick */
      tickstart = HAL_GetTick();
 80015ea:	f7ff fb75 	bl	8000cd8 <HAL_GetTick>
 80015ee:	6138      	str	r0, [r7, #16]

      /* Wait till LSE is ready */
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 80015f0:	e00a      	b.n	8001608 <HAL_RCC_OscConfig+0x37c>
      {
        if((HAL_GetTick() - tickstart ) > RCC_LSE_TIMEOUT_VALUE)
 80015f2:	f7ff fb71 	bl	8000cd8 <HAL_GetTick>
 80015f6:	4602      	mov	r2, r0
 80015f8:	693b      	ldr	r3, [r7, #16]
 80015fa:	1ad3      	subs	r3, r2, r3
 80015fc:	f241 3288 	movw	r2, #5000	; 0x1388
 8001600:	4293      	cmp	r3, r2
 8001602:	d901      	bls.n	8001608 <HAL_RCC_OscConfig+0x37c>
        {
          return HAL_TIMEOUT;
 8001604:	2303      	movs	r3, #3
 8001606:	e0a6      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      while(__HAL_RCC_GET_FLAG(RCC_FLAG_LSERDY) != RESET)
 8001608:	4b56      	ldr	r3, [pc, #344]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800160a:	6f1b      	ldr	r3, [r3, #112]	; 0x70
 800160c:	f003 0302 	and.w	r3, r3, #2
 8001610:	2b00      	cmp	r3, #0
 8001612:	d1ee      	bne.n	80015f2 <HAL_RCC_OscConfig+0x366>
        }
      }
    }

    /* Restore clock configuration if changed */
    if(pwrclkchanged == SET)
 8001614:	7dfb      	ldrb	r3, [r7, #23]
 8001616:	2b01      	cmp	r3, #1
 8001618:	d105      	bne.n	8001626 <HAL_RCC_OscConfig+0x39a>
    {
      __HAL_RCC_PWR_CLK_DISABLE();
 800161a:	4b52      	ldr	r3, [pc, #328]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 800161c:	6c1b      	ldr	r3, [r3, #64]	; 0x40
 800161e:	4a51      	ldr	r2, [pc, #324]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001620:	f023 5380 	bic.w	r3, r3, #268435456	; 0x10000000
 8001624:	6413      	str	r3, [r2, #64]	; 0x40
    }
  }
  /*-------------------------------- PLL Configuration -----------------------*/
  /* Check the parameters */
  assert_param(IS_RCC_PLL(RCC_OscInitStruct->PLL.PLLState));
  if ((RCC_OscInitStruct->PLL.PLLState) != RCC_PLL_NONE)
 8001626:	687b      	ldr	r3, [r7, #4]
 8001628:	699b      	ldr	r3, [r3, #24]
 800162a:	2b00      	cmp	r3, #0
 800162c:	f000 8092 	beq.w	8001754 <HAL_RCC_OscConfig+0x4c8>
  {
    /* Check if the PLL is used as system clock or not */
    if(__HAL_RCC_GET_SYSCLK_SOURCE() != RCC_CFGR_SWS_PLL)
 8001630:	4b4c      	ldr	r3, [pc, #304]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001632:	689b      	ldr	r3, [r3, #8]
 8001634:	f003 030c 	and.w	r3, r3, #12
 8001638:	2b08      	cmp	r3, #8
 800163a:	d05c      	beq.n	80016f6 <HAL_RCC_OscConfig+0x46a>
    {
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_ON)
 800163c:	687b      	ldr	r3, [r7, #4]
 800163e:	699b      	ldr	r3, [r3, #24]
 8001640:	2b02      	cmp	r3, #2
 8001642:	d141      	bne.n	80016c8 <HAL_RCC_OscConfig+0x43c>
        assert_param(IS_RCC_PLLN_VALUE(RCC_OscInitStruct->PLL.PLLN));
        assert_param(IS_RCC_PLLP_VALUE(RCC_OscInitStruct->PLL.PLLP));
        assert_param(IS_RCC_PLLQ_VALUE(RCC_OscInitStruct->PLL.PLLQ));

        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 8001644:	4b48      	ldr	r3, [pc, #288]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 8001646:	2200      	movs	r2, #0
 8001648:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 800164a:	f7ff fb45 	bl	8000cd8 <HAL_GetTick>
 800164e:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001650:	e008      	b.n	8001664 <HAL_RCC_OscConfig+0x3d8>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 8001652:	f7ff fb41 	bl	8000cd8 <HAL_GetTick>
 8001656:	4602      	mov	r2, r0
 8001658:	693b      	ldr	r3, [r7, #16]
 800165a:	1ad3      	subs	r3, r2, r3
 800165c:	2b02      	cmp	r3, #2
 800165e:	d901      	bls.n	8001664 <HAL_RCC_OscConfig+0x3d8>
          {
            return HAL_TIMEOUT;
 8001660:	2303      	movs	r3, #3
 8001662:	e078      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 8001664:	4b3f      	ldr	r3, [pc, #252]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001666:	681b      	ldr	r3, [r3, #0]
 8001668:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 800166c:	2b00      	cmp	r3, #0
 800166e:	d1f0      	bne.n	8001652 <HAL_RCC_OscConfig+0x3c6>
          }
        }

        /* Configure the main PLL clock source, multiplication and division factors. */
        WRITE_REG(RCC->PLLCFGR, (RCC_OscInitStruct->PLL.PLLSource                                            | \
 8001670:	687b      	ldr	r3, [r7, #4]
 8001672:	69da      	ldr	r2, [r3, #28]
 8001674:	687b      	ldr	r3, [r7, #4]
 8001676:	6a1b      	ldr	r3, [r3, #32]
 8001678:	431a      	orrs	r2, r3
 800167a:	687b      	ldr	r3, [r7, #4]
 800167c:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800167e:	019b      	lsls	r3, r3, #6
 8001680:	431a      	orrs	r2, r3
 8001682:	687b      	ldr	r3, [r7, #4]
 8001684:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 8001686:	085b      	lsrs	r3, r3, #1
 8001688:	3b01      	subs	r3, #1
 800168a:	041b      	lsls	r3, r3, #16
 800168c:	431a      	orrs	r2, r3
 800168e:	687b      	ldr	r3, [r7, #4]
 8001690:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8001692:	061b      	lsls	r3, r3, #24
 8001694:	4933      	ldr	r1, [pc, #204]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001696:	4313      	orrs	r3, r2
 8001698:	604b      	str	r3, [r1, #4]
                                 RCC_OscInitStruct->PLL.PLLM                                                 | \
                                 (RCC_OscInitStruct->PLL.PLLN << RCC_PLLCFGR_PLLN_Pos)             | \
                                 (((RCC_OscInitStruct->PLL.PLLP >> 1U) - 1U) << RCC_PLLCFGR_PLLP_Pos) | \
                                 (RCC_OscInitStruct->PLL.PLLQ << RCC_PLLCFGR_PLLQ_Pos)));
        /* Enable the main PLL. */
        __HAL_RCC_PLL_ENABLE();
 800169a:	4b33      	ldr	r3, [pc, #204]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 800169c:	2201      	movs	r2, #1
 800169e:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016a0:	f7ff fb1a 	bl	8000cd8 <HAL_GetTick>
 80016a4:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016a6:	e008      	b.n	80016ba <HAL_RCC_OscConfig+0x42e>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016a8:	f7ff fb16 	bl	8000cd8 <HAL_GetTick>
 80016ac:	4602      	mov	r2, r0
 80016ae:	693b      	ldr	r3, [r7, #16]
 80016b0:	1ad3      	subs	r3, r2, r3
 80016b2:	2b02      	cmp	r3, #2
 80016b4:	d901      	bls.n	80016ba <HAL_RCC_OscConfig+0x42e>
          {
            return HAL_TIMEOUT;
 80016b6:	2303      	movs	r3, #3
 80016b8:	e04d      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 80016ba:	4b2a      	ldr	r3, [pc, #168]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80016bc:	681b      	ldr	r3, [r3, #0]
 80016be:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016c2:	2b00      	cmp	r3, #0
 80016c4:	d0f0      	beq.n	80016a8 <HAL_RCC_OscConfig+0x41c>
 80016c6:	e045      	b.n	8001754 <HAL_RCC_OscConfig+0x4c8>
        }
      }
      else
      {
        /* Disable the main PLL. */
        __HAL_RCC_PLL_DISABLE();
 80016c8:	4b27      	ldr	r3, [pc, #156]	; (8001768 <HAL_RCC_OscConfig+0x4dc>)
 80016ca:	2200      	movs	r2, #0
 80016cc:	601a      	str	r2, [r3, #0]

        /* Get Start Tick */
        tickstart = HAL_GetTick();
 80016ce:	f7ff fb03 	bl	8000cd8 <HAL_GetTick>
 80016d2:	6138      	str	r0, [r7, #16]

        /* Wait till PLL is ready */
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016d4:	e008      	b.n	80016e8 <HAL_RCC_OscConfig+0x45c>
        {
          if((HAL_GetTick() - tickstart ) > PLL_TIMEOUT_VALUE)
 80016d6:	f7ff faff 	bl	8000cd8 <HAL_GetTick>
 80016da:	4602      	mov	r2, r0
 80016dc:	693b      	ldr	r3, [r7, #16]
 80016de:	1ad3      	subs	r3, r2, r3
 80016e0:	2b02      	cmp	r3, #2
 80016e2:	d901      	bls.n	80016e8 <HAL_RCC_OscConfig+0x45c>
          {
            return HAL_TIMEOUT;
 80016e4:	2303      	movs	r3, #3
 80016e6:	e036      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        while(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) != RESET)
 80016e8:	4b1e      	ldr	r3, [pc, #120]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 80016ea:	681b      	ldr	r3, [r3, #0]
 80016ec:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 80016f0:	2b00      	cmp	r3, #0
 80016f2:	d1f0      	bne.n	80016d6 <HAL_RCC_OscConfig+0x44a>
 80016f4:	e02e      	b.n	8001754 <HAL_RCC_OscConfig+0x4c8>
      }
    }
    else
    {
      /* Check if there is a request to disable the PLL used as System clock source */
      if((RCC_OscInitStruct->PLL.PLLState) == RCC_PLL_OFF)
 80016f6:	687b      	ldr	r3, [r7, #4]
 80016f8:	699b      	ldr	r3, [r3, #24]
 80016fa:	2b01      	cmp	r3, #1
 80016fc:	d101      	bne.n	8001702 <HAL_RCC_OscConfig+0x476>
      {
        return HAL_ERROR;
 80016fe:	2301      	movs	r3, #1
 8001700:	e029      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
      }
      else
      {
        /* Do not return HAL_ERROR if request repeats the current configuration */
        pll_config = RCC->CFGR;
 8001702:	4b18      	ldr	r3, [pc, #96]	; (8001764 <HAL_RCC_OscConfig+0x4d8>)
 8001704:	689b      	ldr	r3, [r3, #8]
 8001706:	60fb      	str	r3, [r7, #12]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001708:	68fb      	ldr	r3, [r7, #12]
 800170a:	f403 0280 	and.w	r2, r3, #4194304	; 0x400000
 800170e:	687b      	ldr	r3, [r7, #4]
 8001710:	69db      	ldr	r3, [r3, #28]
 8001712:	429a      	cmp	r2, r3
 8001714:	d11c      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001716:	68fb      	ldr	r3, [r7, #12]
 8001718:	f003 023f 	and.w	r2, r3, #63	; 0x3f
 800171c:	687b      	ldr	r3, [r7, #4]
 800171e:	6a1b      	ldr	r3, [r3, #32]
        if((READ_BIT(pll_config, RCC_PLLCFGR_PLLSRC) != RCC_OscInitStruct->PLL.PLLSource) ||
 8001720:	429a      	cmp	r2, r3
 8001722:	d115      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 8001724:	68fa      	ldr	r2, [r7, #12]
 8001726:	f647 73c0 	movw	r3, #32704	; 0x7fc0
 800172a:	4013      	ands	r3, r2
 800172c:	687a      	ldr	r2, [r7, #4]
 800172e:	6a52      	ldr	r2, [r2, #36]	; 0x24
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLM) != RCC_OscInitStruct->PLL.PLLM) ||
 8001730:	4293      	cmp	r3, r2
 8001732:	d10d      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 8001734:	68fb      	ldr	r3, [r7, #12]
 8001736:	f403 3240 	and.w	r2, r3, #196608	; 0x30000
 800173a:	687b      	ldr	r3, [r7, #4]
 800173c:	6a9b      	ldr	r3, [r3, #40]	; 0x28
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLN) != RCC_OscInitStruct->PLL.PLLN) ||
 800173e:	429a      	cmp	r2, r3
 8001740:	d106      	bne.n	8001750 <HAL_RCC_OscConfig+0x4c4>
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLQ) != RCC_OscInitStruct->PLL.PLLQ))
 8001742:	68fb      	ldr	r3, [r7, #12]
 8001744:	f003 6270 	and.w	r2, r3, #251658240	; 0xf000000
 8001748:	687b      	ldr	r3, [r7, #4]
 800174a:	6adb      	ldr	r3, [r3, #44]	; 0x2c
           (READ_BIT(pll_config, RCC_PLLCFGR_PLLP) != RCC_OscInitStruct->PLL.PLLP) ||
 800174c:	429a      	cmp	r2, r3
 800174e:	d001      	beq.n	8001754 <HAL_RCC_OscConfig+0x4c8>
        {
          return HAL_ERROR;
 8001750:	2301      	movs	r3, #1
 8001752:	e000      	b.n	8001756 <HAL_RCC_OscConfig+0x4ca>
        }
      }
    }
  }
  return HAL_OK;
 8001754:	2300      	movs	r3, #0
}
 8001756:	4618      	mov	r0, r3
 8001758:	3718      	adds	r7, #24
 800175a:	46bd      	mov	sp, r7
 800175c:	bd80      	pop	{r7, pc}
 800175e:	bf00      	nop
 8001760:	40007000 	.word	0x40007000
 8001764:	40023800 	.word	0x40023800
 8001768:	42470060 	.word	0x42470060

0800176c <HAL_RCC_ClockConfig>:
  *         HPRE[3:0] bits to ensure that HCLK not exceed the maximum allowed frequency
  *         (for more details refer to section above "Initialization/de-initialization functions")
  * @retval None
  */
HAL_StatusTypeDef HAL_RCC_ClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t FLatency)
{
 800176c:	b580      	push	{r7, lr}
 800176e:	b084      	sub	sp, #16
 8001770:	af00      	add	r7, sp, #0
 8001772:	6078      	str	r0, [r7, #4]
 8001774:	6039      	str	r1, [r7, #0]
  uint32_t tickstart;

  /* Check Null pointer */
  if(RCC_ClkInitStruct == NULL)
 8001776:	687b      	ldr	r3, [r7, #4]
 8001778:	2b00      	cmp	r3, #0
 800177a:	d101      	bne.n	8001780 <HAL_RCC_ClockConfig+0x14>
  {
    return HAL_ERROR;
 800177c:	2301      	movs	r3, #1
 800177e:	e0cc      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
  /* To correctly read data from FLASH memory, the number of wait states (LATENCY)
    must be correctly programmed according to the frequency of the CPU clock
    (HCLK) and the supply voltage of the device. */

  /* Increasing the number of wait states because of higher CPU frequency */
  if(FLatency > __HAL_FLASH_GET_LATENCY())
 8001780:	4b68      	ldr	r3, [pc, #416]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001782:	681b      	ldr	r3, [r3, #0]
 8001784:	f003 030f 	and.w	r3, r3, #15
 8001788:	683a      	ldr	r2, [r7, #0]
 800178a:	429a      	cmp	r2, r3
 800178c:	d90c      	bls.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
  {
    /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800178e:	4b65      	ldr	r3, [pc, #404]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001790:	683a      	ldr	r2, [r7, #0]
 8001792:	b2d2      	uxtb	r2, r2
 8001794:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 8001796:	4b63      	ldr	r3, [pc, #396]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 8001798:	681b      	ldr	r3, [r3, #0]
 800179a:	f003 030f 	and.w	r3, r3, #15
 800179e:	683a      	ldr	r2, [r7, #0]
 80017a0:	429a      	cmp	r2, r3
 80017a2:	d001      	beq.n	80017a8 <HAL_RCC_ClockConfig+0x3c>
    {
      return HAL_ERROR;
 80017a4:	2301      	movs	r3, #1
 80017a6:	e0b8      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- HCLK Configuration --------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_HCLK) == RCC_CLOCKTYPE_HCLK)
 80017a8:	687b      	ldr	r3, [r7, #4]
 80017aa:	681b      	ldr	r3, [r3, #0]
 80017ac:	f003 0302 	and.w	r3, r3, #2
 80017b0:	2b00      	cmp	r3, #0
 80017b2:	d020      	beq.n	80017f6 <HAL_RCC_ClockConfig+0x8a>
  {
    /* Set the highest APBx dividers in order to ensure that we do not go through
       a non-spec phase whatever we decrease or increase HCLK. */
    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80017b4:	687b      	ldr	r3, [r7, #4]
 80017b6:	681b      	ldr	r3, [r3, #0]
 80017b8:	f003 0304 	and.w	r3, r3, #4
 80017bc:	2b00      	cmp	r3, #0
 80017be:	d005      	beq.n	80017cc <HAL_RCC_ClockConfig+0x60>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_HCLK_DIV16);
 80017c0:	4b59      	ldr	r3, [pc, #356]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c2:	689b      	ldr	r3, [r3, #8]
 80017c4:	4a58      	ldr	r2, [pc, #352]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017c6:	f443 53e0 	orr.w	r3, r3, #7168	; 0x1c00
 80017ca:	6093      	str	r3, [r2, #8]
    }

    if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80017cc:	687b      	ldr	r3, [r7, #4]
 80017ce:	681b      	ldr	r3, [r3, #0]
 80017d0:	f003 0308 	and.w	r3, r3, #8
 80017d4:	2b00      	cmp	r3, #0
 80017d6:	d005      	beq.n	80017e4 <HAL_RCC_ClockConfig+0x78>
    {
      MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, (RCC_HCLK_DIV16 << 3));
 80017d8:	4b53      	ldr	r3, [pc, #332]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017da:	689b      	ldr	r3, [r3, #8]
 80017dc:	4a52      	ldr	r2, [pc, #328]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017de:	f443 4360 	orr.w	r3, r3, #57344	; 0xe000
 80017e2:	6093      	str	r3, [r2, #8]
    }

    assert_param(IS_RCC_HCLK(RCC_ClkInitStruct->AHBCLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_HPRE, RCC_ClkInitStruct->AHBCLKDivider);
 80017e4:	4b50      	ldr	r3, [pc, #320]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017e6:	689b      	ldr	r3, [r3, #8]
 80017e8:	f023 02f0 	bic.w	r2, r3, #240	; 0xf0
 80017ec:	687b      	ldr	r3, [r7, #4]
 80017ee:	689b      	ldr	r3, [r3, #8]
 80017f0:	494d      	ldr	r1, [pc, #308]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80017f2:	4313      	orrs	r3, r2
 80017f4:	608b      	str	r3, [r1, #8]
  }

  /*------------------------- SYSCLK Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_SYSCLK) == RCC_CLOCKTYPE_SYSCLK)
 80017f6:	687b      	ldr	r3, [r7, #4]
 80017f8:	681b      	ldr	r3, [r3, #0]
 80017fa:	f003 0301 	and.w	r3, r3, #1
 80017fe:	2b00      	cmp	r3, #0
 8001800:	d044      	beq.n	800188c <HAL_RCC_ClockConfig+0x120>
  {
    assert_param(IS_RCC_SYSCLKSOURCE(RCC_ClkInitStruct->SYSCLKSource));

    /* HSE is selected as System Clock Source */
    if(RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_HSE)
 8001802:	687b      	ldr	r3, [r7, #4]
 8001804:	685b      	ldr	r3, [r3, #4]
 8001806:	2b01      	cmp	r3, #1
 8001808:	d107      	bne.n	800181a <HAL_RCC_ClockConfig+0xae>
    {
      /* Check the HSE ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSERDY) == RESET)
 800180a:	4b47      	ldr	r3, [pc, #284]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800180c:	681b      	ldr	r3, [r3, #0]
 800180e:	f403 3300 	and.w	r3, r3, #131072	; 0x20000
 8001812:	2b00      	cmp	r3, #0
 8001814:	d119      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001816:	2301      	movs	r3, #1
 8001818:	e07f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }
    /* PLL is selected as System Clock Source */
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 800181a:	687b      	ldr	r3, [r7, #4]
 800181c:	685b      	ldr	r3, [r3, #4]
 800181e:	2b02      	cmp	r3, #2
 8001820:	d003      	beq.n	800182a <HAL_RCC_ClockConfig+0xbe>
            (RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLRCLK))
 8001822:	687b      	ldr	r3, [r7, #4]
 8001824:	685b      	ldr	r3, [r3, #4]
    else if((RCC_ClkInitStruct->SYSCLKSource == RCC_SYSCLKSOURCE_PLLCLK)   ||
 8001826:	2b03      	cmp	r3, #3
 8001828:	d107      	bne.n	800183a <HAL_RCC_ClockConfig+0xce>
    {
      /* Check the PLL ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_PLLRDY) == RESET)
 800182a:	4b3f      	ldr	r3, [pc, #252]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800182c:	681b      	ldr	r3, [r3, #0]
 800182e:	f003 7300 	and.w	r3, r3, #33554432	; 0x2000000
 8001832:	2b00      	cmp	r3, #0
 8001834:	d109      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001836:	2301      	movs	r3, #1
 8001838:	e06f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
    /* HSI is selected as System Clock Source */
    else
    {
      /* Check the HSI ready flag */
      if(__HAL_RCC_GET_FLAG(RCC_FLAG_HSIRDY) == RESET)
 800183a:	4b3b      	ldr	r3, [pc, #236]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800183c:	681b      	ldr	r3, [r3, #0]
 800183e:	f003 0302 	and.w	r3, r3, #2
 8001842:	2b00      	cmp	r3, #0
 8001844:	d101      	bne.n	800184a <HAL_RCC_ClockConfig+0xde>
      {
        return HAL_ERROR;
 8001846:	2301      	movs	r3, #1
 8001848:	e067      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
      }
    }

    __HAL_RCC_SYSCLK_CONFIG(RCC_ClkInitStruct->SYSCLKSource);
 800184a:	4b37      	ldr	r3, [pc, #220]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800184c:	689b      	ldr	r3, [r3, #8]
 800184e:	f023 0203 	bic.w	r2, r3, #3
 8001852:	687b      	ldr	r3, [r7, #4]
 8001854:	685b      	ldr	r3, [r3, #4]
 8001856:	4934      	ldr	r1, [pc, #208]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 8001858:	4313      	orrs	r3, r2
 800185a:	608b      	str	r3, [r1, #8]

    /* Get Start Tick */
    tickstart = HAL_GetTick();
 800185c:	f7ff fa3c 	bl	8000cd8 <HAL_GetTick>
 8001860:	60f8      	str	r0, [r7, #12]

    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 8001862:	e00a      	b.n	800187a <HAL_RCC_ClockConfig+0x10e>
    {
      if ((HAL_GetTick() - tickstart) > CLOCKSWITCH_TIMEOUT_VALUE)
 8001864:	f7ff fa38 	bl	8000cd8 <HAL_GetTick>
 8001868:	4602      	mov	r2, r0
 800186a:	68fb      	ldr	r3, [r7, #12]
 800186c:	1ad3      	subs	r3, r2, r3
 800186e:	f241 3288 	movw	r2, #5000	; 0x1388
 8001872:	4293      	cmp	r3, r2
 8001874:	d901      	bls.n	800187a <HAL_RCC_ClockConfig+0x10e>
      {
        return HAL_TIMEOUT;
 8001876:	2303      	movs	r3, #3
 8001878:	e04f      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    while (__HAL_RCC_GET_SYSCLK_SOURCE() != (RCC_ClkInitStruct->SYSCLKSource << RCC_CFGR_SWS_Pos))
 800187a:	4b2b      	ldr	r3, [pc, #172]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 800187c:	689b      	ldr	r3, [r3, #8]
 800187e:	f003 020c 	and.w	r2, r3, #12
 8001882:	687b      	ldr	r3, [r7, #4]
 8001884:	685b      	ldr	r3, [r3, #4]
 8001886:	009b      	lsls	r3, r3, #2
 8001888:	429a      	cmp	r2, r3
 800188a:	d1eb      	bne.n	8001864 <HAL_RCC_ClockConfig+0xf8>
      }
    }
  }

  /* Decreasing the number of wait states because of lower CPU frequency */
  if(FLatency < __HAL_FLASH_GET_LATENCY())
 800188c:	4b25      	ldr	r3, [pc, #148]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800188e:	681b      	ldr	r3, [r3, #0]
 8001890:	f003 030f 	and.w	r3, r3, #15
 8001894:	683a      	ldr	r2, [r7, #0]
 8001896:	429a      	cmp	r2, r3
 8001898:	d20c      	bcs.n	80018b4 <HAL_RCC_ClockConfig+0x148>
  {
     /* Program the new number of wait states to the LATENCY bits in the FLASH_ACR register */
    __HAL_FLASH_SET_LATENCY(FLatency);
 800189a:	4b22      	ldr	r3, [pc, #136]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 800189c:	683a      	ldr	r2, [r7, #0]
 800189e:	b2d2      	uxtb	r2, r2
 80018a0:	701a      	strb	r2, [r3, #0]

    /* Check that the new number of wait states is taken into account to access the Flash
    memory by reading the FLASH_ACR register */
    if(__HAL_FLASH_GET_LATENCY() != FLatency)
 80018a2:	4b20      	ldr	r3, [pc, #128]	; (8001924 <HAL_RCC_ClockConfig+0x1b8>)
 80018a4:	681b      	ldr	r3, [r3, #0]
 80018a6:	f003 030f 	and.w	r3, r3, #15
 80018aa:	683a      	ldr	r2, [r7, #0]
 80018ac:	429a      	cmp	r2, r3
 80018ae:	d001      	beq.n	80018b4 <HAL_RCC_ClockConfig+0x148>
    {
      return HAL_ERROR;
 80018b0:	2301      	movs	r3, #1
 80018b2:	e032      	b.n	800191a <HAL_RCC_ClockConfig+0x1ae>
    }
  }

  /*-------------------------- PCLK1 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK1) == RCC_CLOCKTYPE_PCLK1)
 80018b4:	687b      	ldr	r3, [r7, #4]
 80018b6:	681b      	ldr	r3, [r3, #0]
 80018b8:	f003 0304 	and.w	r3, r3, #4
 80018bc:	2b00      	cmp	r3, #0
 80018be:	d008      	beq.n	80018d2 <HAL_RCC_ClockConfig+0x166>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB1CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE1, RCC_ClkInitStruct->APB1CLKDivider);
 80018c0:	4b19      	ldr	r3, [pc, #100]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018c2:	689b      	ldr	r3, [r3, #8]
 80018c4:	f423 52e0 	bic.w	r2, r3, #7168	; 0x1c00
 80018c8:	687b      	ldr	r3, [r7, #4]
 80018ca:	68db      	ldr	r3, [r3, #12]
 80018cc:	4916      	ldr	r1, [pc, #88]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ce:	4313      	orrs	r3, r2
 80018d0:	608b      	str	r3, [r1, #8]
  }

  /*-------------------------- PCLK2 Configuration ---------------------------*/
  if(((RCC_ClkInitStruct->ClockType) & RCC_CLOCKTYPE_PCLK2) == RCC_CLOCKTYPE_PCLK2)
 80018d2:	687b      	ldr	r3, [r7, #4]
 80018d4:	681b      	ldr	r3, [r3, #0]
 80018d6:	f003 0308 	and.w	r3, r3, #8
 80018da:	2b00      	cmp	r3, #0
 80018dc:	d009      	beq.n	80018f2 <HAL_RCC_ClockConfig+0x186>
  {
    assert_param(IS_RCC_PCLK(RCC_ClkInitStruct->APB2CLKDivider));
    MODIFY_REG(RCC->CFGR, RCC_CFGR_PPRE2, ((RCC_ClkInitStruct->APB2CLKDivider) << 3U));
 80018de:	4b12      	ldr	r3, [pc, #72]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018e0:	689b      	ldr	r3, [r3, #8]
 80018e2:	f423 4260 	bic.w	r2, r3, #57344	; 0xe000
 80018e6:	687b      	ldr	r3, [r7, #4]
 80018e8:	691b      	ldr	r3, [r3, #16]
 80018ea:	00db      	lsls	r3, r3, #3
 80018ec:	490e      	ldr	r1, [pc, #56]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018ee:	4313      	orrs	r3, r2
 80018f0:	608b      	str	r3, [r1, #8]
  }

  /* Update the SystemCoreClock global variable */
  SystemCoreClock = HAL_RCC_GetSysClockFreq() >> AHBPrescTable[(RCC->CFGR & RCC_CFGR_HPRE)>> RCC_CFGR_HPRE_Pos];
 80018f2:	f000 f821 	bl	8001938 <HAL_RCC_GetSysClockFreq>
 80018f6:	4602      	mov	r2, r0
 80018f8:	4b0b      	ldr	r3, [pc, #44]	; (8001928 <HAL_RCC_ClockConfig+0x1bc>)
 80018fa:	689b      	ldr	r3, [r3, #8]
 80018fc:	091b      	lsrs	r3, r3, #4
 80018fe:	f003 030f 	and.w	r3, r3, #15
 8001902:	490a      	ldr	r1, [pc, #40]	; (800192c <HAL_RCC_ClockConfig+0x1c0>)
 8001904:	5ccb      	ldrb	r3, [r1, r3]
 8001906:	fa22 f303 	lsr.w	r3, r2, r3
 800190a:	4a09      	ldr	r2, [pc, #36]	; (8001930 <HAL_RCC_ClockConfig+0x1c4>)
 800190c:	6013      	str	r3, [r2, #0]

  /* Configure the source of time base considering new system clocks settings */
  HAL_InitTick (uwTickPrio);
 800190e:	4b09      	ldr	r3, [pc, #36]	; (8001934 <HAL_RCC_ClockConfig+0x1c8>)
 8001910:	681b      	ldr	r3, [r3, #0]
 8001912:	4618      	mov	r0, r3
 8001914:	f7ff f8ec 	bl	8000af0 <HAL_InitTick>

  return HAL_OK;
 8001918:	2300      	movs	r3, #0
}
 800191a:	4618      	mov	r0, r3
 800191c:	3710      	adds	r7, #16
 800191e:	46bd      	mov	sp, r7
 8001920:	bd80      	pop	{r7, pc}
 8001922:	bf00      	nop
 8001924:	40023c00 	.word	0x40023c00
 8001928:	40023800 	.word	0x40023800
 800192c:	08005d74 	.word	0x08005d74
 8001930:	20000000 	.word	0x20000000
 8001934:	20000004 	.word	0x20000004

08001938 <HAL_RCC_GetSysClockFreq>:
  *
  *
  * @retval SYSCLK frequency
  */
__weak uint32_t HAL_RCC_GetSysClockFreq(void)
{
 8001938:	e92d 43b0 	stmdb	sp!, {r4, r5, r7, r8, r9, lr}
 800193c:	b084      	sub	sp, #16
 800193e:	af00      	add	r7, sp, #0
  uint32_t pllm = 0U, pllvco = 0U, pllp = 0U;
 8001940:	2300      	movs	r3, #0
 8001942:	607b      	str	r3, [r7, #4]
 8001944:	2300      	movs	r3, #0
 8001946:	60fb      	str	r3, [r7, #12]
 8001948:	2300      	movs	r3, #0
 800194a:	603b      	str	r3, [r7, #0]
  uint32_t sysclockfreq = 0U;
 800194c:	2300      	movs	r3, #0
 800194e:	60bb      	str	r3, [r7, #8]

  /* Get SYSCLK source -------------------------------------------------------*/
  switch (RCC->CFGR & RCC_CFGR_SWS)
 8001950:	4b67      	ldr	r3, [pc, #412]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001952:	689b      	ldr	r3, [r3, #8]
 8001954:	f003 030c 	and.w	r3, r3, #12
 8001958:	2b08      	cmp	r3, #8
 800195a:	d00d      	beq.n	8001978 <HAL_RCC_GetSysClockFreq+0x40>
 800195c:	2b08      	cmp	r3, #8
 800195e:	f200 80bd 	bhi.w	8001adc <HAL_RCC_GetSysClockFreq+0x1a4>
 8001962:	2b00      	cmp	r3, #0
 8001964:	d002      	beq.n	800196c <HAL_RCC_GetSysClockFreq+0x34>
 8001966:	2b04      	cmp	r3, #4
 8001968:	d003      	beq.n	8001972 <HAL_RCC_GetSysClockFreq+0x3a>
 800196a:	e0b7      	b.n	8001adc <HAL_RCC_GetSysClockFreq+0x1a4>
  {
    case RCC_CFGR_SWS_HSI:  /* HSI used as system clock source */
    {
      sysclockfreq = HSI_VALUE;
 800196c:	4b61      	ldr	r3, [pc, #388]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 800196e:	60bb      	str	r3, [r7, #8]
       break;
 8001970:	e0b7      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_HSE:  /* HSE used as system clock  source */
    {
      sysclockfreq = HSE_VALUE;
 8001972:	4b61      	ldr	r3, [pc, #388]	; (8001af8 <HAL_RCC_GetSysClockFreq+0x1c0>)
 8001974:	60bb      	str	r3, [r7, #8]
      break;
 8001976:	e0b4      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    case RCC_CFGR_SWS_PLL:  /* PLL used as system clock  source */
    {
      /* PLL_VCO = (HSE_VALUE or HSI_VALUE / PLLM) * PLLN
      SYSCLK = PLL_VCO / PLLP */
      pllm = RCC->PLLCFGR & RCC_PLLCFGR_PLLM;
 8001978:	4b5d      	ldr	r3, [pc, #372]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 800197a:	685b      	ldr	r3, [r3, #4]
 800197c:	f003 033f 	and.w	r3, r3, #63	; 0x3f
 8001980:	607b      	str	r3, [r7, #4]
      if(__HAL_RCC_GET_PLL_OSCSOURCE() != RCC_PLLSOURCE_HSI)
 8001982:	4b5b      	ldr	r3, [pc, #364]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001984:	685b      	ldr	r3, [r3, #4]
 8001986:	f403 0380 	and.w	r3, r3, #4194304	; 0x400000
 800198a:	2b00      	cmp	r3, #0
 800198c:	d04d      	beq.n	8001a2a <HAL_RCC_GetSysClockFreq+0xf2>
      {
        /* HSE used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSE_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 800198e:	4b58      	ldr	r3, [pc, #352]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001990:	685b      	ldr	r3, [r3, #4]
 8001992:	099b      	lsrs	r3, r3, #6
 8001994:	461a      	mov	r2, r3
 8001996:	f04f 0300 	mov.w	r3, #0
 800199a:	f240 10ff 	movw	r0, #511	; 0x1ff
 800199e:	f04f 0100 	mov.w	r1, #0
 80019a2:	ea02 0800 	and.w	r8, r2, r0
 80019a6:	ea03 0901 	and.w	r9, r3, r1
 80019aa:	4640      	mov	r0, r8
 80019ac:	4649      	mov	r1, r9
 80019ae:	f04f 0200 	mov.w	r2, #0
 80019b2:	f04f 0300 	mov.w	r3, #0
 80019b6:	014b      	lsls	r3, r1, #5
 80019b8:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 80019bc:	0142      	lsls	r2, r0, #5
 80019be:	4610      	mov	r0, r2
 80019c0:	4619      	mov	r1, r3
 80019c2:	ebb0 0008 	subs.w	r0, r0, r8
 80019c6:	eb61 0109 	sbc.w	r1, r1, r9
 80019ca:	f04f 0200 	mov.w	r2, #0
 80019ce:	f04f 0300 	mov.w	r3, #0
 80019d2:	018b      	lsls	r3, r1, #6
 80019d4:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 80019d8:	0182      	lsls	r2, r0, #6
 80019da:	1a12      	subs	r2, r2, r0
 80019dc:	eb63 0301 	sbc.w	r3, r3, r1
 80019e0:	f04f 0000 	mov.w	r0, #0
 80019e4:	f04f 0100 	mov.w	r1, #0
 80019e8:	00d9      	lsls	r1, r3, #3
 80019ea:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 80019ee:	00d0      	lsls	r0, r2, #3
 80019f0:	4602      	mov	r2, r0
 80019f2:	460b      	mov	r3, r1
 80019f4:	eb12 0208 	adds.w	r2, r2, r8
 80019f8:	eb43 0309 	adc.w	r3, r3, r9
 80019fc:	f04f 0000 	mov.w	r0, #0
 8001a00:	f04f 0100 	mov.w	r1, #0
 8001a04:	0259      	lsls	r1, r3, #9
 8001a06:	ea41 51d2 	orr.w	r1, r1, r2, lsr #23
 8001a0a:	0250      	lsls	r0, r2, #9
 8001a0c:	4602      	mov	r2, r0
 8001a0e:	460b      	mov	r3, r1
 8001a10:	4610      	mov	r0, r2
 8001a12:	4619      	mov	r1, r3
 8001a14:	687b      	ldr	r3, [r7, #4]
 8001a16:	461a      	mov	r2, r3
 8001a18:	f04f 0300 	mov.w	r3, #0
 8001a1c:	f7fe fc22 	bl	8000264 <__aeabi_uldivmod>
 8001a20:	4602      	mov	r2, r0
 8001a22:	460b      	mov	r3, r1
 8001a24:	4613      	mov	r3, r2
 8001a26:	60fb      	str	r3, [r7, #12]
 8001a28:	e04a      	b.n	8001ac0 <HAL_RCC_GetSysClockFreq+0x188>
      }
      else
      {
        /* HSI used as PLL clock source */
        pllvco = (uint32_t) ((((uint64_t) HSI_VALUE * ((uint64_t) ((RCC->PLLCFGR & RCC_PLLCFGR_PLLN) >> RCC_PLLCFGR_PLLN_Pos)))) / (uint64_t)pllm);
 8001a2a:	4b31      	ldr	r3, [pc, #196]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001a2c:	685b      	ldr	r3, [r3, #4]
 8001a2e:	099b      	lsrs	r3, r3, #6
 8001a30:	461a      	mov	r2, r3
 8001a32:	f04f 0300 	mov.w	r3, #0
 8001a36:	f240 10ff 	movw	r0, #511	; 0x1ff
 8001a3a:	f04f 0100 	mov.w	r1, #0
 8001a3e:	ea02 0400 	and.w	r4, r2, r0
 8001a42:	ea03 0501 	and.w	r5, r3, r1
 8001a46:	4620      	mov	r0, r4
 8001a48:	4629      	mov	r1, r5
 8001a4a:	f04f 0200 	mov.w	r2, #0
 8001a4e:	f04f 0300 	mov.w	r3, #0
 8001a52:	014b      	lsls	r3, r1, #5
 8001a54:	ea43 63d0 	orr.w	r3, r3, r0, lsr #27
 8001a58:	0142      	lsls	r2, r0, #5
 8001a5a:	4610      	mov	r0, r2
 8001a5c:	4619      	mov	r1, r3
 8001a5e:	1b00      	subs	r0, r0, r4
 8001a60:	eb61 0105 	sbc.w	r1, r1, r5
 8001a64:	f04f 0200 	mov.w	r2, #0
 8001a68:	f04f 0300 	mov.w	r3, #0
 8001a6c:	018b      	lsls	r3, r1, #6
 8001a6e:	ea43 6390 	orr.w	r3, r3, r0, lsr #26
 8001a72:	0182      	lsls	r2, r0, #6
 8001a74:	1a12      	subs	r2, r2, r0
 8001a76:	eb63 0301 	sbc.w	r3, r3, r1
 8001a7a:	f04f 0000 	mov.w	r0, #0
 8001a7e:	f04f 0100 	mov.w	r1, #0
 8001a82:	00d9      	lsls	r1, r3, #3
 8001a84:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8001a88:	00d0      	lsls	r0, r2, #3
 8001a8a:	4602      	mov	r2, r0
 8001a8c:	460b      	mov	r3, r1
 8001a8e:	1912      	adds	r2, r2, r4
 8001a90:	eb45 0303 	adc.w	r3, r5, r3
 8001a94:	f04f 0000 	mov.w	r0, #0
 8001a98:	f04f 0100 	mov.w	r1, #0
 8001a9c:	0299      	lsls	r1, r3, #10
 8001a9e:	ea41 5192 	orr.w	r1, r1, r2, lsr #22
 8001aa2:	0290      	lsls	r0, r2, #10
 8001aa4:	4602      	mov	r2, r0
 8001aa6:	460b      	mov	r3, r1
 8001aa8:	4610      	mov	r0, r2
 8001aaa:	4619      	mov	r1, r3
 8001aac:	687b      	ldr	r3, [r7, #4]
 8001aae:	461a      	mov	r2, r3
 8001ab0:	f04f 0300 	mov.w	r3, #0
 8001ab4:	f7fe fbd6 	bl	8000264 <__aeabi_uldivmod>
 8001ab8:	4602      	mov	r2, r0
 8001aba:	460b      	mov	r3, r1
 8001abc:	4613      	mov	r3, r2
 8001abe:	60fb      	str	r3, [r7, #12]
      }
      pllp = ((((RCC->PLLCFGR & RCC_PLLCFGR_PLLP) >> RCC_PLLCFGR_PLLP_Pos) + 1U) *2U);
 8001ac0:	4b0b      	ldr	r3, [pc, #44]	; (8001af0 <HAL_RCC_GetSysClockFreq+0x1b8>)
 8001ac2:	685b      	ldr	r3, [r3, #4]
 8001ac4:	0c1b      	lsrs	r3, r3, #16
 8001ac6:	f003 0303 	and.w	r3, r3, #3
 8001aca:	3301      	adds	r3, #1
 8001acc:	005b      	lsls	r3, r3, #1
 8001ace:	603b      	str	r3, [r7, #0]

      sysclockfreq = pllvco/pllp;
 8001ad0:	68fa      	ldr	r2, [r7, #12]
 8001ad2:	683b      	ldr	r3, [r7, #0]
 8001ad4:	fbb2 f3f3 	udiv	r3, r2, r3
 8001ad8:	60bb      	str	r3, [r7, #8]
      break;
 8001ada:	e002      	b.n	8001ae2 <HAL_RCC_GetSysClockFreq+0x1aa>
    }
    default:
    {
      sysclockfreq = HSI_VALUE;
 8001adc:	4b05      	ldr	r3, [pc, #20]	; (8001af4 <HAL_RCC_GetSysClockFreq+0x1bc>)
 8001ade:	60bb      	str	r3, [r7, #8]
      break;
 8001ae0:	bf00      	nop
    }
  }
  return sysclockfreq;
 8001ae2:	68bb      	ldr	r3, [r7, #8]
}
 8001ae4:	4618      	mov	r0, r3
 8001ae6:	3710      	adds	r7, #16
 8001ae8:	46bd      	mov	sp, r7
 8001aea:	e8bd 83b0 	ldmia.w	sp!, {r4, r5, r7, r8, r9, pc}
 8001aee:	bf00      	nop
 8001af0:	40023800 	.word	0x40023800
 8001af4:	00f42400 	.word	0x00f42400
 8001af8:	007a1200 	.word	0x007a1200

08001afc <HAL_RCC_GetHCLKFreq>:
  * @note   The SystemCoreClock CMSIS variable is used to store System Clock Frequency
  *         and updated within this function
  * @retval HCLK frequency
  */
uint32_t HAL_RCC_GetHCLKFreq(void)
{
 8001afc:	b480      	push	{r7}
 8001afe:	af00      	add	r7, sp, #0
  return SystemCoreClock;
 8001b00:	4b03      	ldr	r3, [pc, #12]	; (8001b10 <HAL_RCC_GetHCLKFreq+0x14>)
 8001b02:	681b      	ldr	r3, [r3, #0]
}
 8001b04:	4618      	mov	r0, r3
 8001b06:	46bd      	mov	sp, r7
 8001b08:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b0c:	4770      	bx	lr
 8001b0e:	bf00      	nop
 8001b10:	20000000 	.word	0x20000000

08001b14 <HAL_RCC_GetPCLK1Freq>:
  * @note   Each time PCLK1 changes, this function must be called to update the
  *         right PCLK1 value. Otherwise, any configuration based on this function will be incorrect.
  * @retval PCLK1 frequency
  */
uint32_t HAL_RCC_GetPCLK1Freq(void)
{
 8001b14:	b580      	push	{r7, lr}
 8001b16:	af00      	add	r7, sp, #0
  /* Get HCLK source and Compute PCLK1 frequency ---------------------------*/
  return (HAL_RCC_GetHCLKFreq() >> APBPrescTable[(RCC->CFGR & RCC_CFGR_PPRE1)>> RCC_CFGR_PPRE1_Pos]);
 8001b18:	f7ff fff0 	bl	8001afc <HAL_RCC_GetHCLKFreq>
 8001b1c:	4602      	mov	r2, r0
 8001b1e:	4b05      	ldr	r3, [pc, #20]	; (8001b34 <HAL_RCC_GetPCLK1Freq+0x20>)
 8001b20:	689b      	ldr	r3, [r3, #8]
 8001b22:	0a9b      	lsrs	r3, r3, #10
 8001b24:	f003 0307 	and.w	r3, r3, #7
 8001b28:	4903      	ldr	r1, [pc, #12]	; (8001b38 <HAL_RCC_GetPCLK1Freq+0x24>)
 8001b2a:	5ccb      	ldrb	r3, [r1, r3]
 8001b2c:	fa22 f303 	lsr.w	r3, r2, r3
}
 8001b30:	4618      	mov	r0, r3
 8001b32:	bd80      	pop	{r7, pc}
 8001b34:	40023800 	.word	0x40023800
 8001b38:	08005d84 	.word	0x08005d84

08001b3c <HAL_RCC_GetClockConfig>:
  * will be configured.
  * @param  pFLatency Pointer on the Flash Latency.
  * @retval None
  */
void HAL_RCC_GetClockConfig(RCC_ClkInitTypeDef  *RCC_ClkInitStruct, uint32_t *pFLatency)
{
 8001b3c:	b480      	push	{r7}
 8001b3e:	b083      	sub	sp, #12
 8001b40:	af00      	add	r7, sp, #0
 8001b42:	6078      	str	r0, [r7, #4]
 8001b44:	6039      	str	r1, [r7, #0]
  /* Set all possible values for the Clock type parameter --------------------*/
  RCC_ClkInitStruct->ClockType = RCC_CLOCKTYPE_SYSCLK | RCC_CLOCKTYPE_HCLK | RCC_CLOCKTYPE_PCLK1 | RCC_CLOCKTYPE_PCLK2;
 8001b46:	687b      	ldr	r3, [r7, #4]
 8001b48:	220f      	movs	r2, #15
 8001b4a:	601a      	str	r2, [r3, #0]

  /* Get the SYSCLK configuration --------------------------------------------*/
  RCC_ClkInitStruct->SYSCLKSource = (uint32_t)(RCC->CFGR & RCC_CFGR_SW);
 8001b4c:	4b12      	ldr	r3, [pc, #72]	; (8001b98 <HAL_RCC_GetClockConfig+0x5c>)
 8001b4e:	689b      	ldr	r3, [r3, #8]
 8001b50:	f003 0203 	and.w	r2, r3, #3
 8001b54:	687b      	ldr	r3, [r7, #4]
 8001b56:	605a      	str	r2, [r3, #4]

  /* Get the HCLK configuration ----------------------------------------------*/
  RCC_ClkInitStruct->AHBCLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_HPRE);
 8001b58:	4b0f      	ldr	r3, [pc, #60]	; (8001b98 <HAL_RCC_GetClockConfig+0x5c>)
 8001b5a:	689b      	ldr	r3, [r3, #8]
 8001b5c:	f003 02f0 	and.w	r2, r3, #240	; 0xf0
 8001b60:	687b      	ldr	r3, [r7, #4]
 8001b62:	609a      	str	r2, [r3, #8]

  /* Get the APB1 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB1CLKDivider = (uint32_t)(RCC->CFGR & RCC_CFGR_PPRE1);
 8001b64:	4b0c      	ldr	r3, [pc, #48]	; (8001b98 <HAL_RCC_GetClockConfig+0x5c>)
 8001b66:	689b      	ldr	r3, [r3, #8]
 8001b68:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b6c:	687b      	ldr	r3, [r7, #4]
 8001b6e:	60da      	str	r2, [r3, #12]

  /* Get the APB2 configuration ----------------------------------------------*/
  RCC_ClkInitStruct->APB2CLKDivider = (uint32_t)((RCC->CFGR & RCC_CFGR_PPRE2) >> 3U);
 8001b70:	4b09      	ldr	r3, [pc, #36]	; (8001b98 <HAL_RCC_GetClockConfig+0x5c>)
 8001b72:	689b      	ldr	r3, [r3, #8]
 8001b74:	08db      	lsrs	r3, r3, #3
 8001b76:	f403 52e0 	and.w	r2, r3, #7168	; 0x1c00
 8001b7a:	687b      	ldr	r3, [r7, #4]
 8001b7c:	611a      	str	r2, [r3, #16]

  /* Get the Flash Wait State (Latency) configuration ------------------------*/
  *pFLatency = (uint32_t)(FLASH->ACR & FLASH_ACR_LATENCY);
 8001b7e:	4b07      	ldr	r3, [pc, #28]	; (8001b9c <HAL_RCC_GetClockConfig+0x60>)
 8001b80:	681b      	ldr	r3, [r3, #0]
 8001b82:	f003 020f 	and.w	r2, r3, #15
 8001b86:	683b      	ldr	r3, [r7, #0]
 8001b88:	601a      	str	r2, [r3, #0]
}
 8001b8a:	bf00      	nop
 8001b8c:	370c      	adds	r7, #12
 8001b8e:	46bd      	mov	sp, r7
 8001b90:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001b94:	4770      	bx	lr
 8001b96:	bf00      	nop
 8001b98:	40023800 	.word	0x40023800
 8001b9c:	40023c00 	.word	0x40023c00

08001ba0 <HAL_TIM_Base_Init>:
  *         Ex: call @ref HAL_TIM_Base_DeInit() before HAL_TIM_Base_Init()
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Init(TIM_HandleTypeDef *htim)
{
 8001ba0:	b580      	push	{r7, lr}
 8001ba2:	b082      	sub	sp, #8
 8001ba4:	af00      	add	r7, sp, #0
 8001ba6:	6078      	str	r0, [r7, #4]
  /* Check the TIM handle allocation */
  if (htim == NULL)
 8001ba8:	687b      	ldr	r3, [r7, #4]
 8001baa:	2b00      	cmp	r3, #0
 8001bac:	d101      	bne.n	8001bb2 <HAL_TIM_Base_Init+0x12>
  {
    return HAL_ERROR;
 8001bae:	2301      	movs	r3, #1
 8001bb0:	e01d      	b.n	8001bee <HAL_TIM_Base_Init+0x4e>
  assert_param(IS_TIM_INSTANCE(htim->Instance));
  assert_param(IS_TIM_COUNTER_MODE(htim->Init.CounterMode));
  assert_param(IS_TIM_CLOCKDIVISION_DIV(htim->Init.ClockDivision));
  assert_param(IS_TIM_AUTORELOAD_PRELOAD(htim->Init.AutoReloadPreload));

  if (htim->State == HAL_TIM_STATE_RESET)
 8001bb2:	687b      	ldr	r3, [r7, #4]
 8001bb4:	f893 303d 	ldrb.w	r3, [r3, #61]	; 0x3d
 8001bb8:	b2db      	uxtb	r3, r3
 8001bba:	2b00      	cmp	r3, #0
 8001bbc:	d106      	bne.n	8001bcc <HAL_TIM_Base_Init+0x2c>
  {
    /* Allocate lock resource and initialize it */
    htim->Lock = HAL_UNLOCKED;
 8001bbe:	687b      	ldr	r3, [r7, #4]
 8001bc0:	2200      	movs	r2, #0
 8001bc2:	f883 203c 	strb.w	r2, [r3, #60]	; 0x3c
    }
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    htim->Base_MspInitCallback(htim);
#else
    /* Init the low level hardware : GPIO, CLOCK, NVIC */
    HAL_TIM_Base_MspInit(htim);
 8001bc6:	6878      	ldr	r0, [r7, #4]
 8001bc8:	f000 f815 	bl	8001bf6 <HAL_TIM_Base_MspInit>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
  }

  /* Set the TIM state */
  htim->State = HAL_TIM_STATE_BUSY;
 8001bcc:	687b      	ldr	r3, [r7, #4]
 8001bce:	2202      	movs	r2, #2
 8001bd0:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  /* Set the Time Base configuration */
  TIM_Base_SetConfig(htim->Instance, &htim->Init);
 8001bd4:	687b      	ldr	r3, [r7, #4]
 8001bd6:	681a      	ldr	r2, [r3, #0]
 8001bd8:	687b      	ldr	r3, [r7, #4]
 8001bda:	3304      	adds	r3, #4
 8001bdc:	4619      	mov	r1, r3
 8001bde:	4610      	mov	r0, r2
 8001be0:	f000 f968 	bl	8001eb4 <TIM_Base_SetConfig>

  /* Initialize the TIM state*/
  htim->State = HAL_TIM_STATE_READY;
 8001be4:	687b      	ldr	r3, [r7, #4]
 8001be6:	2201      	movs	r2, #1
 8001be8:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d

  return HAL_OK;
 8001bec:	2300      	movs	r3, #0
}
 8001bee:	4618      	mov	r0, r3
 8001bf0:	3708      	adds	r7, #8
 8001bf2:	46bd      	mov	sp, r7
 8001bf4:	bd80      	pop	{r7, pc}

08001bf6 <HAL_TIM_Base_MspInit>:
  * @brief  Initializes the TIM Base MSP.
  * @param  htim TIM Base handle
  * @retval None
  */
__weak void HAL_TIM_Base_MspInit(TIM_HandleTypeDef *htim)
{
 8001bf6:	b480      	push	{r7}
 8001bf8:	b083      	sub	sp, #12
 8001bfa:	af00      	add	r7, sp, #0
 8001bfc:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_Base_MspInit could be implemented in the user file
   */
}
 8001bfe:	bf00      	nop
 8001c00:	370c      	adds	r7, #12
 8001c02:	46bd      	mov	sp, r7
 8001c04:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c08:	4770      	bx	lr

08001c0a <HAL_TIM_Base_Start_IT>:
  * @brief  Starts the TIM Base generation in interrupt mode.
  * @param  htim TIM Base handle
  * @retval HAL status
  */
HAL_StatusTypeDef HAL_TIM_Base_Start_IT(TIM_HandleTypeDef *htim)
{
 8001c0a:	b480      	push	{r7}
 8001c0c:	b085      	sub	sp, #20
 8001c0e:	af00      	add	r7, sp, #0
 8001c10:	6078      	str	r0, [r7, #4]

  /* Check the parameters */
  assert_param(IS_TIM_INSTANCE(htim->Instance));

  /* Enable the TIM Update interrupt */
  __HAL_TIM_ENABLE_IT(htim, TIM_IT_UPDATE);
 8001c12:	687b      	ldr	r3, [r7, #4]
 8001c14:	681b      	ldr	r3, [r3, #0]
 8001c16:	68da      	ldr	r2, [r3, #12]
 8001c18:	687b      	ldr	r3, [r7, #4]
 8001c1a:	681b      	ldr	r3, [r3, #0]
 8001c1c:	f042 0201 	orr.w	r2, r2, #1
 8001c20:	60da      	str	r2, [r3, #12]

  /* Enable the Peripheral, except in trigger mode where enable is automatically done with trigger */
  tmpsmcr = htim->Instance->SMCR & TIM_SMCR_SMS;
 8001c22:	687b      	ldr	r3, [r7, #4]
 8001c24:	681b      	ldr	r3, [r3, #0]
 8001c26:	689b      	ldr	r3, [r3, #8]
 8001c28:	f003 0307 	and.w	r3, r3, #7
 8001c2c:	60fb      	str	r3, [r7, #12]
  if (!IS_TIM_SLAVEMODE_TRIGGER_ENABLED(tmpsmcr))
 8001c2e:	68fb      	ldr	r3, [r7, #12]
 8001c30:	2b06      	cmp	r3, #6
 8001c32:	d007      	beq.n	8001c44 <HAL_TIM_Base_Start_IT+0x3a>
  {
    __HAL_TIM_ENABLE(htim);
 8001c34:	687b      	ldr	r3, [r7, #4]
 8001c36:	681b      	ldr	r3, [r3, #0]
 8001c38:	681a      	ldr	r2, [r3, #0]
 8001c3a:	687b      	ldr	r3, [r7, #4]
 8001c3c:	681b      	ldr	r3, [r3, #0]
 8001c3e:	f042 0201 	orr.w	r2, r2, #1
 8001c42:	601a      	str	r2, [r3, #0]
  }

  /* Return function status */
  return HAL_OK;
 8001c44:	2300      	movs	r3, #0
}
 8001c46:	4618      	mov	r0, r3
 8001c48:	3714      	adds	r7, #20
 8001c4a:	46bd      	mov	sp, r7
 8001c4c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001c50:	4770      	bx	lr

08001c52 <HAL_TIM_IRQHandler>:
  * @brief  This function handles TIM interrupts requests.
  * @param  htim TIM  handle
  * @retval None
  */
void HAL_TIM_IRQHandler(TIM_HandleTypeDef *htim)
{
 8001c52:	b580      	push	{r7, lr}
 8001c54:	b082      	sub	sp, #8
 8001c56:	af00      	add	r7, sp, #0
 8001c58:	6078      	str	r0, [r7, #4]
  /* Capture compare 1 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC1) != RESET)
 8001c5a:	687b      	ldr	r3, [r7, #4]
 8001c5c:	681b      	ldr	r3, [r3, #0]
 8001c5e:	691b      	ldr	r3, [r3, #16]
 8001c60:	f003 0302 	and.w	r3, r3, #2
 8001c64:	2b02      	cmp	r3, #2
 8001c66:	d122      	bne.n	8001cae <HAL_TIM_IRQHandler+0x5c>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC1) != RESET)
 8001c68:	687b      	ldr	r3, [r7, #4]
 8001c6a:	681b      	ldr	r3, [r3, #0]
 8001c6c:	68db      	ldr	r3, [r3, #12]
 8001c6e:	f003 0302 	and.w	r3, r3, #2
 8001c72:	2b02      	cmp	r3, #2
 8001c74:	d11b      	bne.n	8001cae <HAL_TIM_IRQHandler+0x5c>
    {
      {
        __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC1);
 8001c76:	687b      	ldr	r3, [r7, #4]
 8001c78:	681b      	ldr	r3, [r3, #0]
 8001c7a:	f06f 0202 	mvn.w	r2, #2
 8001c7e:	611a      	str	r2, [r3, #16]
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_1;
 8001c80:	687b      	ldr	r3, [r7, #4]
 8001c82:	2201      	movs	r2, #1
 8001c84:	771a      	strb	r2, [r3, #28]

        /* Input capture event */
        if ((htim->Instance->CCMR1 & TIM_CCMR1_CC1S) != 0x00U)
 8001c86:	687b      	ldr	r3, [r7, #4]
 8001c88:	681b      	ldr	r3, [r3, #0]
 8001c8a:	699b      	ldr	r3, [r3, #24]
 8001c8c:	f003 0303 	and.w	r3, r3, #3
 8001c90:	2b00      	cmp	r3, #0
 8001c92:	d003      	beq.n	8001c9c <HAL_TIM_IRQHandler+0x4a>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->IC_CaptureCallback(htim);
#else
          HAL_TIM_IC_CaptureCallback(htim);
 8001c94:	6878      	ldr	r0, [r7, #4]
 8001c96:	f000 f8ee 	bl	8001e76 <HAL_TIM_IC_CaptureCallback>
 8001c9a:	e005      	b.n	8001ca8 <HAL_TIM_IRQHandler+0x56>
        {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
          htim->OC_DelayElapsedCallback(htim);
          htim->PWM_PulseFinishedCallback(htim);
#else
          HAL_TIM_OC_DelayElapsedCallback(htim);
 8001c9c:	6878      	ldr	r0, [r7, #4]
 8001c9e:	f000 f8e0 	bl	8001e62 <HAL_TIM_OC_DelayElapsedCallback>
          HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001ca2:	6878      	ldr	r0, [r7, #4]
 8001ca4:	f000 f8f1 	bl	8001e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
        }
        htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001ca8:	687b      	ldr	r3, [r7, #4]
 8001caa:	2200      	movs	r2, #0
 8001cac:	771a      	strb	r2, [r3, #28]
      }
    }
  }
  /* Capture compare 2 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC2) != RESET)
 8001cae:	687b      	ldr	r3, [r7, #4]
 8001cb0:	681b      	ldr	r3, [r3, #0]
 8001cb2:	691b      	ldr	r3, [r3, #16]
 8001cb4:	f003 0304 	and.w	r3, r3, #4
 8001cb8:	2b04      	cmp	r3, #4
 8001cba:	d122      	bne.n	8001d02 <HAL_TIM_IRQHandler+0xb0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC2) != RESET)
 8001cbc:	687b      	ldr	r3, [r7, #4]
 8001cbe:	681b      	ldr	r3, [r3, #0]
 8001cc0:	68db      	ldr	r3, [r3, #12]
 8001cc2:	f003 0304 	and.w	r3, r3, #4
 8001cc6:	2b04      	cmp	r3, #4
 8001cc8:	d11b      	bne.n	8001d02 <HAL_TIM_IRQHandler+0xb0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC2);
 8001cca:	687b      	ldr	r3, [r7, #4]
 8001ccc:	681b      	ldr	r3, [r3, #0]
 8001cce:	f06f 0204 	mvn.w	r2, #4
 8001cd2:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_2;
 8001cd4:	687b      	ldr	r3, [r7, #4]
 8001cd6:	2202      	movs	r2, #2
 8001cd8:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR1 & TIM_CCMR1_CC2S) != 0x00U)
 8001cda:	687b      	ldr	r3, [r7, #4]
 8001cdc:	681b      	ldr	r3, [r3, #0]
 8001cde:	699b      	ldr	r3, [r3, #24]
 8001ce0:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001ce4:	2b00      	cmp	r3, #0
 8001ce6:	d003      	beq.n	8001cf0 <HAL_TIM_IRQHandler+0x9e>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001ce8:	6878      	ldr	r0, [r7, #4]
 8001cea:	f000 f8c4 	bl	8001e76 <HAL_TIM_IC_CaptureCallback>
 8001cee:	e005      	b.n	8001cfc <HAL_TIM_IRQHandler+0xaa>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001cf0:	6878      	ldr	r0, [r7, #4]
 8001cf2:	f000 f8b6 	bl	8001e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001cf6:	6878      	ldr	r0, [r7, #4]
 8001cf8:	f000 f8c7 	bl	8001e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001cfc:	687b      	ldr	r3, [r7, #4]
 8001cfe:	2200      	movs	r2, #0
 8001d00:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 3 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC3) != RESET)
 8001d02:	687b      	ldr	r3, [r7, #4]
 8001d04:	681b      	ldr	r3, [r3, #0]
 8001d06:	691b      	ldr	r3, [r3, #16]
 8001d08:	f003 0308 	and.w	r3, r3, #8
 8001d0c:	2b08      	cmp	r3, #8
 8001d0e:	d122      	bne.n	8001d56 <HAL_TIM_IRQHandler+0x104>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC3) != RESET)
 8001d10:	687b      	ldr	r3, [r7, #4]
 8001d12:	681b      	ldr	r3, [r3, #0]
 8001d14:	68db      	ldr	r3, [r3, #12]
 8001d16:	f003 0308 	and.w	r3, r3, #8
 8001d1a:	2b08      	cmp	r3, #8
 8001d1c:	d11b      	bne.n	8001d56 <HAL_TIM_IRQHandler+0x104>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC3);
 8001d1e:	687b      	ldr	r3, [r7, #4]
 8001d20:	681b      	ldr	r3, [r3, #0]
 8001d22:	f06f 0208 	mvn.w	r2, #8
 8001d26:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_3;
 8001d28:	687b      	ldr	r3, [r7, #4]
 8001d2a:	2204      	movs	r2, #4
 8001d2c:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC3S) != 0x00U)
 8001d2e:	687b      	ldr	r3, [r7, #4]
 8001d30:	681b      	ldr	r3, [r3, #0]
 8001d32:	69db      	ldr	r3, [r3, #28]
 8001d34:	f003 0303 	and.w	r3, r3, #3
 8001d38:	2b00      	cmp	r3, #0
 8001d3a:	d003      	beq.n	8001d44 <HAL_TIM_IRQHandler+0xf2>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d3c:	6878      	ldr	r0, [r7, #4]
 8001d3e:	f000 f89a 	bl	8001e76 <HAL_TIM_IC_CaptureCallback>
 8001d42:	e005      	b.n	8001d50 <HAL_TIM_IRQHandler+0xfe>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d44:	6878      	ldr	r0, [r7, #4]
 8001d46:	f000 f88c 	bl	8001e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d4a:	6878      	ldr	r0, [r7, #4]
 8001d4c:	f000 f89d 	bl	8001e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001d50:	687b      	ldr	r3, [r7, #4]
 8001d52:	2200      	movs	r2, #0
 8001d54:	771a      	strb	r2, [r3, #28]
    }
  }
  /* Capture compare 4 event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_CC4) != RESET)
 8001d56:	687b      	ldr	r3, [r7, #4]
 8001d58:	681b      	ldr	r3, [r3, #0]
 8001d5a:	691b      	ldr	r3, [r3, #16]
 8001d5c:	f003 0310 	and.w	r3, r3, #16
 8001d60:	2b10      	cmp	r3, #16
 8001d62:	d122      	bne.n	8001daa <HAL_TIM_IRQHandler+0x158>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_CC4) != RESET)
 8001d64:	687b      	ldr	r3, [r7, #4]
 8001d66:	681b      	ldr	r3, [r3, #0]
 8001d68:	68db      	ldr	r3, [r3, #12]
 8001d6a:	f003 0310 	and.w	r3, r3, #16
 8001d6e:	2b10      	cmp	r3, #16
 8001d70:	d11b      	bne.n	8001daa <HAL_TIM_IRQHandler+0x158>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_CC4);
 8001d72:	687b      	ldr	r3, [r7, #4]
 8001d74:	681b      	ldr	r3, [r3, #0]
 8001d76:	f06f 0210 	mvn.w	r2, #16
 8001d7a:	611a      	str	r2, [r3, #16]
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_4;
 8001d7c:	687b      	ldr	r3, [r7, #4]
 8001d7e:	2208      	movs	r2, #8
 8001d80:	771a      	strb	r2, [r3, #28]
      /* Input capture event */
      if ((htim->Instance->CCMR2 & TIM_CCMR2_CC4S) != 0x00U)
 8001d82:	687b      	ldr	r3, [r7, #4]
 8001d84:	681b      	ldr	r3, [r3, #0]
 8001d86:	69db      	ldr	r3, [r3, #28]
 8001d88:	f403 7340 	and.w	r3, r3, #768	; 0x300
 8001d8c:	2b00      	cmp	r3, #0
 8001d8e:	d003      	beq.n	8001d98 <HAL_TIM_IRQHandler+0x146>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->IC_CaptureCallback(htim);
#else
        HAL_TIM_IC_CaptureCallback(htim);
 8001d90:	6878      	ldr	r0, [r7, #4]
 8001d92:	f000 f870 	bl	8001e76 <HAL_TIM_IC_CaptureCallback>
 8001d96:	e005      	b.n	8001da4 <HAL_TIM_IRQHandler+0x152>
      {
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
        htim->OC_DelayElapsedCallback(htim);
        htim->PWM_PulseFinishedCallback(htim);
#else
        HAL_TIM_OC_DelayElapsedCallback(htim);
 8001d98:	6878      	ldr	r0, [r7, #4]
 8001d9a:	f000 f862 	bl	8001e62 <HAL_TIM_OC_DelayElapsedCallback>
        HAL_TIM_PWM_PulseFinishedCallback(htim);
 8001d9e:	6878      	ldr	r0, [r7, #4]
 8001da0:	f000 f873 	bl	8001e8a <HAL_TIM_PWM_PulseFinishedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
      }
      htim->Channel = HAL_TIM_ACTIVE_CHANNEL_CLEARED;
 8001da4:	687b      	ldr	r3, [r7, #4]
 8001da6:	2200      	movs	r2, #0
 8001da8:	771a      	strb	r2, [r3, #28]
    }
  }
  /* TIM Update event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_UPDATE) != RESET)
 8001daa:	687b      	ldr	r3, [r7, #4]
 8001dac:	681b      	ldr	r3, [r3, #0]
 8001dae:	691b      	ldr	r3, [r3, #16]
 8001db0:	f003 0301 	and.w	r3, r3, #1
 8001db4:	2b01      	cmp	r3, #1
 8001db6:	d10e      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x184>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_UPDATE) != RESET)
 8001db8:	687b      	ldr	r3, [r7, #4]
 8001dba:	681b      	ldr	r3, [r3, #0]
 8001dbc:	68db      	ldr	r3, [r3, #12]
 8001dbe:	f003 0301 	and.w	r3, r3, #1
 8001dc2:	2b01      	cmp	r3, #1
 8001dc4:	d107      	bne.n	8001dd6 <HAL_TIM_IRQHandler+0x184>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_UPDATE);
 8001dc6:	687b      	ldr	r3, [r7, #4]
 8001dc8:	681b      	ldr	r3, [r3, #0]
 8001dca:	f06f 0201 	mvn.w	r2, #1
 8001dce:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->PeriodElapsedCallback(htim);
#else
      HAL_TIM_PeriodElapsedCallback(htim);
 8001dd0:	6878      	ldr	r0, [r7, #4]
 8001dd2:	f7fe fe4b 	bl	8000a6c <HAL_TIM_PeriodElapsedCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Break input event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_BREAK) != RESET)
 8001dd6:	687b      	ldr	r3, [r7, #4]
 8001dd8:	681b      	ldr	r3, [r3, #0]
 8001dda:	691b      	ldr	r3, [r3, #16]
 8001ddc:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001de0:	2b80      	cmp	r3, #128	; 0x80
 8001de2:	d10e      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x1b0>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_BREAK) != RESET)
 8001de4:	687b      	ldr	r3, [r7, #4]
 8001de6:	681b      	ldr	r3, [r3, #0]
 8001de8:	68db      	ldr	r3, [r3, #12]
 8001dea:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8001dee:	2b80      	cmp	r3, #128	; 0x80
 8001df0:	d107      	bne.n	8001e02 <HAL_TIM_IRQHandler+0x1b0>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_BREAK);
 8001df2:	687b      	ldr	r3, [r7, #4]
 8001df4:	681b      	ldr	r3, [r3, #0]
 8001df6:	f06f 0280 	mvn.w	r2, #128	; 0x80
 8001dfa:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->BreakCallback(htim);
#else
      HAL_TIMEx_BreakCallback(htim);
 8001dfc:	6878      	ldr	r0, [r7, #4]
 8001dfe:	f000 f903 	bl	8002008 <HAL_TIMEx_BreakCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM Trigger detection event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_TRIGGER) != RESET)
 8001e02:	687b      	ldr	r3, [r7, #4]
 8001e04:	681b      	ldr	r3, [r3, #0]
 8001e06:	691b      	ldr	r3, [r3, #16]
 8001e08:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e0c:	2b40      	cmp	r3, #64	; 0x40
 8001e0e:	d10e      	bne.n	8001e2e <HAL_TIM_IRQHandler+0x1dc>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_TRIGGER) != RESET)
 8001e10:	687b      	ldr	r3, [r7, #4]
 8001e12:	681b      	ldr	r3, [r3, #0]
 8001e14:	68db      	ldr	r3, [r3, #12]
 8001e16:	f003 0340 	and.w	r3, r3, #64	; 0x40
 8001e1a:	2b40      	cmp	r3, #64	; 0x40
 8001e1c:	d107      	bne.n	8001e2e <HAL_TIM_IRQHandler+0x1dc>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_IT_TRIGGER);
 8001e1e:	687b      	ldr	r3, [r7, #4]
 8001e20:	681b      	ldr	r3, [r3, #0]
 8001e22:	f06f 0240 	mvn.w	r2, #64	; 0x40
 8001e26:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->TriggerCallback(htim);
#else
      HAL_TIM_TriggerCallback(htim);
 8001e28:	6878      	ldr	r0, [r7, #4]
 8001e2a:	f000 f838 	bl	8001e9e <HAL_TIM_TriggerCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
  /* TIM commutation event */
  if (__HAL_TIM_GET_FLAG(htim, TIM_FLAG_COM) != RESET)
 8001e2e:	687b      	ldr	r3, [r7, #4]
 8001e30:	681b      	ldr	r3, [r3, #0]
 8001e32:	691b      	ldr	r3, [r3, #16]
 8001e34:	f003 0320 	and.w	r3, r3, #32
 8001e38:	2b20      	cmp	r3, #32
 8001e3a:	d10e      	bne.n	8001e5a <HAL_TIM_IRQHandler+0x208>
  {
    if (__HAL_TIM_GET_IT_SOURCE(htim, TIM_IT_COM) != RESET)
 8001e3c:	687b      	ldr	r3, [r7, #4]
 8001e3e:	681b      	ldr	r3, [r3, #0]
 8001e40:	68db      	ldr	r3, [r3, #12]
 8001e42:	f003 0320 	and.w	r3, r3, #32
 8001e46:	2b20      	cmp	r3, #32
 8001e48:	d107      	bne.n	8001e5a <HAL_TIM_IRQHandler+0x208>
    {
      __HAL_TIM_CLEAR_IT(htim, TIM_FLAG_COM);
 8001e4a:	687b      	ldr	r3, [r7, #4]
 8001e4c:	681b      	ldr	r3, [r3, #0]
 8001e4e:	f06f 0220 	mvn.w	r2, #32
 8001e52:	611a      	str	r2, [r3, #16]
#if (USE_HAL_TIM_REGISTER_CALLBACKS == 1)
      htim->CommutationCallback(htim);
#else
      HAL_TIMEx_CommutCallback(htim);
 8001e54:	6878      	ldr	r0, [r7, #4]
 8001e56:	f000 f8cd 	bl	8001ff4 <HAL_TIMEx_CommutCallback>
#endif /* USE_HAL_TIM_REGISTER_CALLBACKS */
    }
  }
}
 8001e5a:	bf00      	nop
 8001e5c:	3708      	adds	r7, #8
 8001e5e:	46bd      	mov	sp, r7
 8001e60:	bd80      	pop	{r7, pc}

08001e62 <HAL_TIM_OC_DelayElapsedCallback>:
  * @brief  Output Compare callback in non-blocking mode
  * @param  htim TIM OC handle
  * @retval None
  */
__weak void HAL_TIM_OC_DelayElapsedCallback(TIM_HandleTypeDef *htim)
{
 8001e62:	b480      	push	{r7}
 8001e64:	b083      	sub	sp, #12
 8001e66:	af00      	add	r7, sp, #0
 8001e68:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_OC_DelayElapsedCallback could be implemented in the user file
   */
}
 8001e6a:	bf00      	nop
 8001e6c:	370c      	adds	r7, #12
 8001e6e:	46bd      	mov	sp, r7
 8001e70:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e74:	4770      	bx	lr

08001e76 <HAL_TIM_IC_CaptureCallback>:
  * @brief  Input Capture callback in non-blocking mode
  * @param  htim TIM IC handle
  * @retval None
  */
__weak void HAL_TIM_IC_CaptureCallback(TIM_HandleTypeDef *htim)
{
 8001e76:	b480      	push	{r7}
 8001e78:	b083      	sub	sp, #12
 8001e7a:	af00      	add	r7, sp, #0
 8001e7c:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_IC_CaptureCallback could be implemented in the user file
   */
}
 8001e7e:	bf00      	nop
 8001e80:	370c      	adds	r7, #12
 8001e82:	46bd      	mov	sp, r7
 8001e84:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e88:	4770      	bx	lr

08001e8a <HAL_TIM_PWM_PulseFinishedCallback>:
  * @brief  PWM Pulse finished callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_PWM_PulseFinishedCallback(TIM_HandleTypeDef *htim)
{
 8001e8a:	b480      	push	{r7}
 8001e8c:	b083      	sub	sp, #12
 8001e8e:	af00      	add	r7, sp, #0
 8001e90:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_PWM_PulseFinishedCallback could be implemented in the user file
   */
}
 8001e92:	bf00      	nop
 8001e94:	370c      	adds	r7, #12
 8001e96:	46bd      	mov	sp, r7
 8001e98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001e9c:	4770      	bx	lr

08001e9e <HAL_TIM_TriggerCallback>:
  * @brief  Hall Trigger detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIM_TriggerCallback(TIM_HandleTypeDef *htim)
{
 8001e9e:	b480      	push	{r7}
 8001ea0:	b083      	sub	sp, #12
 8001ea2:	af00      	add	r7, sp, #0
 8001ea4:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIM_TriggerCallback could be implemented in the user file
   */
}
 8001ea6:	bf00      	nop
 8001ea8:	370c      	adds	r7, #12
 8001eaa:	46bd      	mov	sp, r7
 8001eac:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001eb0:	4770      	bx	lr
	...

08001eb4 <TIM_Base_SetConfig>:
  * @param  TIMx TIM peripheral
  * @param  Structure TIM Base configuration structure
  * @retval None
  */
void TIM_Base_SetConfig(TIM_TypeDef *TIMx, TIM_Base_InitTypeDef *Structure)
{
 8001eb4:	b480      	push	{r7}
 8001eb6:	b085      	sub	sp, #20
 8001eb8:	af00      	add	r7, sp, #0
 8001eba:	6078      	str	r0, [r7, #4]
 8001ebc:	6039      	str	r1, [r7, #0]
  uint32_t tmpcr1;
  tmpcr1 = TIMx->CR1;
 8001ebe:	687b      	ldr	r3, [r7, #4]
 8001ec0:	681b      	ldr	r3, [r3, #0]
 8001ec2:	60fb      	str	r3, [r7, #12]

  /* Set TIM Time Base Unit parameters ---------------------------------------*/
  if (IS_TIM_COUNTER_MODE_SELECT_INSTANCE(TIMx))
 8001ec4:	687b      	ldr	r3, [r7, #4]
 8001ec6:	4a40      	ldr	r2, [pc, #256]	; (8001fc8 <TIM_Base_SetConfig+0x114>)
 8001ec8:	4293      	cmp	r3, r2
 8001eca:	d013      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ecc:	687b      	ldr	r3, [r7, #4]
 8001ece:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001ed2:	d00f      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ed4:	687b      	ldr	r3, [r7, #4]
 8001ed6:	4a3d      	ldr	r2, [pc, #244]	; (8001fcc <TIM_Base_SetConfig+0x118>)
 8001ed8:	4293      	cmp	r3, r2
 8001eda:	d00b      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001edc:	687b      	ldr	r3, [r7, #4]
 8001ede:	4a3c      	ldr	r2, [pc, #240]	; (8001fd0 <TIM_Base_SetConfig+0x11c>)
 8001ee0:	4293      	cmp	r3, r2
 8001ee2:	d007      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001ee4:	687b      	ldr	r3, [r7, #4]
 8001ee6:	4a3b      	ldr	r2, [pc, #236]	; (8001fd4 <TIM_Base_SetConfig+0x120>)
 8001ee8:	4293      	cmp	r3, r2
 8001eea:	d003      	beq.n	8001ef4 <TIM_Base_SetConfig+0x40>
 8001eec:	687b      	ldr	r3, [r7, #4]
 8001eee:	4a3a      	ldr	r2, [pc, #232]	; (8001fd8 <TIM_Base_SetConfig+0x124>)
 8001ef0:	4293      	cmp	r3, r2
 8001ef2:	d108      	bne.n	8001f06 <TIM_Base_SetConfig+0x52>
  {
    /* Select the Counter Mode */
    tmpcr1 &= ~(TIM_CR1_DIR | TIM_CR1_CMS);
 8001ef4:	68fb      	ldr	r3, [r7, #12]
 8001ef6:	f023 0370 	bic.w	r3, r3, #112	; 0x70
 8001efa:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= Structure->CounterMode;
 8001efc:	683b      	ldr	r3, [r7, #0]
 8001efe:	685b      	ldr	r3, [r3, #4]
 8001f00:	68fa      	ldr	r2, [r7, #12]
 8001f02:	4313      	orrs	r3, r2
 8001f04:	60fb      	str	r3, [r7, #12]
  }

  if (IS_TIM_CLOCK_DIVISION_INSTANCE(TIMx))
 8001f06:	687b      	ldr	r3, [r7, #4]
 8001f08:	4a2f      	ldr	r2, [pc, #188]	; (8001fc8 <TIM_Base_SetConfig+0x114>)
 8001f0a:	4293      	cmp	r3, r2
 8001f0c:	d02b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f0e:	687b      	ldr	r3, [r7, #4]
 8001f10:	f1b3 4f80 	cmp.w	r3, #1073741824	; 0x40000000
 8001f14:	d027      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f16:	687b      	ldr	r3, [r7, #4]
 8001f18:	4a2c      	ldr	r2, [pc, #176]	; (8001fcc <TIM_Base_SetConfig+0x118>)
 8001f1a:	4293      	cmp	r3, r2
 8001f1c:	d023      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f1e:	687b      	ldr	r3, [r7, #4]
 8001f20:	4a2b      	ldr	r2, [pc, #172]	; (8001fd0 <TIM_Base_SetConfig+0x11c>)
 8001f22:	4293      	cmp	r3, r2
 8001f24:	d01f      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f26:	687b      	ldr	r3, [r7, #4]
 8001f28:	4a2a      	ldr	r2, [pc, #168]	; (8001fd4 <TIM_Base_SetConfig+0x120>)
 8001f2a:	4293      	cmp	r3, r2
 8001f2c:	d01b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f2e:	687b      	ldr	r3, [r7, #4]
 8001f30:	4a29      	ldr	r2, [pc, #164]	; (8001fd8 <TIM_Base_SetConfig+0x124>)
 8001f32:	4293      	cmp	r3, r2
 8001f34:	d017      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f36:	687b      	ldr	r3, [r7, #4]
 8001f38:	4a28      	ldr	r2, [pc, #160]	; (8001fdc <TIM_Base_SetConfig+0x128>)
 8001f3a:	4293      	cmp	r3, r2
 8001f3c:	d013      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f3e:	687b      	ldr	r3, [r7, #4]
 8001f40:	4a27      	ldr	r2, [pc, #156]	; (8001fe0 <TIM_Base_SetConfig+0x12c>)
 8001f42:	4293      	cmp	r3, r2
 8001f44:	d00f      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f46:	687b      	ldr	r3, [r7, #4]
 8001f48:	4a26      	ldr	r2, [pc, #152]	; (8001fe4 <TIM_Base_SetConfig+0x130>)
 8001f4a:	4293      	cmp	r3, r2
 8001f4c:	d00b      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f4e:	687b      	ldr	r3, [r7, #4]
 8001f50:	4a25      	ldr	r2, [pc, #148]	; (8001fe8 <TIM_Base_SetConfig+0x134>)
 8001f52:	4293      	cmp	r3, r2
 8001f54:	d007      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f56:	687b      	ldr	r3, [r7, #4]
 8001f58:	4a24      	ldr	r2, [pc, #144]	; (8001fec <TIM_Base_SetConfig+0x138>)
 8001f5a:	4293      	cmp	r3, r2
 8001f5c:	d003      	beq.n	8001f66 <TIM_Base_SetConfig+0xb2>
 8001f5e:	687b      	ldr	r3, [r7, #4]
 8001f60:	4a23      	ldr	r2, [pc, #140]	; (8001ff0 <TIM_Base_SetConfig+0x13c>)
 8001f62:	4293      	cmp	r3, r2
 8001f64:	d108      	bne.n	8001f78 <TIM_Base_SetConfig+0xc4>
  {
    /* Set the clock division */
    tmpcr1 &= ~TIM_CR1_CKD;
 8001f66:	68fb      	ldr	r3, [r7, #12]
 8001f68:	f423 7340 	bic.w	r3, r3, #768	; 0x300
 8001f6c:	60fb      	str	r3, [r7, #12]
    tmpcr1 |= (uint32_t)Structure->ClockDivision;
 8001f6e:	683b      	ldr	r3, [r7, #0]
 8001f70:	68db      	ldr	r3, [r3, #12]
 8001f72:	68fa      	ldr	r2, [r7, #12]
 8001f74:	4313      	orrs	r3, r2
 8001f76:	60fb      	str	r3, [r7, #12]
  }

  /* Set the auto-reload preload */
  MODIFY_REG(tmpcr1, TIM_CR1_ARPE, Structure->AutoReloadPreload);
 8001f78:	68fb      	ldr	r3, [r7, #12]
 8001f7a:	f023 0280 	bic.w	r2, r3, #128	; 0x80
 8001f7e:	683b      	ldr	r3, [r7, #0]
 8001f80:	695b      	ldr	r3, [r3, #20]
 8001f82:	4313      	orrs	r3, r2
 8001f84:	60fb      	str	r3, [r7, #12]

  TIMx->CR1 = tmpcr1;
 8001f86:	687b      	ldr	r3, [r7, #4]
 8001f88:	68fa      	ldr	r2, [r7, #12]
 8001f8a:	601a      	str	r2, [r3, #0]

  /* Set the Autoreload value */
  TIMx->ARR = (uint32_t)Structure->Period ;
 8001f8c:	683b      	ldr	r3, [r7, #0]
 8001f8e:	689a      	ldr	r2, [r3, #8]
 8001f90:	687b      	ldr	r3, [r7, #4]
 8001f92:	62da      	str	r2, [r3, #44]	; 0x2c

  /* Set the Prescaler value */
  TIMx->PSC = Structure->Prescaler;
 8001f94:	683b      	ldr	r3, [r7, #0]
 8001f96:	681a      	ldr	r2, [r3, #0]
 8001f98:	687b      	ldr	r3, [r7, #4]
 8001f9a:	629a      	str	r2, [r3, #40]	; 0x28

  if (IS_TIM_REPETITION_COUNTER_INSTANCE(TIMx))
 8001f9c:	687b      	ldr	r3, [r7, #4]
 8001f9e:	4a0a      	ldr	r2, [pc, #40]	; (8001fc8 <TIM_Base_SetConfig+0x114>)
 8001fa0:	4293      	cmp	r3, r2
 8001fa2:	d003      	beq.n	8001fac <TIM_Base_SetConfig+0xf8>
 8001fa4:	687b      	ldr	r3, [r7, #4]
 8001fa6:	4a0c      	ldr	r2, [pc, #48]	; (8001fd8 <TIM_Base_SetConfig+0x124>)
 8001fa8:	4293      	cmp	r3, r2
 8001faa:	d103      	bne.n	8001fb4 <TIM_Base_SetConfig+0x100>
  {
    /* Set the Repetition Counter value */
    TIMx->RCR = Structure->RepetitionCounter;
 8001fac:	683b      	ldr	r3, [r7, #0]
 8001fae:	691a      	ldr	r2, [r3, #16]
 8001fb0:	687b      	ldr	r3, [r7, #4]
 8001fb2:	631a      	str	r2, [r3, #48]	; 0x30
  }

  /* Generate an update event to reload the Prescaler
     and the repetition counter (only for advanced timer) value immediately */
  TIMx->EGR = TIM_EGR_UG;
 8001fb4:	687b      	ldr	r3, [r7, #4]
 8001fb6:	2201      	movs	r2, #1
 8001fb8:	615a      	str	r2, [r3, #20]
}
 8001fba:	bf00      	nop
 8001fbc:	3714      	adds	r7, #20
 8001fbe:	46bd      	mov	sp, r7
 8001fc0:	f85d 7b04 	ldr.w	r7, [sp], #4
 8001fc4:	4770      	bx	lr
 8001fc6:	bf00      	nop
 8001fc8:	40010000 	.word	0x40010000
 8001fcc:	40000400 	.word	0x40000400
 8001fd0:	40000800 	.word	0x40000800
 8001fd4:	40000c00 	.word	0x40000c00
 8001fd8:	40010400 	.word	0x40010400
 8001fdc:	40014000 	.word	0x40014000
 8001fe0:	40014400 	.word	0x40014400
 8001fe4:	40014800 	.word	0x40014800
 8001fe8:	40001800 	.word	0x40001800
 8001fec:	40001c00 	.word	0x40001c00
 8001ff0:	40002000 	.word	0x40002000

08001ff4 <HAL_TIMEx_CommutCallback>:
  * @brief  Hall commutation changed callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_CommutCallback(TIM_HandleTypeDef *htim)
{
 8001ff4:	b480      	push	{r7}
 8001ff6:	b083      	sub	sp, #12
 8001ff8:	af00      	add	r7, sp, #0
 8001ffa:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_CommutCallback could be implemented in the user file
   */
}
 8001ffc:	bf00      	nop
 8001ffe:	370c      	adds	r7, #12
 8002000:	46bd      	mov	sp, r7
 8002002:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002006:	4770      	bx	lr

08002008 <HAL_TIMEx_BreakCallback>:
  * @brief  Hall Break detection callback in non-blocking mode
  * @param  htim TIM handle
  * @retval None
  */
__weak void HAL_TIMEx_BreakCallback(TIM_HandleTypeDef *htim)
{
 8002008:	b480      	push	{r7}
 800200a:	b083      	sub	sp, #12
 800200c:	af00      	add	r7, sp, #0
 800200e:	6078      	str	r0, [r7, #4]
  UNUSED(htim);

  /* NOTE : This function should not be modified, when the callback is needed,
            the HAL_TIMEx_BreakCallback could be implemented in the user file
   */
}
 8002010:	bf00      	nop
 8002012:	370c      	adds	r7, #12
 8002014:	46bd      	mov	sp, r7
 8002016:	f85d 7b04 	ldr.w	r7, [sp], #4
 800201a:	4770      	bx	lr

0800201c <vListInitialise>:
/*-----------------------------------------------------------
* PUBLIC LIST API documented in list.h
*----------------------------------------------------------*/

void vListInitialise( List_t * const pxList )
{
 800201c:	b480      	push	{r7}
 800201e:	b083      	sub	sp, #12
 8002020:	af00      	add	r7, sp, #0
 8002022:	6078      	str	r0, [r7, #4]
    /* The list structure contains a list item which is used to mark the
     * end of the list.  To initialise the list the list end is inserted
     * as the only list entry. */
    pxList->pxIndex = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002024:	687b      	ldr	r3, [r7, #4]
 8002026:	f103 0208 	add.w	r2, r3, #8
 800202a:	687b      	ldr	r3, [r7, #4]
 800202c:	605a      	str	r2, [r3, #4]

    /* The list end value is the highest possible value in the list to
     * ensure it remains at the end of the list. */
    pxList->xListEnd.xItemValue = portMAX_DELAY;
 800202e:	687b      	ldr	r3, [r7, #4]
 8002030:	f04f 32ff 	mov.w	r2, #4294967295
 8002034:	609a      	str	r2, [r3, #8]

    /* The list end next and previous pointers point to itself so we know
     * when the list is empty. */
    pxList->xListEnd.pxNext = ( ListItem_t * ) &( pxList->xListEnd );     /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002036:	687b      	ldr	r3, [r7, #4]
 8002038:	f103 0208 	add.w	r2, r3, #8
 800203c:	687b      	ldr	r3, [r7, #4]
 800203e:	60da      	str	r2, [r3, #12]
    pxList->xListEnd.pxPrevious = ( ListItem_t * ) &( pxList->xListEnd ); /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. */
 8002040:	687b      	ldr	r3, [r7, #4]
 8002042:	f103 0208 	add.w	r2, r3, #8
 8002046:	687b      	ldr	r3, [r7, #4]
 8002048:	611a      	str	r2, [r3, #16]

    pxList->uxNumberOfItems = ( UBaseType_t ) 0U;
 800204a:	687b      	ldr	r3, [r7, #4]
 800204c:	2200      	movs	r2, #0
 800204e:	601a      	str	r2, [r3, #0]

    /* Write known values into the list if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_LIST_INTEGRITY_CHECK_1_VALUE( pxList );
    listSET_LIST_INTEGRITY_CHECK_2_VALUE( pxList );
}
 8002050:	bf00      	nop
 8002052:	370c      	adds	r7, #12
 8002054:	46bd      	mov	sp, r7
 8002056:	f85d 7b04 	ldr.w	r7, [sp], #4
 800205a:	4770      	bx	lr

0800205c <vListInitialiseItem>:
/*-----------------------------------------------------------*/

void vListInitialiseItem( ListItem_t * const pxItem )
{
 800205c:	b480      	push	{r7}
 800205e:	b083      	sub	sp, #12
 8002060:	af00      	add	r7, sp, #0
 8002062:	6078      	str	r0, [r7, #4]
    /* Make sure the list item is not recorded as being on a list. */
    pxItem->pxContainer = NULL;
 8002064:	687b      	ldr	r3, [r7, #4]
 8002066:	2200      	movs	r2, #0
 8002068:	611a      	str	r2, [r3, #16]

    /* Write known values into the list item if
     * configUSE_LIST_DATA_INTEGRITY_CHECK_BYTES is set to 1. */
    listSET_FIRST_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
    listSET_SECOND_LIST_ITEM_INTEGRITY_CHECK_VALUE( pxItem );
}
 800206a:	bf00      	nop
 800206c:	370c      	adds	r7, #12
 800206e:	46bd      	mov	sp, r7
 8002070:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002074:	4770      	bx	lr

08002076 <vListInsertEnd>:
/*-----------------------------------------------------------*/

void vListInsertEnd( List_t * const pxList,
                     ListItem_t * const pxNewListItem )
{
 8002076:	b480      	push	{r7}
 8002078:	b085      	sub	sp, #20
 800207a:	af00      	add	r7, sp, #0
 800207c:	6078      	str	r0, [r7, #4]
 800207e:	6039      	str	r1, [r7, #0]
    ListItem_t * const pxIndex = pxList->pxIndex;
 8002080:	687b      	ldr	r3, [r7, #4]
 8002082:	685b      	ldr	r3, [r3, #4]
 8002084:	60fb      	str	r3, [r7, #12]
    listTEST_LIST_ITEM_INTEGRITY( pxNewListItem );

    /* Insert a new list item into pxList, but rather than sort the list,
     * makes the new list item the last item to be removed by a call to
     * listGET_OWNER_OF_NEXT_ENTRY(). */
    pxNewListItem->pxNext = pxIndex;
 8002086:	683b      	ldr	r3, [r7, #0]
 8002088:	68fa      	ldr	r2, [r7, #12]
 800208a:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxPrevious = pxIndex->pxPrevious;
 800208c:	68fb      	ldr	r3, [r7, #12]
 800208e:	689a      	ldr	r2, [r3, #8]
 8002090:	683b      	ldr	r3, [r7, #0]
 8002092:	609a      	str	r2, [r3, #8]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    pxIndex->pxPrevious->pxNext = pxNewListItem;
 8002094:	68fb      	ldr	r3, [r7, #12]
 8002096:	689b      	ldr	r3, [r3, #8]
 8002098:	683a      	ldr	r2, [r7, #0]
 800209a:	605a      	str	r2, [r3, #4]
    pxIndex->pxPrevious = pxNewListItem;
 800209c:	68fb      	ldr	r3, [r7, #12]
 800209e:	683a      	ldr	r2, [r7, #0]
 80020a0:	609a      	str	r2, [r3, #8]

    /* Remember which list the item is in. */
    pxNewListItem->pxContainer = pxList;
 80020a2:	683b      	ldr	r3, [r7, #0]
 80020a4:	687a      	ldr	r2, [r7, #4]
 80020a6:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 80020a8:	687b      	ldr	r3, [r7, #4]
 80020aa:	681b      	ldr	r3, [r3, #0]
 80020ac:	1c5a      	adds	r2, r3, #1
 80020ae:	687b      	ldr	r3, [r7, #4]
 80020b0:	601a      	str	r2, [r3, #0]
}
 80020b2:	bf00      	nop
 80020b4:	3714      	adds	r7, #20
 80020b6:	46bd      	mov	sp, r7
 80020b8:	f85d 7b04 	ldr.w	r7, [sp], #4
 80020bc:	4770      	bx	lr

080020be <vListInsert>:
/*-----------------------------------------------------------*/

void vListInsert( List_t * const pxList,
                  ListItem_t * const pxNewListItem )
{
 80020be:	b480      	push	{r7}
 80020c0:	b085      	sub	sp, #20
 80020c2:	af00      	add	r7, sp, #0
 80020c4:	6078      	str	r0, [r7, #4]
 80020c6:	6039      	str	r1, [r7, #0]
    ListItem_t * pxIterator;
    const TickType_t xValueOfInsertion = pxNewListItem->xItemValue;
 80020c8:	683b      	ldr	r3, [r7, #0]
 80020ca:	681b      	ldr	r3, [r3, #0]
 80020cc:	60bb      	str	r3, [r7, #8]
     * new list item should be placed after it.  This ensures that TCBs which are
     * stored in ready lists (all of which have the same xItemValue value) get a
     * share of the CPU.  However, if the xItemValue is the same as the back marker
     * the iteration loop below will not end.  Therefore the value is checked
     * first, and the algorithm slightly modified if necessary. */
    if( xValueOfInsertion == portMAX_DELAY )
 80020ce:	68bb      	ldr	r3, [r7, #8]
 80020d0:	f1b3 3fff 	cmp.w	r3, #4294967295
 80020d4:	d103      	bne.n	80020de <vListInsert+0x20>
    {
        pxIterator = pxList->xListEnd.pxPrevious;
 80020d6:	687b      	ldr	r3, [r7, #4]
 80020d8:	691b      	ldr	r3, [r3, #16]
 80020da:	60fb      	str	r3, [r7, #12]
 80020dc:	e00c      	b.n	80020f8 <vListInsert+0x3a>
        *   4) Using a queue or semaphore before it has been initialised or
        *      before the scheduler has been started (are interrupts firing
        *      before vTaskStartScheduler() has been called?).
        **********************************************************************/

        for( pxIterator = ( ListItem_t * ) &( pxList->xListEnd ); pxIterator->pxNext->xItemValue <= xValueOfInsertion; pxIterator = pxIterator->pxNext ) /*lint !e826 !e740 !e9087 The mini list structure is used as the list end to save RAM.  This is checked and valid. *//*lint !e440 The iterator moves to a different value, not xValueOfInsertion. */
 80020de:	687b      	ldr	r3, [r7, #4]
 80020e0:	3308      	adds	r3, #8
 80020e2:	60fb      	str	r3, [r7, #12]
 80020e4:	e002      	b.n	80020ec <vListInsert+0x2e>
 80020e6:	68fb      	ldr	r3, [r7, #12]
 80020e8:	685b      	ldr	r3, [r3, #4]
 80020ea:	60fb      	str	r3, [r7, #12]
 80020ec:	68fb      	ldr	r3, [r7, #12]
 80020ee:	685b      	ldr	r3, [r3, #4]
 80020f0:	681b      	ldr	r3, [r3, #0]
 80020f2:	68ba      	ldr	r2, [r7, #8]
 80020f4:	429a      	cmp	r2, r3
 80020f6:	d2f6      	bcs.n	80020e6 <vListInsert+0x28>
            /* There is nothing to do here, just iterating to the wanted
             * insertion position. */
        }
    }

    pxNewListItem->pxNext = pxIterator->pxNext;
 80020f8:	68fb      	ldr	r3, [r7, #12]
 80020fa:	685a      	ldr	r2, [r3, #4]
 80020fc:	683b      	ldr	r3, [r7, #0]
 80020fe:	605a      	str	r2, [r3, #4]
    pxNewListItem->pxNext->pxPrevious = pxNewListItem;
 8002100:	683b      	ldr	r3, [r7, #0]
 8002102:	685b      	ldr	r3, [r3, #4]
 8002104:	683a      	ldr	r2, [r7, #0]
 8002106:	609a      	str	r2, [r3, #8]
    pxNewListItem->pxPrevious = pxIterator;
 8002108:	683b      	ldr	r3, [r7, #0]
 800210a:	68fa      	ldr	r2, [r7, #12]
 800210c:	609a      	str	r2, [r3, #8]
    pxIterator->pxNext = pxNewListItem;
 800210e:	68fb      	ldr	r3, [r7, #12]
 8002110:	683a      	ldr	r2, [r7, #0]
 8002112:	605a      	str	r2, [r3, #4]

    /* Remember which list the item is in.  This allows fast removal of the
     * item later. */
    pxNewListItem->pxContainer = pxList;
 8002114:	683b      	ldr	r3, [r7, #0]
 8002116:	687a      	ldr	r2, [r7, #4]
 8002118:	611a      	str	r2, [r3, #16]

    ( pxList->uxNumberOfItems )++;
 800211a:	687b      	ldr	r3, [r7, #4]
 800211c:	681b      	ldr	r3, [r3, #0]
 800211e:	1c5a      	adds	r2, r3, #1
 8002120:	687b      	ldr	r3, [r7, #4]
 8002122:	601a      	str	r2, [r3, #0]
}
 8002124:	bf00      	nop
 8002126:	3714      	adds	r7, #20
 8002128:	46bd      	mov	sp, r7
 800212a:	f85d 7b04 	ldr.w	r7, [sp], #4
 800212e:	4770      	bx	lr

08002130 <uxListRemove>:
/*-----------------------------------------------------------*/

UBaseType_t uxListRemove( ListItem_t * const pxItemToRemove )
{
 8002130:	b480      	push	{r7}
 8002132:	b085      	sub	sp, #20
 8002134:	af00      	add	r7, sp, #0
 8002136:	6078      	str	r0, [r7, #4]
/* The list item knows which list it is in.  Obtain the list from the list
 * item. */
    List_t * const pxList = pxItemToRemove->pxContainer;
 8002138:	687b      	ldr	r3, [r7, #4]
 800213a:	691b      	ldr	r3, [r3, #16]
 800213c:	60fb      	str	r3, [r7, #12]

    pxItemToRemove->pxNext->pxPrevious = pxItemToRemove->pxPrevious;
 800213e:	687b      	ldr	r3, [r7, #4]
 8002140:	685b      	ldr	r3, [r3, #4]
 8002142:	687a      	ldr	r2, [r7, #4]
 8002144:	6892      	ldr	r2, [r2, #8]
 8002146:	609a      	str	r2, [r3, #8]
    pxItemToRemove->pxPrevious->pxNext = pxItemToRemove->pxNext;
 8002148:	687b      	ldr	r3, [r7, #4]
 800214a:	689b      	ldr	r3, [r3, #8]
 800214c:	687a      	ldr	r2, [r7, #4]
 800214e:	6852      	ldr	r2, [r2, #4]
 8002150:	605a      	str	r2, [r3, #4]

    /* Only used during decision coverage testing. */
    mtCOVERAGE_TEST_DELAY();

    /* Make sure the index is left pointing to a valid item. */
    if( pxList->pxIndex == pxItemToRemove )
 8002152:	68fb      	ldr	r3, [r7, #12]
 8002154:	685b      	ldr	r3, [r3, #4]
 8002156:	687a      	ldr	r2, [r7, #4]
 8002158:	429a      	cmp	r2, r3
 800215a:	d103      	bne.n	8002164 <uxListRemove+0x34>
    {
        pxList->pxIndex = pxItemToRemove->pxPrevious;
 800215c:	687b      	ldr	r3, [r7, #4]
 800215e:	689a      	ldr	r2, [r3, #8]
 8002160:	68fb      	ldr	r3, [r7, #12]
 8002162:	605a      	str	r2, [r3, #4]
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxItemToRemove->pxContainer = NULL;
 8002164:	687b      	ldr	r3, [r7, #4]
 8002166:	2200      	movs	r2, #0
 8002168:	611a      	str	r2, [r3, #16]
    ( pxList->uxNumberOfItems )--;
 800216a:	68fb      	ldr	r3, [r7, #12]
 800216c:	681b      	ldr	r3, [r3, #0]
 800216e:	1e5a      	subs	r2, r3, #1
 8002170:	68fb      	ldr	r3, [r7, #12]
 8002172:	601a      	str	r2, [r3, #0]

    return pxList->uxNumberOfItems;
 8002174:	68fb      	ldr	r3, [r7, #12]
 8002176:	681b      	ldr	r3, [r3, #0]
}
 8002178:	4618      	mov	r0, r3
 800217a:	3714      	adds	r7, #20
 800217c:	46bd      	mov	sp, r7
 800217e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002182:	4770      	bx	lr

08002184 <xTaskCreate>:
                            const char * const pcName, /*lint !e971 Unqualified char types are allowed for strings and single characters only. */
                            const configSTACK_DEPTH_TYPE usStackDepth,
                            void * const pvParameters,
                            UBaseType_t uxPriority,
                            TaskHandle_t * const pxCreatedTask )
    {
 8002184:	b580      	push	{r7, lr}
 8002186:	b08c      	sub	sp, #48	; 0x30
 8002188:	af04      	add	r7, sp, #16
 800218a:	60f8      	str	r0, [r7, #12]
 800218c:	60b9      	str	r1, [r7, #8]
 800218e:	603b      	str	r3, [r7, #0]
 8002190:	4613      	mov	r3, r2
 8002192:	80fb      	strh	r3, [r7, #6]
        #else /* portSTACK_GROWTH */
            {
                StackType_t * pxStack;

                /* Allocate space for the stack used by the task being created. */
                pxStack = pvPortMalloc( ( ( ( size_t ) usStackDepth ) * sizeof( StackType_t ) ) ); /*lint !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack and this allocation is the stack. */
 8002194:	88fb      	ldrh	r3, [r7, #6]
 8002196:	009b      	lsls	r3, r3, #2
 8002198:	4618      	mov	r0, r3
 800219a:	f000 ffd7 	bl	800314c <pvPortMalloc>
 800219e:	6178      	str	r0, [r7, #20]

                if( pxStack != NULL )
 80021a0:	697b      	ldr	r3, [r7, #20]
 80021a2:	2b00      	cmp	r3, #0
 80021a4:	d00e      	beq.n	80021c4 <xTaskCreate+0x40>
                {
                    /* Allocate space for the TCB. */
                    pxNewTCB = ( TCB_t * ) pvPortMalloc( sizeof( TCB_t ) ); /*lint !e9087 !e9079 All values returned by pvPortMalloc() have at least the alignment required by the MCU's stack, and the first member of TCB_t is always a pointer to the task's stack. */
 80021a6:	2058      	movs	r0, #88	; 0x58
 80021a8:	f000 ffd0 	bl	800314c <pvPortMalloc>
 80021ac:	61f8      	str	r0, [r7, #28]

                    if( pxNewTCB != NULL )
 80021ae:	69fb      	ldr	r3, [r7, #28]
 80021b0:	2b00      	cmp	r3, #0
 80021b2:	d003      	beq.n	80021bc <xTaskCreate+0x38>
                    {
                        /* Store the stack location in the TCB. */
                        pxNewTCB->pxStack = pxStack;
 80021b4:	69fb      	ldr	r3, [r7, #28]
 80021b6:	697a      	ldr	r2, [r7, #20]
 80021b8:	631a      	str	r2, [r3, #48]	; 0x30
 80021ba:	e005      	b.n	80021c8 <xTaskCreate+0x44>
                    }
                    else
                    {
                        /* The stack cannot be used as the TCB was not created.  Free
                         * it again. */
                        vPortFree( pxStack );
 80021bc:	6978      	ldr	r0, [r7, #20]
 80021be:	f001 f8a5 	bl	800330c <vPortFree>
 80021c2:	e001      	b.n	80021c8 <xTaskCreate+0x44>
                    }
                }
                else
                {
                    pxNewTCB = NULL;
 80021c4:	2300      	movs	r3, #0
 80021c6:	61fb      	str	r3, [r7, #28]
                }
            }
        #endif /* portSTACK_GROWTH */

        if( pxNewTCB != NULL )
 80021c8:	69fb      	ldr	r3, [r7, #28]
 80021ca:	2b00      	cmp	r3, #0
 80021cc:	d013      	beq.n	80021f6 <xTaskCreate+0x72>
                     * task was created dynamically in case it is later deleted. */
                    pxNewTCB->ucStaticallyAllocated = tskDYNAMICALLY_ALLOCATED_STACK_AND_TCB;
                }
            #endif /* tskSTATIC_AND_DYNAMIC_ALLOCATION_POSSIBLE */

            prvInitialiseNewTask( pxTaskCode, pcName, ( uint32_t ) usStackDepth, pvParameters, uxPriority, pxCreatedTask, pxNewTCB, NULL );
 80021ce:	88fa      	ldrh	r2, [r7, #6]
 80021d0:	2300      	movs	r3, #0
 80021d2:	9303      	str	r3, [sp, #12]
 80021d4:	69fb      	ldr	r3, [r7, #28]
 80021d6:	9302      	str	r3, [sp, #8]
 80021d8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80021da:	9301      	str	r3, [sp, #4]
 80021dc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80021de:	9300      	str	r3, [sp, #0]
 80021e0:	683b      	ldr	r3, [r7, #0]
 80021e2:	68b9      	ldr	r1, [r7, #8]
 80021e4:	68f8      	ldr	r0, [r7, #12]
 80021e6:	f000 f80e 	bl	8002206 <prvInitialiseNewTask>
            prvAddNewTaskToReadyList( pxNewTCB );
 80021ea:	69f8      	ldr	r0, [r7, #28]
 80021ec:	f000 f8a2 	bl	8002334 <prvAddNewTaskToReadyList>
            xReturn = pdPASS;
 80021f0:	2301      	movs	r3, #1
 80021f2:	61bb      	str	r3, [r7, #24]
 80021f4:	e002      	b.n	80021fc <xTaskCreate+0x78>
        }
        else
        {
            xReturn = errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY;
 80021f6:	f04f 33ff 	mov.w	r3, #4294967295
 80021fa:	61bb      	str	r3, [r7, #24]
        }

        return xReturn;
 80021fc:	69bb      	ldr	r3, [r7, #24]
    }
 80021fe:	4618      	mov	r0, r3
 8002200:	3720      	adds	r7, #32
 8002202:	46bd      	mov	sp, r7
 8002204:	bd80      	pop	{r7, pc}

08002206 <prvInitialiseNewTask>:
                                  void * const pvParameters,
                                  UBaseType_t uxPriority,
                                  TaskHandle_t * const pxCreatedTask,
                                  TCB_t * pxNewTCB,
                                  const MemoryRegion_t * const xRegions )
{
 8002206:	b580      	push	{r7, lr}
 8002208:	b088      	sub	sp, #32
 800220a:	af00      	add	r7, sp, #0
 800220c:	60f8      	str	r0, [r7, #12]
 800220e:	60b9      	str	r1, [r7, #8]
 8002210:	607a      	str	r2, [r7, #4]
 8002212:	603b      	str	r3, [r7, #0]

    /* Avoid dependency on memset() if it is not required. */
    #if ( tskSET_NEW_STACKS_TO_KNOWN_VALUE == 1 )
        {
            /* Fill the stack with a known value to assist debugging. */
            ( void ) memset( pxNewTCB->pxStack, ( int ) tskSTACK_FILL_BYTE, ( size_t ) ulStackDepth * sizeof( StackType_t ) );
 8002214:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002216:	6b18      	ldr	r0, [r3, #48]	; 0x30
 8002218:	687b      	ldr	r3, [r7, #4]
 800221a:	009b      	lsls	r3, r3, #2
 800221c:	461a      	mov	r2, r3
 800221e:	21a5      	movs	r1, #165	; 0xa5
 8002220:	f003 fcf4 	bl	8005c0c <memset>
     * grows from high memory to low (as per the 80x86) or vice versa.
     * portSTACK_GROWTH is used to make the result positive or negative as required
     * by the port. */
    #if ( portSTACK_GROWTH < 0 )
        {
            pxTopOfStack = &( pxNewTCB->pxStack[ ulStackDepth - ( uint32_t ) 1 ] );
 8002224:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002226:	6b1a      	ldr	r2, [r3, #48]	; 0x30
 8002228:	687b      	ldr	r3, [r7, #4]
 800222a:	f103 4380 	add.w	r3, r3, #1073741824	; 0x40000000
 800222e:	3b01      	subs	r3, #1
 8002230:	009b      	lsls	r3, r3, #2
 8002232:	4413      	add	r3, r2
 8002234:	61bb      	str	r3, [r7, #24]
            pxTopOfStack = ( StackType_t * ) ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack ) & ( ~( ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) ) ); /*lint !e923 !e9033 !e9078 MISRA exception.  Avoiding casts between pointers and integers is not practical.  Size differences accounted for using portPOINTER_SIZE_TYPE type.  Checked by assert(). */
 8002236:	69bb      	ldr	r3, [r7, #24]
 8002238:	f023 0307 	bic.w	r3, r3, #7
 800223c:	61bb      	str	r3, [r7, #24]

            /* Check the alignment of the calculated top of stack is correct. */
            configASSERT( ( ( ( portPOINTER_SIZE_TYPE ) pxTopOfStack & ( portPOINTER_SIZE_TYPE ) portBYTE_ALIGNMENT_MASK ) == 0UL ) );
 800223e:	69bb      	ldr	r3, [r7, #24]
 8002240:	f003 0307 	and.w	r3, r3, #7
 8002244:	2b00      	cmp	r3, #0
 8002246:	d00a      	beq.n	800225e <prvInitialiseNewTask+0x58>
        __asm volatile
 8002248:	f04f 0350 	mov.w	r3, #80	; 0x50
 800224c:	f383 8811 	msr	BASEPRI, r3
 8002250:	f3bf 8f6f 	isb	sy
 8002254:	f3bf 8f4f 	dsb	sy
 8002258:	617b      	str	r3, [r7, #20]
    }
 800225a:	bf00      	nop
 800225c:	e7fe      	b.n	800225c <prvInitialiseNewTask+0x56>
            pxNewTCB->pxEndOfStack = pxNewTCB->pxStack + ( ulStackDepth - ( uint32_t ) 1 );
        }
    #endif /* portSTACK_GROWTH */

    /* Store the task name in the TCB. */
    if( pcName != NULL )
 800225e:	68bb      	ldr	r3, [r7, #8]
 8002260:	2b00      	cmp	r3, #0
 8002262:	d01f      	beq.n	80022a4 <prvInitialiseNewTask+0x9e>
    {
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 8002264:	2300      	movs	r3, #0
 8002266:	61fb      	str	r3, [r7, #28]
 8002268:	e012      	b.n	8002290 <prvInitialiseNewTask+0x8a>
        {
            pxNewTCB->pcTaskName[ x ] = pcName[ x ];
 800226a:	68ba      	ldr	r2, [r7, #8]
 800226c:	69fb      	ldr	r3, [r7, #28]
 800226e:	4413      	add	r3, r2
 8002270:	7819      	ldrb	r1, [r3, #0]
 8002272:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002274:	69fb      	ldr	r3, [r7, #28]
 8002276:	4413      	add	r3, r2
 8002278:	3334      	adds	r3, #52	; 0x34
 800227a:	460a      	mov	r2, r1
 800227c:	701a      	strb	r2, [r3, #0]

            /* Don't copy all configMAX_TASK_NAME_LEN if the string is shorter than
             * configMAX_TASK_NAME_LEN characters just in case the memory after the
             * string is not accessible (extremely unlikely). */
            if( pcName[ x ] == ( char ) 0x00 )
 800227e:	68ba      	ldr	r2, [r7, #8]
 8002280:	69fb      	ldr	r3, [r7, #28]
 8002282:	4413      	add	r3, r2
 8002284:	781b      	ldrb	r3, [r3, #0]
 8002286:	2b00      	cmp	r3, #0
 8002288:	d006      	beq.n	8002298 <prvInitialiseNewTask+0x92>
        for( x = ( UBaseType_t ) 0; x < ( UBaseType_t ) configMAX_TASK_NAME_LEN; x++ )
 800228a:	69fb      	ldr	r3, [r7, #28]
 800228c:	3301      	adds	r3, #1
 800228e:	61fb      	str	r3, [r7, #28]
 8002290:	69fb      	ldr	r3, [r7, #28]
 8002292:	2b09      	cmp	r3, #9
 8002294:	d9e9      	bls.n	800226a <prvInitialiseNewTask+0x64>
 8002296:	e000      	b.n	800229a <prvInitialiseNewTask+0x94>
            {
                break;
 8002298:	bf00      	nop
            }
        }

        /* Ensure the name string is terminated in the case that the string length
         * was greater or equal to configMAX_TASK_NAME_LEN. */
        pxNewTCB->pcTaskName[ configMAX_TASK_NAME_LEN - 1 ] = '\0';
 800229a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800229c:	2200      	movs	r2, #0
 800229e:	f883 203d 	strb.w	r2, [r3, #61]	; 0x3d
 80022a2:	e003      	b.n	80022ac <prvInitialiseNewTask+0xa6>
    }
    else
    {
        /* The task has not been given a name, so just ensure there is a NULL
         * terminator when it is read out. */
        pxNewTCB->pcTaskName[ 0 ] = 0x00;
 80022a4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022a6:	2200      	movs	r2, #0
 80022a8:	f883 2034 	strb.w	r2, [r3, #52]	; 0x34
    }

    /* This is used as an array index so must ensure it's not too large.  First
     * remove the privilege bit if one is present. */
    if( uxPriority >= ( UBaseType_t ) configMAX_PRIORITIES )
 80022ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022ae:	2b04      	cmp	r3, #4
 80022b0:	d901      	bls.n	80022b6 <prvInitialiseNewTask+0xb0>
    {
        uxPriority = ( UBaseType_t ) configMAX_PRIORITIES - ( UBaseType_t ) 1U;
 80022b2:	2304      	movs	r3, #4
 80022b4:	62bb      	str	r3, [r7, #40]	; 0x28
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }

    pxNewTCB->uxPriority = uxPriority;
 80022b6:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022b8:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022ba:	62da      	str	r2, [r3, #44]	; 0x2c
    #if ( configUSE_MUTEXES == 1 )
        {
            pxNewTCB->uxBasePriority = uxPriority;
 80022bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022be:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80022c0:	649a      	str	r2, [r3, #72]	; 0x48
            pxNewTCB->uxMutexesHeld = 0;
 80022c2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022c4:	2200      	movs	r2, #0
 80022c6:	64da      	str	r2, [r3, #76]	; 0x4c
        }
    #endif /* configUSE_MUTEXES */

    vListInitialiseItem( &( pxNewTCB->xStateListItem ) );
 80022c8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ca:	3304      	adds	r3, #4
 80022cc:	4618      	mov	r0, r3
 80022ce:	f7ff fec5 	bl	800205c <vListInitialiseItem>
    vListInitialiseItem( &( pxNewTCB->xEventListItem ) );
 80022d2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022d4:	3318      	adds	r3, #24
 80022d6:	4618      	mov	r0, r3
 80022d8:	f7ff fec0 	bl	800205c <vListInitialiseItem>

    /* Set the pxNewTCB as a link back from the ListItem_t.  This is so we can get
     * back to  the containing TCB from a generic item in a list. */
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xStateListItem ), pxNewTCB );
 80022dc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022de:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022e0:	611a      	str	r2, [r3, #16]

    /* Event lists are always in priority order. */
    listSET_LIST_ITEM_VALUE( &( pxNewTCB->xEventListItem ), ( TickType_t ) configMAX_PRIORITIES - ( TickType_t ) uxPriority ); /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 80022e2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80022e4:	f1c3 0205 	rsb	r2, r3, #5
 80022e8:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ea:	619a      	str	r2, [r3, #24]
    listSET_LIST_ITEM_OWNER( &( pxNewTCB->xEventListItem ), pxNewTCB );
 80022ec:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022ee:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 80022f0:	625a      	str	r2, [r3, #36]	; 0x24
        }
    #endif

    #if ( configUSE_TASK_NOTIFICATIONS == 1 )
        {
            memset( ( void * ) &( pxNewTCB->ulNotifiedValue[ 0 ] ), 0x00, sizeof( pxNewTCB->ulNotifiedValue ) );
 80022f2:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80022f4:	3350      	adds	r3, #80	; 0x50
 80022f6:	2204      	movs	r2, #4
 80022f8:	2100      	movs	r1, #0
 80022fa:	4618      	mov	r0, r3
 80022fc:	f003 fc86 	bl	8005c0c <memset>
            memset( ( void * ) &( pxNewTCB->ucNotifyState[ 0 ] ), 0x00, sizeof( pxNewTCB->ucNotifyState ) );
 8002300:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8002302:	3354      	adds	r3, #84	; 0x54
 8002304:	2201      	movs	r2, #1
 8002306:	2100      	movs	r1, #0
 8002308:	4618      	mov	r0, r3
 800230a:	f003 fc7f 	bl	8005c0c <memset>
                        }
                    #endif /* portSTACK_GROWTH */
                }
            #else /* portHAS_STACK_OVERFLOW_CHECKING */
                {
                    pxNewTCB->pxTopOfStack = pxPortInitialiseStack( pxTopOfStack, pxTaskCode, pvParameters );
 800230e:	683a      	ldr	r2, [r7, #0]
 8002310:	68f9      	ldr	r1, [r7, #12]
 8002312:	69b8      	ldr	r0, [r7, #24]
 8002314:	f000 fc40 	bl	8002b98 <pxPortInitialiseStack>
 8002318:	4602      	mov	r2, r0
 800231a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800231c:	601a      	str	r2, [r3, #0]
                }
            #endif /* portHAS_STACK_OVERFLOW_CHECKING */
        }
    #endif /* portUSING_MPU_WRAPPERS */

    if( pxCreatedTask != NULL )
 800231e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002320:	2b00      	cmp	r3, #0
 8002322:	d002      	beq.n	800232a <prvInitialiseNewTask+0x124>
    {
        /* Pass the handle out in an anonymous way.  The handle can be used to
         * change the created task's priority, delete the created task, etc.*/
        *pxCreatedTask = ( TaskHandle_t ) pxNewTCB;
 8002324:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8002326:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8002328:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 800232a:	bf00      	nop
 800232c:	3720      	adds	r7, #32
 800232e:	46bd      	mov	sp, r7
 8002330:	bd80      	pop	{r7, pc}
	...

08002334 <prvAddNewTaskToReadyList>:
/*-----------------------------------------------------------*/

static void prvAddNewTaskToReadyList( TCB_t * pxNewTCB )
{
 8002334:	b5b0      	push	{r4, r5, r7, lr}
 8002336:	b084      	sub	sp, #16
 8002338:	af02      	add	r7, sp, #8
 800233a:	6078      	str	r0, [r7, #4]
    /* Ensure interrupts don't access the task lists while the lists are being
     * updated. */
    taskENTER_CRITICAL();
 800233c:	f000 fdda 	bl	8002ef4 <vPortEnterCritical>
    {
        uxCurrentNumberOfTasks++;
 8002340:	4b3b      	ldr	r3, [pc, #236]	; (8002430 <prvAddNewTaskToReadyList+0xfc>)
 8002342:	681b      	ldr	r3, [r3, #0]
 8002344:	3301      	adds	r3, #1
 8002346:	4a3a      	ldr	r2, [pc, #232]	; (8002430 <prvAddNewTaskToReadyList+0xfc>)
 8002348:	6013      	str	r3, [r2, #0]

        if( pxCurrentTCB == NULL )
 800234a:	4b3a      	ldr	r3, [pc, #232]	; (8002434 <prvAddNewTaskToReadyList+0x100>)
 800234c:	681b      	ldr	r3, [r3, #0]
 800234e:	2b00      	cmp	r3, #0
 8002350:	d109      	bne.n	8002366 <prvAddNewTaskToReadyList+0x32>
        {
            /* There are no other tasks, or all the other tasks are in
             * the suspended state - make this the current task. */
            pxCurrentTCB = pxNewTCB;
 8002352:	4a38      	ldr	r2, [pc, #224]	; (8002434 <prvAddNewTaskToReadyList+0x100>)
 8002354:	687b      	ldr	r3, [r7, #4]
 8002356:	6013      	str	r3, [r2, #0]

            if( uxCurrentNumberOfTasks == ( UBaseType_t ) 1 )
 8002358:	4b35      	ldr	r3, [pc, #212]	; (8002430 <prvAddNewTaskToReadyList+0xfc>)
 800235a:	681b      	ldr	r3, [r3, #0]
 800235c:	2b01      	cmp	r3, #1
 800235e:	d110      	bne.n	8002382 <prvAddNewTaskToReadyList+0x4e>
            {
                /* This is the first task to be created so do the preliminary
                 * initialisation required.  We will not recover if this call
                 * fails, but we will report the failure. */
                prvInitialiseTaskLists();
 8002360:	f000 fb08 	bl	8002974 <prvInitialiseTaskLists>
 8002364:	e00d      	b.n	8002382 <prvAddNewTaskToReadyList+0x4e>
        else
        {
            /* If the scheduler is not already running, make this task the
             * current task if it is the highest priority task to be created
             * so far. */
            if( xSchedulerRunning == pdFALSE )
 8002366:	4b34      	ldr	r3, [pc, #208]	; (8002438 <prvAddNewTaskToReadyList+0x104>)
 8002368:	681b      	ldr	r3, [r3, #0]
 800236a:	2b00      	cmp	r3, #0
 800236c:	d109      	bne.n	8002382 <prvAddNewTaskToReadyList+0x4e>
            {
                if( pxCurrentTCB->uxPriority <= pxNewTCB->uxPriority )
 800236e:	4b31      	ldr	r3, [pc, #196]	; (8002434 <prvAddNewTaskToReadyList+0x100>)
 8002370:	681b      	ldr	r3, [r3, #0]
 8002372:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002374:	687b      	ldr	r3, [r7, #4]
 8002376:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002378:	429a      	cmp	r2, r3
 800237a:	d802      	bhi.n	8002382 <prvAddNewTaskToReadyList+0x4e>
                {
                    pxCurrentTCB = pxNewTCB;
 800237c:	4a2d      	ldr	r2, [pc, #180]	; (8002434 <prvAddNewTaskToReadyList+0x100>)
 800237e:	687b      	ldr	r3, [r7, #4]
 8002380:	6013      	str	r3, [r2, #0]
            {
                mtCOVERAGE_TEST_MARKER();
            }
        }

        uxTaskNumber++;
 8002382:	4b2e      	ldr	r3, [pc, #184]	; (800243c <prvAddNewTaskToReadyList+0x108>)
 8002384:	681b      	ldr	r3, [r3, #0]
 8002386:	3301      	adds	r3, #1
 8002388:	4a2c      	ldr	r2, [pc, #176]	; (800243c <prvAddNewTaskToReadyList+0x108>)
 800238a:	6013      	str	r3, [r2, #0]

        #if ( configUSE_TRACE_FACILITY == 1 )
            {
                /* Add a counter into the TCB for tracing only. */
                pxNewTCB->uxTCBNumber = uxTaskNumber;
 800238c:	4b2b      	ldr	r3, [pc, #172]	; (800243c <prvAddNewTaskToReadyList+0x108>)
 800238e:	681a      	ldr	r2, [r3, #0]
 8002390:	687b      	ldr	r3, [r7, #4]
 8002392:	641a      	str	r2, [r3, #64]	; 0x40
            }
        #endif /* configUSE_TRACE_FACILITY */
        traceTASK_CREATE( pxNewTCB );
 8002394:	687b      	ldr	r3, [r7, #4]
 8002396:	2b00      	cmp	r3, #0
 8002398:	d016      	beq.n	80023c8 <prvAddNewTaskToReadyList+0x94>
 800239a:	687b      	ldr	r3, [r7, #4]
 800239c:	4618      	mov	r0, r3
 800239e:	f003 f955 	bl	800564c <SEGGER_SYSVIEW_OnTaskCreate>
 80023a2:	6878      	ldr	r0, [r7, #4]
 80023a4:	687b      	ldr	r3, [r7, #4]
 80023a6:	f103 0134 	add.w	r1, r3, #52	; 0x34
 80023aa:	687b      	ldr	r3, [r7, #4]
 80023ac:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023ae:	687b      	ldr	r3, [r7, #4]
 80023b0:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023b2:	461d      	mov	r5, r3
 80023b4:	687b      	ldr	r3, [r7, #4]
 80023b6:	681b      	ldr	r3, [r3, #0]
 80023b8:	461c      	mov	r4, r3
 80023ba:	687b      	ldr	r3, [r7, #4]
 80023bc:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 80023be:	1ae3      	subs	r3, r4, r3
 80023c0:	9300      	str	r3, [sp, #0]
 80023c2:	462b      	mov	r3, r5
 80023c4:	f001 f968 	bl	8003698 <SYSVIEW_AddTask>

        prvAddTaskToReadyList( pxNewTCB );
 80023c8:	687b      	ldr	r3, [r7, #4]
 80023ca:	4618      	mov	r0, r3
 80023cc:	f003 f9c2 	bl	8005754 <SEGGER_SYSVIEW_OnTaskStartReady>
 80023d0:	687b      	ldr	r3, [r7, #4]
 80023d2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80023d4:	2201      	movs	r2, #1
 80023d6:	409a      	lsls	r2, r3
 80023d8:	4b19      	ldr	r3, [pc, #100]	; (8002440 <prvAddNewTaskToReadyList+0x10c>)
 80023da:	681b      	ldr	r3, [r3, #0]
 80023dc:	4313      	orrs	r3, r2
 80023de:	4a18      	ldr	r2, [pc, #96]	; (8002440 <prvAddNewTaskToReadyList+0x10c>)
 80023e0:	6013      	str	r3, [r2, #0]
 80023e2:	687b      	ldr	r3, [r7, #4]
 80023e4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80023e6:	4613      	mov	r3, r2
 80023e8:	009b      	lsls	r3, r3, #2
 80023ea:	4413      	add	r3, r2
 80023ec:	009b      	lsls	r3, r3, #2
 80023ee:	4a15      	ldr	r2, [pc, #84]	; (8002444 <prvAddNewTaskToReadyList+0x110>)
 80023f0:	441a      	add	r2, r3
 80023f2:	687b      	ldr	r3, [r7, #4]
 80023f4:	3304      	adds	r3, #4
 80023f6:	4619      	mov	r1, r3
 80023f8:	4610      	mov	r0, r2
 80023fa:	f7ff fe3c 	bl	8002076 <vListInsertEnd>

        portSETUP_TCB( pxNewTCB );
    }
    taskEXIT_CRITICAL();
 80023fe:	f000 fda9 	bl	8002f54 <vPortExitCritical>

    if( xSchedulerRunning != pdFALSE )
 8002402:	4b0d      	ldr	r3, [pc, #52]	; (8002438 <prvAddNewTaskToReadyList+0x104>)
 8002404:	681b      	ldr	r3, [r3, #0]
 8002406:	2b00      	cmp	r3, #0
 8002408:	d00e      	beq.n	8002428 <prvAddNewTaskToReadyList+0xf4>
    {
        /* If the created task is of a higher priority than the current task
         * then it should run now. */
        if( pxCurrentTCB->uxPriority < pxNewTCB->uxPriority )
 800240a:	4b0a      	ldr	r3, [pc, #40]	; (8002434 <prvAddNewTaskToReadyList+0x100>)
 800240c:	681b      	ldr	r3, [r3, #0]
 800240e:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002410:	687b      	ldr	r3, [r7, #4]
 8002412:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002414:	429a      	cmp	r2, r3
 8002416:	d207      	bcs.n	8002428 <prvAddNewTaskToReadyList+0xf4>
        {
            taskYIELD_IF_USING_PREEMPTION();
 8002418:	4b0b      	ldr	r3, [pc, #44]	; (8002448 <prvAddNewTaskToReadyList+0x114>)
 800241a:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800241e:	601a      	str	r2, [r3, #0]
 8002420:	f3bf 8f4f 	dsb	sy
 8002424:	f3bf 8f6f 	isb	sy
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8002428:	bf00      	nop
 800242a:	3708      	adds	r7, #8
 800242c:	46bd      	mov	sp, r7
 800242e:	bdb0      	pop	{r4, r5, r7, pc}
 8002430:	20000110 	.word	0x20000110
 8002434:	20000038 	.word	0x20000038
 8002438:	2000011c 	.word	0x2000011c
 800243c:	2000012c 	.word	0x2000012c
 8002440:	20000118 	.word	0x20000118
 8002444:	2000003c 	.word	0x2000003c
 8002448:	e000ed04 	.word	0xe000ed04

0800244c <vTaskDelay>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelay == 1 )

    void vTaskDelay( const TickType_t xTicksToDelay )
    {
 800244c:	b580      	push	{r7, lr}
 800244e:	b084      	sub	sp, #16
 8002450:	af00      	add	r7, sp, #0
 8002452:	6078      	str	r0, [r7, #4]
        BaseType_t xAlreadyYielded = pdFALSE;
 8002454:	2300      	movs	r3, #0
 8002456:	60fb      	str	r3, [r7, #12]

        /* A delay time of zero just forces a reschedule. */
        if( xTicksToDelay > ( TickType_t ) 0U )
 8002458:	687b      	ldr	r3, [r7, #4]
 800245a:	2b00      	cmp	r3, #0
 800245c:	d01b      	beq.n	8002496 <vTaskDelay+0x4a>
        {
            configASSERT( uxSchedulerSuspended == 0 );
 800245e:	4b15      	ldr	r3, [pc, #84]	; (80024b4 <vTaskDelay+0x68>)
 8002460:	681b      	ldr	r3, [r3, #0]
 8002462:	2b00      	cmp	r3, #0
 8002464:	d00a      	beq.n	800247c <vTaskDelay+0x30>
        __asm volatile
 8002466:	f04f 0350 	mov.w	r3, #80	; 0x50
 800246a:	f383 8811 	msr	BASEPRI, r3
 800246e:	f3bf 8f6f 	isb	sy
 8002472:	f3bf 8f4f 	dsb	sy
 8002476:	60bb      	str	r3, [r7, #8]
    }
 8002478:	bf00      	nop
 800247a:	e7fe      	b.n	800247a <vTaskDelay+0x2e>
            vTaskSuspendAll();
 800247c:	f000 f87a 	bl	8002574 <vTaskSuspendAll>
            {
                traceTASK_DELAY();
 8002480:	6879      	ldr	r1, [r7, #4]
 8002482:	2023      	movs	r0, #35	; 0x23
 8002484:	f002 fcec 	bl	8004e60 <SEGGER_SYSVIEW_RecordU32>
                 * list or removed from the blocked list until the scheduler
                 * is resumed.
                 *
                 * This task cannot be in an event list as it is the currently
                 * executing task. */
                prvAddCurrentTaskToDelayedList( xTicksToDelay, pdFALSE );
 8002488:	2100      	movs	r1, #0
 800248a:	6878      	ldr	r0, [r7, #4]
 800248c:	f000 fb0c 	bl	8002aa8 <prvAddCurrentTaskToDelayedList>
            }
            xAlreadyYielded = xTaskResumeAll();
 8002490:	f000 f87e 	bl	8002590 <xTaskResumeAll>
 8002494:	60f8      	str	r0, [r7, #12]
            mtCOVERAGE_TEST_MARKER();
        }

        /* Force a reschedule if xTaskResumeAll has not already done so, we may
         * have put ourselves to sleep. */
        if( xAlreadyYielded == pdFALSE )
 8002496:	68fb      	ldr	r3, [r7, #12]
 8002498:	2b00      	cmp	r3, #0
 800249a:	d107      	bne.n	80024ac <vTaskDelay+0x60>
        {
            portYIELD_WITHIN_API();
 800249c:	4b06      	ldr	r3, [pc, #24]	; (80024b8 <vTaskDelay+0x6c>)
 800249e:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 80024a2:	601a      	str	r2, [r3, #0]
 80024a4:	f3bf 8f4f 	dsb	sy
 80024a8:	f3bf 8f6f 	isb	sy
        }
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
 80024ac:	bf00      	nop
 80024ae:	3710      	adds	r7, #16
 80024b0:	46bd      	mov	sp, r7
 80024b2:	bd80      	pop	{r7, pc}
 80024b4:	20000138 	.word	0x20000138
 80024b8:	e000ed04 	.word	0xe000ed04

080024bc <vTaskStartScheduler>:

#endif /* ( ( INCLUDE_xTaskResumeFromISR == 1 ) && ( INCLUDE_vTaskSuspend == 1 ) ) */
/*-----------------------------------------------------------*/

void vTaskStartScheduler( void )
{
 80024bc:	b580      	push	{r7, lr}
 80024be:	b086      	sub	sp, #24
 80024c0:	af02      	add	r7, sp, #8
            }
        }
    #else /* if ( configSUPPORT_STATIC_ALLOCATION == 1 ) */
        {
            /* The Idle task is being created using dynamically allocated RAM. */
            xReturn = xTaskCreate( prvIdleTask,
 80024c2:	4b24      	ldr	r3, [pc, #144]	; (8002554 <vTaskStartScheduler+0x98>)
 80024c4:	9301      	str	r3, [sp, #4]
 80024c6:	2300      	movs	r3, #0
 80024c8:	9300      	str	r3, [sp, #0]
 80024ca:	2300      	movs	r3, #0
 80024cc:	2282      	movs	r2, #130	; 0x82
 80024ce:	4922      	ldr	r1, [pc, #136]	; (8002558 <vTaskStartScheduler+0x9c>)
 80024d0:	4822      	ldr	r0, [pc, #136]	; (800255c <vTaskStartScheduler+0xa0>)
 80024d2:	f7ff fe57 	bl	8002184 <xTaskCreate>
 80024d6:	60f8      	str	r0, [r7, #12]
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* configUSE_TIMERS */

    if( xReturn == pdPASS )
 80024d8:	68fb      	ldr	r3, [r7, #12]
 80024da:	2b01      	cmp	r3, #1
 80024dc:	d124      	bne.n	8002528 <vTaskStartScheduler+0x6c>
        __asm volatile
 80024de:	f04f 0350 	mov.w	r3, #80	; 0x50
 80024e2:	f383 8811 	msr	BASEPRI, r3
 80024e6:	f3bf 8f6f 	isb	sy
 80024ea:	f3bf 8f4f 	dsb	sy
 80024ee:	60bb      	str	r3, [r7, #8]
    }
 80024f0:	bf00      	nop
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */

        xNextTaskUnblockTime = portMAX_DELAY;
 80024f2:	4b1b      	ldr	r3, [pc, #108]	; (8002560 <vTaskStartScheduler+0xa4>)
 80024f4:	f04f 32ff 	mov.w	r2, #4294967295
 80024f8:	601a      	str	r2, [r3, #0]
        xSchedulerRunning = pdTRUE;
 80024fa:	4b1a      	ldr	r3, [pc, #104]	; (8002564 <vTaskStartScheduler+0xa8>)
 80024fc:	2201      	movs	r2, #1
 80024fe:	601a      	str	r2, [r3, #0]
        xTickCount = ( TickType_t ) configINITIAL_TICK_COUNT;
 8002500:	4b19      	ldr	r3, [pc, #100]	; (8002568 <vTaskStartScheduler+0xac>)
 8002502:	2200      	movs	r2, #0
 8002504:	601a      	str	r2, [r3, #0]
         * is set to 0 and the following line fails to build then ensure you do not
         * have portCONFIGURE_TIMER_FOR_RUN_TIME_STATS() defined in your
         * FreeRTOSConfig.h file. */
        portCONFIGURE_TIMER_FOR_RUN_TIME_STATS();

        traceTASK_SWITCHED_IN();
 8002506:	4b19      	ldr	r3, [pc, #100]	; (800256c <vTaskStartScheduler+0xb0>)
 8002508:	681a      	ldr	r2, [r3, #0]
 800250a:	4b12      	ldr	r3, [pc, #72]	; (8002554 <vTaskStartScheduler+0x98>)
 800250c:	681b      	ldr	r3, [r3, #0]
 800250e:	429a      	cmp	r2, r3
 8002510:	d102      	bne.n	8002518 <vTaskStartScheduler+0x5c>
 8002512:	f003 f87f 	bl	8005614 <SEGGER_SYSVIEW_OnIdle>
 8002516:	e004      	b.n	8002522 <vTaskStartScheduler+0x66>
 8002518:	4b14      	ldr	r3, [pc, #80]	; (800256c <vTaskStartScheduler+0xb0>)
 800251a:	681b      	ldr	r3, [r3, #0]
 800251c:	4618      	mov	r0, r3
 800251e:	f003 f8d7 	bl	80056d0 <SEGGER_SYSVIEW_OnTaskStartExec>

        /* Setting up the timer tick is hardware specific and thus in the
         * portable interface. */
        if( xPortStartScheduler() != pdFALSE )
 8002522:	f000 fbc7 	bl	8002cb4 <xPortStartScheduler>
 8002526:	e00e      	b.n	8002546 <vTaskStartScheduler+0x8a>
    else
    {
        /* This line will only be reached if the kernel could not be started,
         * because there was not enough FreeRTOS heap to create the idle task
         * or the timer task. */
        configASSERT( xReturn != errCOULD_NOT_ALLOCATE_REQUIRED_MEMORY );
 8002528:	68fb      	ldr	r3, [r7, #12]
 800252a:	f1b3 3fff 	cmp.w	r3, #4294967295
 800252e:	d10a      	bne.n	8002546 <vTaskStartScheduler+0x8a>
        __asm volatile
 8002530:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002534:	f383 8811 	msr	BASEPRI, r3
 8002538:	f3bf 8f6f 	isb	sy
 800253c:	f3bf 8f4f 	dsb	sy
 8002540:	607b      	str	r3, [r7, #4]
    }
 8002542:	bf00      	nop
 8002544:	e7fe      	b.n	8002544 <vTaskStartScheduler+0x88>
     * meaning xIdleTaskHandle is not used anywhere else. */
    ( void ) xIdleTaskHandle;

    /* OpenOCD makes use of uxTopUsedPriority for thread debugging. Prevent uxTopUsedPriority
     * from getting optimized out as it is no longer used by the kernel. */
    ( void ) uxTopUsedPriority;
 8002546:	4b0a      	ldr	r3, [pc, #40]	; (8002570 <vTaskStartScheduler+0xb4>)
 8002548:	681b      	ldr	r3, [r3, #0]
}
 800254a:	bf00      	nop
 800254c:	3710      	adds	r7, #16
 800254e:	46bd      	mov	sp, r7
 8002550:	bd80      	pop	{r7, pc}
 8002552:	bf00      	nop
 8002554:	20000134 	.word	0x20000134
 8002558:	08005ca0 	.word	0x08005ca0
 800255c:	08002941 	.word	0x08002941
 8002560:	20000130 	.word	0x20000130
 8002564:	2000011c 	.word	0x2000011c
 8002568:	20000114 	.word	0x20000114
 800256c:	20000038 	.word	0x20000038
 8002570:	2000000c 	.word	0x2000000c

08002574 <vTaskSuspendAll>:
    vPortEndScheduler();
}
/*----------------------------------------------------------*/

void vTaskSuspendAll( void )
{
 8002574:	b480      	push	{r7}
 8002576:	af00      	add	r7, sp, #0
     * do not otherwise exhibit real time behaviour. */
    portSOFTWARE_BARRIER();

    /* The scheduler is suspended if uxSchedulerSuspended is non-zero.  An increment
     * is used to allow calls to vTaskSuspendAll() to nest. */
    ++uxSchedulerSuspended;
 8002578:	4b04      	ldr	r3, [pc, #16]	; (800258c <vTaskSuspendAll+0x18>)
 800257a:	681b      	ldr	r3, [r3, #0]
 800257c:	3301      	adds	r3, #1
 800257e:	4a03      	ldr	r2, [pc, #12]	; (800258c <vTaskSuspendAll+0x18>)
 8002580:	6013      	str	r3, [r2, #0]

    /* Enforces ordering for ports and optimised compilers that may otherwise place
     * the above increment elsewhere. */
    portMEMORY_BARRIER();
}
 8002582:	bf00      	nop
 8002584:	46bd      	mov	sp, r7
 8002586:	f85d 7b04 	ldr.w	r7, [sp], #4
 800258a:	4770      	bx	lr
 800258c:	20000138 	.word	0x20000138

08002590 <xTaskResumeAll>:

#endif /* configUSE_TICKLESS_IDLE */
/*----------------------------------------------------------*/

BaseType_t xTaskResumeAll( void )
{
 8002590:	b580      	push	{r7, lr}
 8002592:	b084      	sub	sp, #16
 8002594:	af00      	add	r7, sp, #0
    TCB_t * pxTCB = NULL;
 8002596:	2300      	movs	r3, #0
 8002598:	60fb      	str	r3, [r7, #12]
    BaseType_t xAlreadyYielded = pdFALSE;
 800259a:	2300      	movs	r3, #0
 800259c:	60bb      	str	r3, [r7, #8]

    /* If uxSchedulerSuspended is zero then this function does not match a
     * previous call to vTaskSuspendAll(). */
    configASSERT( uxSchedulerSuspended );
 800259e:	4b43      	ldr	r3, [pc, #268]	; (80026ac <xTaskResumeAll+0x11c>)
 80025a0:	681b      	ldr	r3, [r3, #0]
 80025a2:	2b00      	cmp	r3, #0
 80025a4:	d10a      	bne.n	80025bc <xTaskResumeAll+0x2c>
        __asm volatile
 80025a6:	f04f 0350 	mov.w	r3, #80	; 0x50
 80025aa:	f383 8811 	msr	BASEPRI, r3
 80025ae:	f3bf 8f6f 	isb	sy
 80025b2:	f3bf 8f4f 	dsb	sy
 80025b6:	603b      	str	r3, [r7, #0]
    }
 80025b8:	bf00      	nop
 80025ba:	e7fe      	b.n	80025ba <xTaskResumeAll+0x2a>
    /* It is possible that an ISR caused a task to be removed from an event
     * list while the scheduler was suspended.  If this was the case then the
     * removed task will have been added to the xPendingReadyList.  Once the
     * scheduler has been resumed it is safe to move all the pending ready
     * tasks from this list into their appropriate ready list. */
    taskENTER_CRITICAL();
 80025bc:	f000 fc9a 	bl	8002ef4 <vPortEnterCritical>
    {
        --uxSchedulerSuspended;
 80025c0:	4b3a      	ldr	r3, [pc, #232]	; (80026ac <xTaskResumeAll+0x11c>)
 80025c2:	681b      	ldr	r3, [r3, #0]
 80025c4:	3b01      	subs	r3, #1
 80025c6:	4a39      	ldr	r2, [pc, #228]	; (80026ac <xTaskResumeAll+0x11c>)
 80025c8:	6013      	str	r3, [r2, #0]

        if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80025ca:	4b38      	ldr	r3, [pc, #224]	; (80026ac <xTaskResumeAll+0x11c>)
 80025cc:	681b      	ldr	r3, [r3, #0]
 80025ce:	2b00      	cmp	r3, #0
 80025d0:	d165      	bne.n	800269e <xTaskResumeAll+0x10e>
        {
            if( uxCurrentNumberOfTasks > ( UBaseType_t ) 0U )
 80025d2:	4b37      	ldr	r3, [pc, #220]	; (80026b0 <xTaskResumeAll+0x120>)
 80025d4:	681b      	ldr	r3, [r3, #0]
 80025d6:	2b00      	cmp	r3, #0
 80025d8:	d061      	beq.n	800269e <xTaskResumeAll+0x10e>
            {
                /* Move any readied tasks from the pending list into the
                 * appropriate ready list. */
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 80025da:	e032      	b.n	8002642 <xTaskResumeAll+0xb2>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xPendingReadyList ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 80025dc:	4b35      	ldr	r3, [pc, #212]	; (80026b4 <xTaskResumeAll+0x124>)
 80025de:	68db      	ldr	r3, [r3, #12]
 80025e0:	68db      	ldr	r3, [r3, #12]
 80025e2:	60fb      	str	r3, [r7, #12]
                    ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80025e4:	68fb      	ldr	r3, [r7, #12]
 80025e6:	3318      	adds	r3, #24
 80025e8:	4618      	mov	r0, r3
 80025ea:	f7ff fda1 	bl	8002130 <uxListRemove>
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 80025ee:	68fb      	ldr	r3, [r7, #12]
 80025f0:	3304      	adds	r3, #4
 80025f2:	4618      	mov	r0, r3
 80025f4:	f7ff fd9c 	bl	8002130 <uxListRemove>
                    prvAddTaskToReadyList( pxTCB );
 80025f8:	68fb      	ldr	r3, [r7, #12]
 80025fa:	4618      	mov	r0, r3
 80025fc:	f003 f8aa 	bl	8005754 <SEGGER_SYSVIEW_OnTaskStartReady>
 8002600:	68fb      	ldr	r3, [r7, #12]
 8002602:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002604:	2201      	movs	r2, #1
 8002606:	409a      	lsls	r2, r3
 8002608:	4b2b      	ldr	r3, [pc, #172]	; (80026b8 <xTaskResumeAll+0x128>)
 800260a:	681b      	ldr	r3, [r3, #0]
 800260c:	4313      	orrs	r3, r2
 800260e:	4a2a      	ldr	r2, [pc, #168]	; (80026b8 <xTaskResumeAll+0x128>)
 8002610:	6013      	str	r3, [r2, #0]
 8002612:	68fb      	ldr	r3, [r7, #12]
 8002614:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002616:	4613      	mov	r3, r2
 8002618:	009b      	lsls	r3, r3, #2
 800261a:	4413      	add	r3, r2
 800261c:	009b      	lsls	r3, r3, #2
 800261e:	4a27      	ldr	r2, [pc, #156]	; (80026bc <xTaskResumeAll+0x12c>)
 8002620:	441a      	add	r2, r3
 8002622:	68fb      	ldr	r3, [r7, #12]
 8002624:	3304      	adds	r3, #4
 8002626:	4619      	mov	r1, r3
 8002628:	4610      	mov	r0, r2
 800262a:	f7ff fd24 	bl	8002076 <vListInsertEnd>

                    /* If the moved task has a priority higher than the current
                     * task then a yield must be performed. */
                    if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 800262e:	68fb      	ldr	r3, [r7, #12]
 8002630:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002632:	4b23      	ldr	r3, [pc, #140]	; (80026c0 <xTaskResumeAll+0x130>)
 8002634:	681b      	ldr	r3, [r3, #0]
 8002636:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002638:	429a      	cmp	r2, r3
 800263a:	d302      	bcc.n	8002642 <xTaskResumeAll+0xb2>
                    {
                        xYieldPending = pdTRUE;
 800263c:	4b21      	ldr	r3, [pc, #132]	; (80026c4 <xTaskResumeAll+0x134>)
 800263e:	2201      	movs	r2, #1
 8002640:	601a      	str	r2, [r3, #0]
                while( listLIST_IS_EMPTY( &xPendingReadyList ) == pdFALSE )
 8002642:	4b1c      	ldr	r3, [pc, #112]	; (80026b4 <xTaskResumeAll+0x124>)
 8002644:	681b      	ldr	r3, [r3, #0]
 8002646:	2b00      	cmp	r3, #0
 8002648:	d1c8      	bne.n	80025dc <xTaskResumeAll+0x4c>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( pxTCB != NULL )
 800264a:	68fb      	ldr	r3, [r7, #12]
 800264c:	2b00      	cmp	r3, #0
 800264e:	d001      	beq.n	8002654 <xTaskResumeAll+0xc4>
                     * which may have prevented the next unblock time from being
                     * re-calculated, in which case re-calculate it now.  Mainly
                     * important for low power tickless implementations, where
                     * this can prevent an unnecessary exit from low power
                     * state. */
                    prvResetNextTaskUnblockTime();
 8002650:	f000 fa0e 	bl	8002a70 <prvResetNextTaskUnblockTime>
                /* If any ticks occurred while the scheduler was suspended then
                 * they should be processed now.  This ensures the tick count does
                 * not  slip, and that any delayed tasks are resumed at the correct
                 * time. */
                {
                    TickType_t xPendedCounts = xPendedTicks; /* Non-volatile copy. */
 8002654:	4b1c      	ldr	r3, [pc, #112]	; (80026c8 <xTaskResumeAll+0x138>)
 8002656:	681b      	ldr	r3, [r3, #0]
 8002658:	607b      	str	r3, [r7, #4]

                    if( xPendedCounts > ( TickType_t ) 0U )
 800265a:	687b      	ldr	r3, [r7, #4]
 800265c:	2b00      	cmp	r3, #0
 800265e:	d010      	beq.n	8002682 <xTaskResumeAll+0xf2>
                    {
                        do
                        {
                            if( xTaskIncrementTick() != pdFALSE )
 8002660:	f000 f848 	bl	80026f4 <xTaskIncrementTick>
 8002664:	4603      	mov	r3, r0
 8002666:	2b00      	cmp	r3, #0
 8002668:	d002      	beq.n	8002670 <xTaskResumeAll+0xe0>
                            {
                                xYieldPending = pdTRUE;
 800266a:	4b16      	ldr	r3, [pc, #88]	; (80026c4 <xTaskResumeAll+0x134>)
 800266c:	2201      	movs	r2, #1
 800266e:	601a      	str	r2, [r3, #0]
                            else
                            {
                                mtCOVERAGE_TEST_MARKER();
                            }

                            --xPendedCounts;
 8002670:	687b      	ldr	r3, [r7, #4]
 8002672:	3b01      	subs	r3, #1
 8002674:	607b      	str	r3, [r7, #4]
                        } while( xPendedCounts > ( TickType_t ) 0U );
 8002676:	687b      	ldr	r3, [r7, #4]
 8002678:	2b00      	cmp	r3, #0
 800267a:	d1f1      	bne.n	8002660 <xTaskResumeAll+0xd0>

                        xPendedTicks = 0;
 800267c:	4b12      	ldr	r3, [pc, #72]	; (80026c8 <xTaskResumeAll+0x138>)
 800267e:	2200      	movs	r2, #0
 8002680:	601a      	str	r2, [r3, #0]
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }
                }

                if( xYieldPending != pdFALSE )
 8002682:	4b10      	ldr	r3, [pc, #64]	; (80026c4 <xTaskResumeAll+0x134>)
 8002684:	681b      	ldr	r3, [r3, #0]
 8002686:	2b00      	cmp	r3, #0
 8002688:	d009      	beq.n	800269e <xTaskResumeAll+0x10e>
                {
                    #if ( configUSE_PREEMPTION != 0 )
                        {
                            xAlreadyYielded = pdTRUE;
 800268a:	2301      	movs	r3, #1
 800268c:	60bb      	str	r3, [r7, #8]
                        }
                    #endif
                    taskYIELD_IF_USING_PREEMPTION();
 800268e:	4b0f      	ldr	r3, [pc, #60]	; (80026cc <xTaskResumeAll+0x13c>)
 8002690:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 8002694:	601a      	str	r2, [r3, #0]
 8002696:	f3bf 8f4f 	dsb	sy
 800269a:	f3bf 8f6f 	isb	sy
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
    taskEXIT_CRITICAL();
 800269e:	f000 fc59 	bl	8002f54 <vPortExitCritical>

    return xAlreadyYielded;
 80026a2:	68bb      	ldr	r3, [r7, #8]
}
 80026a4:	4618      	mov	r0, r3
 80026a6:	3710      	adds	r7, #16
 80026a8:	46bd      	mov	sp, r7
 80026aa:	bd80      	pop	{r7, pc}
 80026ac:	20000138 	.word	0x20000138
 80026b0:	20000110 	.word	0x20000110
 80026b4:	200000d0 	.word	0x200000d0
 80026b8:	20000118 	.word	0x20000118
 80026bc:	2000003c 	.word	0x2000003c
 80026c0:	20000038 	.word	0x20000038
 80026c4:	20000124 	.word	0x20000124
 80026c8:	20000120 	.word	0x20000120
 80026cc:	e000ed04 	.word	0xe000ed04

080026d0 <xTaskGetTickCountFromISR>:
    return xTicks;
}
/*-----------------------------------------------------------*/

TickType_t xTaskGetTickCountFromISR( void )
{
 80026d0:	b580      	push	{r7, lr}
 80026d2:	b082      	sub	sp, #8
 80026d4:	af00      	add	r7, sp, #0
     * that have been assigned a priority at or (logically) below the maximum
     * system call  interrupt priority.  FreeRTOS maintains a separate interrupt
     * safe API to ensure interrupt entry is as fast and as simple as possible.
     * More information (albeit Cortex-M specific) is provided on the following
     * link: https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html */
    portASSERT_IF_INTERRUPT_PRIORITY_INVALID();
 80026d6:	f000 fcf9 	bl	80030cc <vPortValidateInterruptPriority>

    uxSavedInterruptStatus = portTICK_TYPE_SET_INTERRUPT_MASK_FROM_ISR();
 80026da:	2300      	movs	r3, #0
 80026dc:	607b      	str	r3, [r7, #4]
    {
        xReturn = xTickCount;
 80026de:	4b04      	ldr	r3, [pc, #16]	; (80026f0 <xTaskGetTickCountFromISR+0x20>)
 80026e0:	681b      	ldr	r3, [r3, #0]
 80026e2:	603b      	str	r3, [r7, #0]
    }
    portTICK_TYPE_CLEAR_INTERRUPT_MASK_FROM_ISR( uxSavedInterruptStatus );

    return xReturn;
 80026e4:	683b      	ldr	r3, [r7, #0]
}
 80026e6:	4618      	mov	r0, r3
 80026e8:	3708      	adds	r7, #8
 80026ea:	46bd      	mov	sp, r7
 80026ec:	bd80      	pop	{r7, pc}
 80026ee:	bf00      	nop
 80026f0:	20000114 	.word	0x20000114

080026f4 <xTaskIncrementTick>:

#endif /* INCLUDE_xTaskAbortDelay */
/*----------------------------------------------------------*/

BaseType_t xTaskIncrementTick( void )
{
 80026f4:	b580      	push	{r7, lr}
 80026f6:	b086      	sub	sp, #24
 80026f8:	af00      	add	r7, sp, #0
    TCB_t * pxTCB;
    TickType_t xItemValue;
    BaseType_t xSwitchRequired = pdFALSE;
 80026fa:	2300      	movs	r3, #0
 80026fc:	617b      	str	r3, [r7, #20]
    /* Called by the portable layer each time a tick interrupt occurs.
     * Increments the tick then checks to see if the new tick value will cause any
     * tasks to be unblocked. */
    traceTASK_INCREMENT_TICK( xTickCount );

    if( uxSchedulerSuspended == ( UBaseType_t ) pdFALSE )
 80026fe:	4b50      	ldr	r3, [pc, #320]	; (8002840 <xTaskIncrementTick+0x14c>)
 8002700:	681b      	ldr	r3, [r3, #0]
 8002702:	2b00      	cmp	r3, #0
 8002704:	f040 8092 	bne.w	800282c <xTaskIncrementTick+0x138>
    {
        /* Minor optimisation.  The tick count cannot change in this
         * block. */
        const TickType_t xConstTickCount = xTickCount + ( TickType_t ) 1;
 8002708:	4b4e      	ldr	r3, [pc, #312]	; (8002844 <xTaskIncrementTick+0x150>)
 800270a:	681b      	ldr	r3, [r3, #0]
 800270c:	3301      	adds	r3, #1
 800270e:	613b      	str	r3, [r7, #16]

        /* Increment the RTOS tick, switching the delayed and overflowed
         * delayed lists if it wraps to 0. */
        xTickCount = xConstTickCount;
 8002710:	4a4c      	ldr	r2, [pc, #304]	; (8002844 <xTaskIncrementTick+0x150>)
 8002712:	693b      	ldr	r3, [r7, #16]
 8002714:	6013      	str	r3, [r2, #0]

        if( xConstTickCount == ( TickType_t ) 0U ) /*lint !e774 'if' does not always evaluate to false as it is looking for an overflow. */
 8002716:	693b      	ldr	r3, [r7, #16]
 8002718:	2b00      	cmp	r3, #0
 800271a:	d120      	bne.n	800275e <xTaskIncrementTick+0x6a>
        {
            taskSWITCH_DELAYED_LISTS();
 800271c:	4b4a      	ldr	r3, [pc, #296]	; (8002848 <xTaskIncrementTick+0x154>)
 800271e:	681b      	ldr	r3, [r3, #0]
 8002720:	681b      	ldr	r3, [r3, #0]
 8002722:	2b00      	cmp	r3, #0
 8002724:	d00a      	beq.n	800273c <xTaskIncrementTick+0x48>
        __asm volatile
 8002726:	f04f 0350 	mov.w	r3, #80	; 0x50
 800272a:	f383 8811 	msr	BASEPRI, r3
 800272e:	f3bf 8f6f 	isb	sy
 8002732:	f3bf 8f4f 	dsb	sy
 8002736:	603b      	str	r3, [r7, #0]
    }
 8002738:	bf00      	nop
 800273a:	e7fe      	b.n	800273a <xTaskIncrementTick+0x46>
 800273c:	4b42      	ldr	r3, [pc, #264]	; (8002848 <xTaskIncrementTick+0x154>)
 800273e:	681b      	ldr	r3, [r3, #0]
 8002740:	60fb      	str	r3, [r7, #12]
 8002742:	4b42      	ldr	r3, [pc, #264]	; (800284c <xTaskIncrementTick+0x158>)
 8002744:	681b      	ldr	r3, [r3, #0]
 8002746:	4a40      	ldr	r2, [pc, #256]	; (8002848 <xTaskIncrementTick+0x154>)
 8002748:	6013      	str	r3, [r2, #0]
 800274a:	4a40      	ldr	r2, [pc, #256]	; (800284c <xTaskIncrementTick+0x158>)
 800274c:	68fb      	ldr	r3, [r7, #12]
 800274e:	6013      	str	r3, [r2, #0]
 8002750:	4b3f      	ldr	r3, [pc, #252]	; (8002850 <xTaskIncrementTick+0x15c>)
 8002752:	681b      	ldr	r3, [r3, #0]
 8002754:	3301      	adds	r3, #1
 8002756:	4a3e      	ldr	r2, [pc, #248]	; (8002850 <xTaskIncrementTick+0x15c>)
 8002758:	6013      	str	r3, [r2, #0]
 800275a:	f000 f989 	bl	8002a70 <prvResetNextTaskUnblockTime>

        /* See if this tick has made a timeout expire.  Tasks are stored in
         * the  queue in the order of their wake time - meaning once one task
         * has been found whose block time has not expired there is no need to
         * look any further down the list. */
        if( xConstTickCount >= xNextTaskUnblockTime )
 800275e:	4b3d      	ldr	r3, [pc, #244]	; (8002854 <xTaskIncrementTick+0x160>)
 8002760:	681b      	ldr	r3, [r3, #0]
 8002762:	693a      	ldr	r2, [r7, #16]
 8002764:	429a      	cmp	r2, r3
 8002766:	d34c      	bcc.n	8002802 <xTaskIncrementTick+0x10e>
        {
            for( ; ; )
            {
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002768:	4b37      	ldr	r3, [pc, #220]	; (8002848 <xTaskIncrementTick+0x154>)
 800276a:	681b      	ldr	r3, [r3, #0]
 800276c:	681b      	ldr	r3, [r3, #0]
 800276e:	2b00      	cmp	r3, #0
 8002770:	d104      	bne.n	800277c <xTaskIncrementTick+0x88>
                    /* The delayed list is empty.  Set xNextTaskUnblockTime
                     * to the maximum possible value so it is extremely
                     * unlikely that the
                     * if( xTickCount >= xNextTaskUnblockTime ) test will pass
                     * next time through. */
                    xNextTaskUnblockTime = portMAX_DELAY; /*lint !e961 MISRA exception as the casts are only redundant for some ports. */
 8002772:	4b38      	ldr	r3, [pc, #224]	; (8002854 <xTaskIncrementTick+0x160>)
 8002774:	f04f 32ff 	mov.w	r2, #4294967295
 8002778:	601a      	str	r2, [r3, #0]
                    break;
 800277a:	e042      	b.n	8002802 <xTaskIncrementTick+0x10e>
                {
                    /* The delayed list is not empty, get the value of the
                     * item at the head of the delayed list.  This is the time
                     * at which the task at the head of the delayed list must
                     * be removed from the Blocked state. */
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( pxDelayedTaskList ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 800277c:	4b32      	ldr	r3, [pc, #200]	; (8002848 <xTaskIncrementTick+0x154>)
 800277e:	681b      	ldr	r3, [r3, #0]
 8002780:	68db      	ldr	r3, [r3, #12]
 8002782:	68db      	ldr	r3, [r3, #12]
 8002784:	60bb      	str	r3, [r7, #8]
                    xItemValue = listGET_LIST_ITEM_VALUE( &( pxTCB->xStateListItem ) );
 8002786:	68bb      	ldr	r3, [r7, #8]
 8002788:	685b      	ldr	r3, [r3, #4]
 800278a:	607b      	str	r3, [r7, #4]

                    if( xConstTickCount < xItemValue )
 800278c:	693a      	ldr	r2, [r7, #16]
 800278e:	687b      	ldr	r3, [r7, #4]
 8002790:	429a      	cmp	r2, r3
 8002792:	d203      	bcs.n	800279c <xTaskIncrementTick+0xa8>
                        /* It is not time to unblock this item yet, but the
                         * item value is the time at which the task at the head
                         * of the blocked list must be removed from the Blocked
                         * state -  so record the item value in
                         * xNextTaskUnblockTime. */
                        xNextTaskUnblockTime = xItemValue;
 8002794:	4a2f      	ldr	r2, [pc, #188]	; (8002854 <xTaskIncrementTick+0x160>)
 8002796:	687b      	ldr	r3, [r7, #4]
 8002798:	6013      	str	r3, [r2, #0]
                        break; /*lint !e9011 Code structure here is deedmed easier to understand with multiple breaks. */
 800279a:	e032      	b.n	8002802 <xTaskIncrementTick+0x10e>
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* It is time to remove the item from the Blocked state. */
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 800279c:	68bb      	ldr	r3, [r7, #8]
 800279e:	3304      	adds	r3, #4
 80027a0:	4618      	mov	r0, r3
 80027a2:	f7ff fcc5 	bl	8002130 <uxListRemove>

                    /* Is the task waiting on an event also?  If so remove
                     * it from the event list. */
                    if( listLIST_ITEM_CONTAINER( &( pxTCB->xEventListItem ) ) != NULL )
 80027a6:	68bb      	ldr	r3, [r7, #8]
 80027a8:	6a9b      	ldr	r3, [r3, #40]	; 0x28
 80027aa:	2b00      	cmp	r3, #0
 80027ac:	d004      	beq.n	80027b8 <xTaskIncrementTick+0xc4>
                    {
                        ( void ) uxListRemove( &( pxTCB->xEventListItem ) );
 80027ae:	68bb      	ldr	r3, [r7, #8]
 80027b0:	3318      	adds	r3, #24
 80027b2:	4618      	mov	r0, r3
 80027b4:	f7ff fcbc 	bl	8002130 <uxListRemove>
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* Place the unblocked task into the appropriate ready
                     * list. */
                    prvAddTaskToReadyList( pxTCB );
 80027b8:	68bb      	ldr	r3, [r7, #8]
 80027ba:	4618      	mov	r0, r3
 80027bc:	f002 ffca 	bl	8005754 <SEGGER_SYSVIEW_OnTaskStartReady>
 80027c0:	68bb      	ldr	r3, [r7, #8]
 80027c2:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027c4:	2201      	movs	r2, #1
 80027c6:	409a      	lsls	r2, r3
 80027c8:	4b23      	ldr	r3, [pc, #140]	; (8002858 <xTaskIncrementTick+0x164>)
 80027ca:	681b      	ldr	r3, [r3, #0]
 80027cc:	4313      	orrs	r3, r2
 80027ce:	4a22      	ldr	r2, [pc, #136]	; (8002858 <xTaskIncrementTick+0x164>)
 80027d0:	6013      	str	r3, [r2, #0]
 80027d2:	68bb      	ldr	r3, [r7, #8]
 80027d4:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027d6:	4613      	mov	r3, r2
 80027d8:	009b      	lsls	r3, r3, #2
 80027da:	4413      	add	r3, r2
 80027dc:	009b      	lsls	r3, r3, #2
 80027de:	4a1f      	ldr	r2, [pc, #124]	; (800285c <xTaskIncrementTick+0x168>)
 80027e0:	441a      	add	r2, r3
 80027e2:	68bb      	ldr	r3, [r7, #8]
 80027e4:	3304      	adds	r3, #4
 80027e6:	4619      	mov	r1, r3
 80027e8:	4610      	mov	r0, r2
 80027ea:	f7ff fc44 	bl	8002076 <vListInsertEnd>
                        {
                            /* Preemption is on, but a context switch should
                             * only be performed if the unblocked task has a
                             * priority that is equal to or higher than the
                             * currently executing task. */
                            if( pxTCB->uxPriority >= pxCurrentTCB->uxPriority )
 80027ee:	68bb      	ldr	r3, [r7, #8]
 80027f0:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 80027f2:	4b1b      	ldr	r3, [pc, #108]	; (8002860 <xTaskIncrementTick+0x16c>)
 80027f4:	681b      	ldr	r3, [r3, #0]
 80027f6:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 80027f8:	429a      	cmp	r2, r3
 80027fa:	d3b5      	bcc.n	8002768 <xTaskIncrementTick+0x74>
                            {
                                xSwitchRequired = pdTRUE;
 80027fc:	2301      	movs	r3, #1
 80027fe:	617b      	str	r3, [r7, #20]
                if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002800:	e7b2      	b.n	8002768 <xTaskIncrementTick+0x74>
        /* Tasks of equal priority to the currently running task will share
         * processing time (time slice) if preemption is on, and the application
         * writer has not explicitly turned time slicing off. */
        #if ( ( configUSE_PREEMPTION == 1 ) && ( configUSE_TIME_SLICING == 1 ) )
            {
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ pxCurrentTCB->uxPriority ] ) ) > ( UBaseType_t ) 1 )
 8002802:	4b17      	ldr	r3, [pc, #92]	; (8002860 <xTaskIncrementTick+0x16c>)
 8002804:	681b      	ldr	r3, [r3, #0]
 8002806:	6ada      	ldr	r2, [r3, #44]	; 0x2c
 8002808:	4914      	ldr	r1, [pc, #80]	; (800285c <xTaskIncrementTick+0x168>)
 800280a:	4613      	mov	r3, r2
 800280c:	009b      	lsls	r3, r3, #2
 800280e:	4413      	add	r3, r2
 8002810:	009b      	lsls	r3, r3, #2
 8002812:	440b      	add	r3, r1
 8002814:	681b      	ldr	r3, [r3, #0]
 8002816:	2b01      	cmp	r3, #1
 8002818:	d901      	bls.n	800281e <xTaskIncrementTick+0x12a>
                {
                    xSwitchRequired = pdTRUE;
 800281a:	2301      	movs	r3, #1
 800281c:	617b      	str	r3, [r7, #20]
            }
        #endif /* configUSE_TICK_HOOK */

        #if ( configUSE_PREEMPTION == 1 )
            {
                if( xYieldPending != pdFALSE )
 800281e:	4b11      	ldr	r3, [pc, #68]	; (8002864 <xTaskIncrementTick+0x170>)
 8002820:	681b      	ldr	r3, [r3, #0]
 8002822:	2b00      	cmp	r3, #0
 8002824:	d007      	beq.n	8002836 <xTaskIncrementTick+0x142>
                {
                    xSwitchRequired = pdTRUE;
 8002826:	2301      	movs	r3, #1
 8002828:	617b      	str	r3, [r7, #20]
 800282a:	e004      	b.n	8002836 <xTaskIncrementTick+0x142>
            }
        #endif /* configUSE_PREEMPTION */
    }
    else
    {
        ++xPendedTicks;
 800282c:	4b0e      	ldr	r3, [pc, #56]	; (8002868 <xTaskIncrementTick+0x174>)
 800282e:	681b      	ldr	r3, [r3, #0]
 8002830:	3301      	adds	r3, #1
 8002832:	4a0d      	ldr	r2, [pc, #52]	; (8002868 <xTaskIncrementTick+0x174>)
 8002834:	6013      	str	r3, [r2, #0]
                vApplicationTickHook();
            }
        #endif
    }

    return xSwitchRequired;
 8002836:	697b      	ldr	r3, [r7, #20]
}
 8002838:	4618      	mov	r0, r3
 800283a:	3718      	adds	r7, #24
 800283c:	46bd      	mov	sp, r7
 800283e:	bd80      	pop	{r7, pc}
 8002840:	20000138 	.word	0x20000138
 8002844:	20000114 	.word	0x20000114
 8002848:	200000c8 	.word	0x200000c8
 800284c:	200000cc 	.word	0x200000cc
 8002850:	20000128 	.word	0x20000128
 8002854:	20000130 	.word	0x20000130
 8002858:	20000118 	.word	0x20000118
 800285c:	2000003c 	.word	0x2000003c
 8002860:	20000038 	.word	0x20000038
 8002864:	20000124 	.word	0x20000124
 8002868:	20000120 	.word	0x20000120

0800286c <vTaskSwitchContext>:

#endif /* configUSE_APPLICATION_TASK_TAG */
/*-----------------------------------------------------------*/

void vTaskSwitchContext( void )
{
 800286c:	b580      	push	{r7, lr}
 800286e:	b086      	sub	sp, #24
 8002870:	af00      	add	r7, sp, #0
    if( uxSchedulerSuspended != ( UBaseType_t ) pdFALSE )
 8002872:	4b2d      	ldr	r3, [pc, #180]	; (8002928 <vTaskSwitchContext+0xbc>)
 8002874:	681b      	ldr	r3, [r3, #0]
 8002876:	2b00      	cmp	r3, #0
 8002878:	d003      	beq.n	8002882 <vTaskSwitchContext+0x16>
    {
        /* The scheduler is currently suspended - do not allow a context
         * switch. */
        xYieldPending = pdTRUE;
 800287a:	4b2c      	ldr	r3, [pc, #176]	; (800292c <vTaskSwitchContext+0xc0>)
 800287c:	2201      	movs	r2, #1
 800287e:	601a      	str	r2, [r3, #0]
                 * for additional information. */
                _impure_ptr = &( pxCurrentTCB->xNewLib_reent );
            }
        #endif /* configUSE_NEWLIB_REENTRANT */
    }
}
 8002880:	e04d      	b.n	800291e <vTaskSwitchContext+0xb2>
        xYieldPending = pdFALSE;
 8002882:	4b2a      	ldr	r3, [pc, #168]	; (800292c <vTaskSwitchContext+0xc0>)
 8002884:	2200      	movs	r2, #0
 8002886:	601a      	str	r2, [r3, #0]
        taskSELECT_HIGHEST_PRIORITY_TASK(); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002888:	4b29      	ldr	r3, [pc, #164]	; (8002930 <vTaskSwitchContext+0xc4>)
 800288a:	681b      	ldr	r3, [r3, #0]
 800288c:	60fb      	str	r3, [r7, #12]
            __asm volatile ( "clz %0, %1" : "=r" ( ucReturn ) : "r" ( ulBitmap ) : "memory" );
 800288e:	68fb      	ldr	r3, [r7, #12]
 8002890:	fab3 f383 	clz	r3, r3
 8002894:	72fb      	strb	r3, [r7, #11]
            return ucReturn;
 8002896:	7afb      	ldrb	r3, [r7, #11]
 8002898:	f1c3 031f 	rsb	r3, r3, #31
 800289c:	617b      	str	r3, [r7, #20]
 800289e:	4925      	ldr	r1, [pc, #148]	; (8002934 <vTaskSwitchContext+0xc8>)
 80028a0:	697a      	ldr	r2, [r7, #20]
 80028a2:	4613      	mov	r3, r2
 80028a4:	009b      	lsls	r3, r3, #2
 80028a6:	4413      	add	r3, r2
 80028a8:	009b      	lsls	r3, r3, #2
 80028aa:	440b      	add	r3, r1
 80028ac:	681b      	ldr	r3, [r3, #0]
 80028ae:	2b00      	cmp	r3, #0
 80028b0:	d10a      	bne.n	80028c8 <vTaskSwitchContext+0x5c>
        __asm volatile
 80028b2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80028b6:	f383 8811 	msr	BASEPRI, r3
 80028ba:	f3bf 8f6f 	isb	sy
 80028be:	f3bf 8f4f 	dsb	sy
 80028c2:	607b      	str	r3, [r7, #4]
    }
 80028c4:	bf00      	nop
 80028c6:	e7fe      	b.n	80028c6 <vTaskSwitchContext+0x5a>
 80028c8:	697a      	ldr	r2, [r7, #20]
 80028ca:	4613      	mov	r3, r2
 80028cc:	009b      	lsls	r3, r3, #2
 80028ce:	4413      	add	r3, r2
 80028d0:	009b      	lsls	r3, r3, #2
 80028d2:	4a18      	ldr	r2, [pc, #96]	; (8002934 <vTaskSwitchContext+0xc8>)
 80028d4:	4413      	add	r3, r2
 80028d6:	613b      	str	r3, [r7, #16]
 80028d8:	693b      	ldr	r3, [r7, #16]
 80028da:	685b      	ldr	r3, [r3, #4]
 80028dc:	685a      	ldr	r2, [r3, #4]
 80028de:	693b      	ldr	r3, [r7, #16]
 80028e0:	605a      	str	r2, [r3, #4]
 80028e2:	693b      	ldr	r3, [r7, #16]
 80028e4:	685a      	ldr	r2, [r3, #4]
 80028e6:	693b      	ldr	r3, [r7, #16]
 80028e8:	3308      	adds	r3, #8
 80028ea:	429a      	cmp	r2, r3
 80028ec:	d104      	bne.n	80028f8 <vTaskSwitchContext+0x8c>
 80028ee:	693b      	ldr	r3, [r7, #16]
 80028f0:	685b      	ldr	r3, [r3, #4]
 80028f2:	685a      	ldr	r2, [r3, #4]
 80028f4:	693b      	ldr	r3, [r7, #16]
 80028f6:	605a      	str	r2, [r3, #4]
 80028f8:	693b      	ldr	r3, [r7, #16]
 80028fa:	685b      	ldr	r3, [r3, #4]
 80028fc:	68db      	ldr	r3, [r3, #12]
 80028fe:	4a0e      	ldr	r2, [pc, #56]	; (8002938 <vTaskSwitchContext+0xcc>)
 8002900:	6013      	str	r3, [r2, #0]
        traceTASK_SWITCHED_IN();
 8002902:	4b0d      	ldr	r3, [pc, #52]	; (8002938 <vTaskSwitchContext+0xcc>)
 8002904:	681a      	ldr	r2, [r3, #0]
 8002906:	4b0d      	ldr	r3, [pc, #52]	; (800293c <vTaskSwitchContext+0xd0>)
 8002908:	681b      	ldr	r3, [r3, #0]
 800290a:	429a      	cmp	r2, r3
 800290c:	d102      	bne.n	8002914 <vTaskSwitchContext+0xa8>
 800290e:	f002 fe81 	bl	8005614 <SEGGER_SYSVIEW_OnIdle>
}
 8002912:	e004      	b.n	800291e <vTaskSwitchContext+0xb2>
        traceTASK_SWITCHED_IN();
 8002914:	4b08      	ldr	r3, [pc, #32]	; (8002938 <vTaskSwitchContext+0xcc>)
 8002916:	681b      	ldr	r3, [r3, #0]
 8002918:	4618      	mov	r0, r3
 800291a:	f002 fed9 	bl	80056d0 <SEGGER_SYSVIEW_OnTaskStartExec>
}
 800291e:	bf00      	nop
 8002920:	3718      	adds	r7, #24
 8002922:	46bd      	mov	sp, r7
 8002924:	bd80      	pop	{r7, pc}
 8002926:	bf00      	nop
 8002928:	20000138 	.word	0x20000138
 800292c:	20000124 	.word	0x20000124
 8002930:	20000118 	.word	0x20000118
 8002934:	2000003c 	.word	0x2000003c
 8002938:	20000038 	.word	0x20000038
 800293c:	20000134 	.word	0x20000134

08002940 <prvIdleTask>:
 *
 * void prvIdleTask( void *pvParameters );
 *
 */
static portTASK_FUNCTION( prvIdleTask, pvParameters )
{
 8002940:	b580      	push	{r7, lr}
 8002942:	b082      	sub	sp, #8
 8002944:	af00      	add	r7, sp, #0
 8002946:	6078      	str	r0, [r7, #4]

    for( ; ; )
    {
        /* See if any tasks have deleted themselves - if so then the idle task
         * is responsible for freeing the deleted task's TCB and stack. */
        prvCheckTasksWaitingTermination();
 8002948:	f000 f854 	bl	80029f4 <prvCheckTasksWaitingTermination>
                 *
                 * A critical region is not required here as we are just reading from
                 * the list, and an occasional incorrect value will not matter.  If
                 * the ready list at the idle priority contains more than one task
                 * then a task other than the idle task is ready to execute. */
                if( listCURRENT_LIST_LENGTH( &( pxReadyTasksLists[ tskIDLE_PRIORITY ] ) ) > ( UBaseType_t ) 1 )
 800294c:	4b07      	ldr	r3, [pc, #28]	; (800296c <prvIdleTask+0x2c>)
 800294e:	681b      	ldr	r3, [r3, #0]
 8002950:	2b01      	cmp	r3, #1
 8002952:	d907      	bls.n	8002964 <prvIdleTask+0x24>
                {
                    taskYIELD();
 8002954:	4b06      	ldr	r3, [pc, #24]	; (8002970 <prvIdleTask+0x30>)
 8002956:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800295a:	601a      	str	r2, [r3, #0]
 800295c:	f3bf 8f4f 	dsb	sy
 8002960:	f3bf 8f6f 	isb	sy
                /* Call the user defined function from within the idle task.  This
                 * allows the application designer to add background functionality
                 * without the overhead of a separate task.
                 * NOTE: vApplicationIdleHook() MUST NOT, UNDER ANY CIRCUMSTANCES,
                 * CALL A FUNCTION THAT MIGHT BLOCK. */
                vApplicationIdleHook();
 8002964:	f7fe f87a 	bl	8000a5c <vApplicationIdleHook>
        prvCheckTasksWaitingTermination();
 8002968:	e7ee      	b.n	8002948 <prvIdleTask+0x8>
 800296a:	bf00      	nop
 800296c:	2000003c 	.word	0x2000003c
 8002970:	e000ed04 	.word	0xe000ed04

08002974 <prvInitialiseTaskLists>:

#endif /* portUSING_MPU_WRAPPERS */
/*-----------------------------------------------------------*/

static void prvInitialiseTaskLists( void )
{
 8002974:	b580      	push	{r7, lr}
 8002976:	b082      	sub	sp, #8
 8002978:	af00      	add	r7, sp, #0
    UBaseType_t uxPriority;

    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 800297a:	2300      	movs	r3, #0
 800297c:	607b      	str	r3, [r7, #4]
 800297e:	e00c      	b.n	800299a <prvInitialiseTaskLists+0x26>
    {
        vListInitialise( &( pxReadyTasksLists[ uxPriority ] ) );
 8002980:	687a      	ldr	r2, [r7, #4]
 8002982:	4613      	mov	r3, r2
 8002984:	009b      	lsls	r3, r3, #2
 8002986:	4413      	add	r3, r2
 8002988:	009b      	lsls	r3, r3, #2
 800298a:	4a12      	ldr	r2, [pc, #72]	; (80029d4 <prvInitialiseTaskLists+0x60>)
 800298c:	4413      	add	r3, r2
 800298e:	4618      	mov	r0, r3
 8002990:	f7ff fb44 	bl	800201c <vListInitialise>
    for( uxPriority = ( UBaseType_t ) 0U; uxPriority < ( UBaseType_t ) configMAX_PRIORITIES; uxPriority++ )
 8002994:	687b      	ldr	r3, [r7, #4]
 8002996:	3301      	adds	r3, #1
 8002998:	607b      	str	r3, [r7, #4]
 800299a:	687b      	ldr	r3, [r7, #4]
 800299c:	2b04      	cmp	r3, #4
 800299e:	d9ef      	bls.n	8002980 <prvInitialiseTaskLists+0xc>
    }

    vListInitialise( &xDelayedTaskList1 );
 80029a0:	480d      	ldr	r0, [pc, #52]	; (80029d8 <prvInitialiseTaskLists+0x64>)
 80029a2:	f7ff fb3b 	bl	800201c <vListInitialise>
    vListInitialise( &xDelayedTaskList2 );
 80029a6:	480d      	ldr	r0, [pc, #52]	; (80029dc <prvInitialiseTaskLists+0x68>)
 80029a8:	f7ff fb38 	bl	800201c <vListInitialise>
    vListInitialise( &xPendingReadyList );
 80029ac:	480c      	ldr	r0, [pc, #48]	; (80029e0 <prvInitialiseTaskLists+0x6c>)
 80029ae:	f7ff fb35 	bl	800201c <vListInitialise>

    #if ( INCLUDE_vTaskDelete == 1 )
        {
            vListInitialise( &xTasksWaitingTermination );
 80029b2:	480c      	ldr	r0, [pc, #48]	; (80029e4 <prvInitialiseTaskLists+0x70>)
 80029b4:	f7ff fb32 	bl	800201c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskDelete */

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            vListInitialise( &xSuspendedTaskList );
 80029b8:	480b      	ldr	r0, [pc, #44]	; (80029e8 <prvInitialiseTaskLists+0x74>)
 80029ba:	f7ff fb2f 	bl	800201c <vListInitialise>
        }
    #endif /* INCLUDE_vTaskSuspend */

    /* Start with pxDelayedTaskList using list1 and the pxOverflowDelayedTaskList
     * using list2. */
    pxDelayedTaskList = &xDelayedTaskList1;
 80029be:	4b0b      	ldr	r3, [pc, #44]	; (80029ec <prvInitialiseTaskLists+0x78>)
 80029c0:	4a05      	ldr	r2, [pc, #20]	; (80029d8 <prvInitialiseTaskLists+0x64>)
 80029c2:	601a      	str	r2, [r3, #0]
    pxOverflowDelayedTaskList = &xDelayedTaskList2;
 80029c4:	4b0a      	ldr	r3, [pc, #40]	; (80029f0 <prvInitialiseTaskLists+0x7c>)
 80029c6:	4a05      	ldr	r2, [pc, #20]	; (80029dc <prvInitialiseTaskLists+0x68>)
 80029c8:	601a      	str	r2, [r3, #0]
}
 80029ca:	bf00      	nop
 80029cc:	3708      	adds	r7, #8
 80029ce:	46bd      	mov	sp, r7
 80029d0:	bd80      	pop	{r7, pc}
 80029d2:	bf00      	nop
 80029d4:	2000003c 	.word	0x2000003c
 80029d8:	200000a0 	.word	0x200000a0
 80029dc:	200000b4 	.word	0x200000b4
 80029e0:	200000d0 	.word	0x200000d0
 80029e4:	200000e4 	.word	0x200000e4
 80029e8:	200000fc 	.word	0x200000fc
 80029ec:	200000c8 	.word	0x200000c8
 80029f0:	200000cc 	.word	0x200000cc

080029f4 <prvCheckTasksWaitingTermination>:
/*-----------------------------------------------------------*/

static void prvCheckTasksWaitingTermination( void )
{
 80029f4:	b580      	push	{r7, lr}
 80029f6:	b082      	sub	sp, #8
 80029f8:	af00      	add	r7, sp, #0
        {
            TCB_t * pxTCB;

            /* uxDeletedTasksWaitingCleanUp is used to prevent taskENTER_CRITICAL()
             * being called too often in the idle task. */
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 80029fa:	e019      	b.n	8002a30 <prvCheckTasksWaitingTermination+0x3c>
            {
                taskENTER_CRITICAL();
 80029fc:	f000 fa7a 	bl	8002ef4 <vPortEnterCritical>
                {
                    pxTCB = listGET_OWNER_OF_HEAD_ENTRY( ( &xTasksWaitingTermination ) ); /*lint !e9079 void * is used as this macro is used with timers and co-routines too.  Alignment is known to be fine as the type of the pointer stored and retrieved is the same. */
 8002a00:	4b10      	ldr	r3, [pc, #64]	; (8002a44 <prvCheckTasksWaitingTermination+0x50>)
 8002a02:	68db      	ldr	r3, [r3, #12]
 8002a04:	68db      	ldr	r3, [r3, #12]
 8002a06:	607b      	str	r3, [r7, #4]
                    ( void ) uxListRemove( &( pxTCB->xStateListItem ) );
 8002a08:	687b      	ldr	r3, [r7, #4]
 8002a0a:	3304      	adds	r3, #4
 8002a0c:	4618      	mov	r0, r3
 8002a0e:	f7ff fb8f 	bl	8002130 <uxListRemove>
                    --uxCurrentNumberOfTasks;
 8002a12:	4b0d      	ldr	r3, [pc, #52]	; (8002a48 <prvCheckTasksWaitingTermination+0x54>)
 8002a14:	681b      	ldr	r3, [r3, #0]
 8002a16:	3b01      	subs	r3, #1
 8002a18:	4a0b      	ldr	r2, [pc, #44]	; (8002a48 <prvCheckTasksWaitingTermination+0x54>)
 8002a1a:	6013      	str	r3, [r2, #0]
                    --uxDeletedTasksWaitingCleanUp;
 8002a1c:	4b0b      	ldr	r3, [pc, #44]	; (8002a4c <prvCheckTasksWaitingTermination+0x58>)
 8002a1e:	681b      	ldr	r3, [r3, #0]
 8002a20:	3b01      	subs	r3, #1
 8002a22:	4a0a      	ldr	r2, [pc, #40]	; (8002a4c <prvCheckTasksWaitingTermination+0x58>)
 8002a24:	6013      	str	r3, [r2, #0]
                }
                taskEXIT_CRITICAL();
 8002a26:	f000 fa95 	bl	8002f54 <vPortExitCritical>

                prvDeleteTCB( pxTCB );
 8002a2a:	6878      	ldr	r0, [r7, #4]
 8002a2c:	f000 f810 	bl	8002a50 <prvDeleteTCB>
            while( uxDeletedTasksWaitingCleanUp > ( UBaseType_t ) 0U )
 8002a30:	4b06      	ldr	r3, [pc, #24]	; (8002a4c <prvCheckTasksWaitingTermination+0x58>)
 8002a32:	681b      	ldr	r3, [r3, #0]
 8002a34:	2b00      	cmp	r3, #0
 8002a36:	d1e1      	bne.n	80029fc <prvCheckTasksWaitingTermination+0x8>
            }
        }
    #endif /* INCLUDE_vTaskDelete */
}
 8002a38:	bf00      	nop
 8002a3a:	bf00      	nop
 8002a3c:	3708      	adds	r7, #8
 8002a3e:	46bd      	mov	sp, r7
 8002a40:	bd80      	pop	{r7, pc}
 8002a42:	bf00      	nop
 8002a44:	200000e4 	.word	0x200000e4
 8002a48:	20000110 	.word	0x20000110
 8002a4c:	200000f8 	.word	0x200000f8

08002a50 <prvDeleteTCB>:
/*-----------------------------------------------------------*/

#if ( INCLUDE_vTaskDelete == 1 )

    static void prvDeleteTCB( TCB_t * pxTCB )
    {
 8002a50:	b580      	push	{r7, lr}
 8002a52:	b082      	sub	sp, #8
 8002a54:	af00      	add	r7, sp, #0
 8002a56:	6078      	str	r0, [r7, #4]

        #if ( ( configSUPPORT_DYNAMIC_ALLOCATION == 1 ) && ( configSUPPORT_STATIC_ALLOCATION == 0 ) && ( portUSING_MPU_WRAPPERS == 0 ) )
            {
                /* The task can only have been allocated dynamically - free both
                 * the stack and TCB. */
                vPortFree( pxTCB->pxStack );
 8002a58:	687b      	ldr	r3, [r7, #4]
 8002a5a:	6b1b      	ldr	r3, [r3, #48]	; 0x30
 8002a5c:	4618      	mov	r0, r3
 8002a5e:	f000 fc55 	bl	800330c <vPortFree>
                vPortFree( pxTCB );
 8002a62:	6878      	ldr	r0, [r7, #4]
 8002a64:	f000 fc52 	bl	800330c <vPortFree>
                    configASSERT( pxTCB->ucStaticallyAllocated == tskSTATICALLY_ALLOCATED_STACK_AND_TCB );
                    mtCOVERAGE_TEST_MARKER();
                }
            }
        #endif /* configSUPPORT_DYNAMIC_ALLOCATION */
    }
 8002a68:	bf00      	nop
 8002a6a:	3708      	adds	r7, #8
 8002a6c:	46bd      	mov	sp, r7
 8002a6e:	bd80      	pop	{r7, pc}

08002a70 <prvResetNextTaskUnblockTime>:

#endif /* INCLUDE_vTaskDelete */
/*-----------------------------------------------------------*/

static void prvResetNextTaskUnblockTime( void )
{
 8002a70:	b480      	push	{r7}
 8002a72:	af00      	add	r7, sp, #0
    if( listLIST_IS_EMPTY( pxDelayedTaskList ) != pdFALSE )
 8002a74:	4b0a      	ldr	r3, [pc, #40]	; (8002aa0 <prvResetNextTaskUnblockTime+0x30>)
 8002a76:	681b      	ldr	r3, [r3, #0]
 8002a78:	681b      	ldr	r3, [r3, #0]
 8002a7a:	2b00      	cmp	r3, #0
 8002a7c:	d104      	bne.n	8002a88 <prvResetNextTaskUnblockTime+0x18>
    {
        /* The new current delayed list is empty.  Set xNextTaskUnblockTime to
         * the maximum possible value so it is  extremely unlikely that the
         * if( xTickCount >= xNextTaskUnblockTime ) test will pass until
         * there is an item in the delayed list. */
        xNextTaskUnblockTime = portMAX_DELAY;
 8002a7e:	4b09      	ldr	r3, [pc, #36]	; (8002aa4 <prvResetNextTaskUnblockTime+0x34>)
 8002a80:	f04f 32ff 	mov.w	r2, #4294967295
 8002a84:	601a      	str	r2, [r3, #0]
         * the item at the head of the delayed list.  This is the time at
         * which the task at the head of the delayed list should be removed
         * from the Blocked state. */
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
    }
}
 8002a86:	e005      	b.n	8002a94 <prvResetNextTaskUnblockTime+0x24>
        xNextTaskUnblockTime = listGET_ITEM_VALUE_OF_HEAD_ENTRY( pxDelayedTaskList );
 8002a88:	4b05      	ldr	r3, [pc, #20]	; (8002aa0 <prvResetNextTaskUnblockTime+0x30>)
 8002a8a:	681b      	ldr	r3, [r3, #0]
 8002a8c:	68db      	ldr	r3, [r3, #12]
 8002a8e:	681b      	ldr	r3, [r3, #0]
 8002a90:	4a04      	ldr	r2, [pc, #16]	; (8002aa4 <prvResetNextTaskUnblockTime+0x34>)
 8002a92:	6013      	str	r3, [r2, #0]
}
 8002a94:	bf00      	nop
 8002a96:	46bd      	mov	sp, r7
 8002a98:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002a9c:	4770      	bx	lr
 8002a9e:	bf00      	nop
 8002aa0:	200000c8 	.word	0x200000c8
 8002aa4:	20000130 	.word	0x20000130

08002aa8 <prvAddCurrentTaskToDelayedList>:
#endif
/*-----------------------------------------------------------*/

static void prvAddCurrentTaskToDelayedList( TickType_t xTicksToWait,
                                            const BaseType_t xCanBlockIndefinitely )
{
 8002aa8:	b580      	push	{r7, lr}
 8002aaa:	b084      	sub	sp, #16
 8002aac:	af00      	add	r7, sp, #0
 8002aae:	6078      	str	r0, [r7, #4]
 8002ab0:	6039      	str	r1, [r7, #0]
    TickType_t xTimeToWake;
    const TickType_t xConstTickCount = xTickCount;
 8002ab2:	4b32      	ldr	r3, [pc, #200]	; (8002b7c <prvAddCurrentTaskToDelayedList+0xd4>)
 8002ab4:	681b      	ldr	r3, [r3, #0]
 8002ab6:	60fb      	str	r3, [r7, #12]
        }
    #endif

    /* Remove the task from the ready list before adding it to the blocked list
     * as the same list item is used for both lists. */
    if( uxListRemove( &( pxCurrentTCB->xStateListItem ) ) == ( UBaseType_t ) 0 )
 8002ab8:	4b31      	ldr	r3, [pc, #196]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002aba:	681b      	ldr	r3, [r3, #0]
 8002abc:	3304      	adds	r3, #4
 8002abe:	4618      	mov	r0, r3
 8002ac0:	f7ff fb36 	bl	8002130 <uxListRemove>
 8002ac4:	4603      	mov	r3, r0
 8002ac6:	2b00      	cmp	r3, #0
 8002ac8:	d10b      	bne.n	8002ae2 <prvAddCurrentTaskToDelayedList+0x3a>
    {
        /* The current task must be in a ready list, so there is no need to
         * check, and the port reset macro can be called directly. */
        portRESET_READY_PRIORITY( pxCurrentTCB->uxPriority, uxTopReadyPriority ); /*lint !e931 pxCurrentTCB cannot change as it is the calling task.  pxCurrentTCB->uxPriority and uxTopReadyPriority cannot change as called with scheduler suspended or in a critical section. */
 8002aca:	4b2d      	ldr	r3, [pc, #180]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002acc:	681b      	ldr	r3, [r3, #0]
 8002ace:	6adb      	ldr	r3, [r3, #44]	; 0x2c
 8002ad0:	2201      	movs	r2, #1
 8002ad2:	fa02 f303 	lsl.w	r3, r2, r3
 8002ad6:	43da      	mvns	r2, r3
 8002ad8:	4b2a      	ldr	r3, [pc, #168]	; (8002b84 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002ada:	681b      	ldr	r3, [r3, #0]
 8002adc:	4013      	ands	r3, r2
 8002ade:	4a29      	ldr	r2, [pc, #164]	; (8002b84 <prvAddCurrentTaskToDelayedList+0xdc>)
 8002ae0:	6013      	str	r3, [r2, #0]
        mtCOVERAGE_TEST_MARKER();
    }

    #if ( INCLUDE_vTaskSuspend == 1 )
        {
            if( ( xTicksToWait == portMAX_DELAY ) && ( xCanBlockIndefinitely != pdFALSE ) )
 8002ae2:	687b      	ldr	r3, [r7, #4]
 8002ae4:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002ae8:	d110      	bne.n	8002b0c <prvAddCurrentTaskToDelayedList+0x64>
 8002aea:	683b      	ldr	r3, [r7, #0]
 8002aec:	2b00      	cmp	r3, #0
 8002aee:	d00d      	beq.n	8002b0c <prvAddCurrentTaskToDelayedList+0x64>
            {
                /* Add the task to the suspended task list instead of a delayed task
                 * list to ensure it is not woken by a timing event.  It will block
                 * indefinitely. */
				traceMOVED_TASK_TO_SUSPENDED_LIST(pxCurrentTCB);
 8002af0:	4b23      	ldr	r3, [pc, #140]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002af2:	681b      	ldr	r3, [r3, #0]
 8002af4:	211b      	movs	r1, #27
 8002af6:	4618      	mov	r0, r3
 8002af8:	f002 fe6e 	bl	80057d8 <SEGGER_SYSVIEW_OnTaskStopReady>
                vListInsertEnd( &xSuspendedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002afc:	4b20      	ldr	r3, [pc, #128]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002afe:	681b      	ldr	r3, [r3, #0]
 8002b00:	3304      	adds	r3, #4
 8002b02:	4619      	mov	r1, r3
 8002b04:	4820      	ldr	r0, [pc, #128]	; (8002b88 <prvAddCurrentTaskToDelayedList+0xe0>)
 8002b06:	f7ff fab6 	bl	8002076 <vListInsertEnd>

            /* Avoid compiler warning when INCLUDE_vTaskSuspend is not 1. */
            ( void ) xCanBlockIndefinitely;
        }
    #endif /* INCLUDE_vTaskSuspend */
}
 8002b0a:	e032      	b.n	8002b72 <prvAddCurrentTaskToDelayedList+0xca>
                xTimeToWake = xConstTickCount + xTicksToWait;
 8002b0c:	68fa      	ldr	r2, [r7, #12]
 8002b0e:	687b      	ldr	r3, [r7, #4]
 8002b10:	4413      	add	r3, r2
 8002b12:	60bb      	str	r3, [r7, #8]
                listSET_LIST_ITEM_VALUE( &( pxCurrentTCB->xStateListItem ), xTimeToWake );
 8002b14:	4b1a      	ldr	r3, [pc, #104]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b16:	681b      	ldr	r3, [r3, #0]
 8002b18:	68ba      	ldr	r2, [r7, #8]
 8002b1a:	605a      	str	r2, [r3, #4]
                if( xTimeToWake < xConstTickCount )
 8002b1c:	68ba      	ldr	r2, [r7, #8]
 8002b1e:	68fb      	ldr	r3, [r7, #12]
 8002b20:	429a      	cmp	r2, r3
 8002b22:	d20f      	bcs.n	8002b44 <prvAddCurrentTaskToDelayedList+0x9c>
					traceMOVED_TASK_TO_OVERFLOW_DELAYED_LIST();
 8002b24:	4b16      	ldr	r3, [pc, #88]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b26:	681b      	ldr	r3, [r3, #0]
 8002b28:	2104      	movs	r1, #4
 8002b2a:	4618      	mov	r0, r3
 8002b2c:	f002 fe54 	bl	80057d8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxOverflowDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b30:	4b16      	ldr	r3, [pc, #88]	; (8002b8c <prvAddCurrentTaskToDelayedList+0xe4>)
 8002b32:	681a      	ldr	r2, [r3, #0]
 8002b34:	4b12      	ldr	r3, [pc, #72]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b36:	681b      	ldr	r3, [r3, #0]
 8002b38:	3304      	adds	r3, #4
 8002b3a:	4619      	mov	r1, r3
 8002b3c:	4610      	mov	r0, r2
 8002b3e:	f7ff fabe 	bl	80020be <vListInsert>
}
 8002b42:	e016      	b.n	8002b72 <prvAddCurrentTaskToDelayedList+0xca>
					traceMOVED_TASK_TO_DELAYED_LIST();
 8002b44:	4b0e      	ldr	r3, [pc, #56]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b46:	681b      	ldr	r3, [r3, #0]
 8002b48:	2104      	movs	r1, #4
 8002b4a:	4618      	mov	r0, r3
 8002b4c:	f002 fe44 	bl	80057d8 <SEGGER_SYSVIEW_OnTaskStopReady>
                    vListInsert( pxDelayedTaskList, &( pxCurrentTCB->xStateListItem ) );
 8002b50:	4b0f      	ldr	r3, [pc, #60]	; (8002b90 <prvAddCurrentTaskToDelayedList+0xe8>)
 8002b52:	681a      	ldr	r2, [r3, #0]
 8002b54:	4b0a      	ldr	r3, [pc, #40]	; (8002b80 <prvAddCurrentTaskToDelayedList+0xd8>)
 8002b56:	681b      	ldr	r3, [r3, #0]
 8002b58:	3304      	adds	r3, #4
 8002b5a:	4619      	mov	r1, r3
 8002b5c:	4610      	mov	r0, r2
 8002b5e:	f7ff faae 	bl	80020be <vListInsert>
                    if( xTimeToWake < xNextTaskUnblockTime )
 8002b62:	4b0c      	ldr	r3, [pc, #48]	; (8002b94 <prvAddCurrentTaskToDelayedList+0xec>)
 8002b64:	681b      	ldr	r3, [r3, #0]
 8002b66:	68ba      	ldr	r2, [r7, #8]
 8002b68:	429a      	cmp	r2, r3
 8002b6a:	d202      	bcs.n	8002b72 <prvAddCurrentTaskToDelayedList+0xca>
                        xNextTaskUnblockTime = xTimeToWake;
 8002b6c:	4a09      	ldr	r2, [pc, #36]	; (8002b94 <prvAddCurrentTaskToDelayedList+0xec>)
 8002b6e:	68bb      	ldr	r3, [r7, #8]
 8002b70:	6013      	str	r3, [r2, #0]
}
 8002b72:	bf00      	nop
 8002b74:	3710      	adds	r7, #16
 8002b76:	46bd      	mov	sp, r7
 8002b78:	bd80      	pop	{r7, pc}
 8002b7a:	bf00      	nop
 8002b7c:	20000114 	.word	0x20000114
 8002b80:	20000038 	.word	0x20000038
 8002b84:	20000118 	.word	0x20000118
 8002b88:	200000fc 	.word	0x200000fc
 8002b8c:	200000cc 	.word	0x200000cc
 8002b90:	200000c8 	.word	0x200000c8
 8002b94:	20000130 	.word	0x20000130

08002b98 <pxPortInitialiseStack>:
 * See header file for description.
 */
StackType_t * pxPortInitialiseStack( StackType_t * pxTopOfStack,
                                     TaskFunction_t pxCode,
                                     void * pvParameters )
{
 8002b98:	b480      	push	{r7}
 8002b9a:	b085      	sub	sp, #20
 8002b9c:	af00      	add	r7, sp, #0
 8002b9e:	60f8      	str	r0, [r7, #12]
 8002ba0:	60b9      	str	r1, [r7, #8]
 8002ba2:	607a      	str	r2, [r7, #4]
    /* Simulate the stack frame as it would be created by a context switch
     * interrupt. */

    /* Offset added to account for the way the MCU uses the stack on entry/exit
     * of interrupts, and to ensure alignment. */
    pxTopOfStack--;
 8002ba4:	68fb      	ldr	r3, [r7, #12]
 8002ba6:	3b04      	subs	r3, #4
 8002ba8:	60fb      	str	r3, [r7, #12]

    *pxTopOfStack = portINITIAL_XPSR;                                    /* xPSR */
 8002baa:	68fb      	ldr	r3, [r7, #12]
 8002bac:	f04f 7280 	mov.w	r2, #16777216	; 0x1000000
 8002bb0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002bb2:	68fb      	ldr	r3, [r7, #12]
 8002bb4:	3b04      	subs	r3, #4
 8002bb6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( ( StackType_t ) pxCode ) & portSTART_ADDRESS_MASK; /* PC */
 8002bb8:	68bb      	ldr	r3, [r7, #8]
 8002bba:	f023 0201 	bic.w	r2, r3, #1
 8002bbe:	68fb      	ldr	r3, [r7, #12]
 8002bc0:	601a      	str	r2, [r3, #0]
    pxTopOfStack--;
 8002bc2:	68fb      	ldr	r3, [r7, #12]
 8002bc4:	3b04      	subs	r3, #4
 8002bc6:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) portTASK_RETURN_ADDRESS;             /* LR */
 8002bc8:	4a0c      	ldr	r2, [pc, #48]	; (8002bfc <pxPortInitialiseStack+0x64>)
 8002bca:	68fb      	ldr	r3, [r7, #12]
 8002bcc:	601a      	str	r2, [r3, #0]

    /* Save code space by skipping register initialisation. */
    pxTopOfStack -= 5;                            /* R12, R3, R2 and R1. */
 8002bce:	68fb      	ldr	r3, [r7, #12]
 8002bd0:	3b14      	subs	r3, #20
 8002bd2:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = ( StackType_t ) pvParameters; /* R0 */
 8002bd4:	687a      	ldr	r2, [r7, #4]
 8002bd6:	68fb      	ldr	r3, [r7, #12]
 8002bd8:	601a      	str	r2, [r3, #0]

    /* A save method is being used that requires each task to maintain its
     * own exec return value. */
    pxTopOfStack--;
 8002bda:	68fb      	ldr	r3, [r7, #12]
 8002bdc:	3b04      	subs	r3, #4
 8002bde:	60fb      	str	r3, [r7, #12]
    *pxTopOfStack = portINITIAL_EXC_RETURN;
 8002be0:	68fb      	ldr	r3, [r7, #12]
 8002be2:	f06f 0202 	mvn.w	r2, #2
 8002be6:	601a      	str	r2, [r3, #0]

    pxTopOfStack -= 8; /* R11, R10, R9, R8, R7, R6, R5 and R4. */
 8002be8:	68fb      	ldr	r3, [r7, #12]
 8002bea:	3b20      	subs	r3, #32
 8002bec:	60fb      	str	r3, [r7, #12]

    return pxTopOfStack;
 8002bee:	68fb      	ldr	r3, [r7, #12]
}
 8002bf0:	4618      	mov	r0, r3
 8002bf2:	3714      	adds	r7, #20
 8002bf4:	46bd      	mov	sp, r7
 8002bf6:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002bfa:	4770      	bx	lr
 8002bfc:	08002c01 	.word	0x08002c01

08002c00 <prvTaskExitError>:
/*-----------------------------------------------------------*/

static void prvTaskExitError( void )
{
 8002c00:	b480      	push	{r7}
 8002c02:	b085      	sub	sp, #20
 8002c04:	af00      	add	r7, sp, #0
    volatile uint32_t ulDummy = 0;
 8002c06:	2300      	movs	r3, #0
 8002c08:	607b      	str	r3, [r7, #4]
     * its caller as there is nothing to return to.  If a task wants to exit it
     * should instead call vTaskDelete( NULL ).
     *
     * Artificially force an assert() to be triggered if configASSERT() is
     * defined, then stop here so application writers can catch the error. */
    configASSERT( uxCriticalNesting == ~0UL );
 8002c0a:	4b12      	ldr	r3, [pc, #72]	; (8002c54 <prvTaskExitError+0x54>)
 8002c0c:	681b      	ldr	r3, [r3, #0]
 8002c0e:	f1b3 3fff 	cmp.w	r3, #4294967295
 8002c12:	d00a      	beq.n	8002c2a <prvTaskExitError+0x2a>
        __asm volatile
 8002c14:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c18:	f383 8811 	msr	BASEPRI, r3
 8002c1c:	f3bf 8f6f 	isb	sy
 8002c20:	f3bf 8f4f 	dsb	sy
 8002c24:	60fb      	str	r3, [r7, #12]
    }
 8002c26:	bf00      	nop
 8002c28:	e7fe      	b.n	8002c28 <prvTaskExitError+0x28>
        __asm volatile
 8002c2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002c2e:	f383 8811 	msr	BASEPRI, r3
 8002c32:	f3bf 8f6f 	isb	sy
 8002c36:	f3bf 8f4f 	dsb	sy
 8002c3a:	60bb      	str	r3, [r7, #8]
    }
 8002c3c:	bf00      	nop
    portDISABLE_INTERRUPTS();

    while( ulDummy == 0 )
 8002c3e:	bf00      	nop
 8002c40:	687b      	ldr	r3, [r7, #4]
 8002c42:	2b00      	cmp	r3, #0
 8002c44:	d0fc      	beq.n	8002c40 <prvTaskExitError+0x40>
         * about code appearing after this function is called - making ulDummy
         * volatile makes the compiler think the function could return and
         * therefore not output an 'unreachable code' warning for code that appears
         * after it. */
    }
}
 8002c46:	bf00      	nop
 8002c48:	bf00      	nop
 8002c4a:	3714      	adds	r7, #20
 8002c4c:	46bd      	mov	sp, r7
 8002c4e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002c52:	4770      	bx	lr
 8002c54:	20000010 	.word	0x20000010
	...

08002c60 <SVC_Handler>:
/*-----------------------------------------------------------*/

void vPortSVCHandler( void )
{
    __asm volatile (
 8002c60:	4b07      	ldr	r3, [pc, #28]	; (8002c80 <pxCurrentTCBConst2>)
 8002c62:	6819      	ldr	r1, [r3, #0]
 8002c64:	6808      	ldr	r0, [r1, #0]
 8002c66:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002c6a:	f380 8809 	msr	PSP, r0
 8002c6e:	f3bf 8f6f 	isb	sy
 8002c72:	f04f 0000 	mov.w	r0, #0
 8002c76:	f380 8811 	msr	BASEPRI, r0
 8002c7a:	4770      	bx	lr
 8002c7c:	f3af 8000 	nop.w

08002c80 <pxCurrentTCBConst2>:
 8002c80:	20000038 	.word	0x20000038
        "	bx r14							\n"
        "									\n"
        "	.align 4						\n"
        "pxCurrentTCBConst2: .word pxCurrentTCB				\n"
        );
}
 8002c84:	bf00      	nop
 8002c86:	bf00      	nop

08002c88 <prvPortStartFirstTask>:
{
    /* Start the first task.  This also clears the bit that indicates the FPU is
     * in use in case the FPU was used before the scheduler was started - which
     * would otherwise result in the unnecessary leaving of space in the SVC stack
     * for lazy saving of FPU registers. */
    __asm volatile (
 8002c88:	4808      	ldr	r0, [pc, #32]	; (8002cac <prvPortStartFirstTask+0x24>)
 8002c8a:	6800      	ldr	r0, [r0, #0]
 8002c8c:	6800      	ldr	r0, [r0, #0]
 8002c8e:	f380 8808 	msr	MSP, r0
 8002c92:	f04f 0000 	mov.w	r0, #0
 8002c96:	f380 8814 	msr	CONTROL, r0
 8002c9a:	b662      	cpsie	i
 8002c9c:	b661      	cpsie	f
 8002c9e:	f3bf 8f4f 	dsb	sy
 8002ca2:	f3bf 8f6f 	isb	sy
 8002ca6:	df00      	svc	0
 8002ca8:	bf00      	nop
 8002caa:	0000      	.short	0x0000
 8002cac:	e000ed08 	.word	0xe000ed08
        " isb					\n"
        " svc 0					\n"/* System call to start first task. */
        " nop					\n"
        " .ltorg				\n"
        );
}
 8002cb0:	bf00      	nop
 8002cb2:	bf00      	nop

08002cb4 <xPortStartScheduler>:

/*
 * See header file for description.
 */
BaseType_t xPortStartScheduler( void )
{
 8002cb4:	b580      	push	{r7, lr}
 8002cb6:	b086      	sub	sp, #24
 8002cb8:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002cba:	4b46      	ldr	r3, [pc, #280]	; (8002dd4 <xPortStartScheduler+0x120>)
 8002cbc:	681b      	ldr	r3, [r3, #0]
 8002cbe:	4a46      	ldr	r2, [pc, #280]	; (8002dd8 <xPortStartScheduler+0x124>)
 8002cc0:	4293      	cmp	r3, r2
 8002cc2:	d10a      	bne.n	8002cda <xPortStartScheduler+0x26>
        __asm volatile
 8002cc4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002cc8:	f383 8811 	msr	BASEPRI, r3
 8002ccc:	f3bf 8f6f 	isb	sy
 8002cd0:	f3bf 8f4f 	dsb	sy
 8002cd4:	613b      	str	r3, [r7, #16]
    }
 8002cd6:	bf00      	nop
 8002cd8:	e7fe      	b.n	8002cd8 <xPortStartScheduler+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002cda:	4b3e      	ldr	r3, [pc, #248]	; (8002dd4 <xPortStartScheduler+0x120>)
 8002cdc:	681b      	ldr	r3, [r3, #0]
 8002cde:	4a3f      	ldr	r2, [pc, #252]	; (8002ddc <xPortStartScheduler+0x128>)
 8002ce0:	4293      	cmp	r3, r2
 8002ce2:	d10a      	bne.n	8002cfa <xPortStartScheduler+0x46>
        __asm volatile
 8002ce4:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002ce8:	f383 8811 	msr	BASEPRI, r3
 8002cec:	f3bf 8f6f 	isb	sy
 8002cf0:	f3bf 8f4f 	dsb	sy
 8002cf4:	60fb      	str	r3, [r7, #12]
    }
 8002cf6:	bf00      	nop
 8002cf8:	e7fe      	b.n	8002cf8 <xPortStartScheduler+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002cfa:	4b39      	ldr	r3, [pc, #228]	; (8002de0 <xPortStartScheduler+0x12c>)
 8002cfc:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002cfe:	697b      	ldr	r3, [r7, #20]
 8002d00:	781b      	ldrb	r3, [r3, #0]
 8002d02:	b2db      	uxtb	r3, r3
 8002d04:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002d06:	697b      	ldr	r3, [r7, #20]
 8002d08:	22ff      	movs	r2, #255	; 0xff
 8002d0a:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002d0c:	697b      	ldr	r3, [r7, #20]
 8002d0e:	781b      	ldrb	r3, [r3, #0]
 8002d10:	b2db      	uxtb	r3, r3
 8002d12:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002d14:	78fb      	ldrb	r3, [r7, #3]
 8002d16:	b2db      	uxtb	r3, r3
 8002d18:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002d1c:	b2da      	uxtb	r2, r3
 8002d1e:	4b31      	ldr	r3, [pc, #196]	; (8002de4 <xPortStartScheduler+0x130>)
 8002d20:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002d22:	4b31      	ldr	r3, [pc, #196]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d24:	2207      	movs	r2, #7
 8002d26:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d28:	e009      	b.n	8002d3e <xPortStartScheduler+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002d2a:	4b2f      	ldr	r3, [pc, #188]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d2c:	681b      	ldr	r3, [r3, #0]
 8002d2e:	3b01      	subs	r3, #1
 8002d30:	4a2d      	ldr	r2, [pc, #180]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d32:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002d34:	78fb      	ldrb	r3, [r7, #3]
 8002d36:	b2db      	uxtb	r3, r3
 8002d38:	005b      	lsls	r3, r3, #1
 8002d3a:	b2db      	uxtb	r3, r3
 8002d3c:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002d3e:	78fb      	ldrb	r3, [r7, #3]
 8002d40:	b2db      	uxtb	r3, r3
 8002d42:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002d46:	2b80      	cmp	r3, #128	; 0x80
 8002d48:	d0ef      	beq.n	8002d2a <xPortStartScheduler+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002d4a:	4b27      	ldr	r3, [pc, #156]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d4c:	681b      	ldr	r3, [r3, #0]
 8002d4e:	f1c3 0307 	rsb	r3, r3, #7
 8002d52:	2b04      	cmp	r3, #4
 8002d54:	d00a      	beq.n	8002d6c <xPortStartScheduler+0xb8>
        __asm volatile
 8002d56:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002d5a:	f383 8811 	msr	BASEPRI, r3
 8002d5e:	f3bf 8f6f 	isb	sy
 8002d62:	f3bf 8f4f 	dsb	sy
 8002d66:	60bb      	str	r3, [r7, #8]
    }
 8002d68:	bf00      	nop
 8002d6a:	e7fe      	b.n	8002d6a <xPortStartScheduler+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002d6c:	4b1e      	ldr	r3, [pc, #120]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d6e:	681b      	ldr	r3, [r3, #0]
 8002d70:	021b      	lsls	r3, r3, #8
 8002d72:	4a1d      	ldr	r2, [pc, #116]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d74:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002d76:	4b1c      	ldr	r3, [pc, #112]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d78:	681b      	ldr	r3, [r3, #0]
 8002d7a:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002d7e:	4a1a      	ldr	r2, [pc, #104]	; (8002de8 <xPortStartScheduler+0x134>)
 8002d80:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002d82:	687b      	ldr	r3, [r7, #4]
 8002d84:	b2da      	uxtb	r2, r3
 8002d86:	697b      	ldr	r3, [r7, #20]
 8002d88:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */

    /* Make PendSV and SysTick the lowest priority interrupts. */
    portNVIC_SHPR3_REG |= portNVIC_PENDSV_PRI;
 8002d8a:	4b18      	ldr	r3, [pc, #96]	; (8002dec <xPortStartScheduler+0x138>)
 8002d8c:	681b      	ldr	r3, [r3, #0]
 8002d8e:	4a17      	ldr	r2, [pc, #92]	; (8002dec <xPortStartScheduler+0x138>)
 8002d90:	f443 0370 	orr.w	r3, r3, #15728640	; 0xf00000
 8002d94:	6013      	str	r3, [r2, #0]
    portNVIC_SHPR3_REG |= portNVIC_SYSTICK_PRI;
 8002d96:	4b15      	ldr	r3, [pc, #84]	; (8002dec <xPortStartScheduler+0x138>)
 8002d98:	681b      	ldr	r3, [r3, #0]
 8002d9a:	4a14      	ldr	r2, [pc, #80]	; (8002dec <xPortStartScheduler+0x138>)
 8002d9c:	f043 4370 	orr.w	r3, r3, #4026531840	; 0xf0000000
 8002da0:	6013      	str	r3, [r2, #0]

    /* Start the timer that generates the tick ISR.  Interrupts are disabled
     * here already. */
    vPortSetupTimerInterrupt();
 8002da2:	f000 f963 	bl	800306c <vPortSetupTimerInterrupt>

    /* Initialise the critical nesting count ready for the first task. */
    uxCriticalNesting = 0;
 8002da6:	4b12      	ldr	r3, [pc, #72]	; (8002df0 <xPortStartScheduler+0x13c>)
 8002da8:	2200      	movs	r2, #0
 8002daa:	601a      	str	r2, [r3, #0]

    /* Ensure the VFP is enabled - it should be anyway. */
    vPortEnableVFP();
 8002dac:	f000 f982 	bl	80030b4 <vPortEnableVFP>

    /* Lazy save always. */
    *( portFPCCR ) |= portASPEN_AND_LSPEN_BITS;
 8002db0:	4b10      	ldr	r3, [pc, #64]	; (8002df4 <xPortStartScheduler+0x140>)
 8002db2:	681b      	ldr	r3, [r3, #0]
 8002db4:	4a0f      	ldr	r2, [pc, #60]	; (8002df4 <xPortStartScheduler+0x140>)
 8002db6:	f043 4340 	orr.w	r3, r3, #3221225472	; 0xc0000000
 8002dba:	6013      	str	r3, [r2, #0]

    /* Start the first task. */
    prvPortStartFirstTask();
 8002dbc:	f7ff ff64 	bl	8002c88 <prvPortStartFirstTask>
     * exit error function to prevent compiler warnings about a static function
     * not being called in the case that the application writer overrides this
     * functionality by defining configTASK_RETURN_ADDRESS.  Call
     * vTaskSwitchContext() so link time optimisation does not remove the
     * symbol. */
    vTaskSwitchContext();
 8002dc0:	f7ff fd54 	bl	800286c <vTaskSwitchContext>
    prvTaskExitError();
 8002dc4:	f7ff ff1c 	bl	8002c00 <prvTaskExitError>

    /* Should not get here! */
    return 0;
 8002dc8:	2300      	movs	r3, #0
}
 8002dca:	4618      	mov	r0, r3
 8002dcc:	3718      	adds	r7, #24
 8002dce:	46bd      	mov	sp, r7
 8002dd0:	bd80      	pop	{r7, pc}
 8002dd2:	bf00      	nop
 8002dd4:	e000ed00 	.word	0xe000ed00
 8002dd8:	410fc271 	.word	0x410fc271
 8002ddc:	410fc270 	.word	0x410fc270
 8002de0:	e000e400 	.word	0xe000e400
 8002de4:	2000013c 	.word	0x2000013c
 8002de8:	20000140 	.word	0x20000140
 8002dec:	e000ed20 	.word	0xe000ed20
 8002df0:	20000010 	.word	0x20000010
 8002df4:	e000ef34 	.word	0xe000ef34

08002df8 <vInitPrioGroupValue>:
/*-----------------------------------------------------------*/


void vInitPrioGroupValue(void)
{
 8002df8:	b480      	push	{r7}
 8002dfa:	b087      	sub	sp, #28
 8002dfc:	af00      	add	r7, sp, #0
    configASSERT( configMAX_SYSCALL_INTERRUPT_PRIORITY );

    /* This port can be used on all revisions of the Cortex-M7 core other than
     * the r0p1 parts.  r0p1 parts should use the port from the
     * /source/portable/GCC/ARM_CM7/r0p1 directory. */
    configASSERT( portCPUID != portCORTEX_M7_r0p1_ID );
 8002dfe:	4b37      	ldr	r3, [pc, #220]	; (8002edc <vInitPrioGroupValue+0xe4>)
 8002e00:	681b      	ldr	r3, [r3, #0]
 8002e02:	4a37      	ldr	r2, [pc, #220]	; (8002ee0 <vInitPrioGroupValue+0xe8>)
 8002e04:	4293      	cmp	r3, r2
 8002e06:	d10a      	bne.n	8002e1e <vInitPrioGroupValue+0x26>
        __asm volatile
 8002e08:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e0c:	f383 8811 	msr	BASEPRI, r3
 8002e10:	f3bf 8f6f 	isb	sy
 8002e14:	f3bf 8f4f 	dsb	sy
 8002e18:	613b      	str	r3, [r7, #16]
    }
 8002e1a:	bf00      	nop
 8002e1c:	e7fe      	b.n	8002e1c <vInitPrioGroupValue+0x24>
    configASSERT( portCPUID != portCORTEX_M7_r0p0_ID );
 8002e1e:	4b2f      	ldr	r3, [pc, #188]	; (8002edc <vInitPrioGroupValue+0xe4>)
 8002e20:	681b      	ldr	r3, [r3, #0]
 8002e22:	4a30      	ldr	r2, [pc, #192]	; (8002ee4 <vInitPrioGroupValue+0xec>)
 8002e24:	4293      	cmp	r3, r2
 8002e26:	d10a      	bne.n	8002e3e <vInitPrioGroupValue+0x46>
        __asm volatile
 8002e28:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e2c:	f383 8811 	msr	BASEPRI, r3
 8002e30:	f3bf 8f6f 	isb	sy
 8002e34:	f3bf 8f4f 	dsb	sy
 8002e38:	60fb      	str	r3, [r7, #12]
    }
 8002e3a:	bf00      	nop
 8002e3c:	e7fe      	b.n	8002e3c <vInitPrioGroupValue+0x44>

    #if ( configASSERT_DEFINED == 1 )
        {
            volatile uint32_t ulOriginalPriority;
            volatile uint8_t * const pucFirstUserPriorityRegister = ( volatile uint8_t * const ) ( portNVIC_IP_REGISTERS_OFFSET_16 + portFIRST_USER_INTERRUPT_NUMBER );
 8002e3e:	4b2a      	ldr	r3, [pc, #168]	; (8002ee8 <vInitPrioGroupValue+0xf0>)
 8002e40:	617b      	str	r3, [r7, #20]
             * functions can be called.  ISR safe functions are those that end in
             * "FromISR".  FreeRTOS maintains separate thread and ISR API functions to
             * ensure interrupt entry is as fast and simple as possible.
             *
             * Save the interrupt priority value that is about to be clobbered. */
            ulOriginalPriority = *pucFirstUserPriorityRegister;
 8002e42:	697b      	ldr	r3, [r7, #20]
 8002e44:	781b      	ldrb	r3, [r3, #0]
 8002e46:	b2db      	uxtb	r3, r3
 8002e48:	607b      	str	r3, [r7, #4]

            /* Determine the number of priority bits available.  First write to all
             * possible bits. */
            *pucFirstUserPriorityRegister = portMAX_8_BIT_VALUE;
 8002e4a:	697b      	ldr	r3, [r7, #20]
 8002e4c:	22ff      	movs	r2, #255	; 0xff
 8002e4e:	701a      	strb	r2, [r3, #0]

            /* Read the value back to see how many bits stuck. */
            ucMaxPriorityValue = *pucFirstUserPriorityRegister;
 8002e50:	697b      	ldr	r3, [r7, #20]
 8002e52:	781b      	ldrb	r3, [r3, #0]
 8002e54:	b2db      	uxtb	r3, r3
 8002e56:	70fb      	strb	r3, [r7, #3]

            /* Use the same mask on the maximum system call priority. */
            ucMaxSysCallPriority = configMAX_SYSCALL_INTERRUPT_PRIORITY & ucMaxPriorityValue;
 8002e58:	78fb      	ldrb	r3, [r7, #3]
 8002e5a:	b2db      	uxtb	r3, r3
 8002e5c:	f003 0350 	and.w	r3, r3, #80	; 0x50
 8002e60:	b2da      	uxtb	r2, r3
 8002e62:	4b22      	ldr	r3, [pc, #136]	; (8002eec <vInitPrioGroupValue+0xf4>)
 8002e64:	701a      	strb	r2, [r3, #0]

            /* Calculate the maximum acceptable priority group value for the number
             * of bits read back. */
            ulMaxPRIGROUPValue = portMAX_PRIGROUP_BITS;
 8002e66:	4b22      	ldr	r3, [pc, #136]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002e68:	2207      	movs	r2, #7
 8002e6a:	601a      	str	r2, [r3, #0]

            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e6c:	e009      	b.n	8002e82 <vInitPrioGroupValue+0x8a>
            {
                ulMaxPRIGROUPValue--;
 8002e6e:	4b20      	ldr	r3, [pc, #128]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002e70:	681b      	ldr	r3, [r3, #0]
 8002e72:	3b01      	subs	r3, #1
 8002e74:	4a1e      	ldr	r2, [pc, #120]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002e76:	6013      	str	r3, [r2, #0]
                ucMaxPriorityValue <<= ( uint8_t ) 0x01;
 8002e78:	78fb      	ldrb	r3, [r7, #3]
 8002e7a:	b2db      	uxtb	r3, r3
 8002e7c:	005b      	lsls	r3, r3, #1
 8002e7e:	b2db      	uxtb	r3, r3
 8002e80:	70fb      	strb	r3, [r7, #3]
            while( ( ucMaxPriorityValue & portTOP_BIT_OF_BYTE ) == portTOP_BIT_OF_BYTE )
 8002e82:	78fb      	ldrb	r3, [r7, #3]
 8002e84:	b2db      	uxtb	r3, r3
 8002e86:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8002e8a:	2b80      	cmp	r3, #128	; 0x80
 8002e8c:	d0ef      	beq.n	8002e6e <vInitPrioGroupValue+0x76>
            #ifdef configPRIO_BITS
                {
                    /* Check the FreeRTOS configuration that defines the number of
                     * priority bits matches the number of priority bits actually queried
                     * from the hardware. */
                    configASSERT( ( portMAX_PRIGROUP_BITS - ulMaxPRIGROUPValue ) == configPRIO_BITS );
 8002e8e:	4b18      	ldr	r3, [pc, #96]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002e90:	681b      	ldr	r3, [r3, #0]
 8002e92:	f1c3 0307 	rsb	r3, r3, #7
 8002e96:	2b04      	cmp	r3, #4
 8002e98:	d00a      	beq.n	8002eb0 <vInitPrioGroupValue+0xb8>
        __asm volatile
 8002e9a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002e9e:	f383 8811 	msr	BASEPRI, r3
 8002ea2:	f3bf 8f6f 	isb	sy
 8002ea6:	f3bf 8f4f 	dsb	sy
 8002eaa:	60bb      	str	r3, [r7, #8]
    }
 8002eac:	bf00      	nop
 8002eae:	e7fe      	b.n	8002eae <vInitPrioGroupValue+0xb6>
                }
            #endif

            /* Shift the priority group value back to its position within the AIRCR
             * register. */
            ulMaxPRIGROUPValue <<= portPRIGROUP_SHIFT;
 8002eb0:	4b0f      	ldr	r3, [pc, #60]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002eb2:	681b      	ldr	r3, [r3, #0]
 8002eb4:	021b      	lsls	r3, r3, #8
 8002eb6:	4a0e      	ldr	r2, [pc, #56]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002eb8:	6013      	str	r3, [r2, #0]
            ulMaxPRIGROUPValue &= portPRIORITY_GROUP_MASK;
 8002eba:	4b0d      	ldr	r3, [pc, #52]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002ebc:	681b      	ldr	r3, [r3, #0]
 8002ebe:	f403 63e0 	and.w	r3, r3, #1792	; 0x700
 8002ec2:	4a0b      	ldr	r2, [pc, #44]	; (8002ef0 <vInitPrioGroupValue+0xf8>)
 8002ec4:	6013      	str	r3, [r2, #0]

            /* Restore the clobbered interrupt priority register to its original
             * value. */
            *pucFirstUserPriorityRegister = ulOriginalPriority;
 8002ec6:	687b      	ldr	r3, [r7, #4]
 8002ec8:	b2da      	uxtb	r2, r3
 8002eca:	697b      	ldr	r3, [r7, #20]
 8002ecc:	701a      	strb	r2, [r3, #0]
        }
    #endif /* conifgASSERT_DEFINED */
}
 8002ece:	bf00      	nop
 8002ed0:	371c      	adds	r7, #28
 8002ed2:	46bd      	mov	sp, r7
 8002ed4:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002ed8:	4770      	bx	lr
 8002eda:	bf00      	nop
 8002edc:	e000ed00 	.word	0xe000ed00
 8002ee0:	410fc271 	.word	0x410fc271
 8002ee4:	410fc270 	.word	0x410fc270
 8002ee8:	e000e400 	.word	0xe000e400
 8002eec:	2000013c 	.word	0x2000013c
 8002ef0:	20000140 	.word	0x20000140

08002ef4 <vPortEnterCritical>:
    configASSERT( uxCriticalNesting == 1000UL );
}
/*-----------------------------------------------------------*/

void vPortEnterCritical( void )
{
 8002ef4:	b480      	push	{r7}
 8002ef6:	b083      	sub	sp, #12
 8002ef8:	af00      	add	r7, sp, #0
        __asm volatile
 8002efa:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002efe:	f383 8811 	msr	BASEPRI, r3
 8002f02:	f3bf 8f6f 	isb	sy
 8002f06:	f3bf 8f4f 	dsb	sy
 8002f0a:	607b      	str	r3, [r7, #4]
    }
 8002f0c:	bf00      	nop
    portDISABLE_INTERRUPTS();
    uxCriticalNesting++;
 8002f0e:	4b0f      	ldr	r3, [pc, #60]	; (8002f4c <vPortEnterCritical+0x58>)
 8002f10:	681b      	ldr	r3, [r3, #0]
 8002f12:	3301      	adds	r3, #1
 8002f14:	4a0d      	ldr	r2, [pc, #52]	; (8002f4c <vPortEnterCritical+0x58>)
 8002f16:	6013      	str	r3, [r2, #0]
    /* This is not the interrupt safe version of the enter critical function so
     * assert() if it is being called from an interrupt context.  Only API
     * functions that end in "FromISR" can be used in an interrupt.  Only assert if
     * the critical nesting count is 1 to protect against recursive calls if the
     * assert function also uses a critical section. */
    if( uxCriticalNesting == 1 )
 8002f18:	4b0c      	ldr	r3, [pc, #48]	; (8002f4c <vPortEnterCritical+0x58>)
 8002f1a:	681b      	ldr	r3, [r3, #0]
 8002f1c:	2b01      	cmp	r3, #1
 8002f1e:	d10f      	bne.n	8002f40 <vPortEnterCritical+0x4c>
    {
        configASSERT( ( portNVIC_INT_CTRL_REG & portVECTACTIVE_MASK ) == 0 );
 8002f20:	4b0b      	ldr	r3, [pc, #44]	; (8002f50 <vPortEnterCritical+0x5c>)
 8002f22:	681b      	ldr	r3, [r3, #0]
 8002f24:	b2db      	uxtb	r3, r3
 8002f26:	2b00      	cmp	r3, #0
 8002f28:	d00a      	beq.n	8002f40 <vPortEnterCritical+0x4c>
        __asm volatile
 8002f2a:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f2e:	f383 8811 	msr	BASEPRI, r3
 8002f32:	f3bf 8f6f 	isb	sy
 8002f36:	f3bf 8f4f 	dsb	sy
 8002f3a:	603b      	str	r3, [r7, #0]
    }
 8002f3c:	bf00      	nop
 8002f3e:	e7fe      	b.n	8002f3e <vPortEnterCritical+0x4a>
    }
}
 8002f40:	bf00      	nop
 8002f42:	370c      	adds	r7, #12
 8002f44:	46bd      	mov	sp, r7
 8002f46:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002f4a:	4770      	bx	lr
 8002f4c:	20000010 	.word	0x20000010
 8002f50:	e000ed04 	.word	0xe000ed04

08002f54 <vPortExitCritical>:
/*-----------------------------------------------------------*/

void vPortExitCritical( void )
{
 8002f54:	b480      	push	{r7}
 8002f56:	b083      	sub	sp, #12
 8002f58:	af00      	add	r7, sp, #0
    configASSERT( uxCriticalNesting );
 8002f5a:	4b12      	ldr	r3, [pc, #72]	; (8002fa4 <vPortExitCritical+0x50>)
 8002f5c:	681b      	ldr	r3, [r3, #0]
 8002f5e:	2b00      	cmp	r3, #0
 8002f60:	d10a      	bne.n	8002f78 <vPortExitCritical+0x24>
        __asm volatile
 8002f62:	f04f 0350 	mov.w	r3, #80	; 0x50
 8002f66:	f383 8811 	msr	BASEPRI, r3
 8002f6a:	f3bf 8f6f 	isb	sy
 8002f6e:	f3bf 8f4f 	dsb	sy
 8002f72:	607b      	str	r3, [r7, #4]
    }
 8002f74:	bf00      	nop
 8002f76:	e7fe      	b.n	8002f76 <vPortExitCritical+0x22>
    uxCriticalNesting--;
 8002f78:	4b0a      	ldr	r3, [pc, #40]	; (8002fa4 <vPortExitCritical+0x50>)
 8002f7a:	681b      	ldr	r3, [r3, #0]
 8002f7c:	3b01      	subs	r3, #1
 8002f7e:	4a09      	ldr	r2, [pc, #36]	; (8002fa4 <vPortExitCritical+0x50>)
 8002f80:	6013      	str	r3, [r2, #0]

    if( uxCriticalNesting == 0 )
 8002f82:	4b08      	ldr	r3, [pc, #32]	; (8002fa4 <vPortExitCritical+0x50>)
 8002f84:	681b      	ldr	r3, [r3, #0]
 8002f86:	2b00      	cmp	r3, #0
 8002f88:	d105      	bne.n	8002f96 <vPortExitCritical+0x42>
 8002f8a:	2300      	movs	r3, #0
 8002f8c:	603b      	str	r3, [r7, #0]
    }
/*-----------------------------------------------------------*/

    portFORCE_INLINE static void vPortSetBASEPRI( uint32_t ulNewMaskValue )
    {
        __asm volatile
 8002f8e:	683b      	ldr	r3, [r7, #0]
 8002f90:	f383 8811 	msr	BASEPRI, r3
        (
            "	msr basepri, %0	"::"r" ( ulNewMaskValue ) : "memory"
        );
    }
 8002f94:	bf00      	nop
    {
        portENABLE_INTERRUPTS();
    }
}
 8002f96:	bf00      	nop
 8002f98:	370c      	adds	r7, #12
 8002f9a:	46bd      	mov	sp, r7
 8002f9c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8002fa0:	4770      	bx	lr
 8002fa2:	bf00      	nop
 8002fa4:	20000010 	.word	0x20000010
	...

08002fb0 <PendSV_Handler>:

void xPortPendSVHandler( void )
{
    /* This is a naked function. */

    __asm volatile
 8002fb0:	f3ef 8009 	mrs	r0, PSP
 8002fb4:	f3bf 8f6f 	isb	sy
 8002fb8:	4b15      	ldr	r3, [pc, #84]	; (8003010 <pxCurrentTCBConst>)
 8002fba:	681a      	ldr	r2, [r3, #0]
 8002fbc:	f01e 0f10 	tst.w	lr, #16
 8002fc0:	bf08      	it	eq
 8002fc2:	ed20 8a10 	vstmdbeq	r0!, {s16-s31}
 8002fc6:	e920 4ff0 	stmdb	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002fca:	6010      	str	r0, [r2, #0]
 8002fcc:	e92d 0009 	stmdb	sp!, {r0, r3}
 8002fd0:	f04f 0050 	mov.w	r0, #80	; 0x50
 8002fd4:	f380 8811 	msr	BASEPRI, r0
 8002fd8:	f3bf 8f4f 	dsb	sy
 8002fdc:	f3bf 8f6f 	isb	sy
 8002fe0:	f7ff fc44 	bl	800286c <vTaskSwitchContext>
 8002fe4:	f04f 0000 	mov.w	r0, #0
 8002fe8:	f380 8811 	msr	BASEPRI, r0
 8002fec:	bc09      	pop	{r0, r3}
 8002fee:	6819      	ldr	r1, [r3, #0]
 8002ff0:	6808      	ldr	r0, [r1, #0]
 8002ff2:	e8b0 4ff0 	ldmia.w	r0!, {r4, r5, r6, r7, r8, r9, sl, fp, lr}
 8002ff6:	f01e 0f10 	tst.w	lr, #16
 8002ffa:	bf08      	it	eq
 8002ffc:	ecb0 8a10 	vldmiaeq	r0!, {s16-s31}
 8003000:	f380 8809 	msr	PSP, r0
 8003004:	f3bf 8f6f 	isb	sy
 8003008:	4770      	bx	lr
 800300a:	bf00      	nop
 800300c:	f3af 8000 	nop.w

08003010 <pxCurrentTCBConst>:
 8003010:	20000038 	.word	0x20000038
        "										\n"
        "	.align 4							\n"
        "pxCurrentTCBConst: .word pxCurrentTCB	\n"
        ::"i" ( configMAX_SYSCALL_INTERRUPT_PRIORITY )
    );
}
 8003014:	bf00      	nop
 8003016:	bf00      	nop

08003018 <SysTick_Handler>:
/*-----------------------------------------------------------*/

void xPortSysTickHandler( void )
{
 8003018:	b580      	push	{r7, lr}
 800301a:	b082      	sub	sp, #8
 800301c:	af00      	add	r7, sp, #0
        __asm volatile
 800301e:	f04f 0350 	mov.w	r3, #80	; 0x50
 8003022:	f383 8811 	msr	BASEPRI, r3
 8003026:	f3bf 8f6f 	isb	sy
 800302a:	f3bf 8f4f 	dsb	sy
 800302e:	607b      	str	r3, [r7, #4]
    }
 8003030:	bf00      	nop
    /* The SysTick runs at the lowest interrupt priority, so when this interrupt
     * executes all interrupts must be unmasked.  There is therefore no need to
     * save and then restore the interrupt mask value as its value is already
     * known. */
    portDISABLE_INTERRUPTS();
	traceISR_ENTER();
 8003032:	f002 fa75 	bl	8005520 <SEGGER_SYSVIEW_RecordEnterISR>
    {
        /* Increment the RTOS tick. */
        if( xTaskIncrementTick() != pdFALSE )
 8003036:	f7ff fb5d 	bl	80026f4 <xTaskIncrementTick>
 800303a:	4603      	mov	r3, r0
 800303c:	2b00      	cmp	r3, #0
 800303e:	d006      	beq.n	800304e <SysTick_Handler+0x36>
        {
			traceISR_EXIT_TO_SCHEDULER();
 8003040:	f002 facc 	bl	80055dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>
            /* A context switch is required.  Context switching is performed in
             * the PendSV interrupt.  Pend the PendSV interrupt. */
            portNVIC_INT_CTRL_REG = portNVIC_PENDSVSET_BIT;
 8003044:	4b08      	ldr	r3, [pc, #32]	; (8003068 <SysTick_Handler+0x50>)
 8003046:	f04f 5280 	mov.w	r2, #268435456	; 0x10000000
 800304a:	601a      	str	r2, [r3, #0]
 800304c:	e001      	b.n	8003052 <SysTick_Handler+0x3a>
        }
		else
		{
			traceISR_EXIT();
 800304e:	f002 faa9 	bl	80055a4 <SEGGER_SYSVIEW_RecordExitISR>
 8003052:	2300      	movs	r3, #0
 8003054:	603b      	str	r3, [r7, #0]
        __asm volatile
 8003056:	683b      	ldr	r3, [r7, #0]
 8003058:	f383 8811 	msr	BASEPRI, r3
    }
 800305c:	bf00      	nop
		}
    }
    portENABLE_INTERRUPTS();
}
 800305e:	bf00      	nop
 8003060:	3708      	adds	r7, #8
 8003062:	46bd      	mov	sp, r7
 8003064:	bd80      	pop	{r7, pc}
 8003066:	bf00      	nop
 8003068:	e000ed04 	.word	0xe000ed04

0800306c <vPortSetupTimerInterrupt>:
/*
 * Setup the systick timer to generate the tick interrupts at the required
 * frequency.
 */
__attribute__( ( weak ) ) void vPortSetupTimerInterrupt( void )
{
 800306c:	b480      	push	{r7}
 800306e:	af00      	add	r7, sp, #0
            ulStoppedTimerCompensation = portMISSED_COUNTS_FACTOR / ( configCPU_CLOCK_HZ / configSYSTICK_CLOCK_HZ );
        }
    #endif /* configUSE_TICKLESS_IDLE */

    /* Stop and clear the SysTick. */
    portNVIC_SYSTICK_CTRL_REG = 0UL;
 8003070:	4b0b      	ldr	r3, [pc, #44]	; (80030a0 <vPortSetupTimerInterrupt+0x34>)
 8003072:	2200      	movs	r2, #0
 8003074:	601a      	str	r2, [r3, #0]
    portNVIC_SYSTICK_CURRENT_VALUE_REG = 0UL;
 8003076:	4b0b      	ldr	r3, [pc, #44]	; (80030a4 <vPortSetupTimerInterrupt+0x38>)
 8003078:	2200      	movs	r2, #0
 800307a:	601a      	str	r2, [r3, #0]

    /* Configure SysTick to interrupt at the requested rate. */
    portNVIC_SYSTICK_LOAD_REG = ( configSYSTICK_CLOCK_HZ / configTICK_RATE_HZ ) - 1UL;
 800307c:	4b0a      	ldr	r3, [pc, #40]	; (80030a8 <vPortSetupTimerInterrupt+0x3c>)
 800307e:	681b      	ldr	r3, [r3, #0]
 8003080:	4a0a      	ldr	r2, [pc, #40]	; (80030ac <vPortSetupTimerInterrupt+0x40>)
 8003082:	fba2 2303 	umull	r2, r3, r2, r3
 8003086:	099b      	lsrs	r3, r3, #6
 8003088:	4a09      	ldr	r2, [pc, #36]	; (80030b0 <vPortSetupTimerInterrupt+0x44>)
 800308a:	3b01      	subs	r3, #1
 800308c:	6013      	str	r3, [r2, #0]
    portNVIC_SYSTICK_CTRL_REG = ( portNVIC_SYSTICK_CLK_BIT | portNVIC_SYSTICK_INT_BIT | portNVIC_SYSTICK_ENABLE_BIT );
 800308e:	4b04      	ldr	r3, [pc, #16]	; (80030a0 <vPortSetupTimerInterrupt+0x34>)
 8003090:	2207      	movs	r2, #7
 8003092:	601a      	str	r2, [r3, #0]
}
 8003094:	bf00      	nop
 8003096:	46bd      	mov	sp, r7
 8003098:	f85d 7b04 	ldr.w	r7, [sp], #4
 800309c:	4770      	bx	lr
 800309e:	bf00      	nop
 80030a0:	e000e010 	.word	0xe000e010
 80030a4:	e000e018 	.word	0xe000e018
 80030a8:	20000000 	.word	0x20000000
 80030ac:	10624dd3 	.word	0x10624dd3
 80030b0:	e000e014 	.word	0xe000e014

080030b4 <vPortEnableVFP>:
/*-----------------------------------------------------------*/

/* This is a naked function. */
static void vPortEnableVFP( void )
{
    __asm volatile
 80030b4:	f8df 000c 	ldr.w	r0, [pc, #12]	; 80030c4 <vPortEnableVFP+0x10>
 80030b8:	6801      	ldr	r1, [r0, #0]
 80030ba:	f441 0170 	orr.w	r1, r1, #15728640	; 0xf00000
 80030be:	6001      	str	r1, [r0, #0]
 80030c0:	4770      	bx	lr
 80030c2:	0000      	.short	0x0000
 80030c4:	e000ed88 	.word	0xe000ed88
        "	orr r1, r1, #( 0xf << 20 )	\n"/* Enable CP10 and CP11 coprocessors, then save back. */
        "	str r1, [r0]				\n"
        "	bx r14						\n"
        "	.ltorg						\n"
    );
}
 80030c8:	bf00      	nop
 80030ca:	bf00      	nop

080030cc <vPortValidateInterruptPriority>:
/*-----------------------------------------------------------*/

#if ( configASSERT_DEFINED == 1 )

    void vPortValidateInterruptPriority( void )
    {
 80030cc:	b480      	push	{r7}
 80030ce:	b085      	sub	sp, #20
 80030d0:	af00      	add	r7, sp, #0
        uint32_t ulCurrentInterrupt;
        uint8_t ucCurrentPriority;

        /* Obtain the number of the currently executing interrupt. */
        __asm volatile ( "mrs %0, ipsr" : "=r" ( ulCurrentInterrupt )::"memory" );
 80030d2:	f3ef 8305 	mrs	r3, IPSR
 80030d6:	60fb      	str	r3, [r7, #12]

        /* Is the interrupt number a user defined interrupt? */
        if( ulCurrentInterrupt >= portFIRST_USER_INTERRUPT_NUMBER )
 80030d8:	68fb      	ldr	r3, [r7, #12]
 80030da:	2b0f      	cmp	r3, #15
 80030dc:	d914      	bls.n	8003108 <vPortValidateInterruptPriority+0x3c>
        {
            /* Look up the interrupt's priority. */
            ucCurrentPriority = pcInterruptPriorityRegisters[ ulCurrentInterrupt ];
 80030de:	4a17      	ldr	r2, [pc, #92]	; (800313c <vPortValidateInterruptPriority+0x70>)
 80030e0:	68fb      	ldr	r3, [r7, #12]
 80030e2:	4413      	add	r3, r2
 80030e4:	781b      	ldrb	r3, [r3, #0]
 80030e6:	72fb      	strb	r3, [r7, #11]
             * interrupt entry is as fast and simple as possible.
             *
             * The following links provide detailed information:
             * https://www.FreeRTOS.org/RTOS-Cortex-M3-M4.html
             * https://www.FreeRTOS.org/FAQHelp.html */
            configASSERT( ucCurrentPriority >= ucMaxSysCallPriority );
 80030e8:	4b15      	ldr	r3, [pc, #84]	; (8003140 <vPortValidateInterruptPriority+0x74>)
 80030ea:	781b      	ldrb	r3, [r3, #0]
 80030ec:	7afa      	ldrb	r2, [r7, #11]
 80030ee:	429a      	cmp	r2, r3
 80030f0:	d20a      	bcs.n	8003108 <vPortValidateInterruptPriority+0x3c>
        __asm volatile
 80030f2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80030f6:	f383 8811 	msr	BASEPRI, r3
 80030fa:	f3bf 8f6f 	isb	sy
 80030fe:	f3bf 8f4f 	dsb	sy
 8003102:	607b      	str	r3, [r7, #4]
    }
 8003104:	bf00      	nop
 8003106:	e7fe      	b.n	8003106 <vPortValidateInterruptPriority+0x3a>
         * configuration then the correct setting can be achieved on all Cortex-M
         * devices by calling NVIC_SetPriorityGrouping( 0 ); before starting the
         * scheduler.  Note however that some vendor specific peripheral libraries
         * assume a non-zero priority group setting, in which cases using a value
         * of zero will result in unpredictable behaviour. */
        configASSERT( ( portAIRCR_REG & portPRIORITY_GROUP_MASK ) <= ulMaxPRIGROUPValue );
 8003108:	4b0e      	ldr	r3, [pc, #56]	; (8003144 <vPortValidateInterruptPriority+0x78>)
 800310a:	681b      	ldr	r3, [r3, #0]
 800310c:	f403 62e0 	and.w	r2, r3, #1792	; 0x700
 8003110:	4b0d      	ldr	r3, [pc, #52]	; (8003148 <vPortValidateInterruptPriority+0x7c>)
 8003112:	681b      	ldr	r3, [r3, #0]
 8003114:	429a      	cmp	r2, r3
 8003116:	d90a      	bls.n	800312e <vPortValidateInterruptPriority+0x62>
        __asm volatile
 8003118:	f04f 0350 	mov.w	r3, #80	; 0x50
 800311c:	f383 8811 	msr	BASEPRI, r3
 8003120:	f3bf 8f6f 	isb	sy
 8003124:	f3bf 8f4f 	dsb	sy
 8003128:	603b      	str	r3, [r7, #0]
    }
 800312a:	bf00      	nop
 800312c:	e7fe      	b.n	800312c <vPortValidateInterruptPriority+0x60>
    }
 800312e:	bf00      	nop
 8003130:	3714      	adds	r7, #20
 8003132:	46bd      	mov	sp, r7
 8003134:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003138:	4770      	bx	lr
 800313a:	bf00      	nop
 800313c:	e000e3f0 	.word	0xe000e3f0
 8003140:	2000013c 	.word	0x2000013c
 8003144:	e000ed0c 	.word	0xe000ed0c
 8003148:	20000140 	.word	0x20000140

0800314c <pvPortMalloc>:
PRIVILEGED_DATA static size_t xBlockAllocatedBit = 0;

/*-----------------------------------------------------------*/

void * pvPortMalloc( size_t xWantedSize )
{
 800314c:	b580      	push	{r7, lr}
 800314e:	b08a      	sub	sp, #40	; 0x28
 8003150:	af00      	add	r7, sp, #0
 8003152:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxBlock, * pxPreviousBlock, * pxNewBlockLink;
    void * pvReturn = NULL;
 8003154:	2300      	movs	r3, #0
 8003156:	61fb      	str	r3, [r7, #28]

    vTaskSuspendAll();
 8003158:	f7ff fa0c 	bl	8002574 <vTaskSuspendAll>
    {
        /* If this is the first call to malloc then the heap will require
         * initialisation to setup the list of free blocks. */
        if( pxEnd == NULL )
 800315c:	4b65      	ldr	r3, [pc, #404]	; (80032f4 <pvPortMalloc+0x1a8>)
 800315e:	681b      	ldr	r3, [r3, #0]
 8003160:	2b00      	cmp	r3, #0
 8003162:	d101      	bne.n	8003168 <pvPortMalloc+0x1c>
        {
            prvHeapInit();
 8003164:	f000 f934 	bl	80033d0 <prvHeapInit>

        /* Check the requested block size is not so large that the top bit is
         * set.  The top bit of the block size member of the BlockLink_t structure
         * is used to determine who owns the block - the application or the
         * kernel, so it must be free. */
        if( ( xWantedSize & xBlockAllocatedBit ) == 0 )
 8003168:	4b63      	ldr	r3, [pc, #396]	; (80032f8 <pvPortMalloc+0x1ac>)
 800316a:	681a      	ldr	r2, [r3, #0]
 800316c:	687b      	ldr	r3, [r7, #4]
 800316e:	4013      	ands	r3, r2
 8003170:	2b00      	cmp	r3, #0
 8003172:	f040 80a7 	bne.w	80032c4 <pvPortMalloc+0x178>
        {
            /* The wanted size must be increased so it can contain a BlockLink_t
             * structure in addition to the requested amount of bytes. */
            if( ( xWantedSize > 0 ) && 
 8003176:	687b      	ldr	r3, [r7, #4]
 8003178:	2b00      	cmp	r3, #0
 800317a:	d02d      	beq.n	80031d8 <pvPortMalloc+0x8c>
                ( ( xWantedSize + xHeapStructSize ) >  xWantedSize ) ) /* Overflow check */
 800317c:	2208      	movs	r2, #8
 800317e:	687b      	ldr	r3, [r7, #4]
 8003180:	4413      	add	r3, r2
            if( ( xWantedSize > 0 ) && 
 8003182:	687a      	ldr	r2, [r7, #4]
 8003184:	429a      	cmp	r2, r3
 8003186:	d227      	bcs.n	80031d8 <pvPortMalloc+0x8c>
            {
                xWantedSize += xHeapStructSize;
 8003188:	2208      	movs	r2, #8
 800318a:	687b      	ldr	r3, [r7, #4]
 800318c:	4413      	add	r3, r2
 800318e:	607b      	str	r3, [r7, #4]

                /* Ensure that blocks are always aligned. */
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 8003190:	687b      	ldr	r3, [r7, #4]
 8003192:	f003 0307 	and.w	r3, r3, #7
 8003196:	2b00      	cmp	r3, #0
 8003198:	d021      	beq.n	80031de <pvPortMalloc+0x92>
                {
                    /* Byte alignment required. Check for overflow. */
                    if( ( xWantedSize + ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) ) ) 
 800319a:	687b      	ldr	r3, [r7, #4]
 800319c:	f023 0307 	bic.w	r3, r3, #7
 80031a0:	3308      	adds	r3, #8
 80031a2:	687a      	ldr	r2, [r7, #4]
 80031a4:	429a      	cmp	r2, r3
 80031a6:	d214      	bcs.n	80031d2 <pvPortMalloc+0x86>
                            > xWantedSize )
                    {
                        xWantedSize += ( portBYTE_ALIGNMENT - ( xWantedSize & portBYTE_ALIGNMENT_MASK ) );
 80031a8:	687b      	ldr	r3, [r7, #4]
 80031aa:	f023 0307 	bic.w	r3, r3, #7
 80031ae:	3308      	adds	r3, #8
 80031b0:	607b      	str	r3, [r7, #4]
                        configASSERT( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) == 0 );
 80031b2:	687b      	ldr	r3, [r7, #4]
 80031b4:	f003 0307 	and.w	r3, r3, #7
 80031b8:	2b00      	cmp	r3, #0
 80031ba:	d010      	beq.n	80031de <pvPortMalloc+0x92>
        __asm volatile
 80031bc:	f04f 0350 	mov.w	r3, #80	; 0x50
 80031c0:	f383 8811 	msr	BASEPRI, r3
 80031c4:	f3bf 8f6f 	isb	sy
 80031c8:	f3bf 8f4f 	dsb	sy
 80031cc:	617b      	str	r3, [r7, #20]
    }
 80031ce:	bf00      	nop
 80031d0:	e7fe      	b.n	80031d0 <pvPortMalloc+0x84>
                    }
                    else
                    {
                        xWantedSize = 0;
 80031d2:	2300      	movs	r3, #0
 80031d4:	607b      	str	r3, [r7, #4]
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031d6:	e002      	b.n	80031de <pvPortMalloc+0x92>
                    mtCOVERAGE_TEST_MARKER();
                }
            } 
            else 
            {
                xWantedSize = 0;
 80031d8:	2300      	movs	r3, #0
 80031da:	607b      	str	r3, [r7, #4]
 80031dc:	e000      	b.n	80031e0 <pvPortMalloc+0x94>
                if( ( xWantedSize & portBYTE_ALIGNMENT_MASK ) != 0x00 )
 80031de:	bf00      	nop
            }

            if( ( xWantedSize > 0 ) && ( xWantedSize <= xFreeBytesRemaining ) )
 80031e0:	687b      	ldr	r3, [r7, #4]
 80031e2:	2b00      	cmp	r3, #0
 80031e4:	d06e      	beq.n	80032c4 <pvPortMalloc+0x178>
 80031e6:	4b45      	ldr	r3, [pc, #276]	; (80032fc <pvPortMalloc+0x1b0>)
 80031e8:	681b      	ldr	r3, [r3, #0]
 80031ea:	687a      	ldr	r2, [r7, #4]
 80031ec:	429a      	cmp	r2, r3
 80031ee:	d869      	bhi.n	80032c4 <pvPortMalloc+0x178>
            {
                /* Traverse the list from the start	(lowest address) block until
                 * one of adequate size is found. */
                pxPreviousBlock = &xStart;
 80031f0:	4b43      	ldr	r3, [pc, #268]	; (8003300 <pvPortMalloc+0x1b4>)
 80031f2:	623b      	str	r3, [r7, #32]
                pxBlock = xStart.pxNextFreeBlock;
 80031f4:	4b42      	ldr	r3, [pc, #264]	; (8003300 <pvPortMalloc+0x1b4>)
 80031f6:	681b      	ldr	r3, [r3, #0]
 80031f8:	627b      	str	r3, [r7, #36]	; 0x24

                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 80031fa:	e004      	b.n	8003206 <pvPortMalloc+0xba>
                {
                    pxPreviousBlock = pxBlock;
 80031fc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80031fe:	623b      	str	r3, [r7, #32]
                    pxBlock = pxBlock->pxNextFreeBlock;
 8003200:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003202:	681b      	ldr	r3, [r3, #0]
 8003204:	627b      	str	r3, [r7, #36]	; 0x24
                while( ( pxBlock->xBlockSize < xWantedSize ) && ( pxBlock->pxNextFreeBlock != NULL ) )
 8003206:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003208:	685b      	ldr	r3, [r3, #4]
 800320a:	687a      	ldr	r2, [r7, #4]
 800320c:	429a      	cmp	r2, r3
 800320e:	d903      	bls.n	8003218 <pvPortMalloc+0xcc>
 8003210:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003212:	681b      	ldr	r3, [r3, #0]
 8003214:	2b00      	cmp	r3, #0
 8003216:	d1f1      	bne.n	80031fc <pvPortMalloc+0xb0>
                }

                /* If the end marker was reached then a block of adequate size
                 * was not found. */
                if( pxBlock != pxEnd )
 8003218:	4b36      	ldr	r3, [pc, #216]	; (80032f4 <pvPortMalloc+0x1a8>)
 800321a:	681b      	ldr	r3, [r3, #0]
 800321c:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 800321e:	429a      	cmp	r2, r3
 8003220:	d050      	beq.n	80032c4 <pvPortMalloc+0x178>
                {
                    /* Return the memory space pointed to - jumping over the
                     * BlockLink_t structure at its start. */
                    pvReturn = ( void * ) ( ( ( uint8_t * ) pxPreviousBlock->pxNextFreeBlock ) + xHeapStructSize );
 8003222:	6a3b      	ldr	r3, [r7, #32]
 8003224:	681b      	ldr	r3, [r3, #0]
 8003226:	2208      	movs	r2, #8
 8003228:	4413      	add	r3, r2
 800322a:	61fb      	str	r3, [r7, #28]

                    /* This block is being returned for use so must be taken out
                     * of the list of free blocks. */
                    pxPreviousBlock->pxNextFreeBlock = pxBlock->pxNextFreeBlock;
 800322c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800322e:	681a      	ldr	r2, [r3, #0]
 8003230:	6a3b      	ldr	r3, [r7, #32]
 8003232:	601a      	str	r2, [r3, #0]

                    /* If the block is larger than required it can be split into
                     * two. */
                    if( ( pxBlock->xBlockSize - xWantedSize ) > heapMINIMUM_BLOCK_SIZE )
 8003234:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003236:	685a      	ldr	r2, [r3, #4]
 8003238:	687b      	ldr	r3, [r7, #4]
 800323a:	1ad2      	subs	r2, r2, r3
 800323c:	2308      	movs	r3, #8
 800323e:	005b      	lsls	r3, r3, #1
 8003240:	429a      	cmp	r2, r3
 8003242:	d91f      	bls.n	8003284 <pvPortMalloc+0x138>
                    {
                        /* This block is to be split into two.  Create a new
                         * block following the number of bytes requested. The void
                         * cast is used to prevent byte alignment warnings from the
                         * compiler. */
                        pxNewBlockLink = ( void * ) ( ( ( uint8_t * ) pxBlock ) + xWantedSize );
 8003244:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003246:	687b      	ldr	r3, [r7, #4]
 8003248:	4413      	add	r3, r2
 800324a:	61bb      	str	r3, [r7, #24]
                        configASSERT( ( ( ( size_t ) pxNewBlockLink ) & portBYTE_ALIGNMENT_MASK ) == 0 );
 800324c:	69bb      	ldr	r3, [r7, #24]
 800324e:	f003 0307 	and.w	r3, r3, #7
 8003252:	2b00      	cmp	r3, #0
 8003254:	d00a      	beq.n	800326c <pvPortMalloc+0x120>
        __asm volatile
 8003256:	f04f 0350 	mov.w	r3, #80	; 0x50
 800325a:	f383 8811 	msr	BASEPRI, r3
 800325e:	f3bf 8f6f 	isb	sy
 8003262:	f3bf 8f4f 	dsb	sy
 8003266:	613b      	str	r3, [r7, #16]
    }
 8003268:	bf00      	nop
 800326a:	e7fe      	b.n	800326a <pvPortMalloc+0x11e>

                        /* Calculate the sizes of two blocks split from the
                         * single block. */
                        pxNewBlockLink->xBlockSize = pxBlock->xBlockSize - xWantedSize;
 800326c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800326e:	685a      	ldr	r2, [r3, #4]
 8003270:	687b      	ldr	r3, [r7, #4]
 8003272:	1ad2      	subs	r2, r2, r3
 8003274:	69bb      	ldr	r3, [r7, #24]
 8003276:	605a      	str	r2, [r3, #4]
                        pxBlock->xBlockSize = xWantedSize;
 8003278:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800327a:	687a      	ldr	r2, [r7, #4]
 800327c:	605a      	str	r2, [r3, #4]

                        /* Insert the new block into the list of free blocks. */
                        prvInsertBlockIntoFreeList( pxNewBlockLink );
 800327e:	69b8      	ldr	r0, [r7, #24]
 8003280:	f000 f908 	bl	8003494 <prvInsertBlockIntoFreeList>
                    else
                    {
                        mtCOVERAGE_TEST_MARKER();
                    }

                    xFreeBytesRemaining -= pxBlock->xBlockSize;
 8003284:	4b1d      	ldr	r3, [pc, #116]	; (80032fc <pvPortMalloc+0x1b0>)
 8003286:	681a      	ldr	r2, [r3, #0]
 8003288:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800328a:	685b      	ldr	r3, [r3, #4]
 800328c:	1ad3      	subs	r3, r2, r3
 800328e:	4a1b      	ldr	r2, [pc, #108]	; (80032fc <pvPortMalloc+0x1b0>)
 8003290:	6013      	str	r3, [r2, #0]

                    if( xFreeBytesRemaining < xMinimumEverFreeBytesRemaining )
 8003292:	4b1a      	ldr	r3, [pc, #104]	; (80032fc <pvPortMalloc+0x1b0>)
 8003294:	681a      	ldr	r2, [r3, #0]
 8003296:	4b1b      	ldr	r3, [pc, #108]	; (8003304 <pvPortMalloc+0x1b8>)
 8003298:	681b      	ldr	r3, [r3, #0]
 800329a:	429a      	cmp	r2, r3
 800329c:	d203      	bcs.n	80032a6 <pvPortMalloc+0x15a>
                    {
                        xMinimumEverFreeBytesRemaining = xFreeBytesRemaining;
 800329e:	4b17      	ldr	r3, [pc, #92]	; (80032fc <pvPortMalloc+0x1b0>)
 80032a0:	681b      	ldr	r3, [r3, #0]
 80032a2:	4a18      	ldr	r2, [pc, #96]	; (8003304 <pvPortMalloc+0x1b8>)
 80032a4:	6013      	str	r3, [r2, #0]
                        mtCOVERAGE_TEST_MARKER();
                    }

                    /* The block is being returned - it is allocated and owned
                     * by the application and has no "next" block. */
                    pxBlock->xBlockSize |= xBlockAllocatedBit;
 80032a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032a8:	685a      	ldr	r2, [r3, #4]
 80032aa:	4b13      	ldr	r3, [pc, #76]	; (80032f8 <pvPortMalloc+0x1ac>)
 80032ac:	681b      	ldr	r3, [r3, #0]
 80032ae:	431a      	orrs	r2, r3
 80032b0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b2:	605a      	str	r2, [r3, #4]
                    pxBlock->pxNextFreeBlock = NULL;
 80032b4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80032b6:	2200      	movs	r2, #0
 80032b8:	601a      	str	r2, [r3, #0]
                    xNumberOfSuccessfulAllocations++;
 80032ba:	4b13      	ldr	r3, [pc, #76]	; (8003308 <pvPortMalloc+0x1bc>)
 80032bc:	681b      	ldr	r3, [r3, #0]
 80032be:	3301      	adds	r3, #1
 80032c0:	4a11      	ldr	r2, [pc, #68]	; (8003308 <pvPortMalloc+0x1bc>)
 80032c2:	6013      	str	r3, [r2, #0]
            mtCOVERAGE_TEST_MARKER();
        }

        traceMALLOC( pvReturn, xWantedSize );
    }
    ( void ) xTaskResumeAll();
 80032c4:	f7ff f964 	bl	8002590 <xTaskResumeAll>
                mtCOVERAGE_TEST_MARKER();
            }
        }
    #endif /* if ( configUSE_MALLOC_FAILED_HOOK == 1 ) */

    configASSERT( ( ( ( size_t ) pvReturn ) & ( size_t ) portBYTE_ALIGNMENT_MASK ) == 0 );
 80032c8:	69fb      	ldr	r3, [r7, #28]
 80032ca:	f003 0307 	and.w	r3, r3, #7
 80032ce:	2b00      	cmp	r3, #0
 80032d0:	d00a      	beq.n	80032e8 <pvPortMalloc+0x19c>
        __asm volatile
 80032d2:	f04f 0350 	mov.w	r3, #80	; 0x50
 80032d6:	f383 8811 	msr	BASEPRI, r3
 80032da:	f3bf 8f6f 	isb	sy
 80032de:	f3bf 8f4f 	dsb	sy
 80032e2:	60fb      	str	r3, [r7, #12]
    }
 80032e4:	bf00      	nop
 80032e6:	e7fe      	b.n	80032e6 <pvPortMalloc+0x19a>
    return pvReturn;
 80032e8:	69fb      	ldr	r3, [r7, #28]
}
 80032ea:	4618      	mov	r0, r3
 80032ec:	3728      	adds	r7, #40	; 0x28
 80032ee:	46bd      	mov	sp, r7
 80032f0:	bd80      	pop	{r7, pc}
 80032f2:	bf00      	nop
 80032f4:	2001914c 	.word	0x2001914c
 80032f8:	20019160 	.word	0x20019160
 80032fc:	20019150 	.word	0x20019150
 8003300:	20019144 	.word	0x20019144
 8003304:	20019154 	.word	0x20019154
 8003308:	20019158 	.word	0x20019158

0800330c <vPortFree>:
/*-----------------------------------------------------------*/

void vPortFree( void * pv )
{
 800330c:	b580      	push	{r7, lr}
 800330e:	b086      	sub	sp, #24
 8003310:	af00      	add	r7, sp, #0
 8003312:	6078      	str	r0, [r7, #4]
    uint8_t * puc = ( uint8_t * ) pv;
 8003314:	687b      	ldr	r3, [r7, #4]
 8003316:	617b      	str	r3, [r7, #20]
    BlockLink_t * pxLink;

    if( pv != NULL )
 8003318:	687b      	ldr	r3, [r7, #4]
 800331a:	2b00      	cmp	r3, #0
 800331c:	d04d      	beq.n	80033ba <vPortFree+0xae>
    {
        /* The memory being freed will have an BlockLink_t structure immediately
         * before it. */
        puc -= xHeapStructSize;
 800331e:	2308      	movs	r3, #8
 8003320:	425b      	negs	r3, r3
 8003322:	697a      	ldr	r2, [r7, #20]
 8003324:	4413      	add	r3, r2
 8003326:	617b      	str	r3, [r7, #20]

        /* This casting is to keep the compiler from issuing warnings. */
        pxLink = ( void * ) puc;
 8003328:	697b      	ldr	r3, [r7, #20]
 800332a:	613b      	str	r3, [r7, #16]

        /* Check the block is actually allocated. */
        configASSERT( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 );
 800332c:	693b      	ldr	r3, [r7, #16]
 800332e:	685a      	ldr	r2, [r3, #4]
 8003330:	4b24      	ldr	r3, [pc, #144]	; (80033c4 <vPortFree+0xb8>)
 8003332:	681b      	ldr	r3, [r3, #0]
 8003334:	4013      	ands	r3, r2
 8003336:	2b00      	cmp	r3, #0
 8003338:	d10a      	bne.n	8003350 <vPortFree+0x44>
        __asm volatile
 800333a:	f04f 0350 	mov.w	r3, #80	; 0x50
 800333e:	f383 8811 	msr	BASEPRI, r3
 8003342:	f3bf 8f6f 	isb	sy
 8003346:	f3bf 8f4f 	dsb	sy
 800334a:	60fb      	str	r3, [r7, #12]
    }
 800334c:	bf00      	nop
 800334e:	e7fe      	b.n	800334e <vPortFree+0x42>
        configASSERT( pxLink->pxNextFreeBlock == NULL );
 8003350:	693b      	ldr	r3, [r7, #16]
 8003352:	681b      	ldr	r3, [r3, #0]
 8003354:	2b00      	cmp	r3, #0
 8003356:	d00a      	beq.n	800336e <vPortFree+0x62>
        __asm volatile
 8003358:	f04f 0350 	mov.w	r3, #80	; 0x50
 800335c:	f383 8811 	msr	BASEPRI, r3
 8003360:	f3bf 8f6f 	isb	sy
 8003364:	f3bf 8f4f 	dsb	sy
 8003368:	60bb      	str	r3, [r7, #8]
    }
 800336a:	bf00      	nop
 800336c:	e7fe      	b.n	800336c <vPortFree+0x60>

        if( ( pxLink->xBlockSize & xBlockAllocatedBit ) != 0 )
 800336e:	693b      	ldr	r3, [r7, #16]
 8003370:	685a      	ldr	r2, [r3, #4]
 8003372:	4b14      	ldr	r3, [pc, #80]	; (80033c4 <vPortFree+0xb8>)
 8003374:	681b      	ldr	r3, [r3, #0]
 8003376:	4013      	ands	r3, r2
 8003378:	2b00      	cmp	r3, #0
 800337a:	d01e      	beq.n	80033ba <vPortFree+0xae>
        {
            if( pxLink->pxNextFreeBlock == NULL )
 800337c:	693b      	ldr	r3, [r7, #16]
 800337e:	681b      	ldr	r3, [r3, #0]
 8003380:	2b00      	cmp	r3, #0
 8003382:	d11a      	bne.n	80033ba <vPortFree+0xae>
            {
                /* The block is being returned to the heap - it is no longer
                 * allocated. */
                pxLink->xBlockSize &= ~xBlockAllocatedBit;
 8003384:	693b      	ldr	r3, [r7, #16]
 8003386:	685a      	ldr	r2, [r3, #4]
 8003388:	4b0e      	ldr	r3, [pc, #56]	; (80033c4 <vPortFree+0xb8>)
 800338a:	681b      	ldr	r3, [r3, #0]
 800338c:	43db      	mvns	r3, r3
 800338e:	401a      	ands	r2, r3
 8003390:	693b      	ldr	r3, [r7, #16]
 8003392:	605a      	str	r2, [r3, #4]

                vTaskSuspendAll();
 8003394:	f7ff f8ee 	bl	8002574 <vTaskSuspendAll>
                {
                    /* Add this block to the list of free blocks. */
                    xFreeBytesRemaining += pxLink->xBlockSize;
 8003398:	693b      	ldr	r3, [r7, #16]
 800339a:	685a      	ldr	r2, [r3, #4]
 800339c:	4b0a      	ldr	r3, [pc, #40]	; (80033c8 <vPortFree+0xbc>)
 800339e:	681b      	ldr	r3, [r3, #0]
 80033a0:	4413      	add	r3, r2
 80033a2:	4a09      	ldr	r2, [pc, #36]	; (80033c8 <vPortFree+0xbc>)
 80033a4:	6013      	str	r3, [r2, #0]
                    traceFREE( pv, pxLink->xBlockSize );
                    prvInsertBlockIntoFreeList( ( ( BlockLink_t * ) pxLink ) );
 80033a6:	6938      	ldr	r0, [r7, #16]
 80033a8:	f000 f874 	bl	8003494 <prvInsertBlockIntoFreeList>
                    xNumberOfSuccessfulFrees++;
 80033ac:	4b07      	ldr	r3, [pc, #28]	; (80033cc <vPortFree+0xc0>)
 80033ae:	681b      	ldr	r3, [r3, #0]
 80033b0:	3301      	adds	r3, #1
 80033b2:	4a06      	ldr	r2, [pc, #24]	; (80033cc <vPortFree+0xc0>)
 80033b4:	6013      	str	r3, [r2, #0]
                }
                ( void ) xTaskResumeAll();
 80033b6:	f7ff f8eb 	bl	8002590 <xTaskResumeAll>
        else
        {
            mtCOVERAGE_TEST_MARKER();
        }
    }
}
 80033ba:	bf00      	nop
 80033bc:	3718      	adds	r7, #24
 80033be:	46bd      	mov	sp, r7
 80033c0:	bd80      	pop	{r7, pc}
 80033c2:	bf00      	nop
 80033c4:	20019160 	.word	0x20019160
 80033c8:	20019150 	.word	0x20019150
 80033cc:	2001915c 	.word	0x2001915c

080033d0 <prvHeapInit>:
    /* This just exists to keep the linker quiet. */
}
/*-----------------------------------------------------------*/

static void prvHeapInit( void ) /* PRIVILEGED_FUNCTION */
{
 80033d0:	b480      	push	{r7}
 80033d2:	b085      	sub	sp, #20
 80033d4:	af00      	add	r7, sp, #0
    BlockLink_t * pxFirstFreeBlock;
    uint8_t * pucAlignedHeap;
    size_t uxAddress;
    size_t xTotalHeapSize = configTOTAL_HEAP_SIZE;
 80033d6:	f44f 33c8 	mov.w	r3, #102400	; 0x19000
 80033da:	60bb      	str	r3, [r7, #8]

    /* Ensure the heap starts on a correctly aligned boundary. */
    uxAddress = ( size_t ) ucHeap;
 80033dc:	4b27      	ldr	r3, [pc, #156]	; (800347c <prvHeapInit+0xac>)
 80033de:	60fb      	str	r3, [r7, #12]

    if( ( uxAddress & portBYTE_ALIGNMENT_MASK ) != 0 )
 80033e0:	68fb      	ldr	r3, [r7, #12]
 80033e2:	f003 0307 	and.w	r3, r3, #7
 80033e6:	2b00      	cmp	r3, #0
 80033e8:	d00c      	beq.n	8003404 <prvHeapInit+0x34>
    {
        uxAddress += ( portBYTE_ALIGNMENT - 1 );
 80033ea:	68fb      	ldr	r3, [r7, #12]
 80033ec:	3307      	adds	r3, #7
 80033ee:	60fb      	str	r3, [r7, #12]
        uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 80033f0:	68fb      	ldr	r3, [r7, #12]
 80033f2:	f023 0307 	bic.w	r3, r3, #7
 80033f6:	60fb      	str	r3, [r7, #12]
        xTotalHeapSize -= uxAddress - ( size_t ) ucHeap;
 80033f8:	68ba      	ldr	r2, [r7, #8]
 80033fa:	68fb      	ldr	r3, [r7, #12]
 80033fc:	1ad3      	subs	r3, r2, r3
 80033fe:	4a1f      	ldr	r2, [pc, #124]	; (800347c <prvHeapInit+0xac>)
 8003400:	4413      	add	r3, r2
 8003402:	60bb      	str	r3, [r7, #8]
    }

    pucAlignedHeap = ( uint8_t * ) uxAddress;
 8003404:	68fb      	ldr	r3, [r7, #12]
 8003406:	607b      	str	r3, [r7, #4]

    /* xStart is used to hold a pointer to the first item in the list of free
     * blocks.  The void cast is used to prevent compiler warnings. */
    xStart.pxNextFreeBlock = ( void * ) pucAlignedHeap;
 8003408:	4a1d      	ldr	r2, [pc, #116]	; (8003480 <prvHeapInit+0xb0>)
 800340a:	687b      	ldr	r3, [r7, #4]
 800340c:	6013      	str	r3, [r2, #0]
    xStart.xBlockSize = ( size_t ) 0;
 800340e:	4b1c      	ldr	r3, [pc, #112]	; (8003480 <prvHeapInit+0xb0>)
 8003410:	2200      	movs	r2, #0
 8003412:	605a      	str	r2, [r3, #4]

    /* pxEnd is used to mark the end of the list of free blocks and is inserted
     * at the end of the heap space. */
    uxAddress = ( ( size_t ) pucAlignedHeap ) + xTotalHeapSize;
 8003414:	687b      	ldr	r3, [r7, #4]
 8003416:	68ba      	ldr	r2, [r7, #8]
 8003418:	4413      	add	r3, r2
 800341a:	60fb      	str	r3, [r7, #12]
    uxAddress -= xHeapStructSize;
 800341c:	2208      	movs	r2, #8
 800341e:	68fb      	ldr	r3, [r7, #12]
 8003420:	1a9b      	subs	r3, r3, r2
 8003422:	60fb      	str	r3, [r7, #12]
    uxAddress &= ~( ( size_t ) portBYTE_ALIGNMENT_MASK );
 8003424:	68fb      	ldr	r3, [r7, #12]
 8003426:	f023 0307 	bic.w	r3, r3, #7
 800342a:	60fb      	str	r3, [r7, #12]
    pxEnd = ( void * ) uxAddress;
 800342c:	68fb      	ldr	r3, [r7, #12]
 800342e:	4a15      	ldr	r2, [pc, #84]	; (8003484 <prvHeapInit+0xb4>)
 8003430:	6013      	str	r3, [r2, #0]
    pxEnd->xBlockSize = 0;
 8003432:	4b14      	ldr	r3, [pc, #80]	; (8003484 <prvHeapInit+0xb4>)
 8003434:	681b      	ldr	r3, [r3, #0]
 8003436:	2200      	movs	r2, #0
 8003438:	605a      	str	r2, [r3, #4]
    pxEnd->pxNextFreeBlock = NULL;
 800343a:	4b12      	ldr	r3, [pc, #72]	; (8003484 <prvHeapInit+0xb4>)
 800343c:	681b      	ldr	r3, [r3, #0]
 800343e:	2200      	movs	r2, #0
 8003440:	601a      	str	r2, [r3, #0]

    /* To start with there is a single free block that is sized to take up the
     * entire heap space, minus the space taken by pxEnd. */
    pxFirstFreeBlock = ( void * ) pucAlignedHeap;
 8003442:	687b      	ldr	r3, [r7, #4]
 8003444:	603b      	str	r3, [r7, #0]
    pxFirstFreeBlock->xBlockSize = uxAddress - ( size_t ) pxFirstFreeBlock;
 8003446:	683b      	ldr	r3, [r7, #0]
 8003448:	68fa      	ldr	r2, [r7, #12]
 800344a:	1ad2      	subs	r2, r2, r3
 800344c:	683b      	ldr	r3, [r7, #0]
 800344e:	605a      	str	r2, [r3, #4]
    pxFirstFreeBlock->pxNextFreeBlock = pxEnd;
 8003450:	4b0c      	ldr	r3, [pc, #48]	; (8003484 <prvHeapInit+0xb4>)
 8003452:	681a      	ldr	r2, [r3, #0]
 8003454:	683b      	ldr	r3, [r7, #0]
 8003456:	601a      	str	r2, [r3, #0]

    /* Only one block exists - and it covers the entire usable heap space. */
    xMinimumEverFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003458:	683b      	ldr	r3, [r7, #0]
 800345a:	685b      	ldr	r3, [r3, #4]
 800345c:	4a0a      	ldr	r2, [pc, #40]	; (8003488 <prvHeapInit+0xb8>)
 800345e:	6013      	str	r3, [r2, #0]
    xFreeBytesRemaining = pxFirstFreeBlock->xBlockSize;
 8003460:	683b      	ldr	r3, [r7, #0]
 8003462:	685b      	ldr	r3, [r3, #4]
 8003464:	4a09      	ldr	r2, [pc, #36]	; (800348c <prvHeapInit+0xbc>)
 8003466:	6013      	str	r3, [r2, #0]

    /* Work out the position of the top bit in a size_t variable. */
    xBlockAllocatedBit = ( ( size_t ) 1 ) << ( ( sizeof( size_t ) * heapBITS_PER_BYTE ) - 1 );
 8003468:	4b09      	ldr	r3, [pc, #36]	; (8003490 <prvHeapInit+0xc0>)
 800346a:	f04f 4200 	mov.w	r2, #2147483648	; 0x80000000
 800346e:	601a      	str	r2, [r3, #0]
}
 8003470:	bf00      	nop
 8003472:	3714      	adds	r7, #20
 8003474:	46bd      	mov	sp, r7
 8003476:	f85d 7b04 	ldr.w	r7, [sp], #4
 800347a:	4770      	bx	lr
 800347c:	20000144 	.word	0x20000144
 8003480:	20019144 	.word	0x20019144
 8003484:	2001914c 	.word	0x2001914c
 8003488:	20019154 	.word	0x20019154
 800348c:	20019150 	.word	0x20019150
 8003490:	20019160 	.word	0x20019160

08003494 <prvInsertBlockIntoFreeList>:
/*-----------------------------------------------------------*/

static void prvInsertBlockIntoFreeList( BlockLink_t * pxBlockToInsert ) /* PRIVILEGED_FUNCTION */
{
 8003494:	b480      	push	{r7}
 8003496:	b085      	sub	sp, #20
 8003498:	af00      	add	r7, sp, #0
 800349a:	6078      	str	r0, [r7, #4]
    BlockLink_t * pxIterator;
    uint8_t * puc;

    /* Iterate through the list until a block is found that has a higher address
     * than the block being inserted. */
    for( pxIterator = &xStart; pxIterator->pxNextFreeBlock < pxBlockToInsert; pxIterator = pxIterator->pxNextFreeBlock )
 800349c:	4b28      	ldr	r3, [pc, #160]	; (8003540 <prvInsertBlockIntoFreeList+0xac>)
 800349e:	60fb      	str	r3, [r7, #12]
 80034a0:	e002      	b.n	80034a8 <prvInsertBlockIntoFreeList+0x14>
 80034a2:	68fb      	ldr	r3, [r7, #12]
 80034a4:	681b      	ldr	r3, [r3, #0]
 80034a6:	60fb      	str	r3, [r7, #12]
 80034a8:	68fb      	ldr	r3, [r7, #12]
 80034aa:	681b      	ldr	r3, [r3, #0]
 80034ac:	687a      	ldr	r2, [r7, #4]
 80034ae:	429a      	cmp	r2, r3
 80034b0:	d8f7      	bhi.n	80034a2 <prvInsertBlockIntoFreeList+0xe>
        /* Nothing to do here, just iterate to the right position. */
    }

    /* Do the block being inserted, and the block it is being inserted after
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxIterator;
 80034b2:	68fb      	ldr	r3, [r7, #12]
 80034b4:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxIterator->xBlockSize ) == ( uint8_t * ) pxBlockToInsert )
 80034b6:	68fb      	ldr	r3, [r7, #12]
 80034b8:	685b      	ldr	r3, [r3, #4]
 80034ba:	68ba      	ldr	r2, [r7, #8]
 80034bc:	4413      	add	r3, r2
 80034be:	687a      	ldr	r2, [r7, #4]
 80034c0:	429a      	cmp	r2, r3
 80034c2:	d108      	bne.n	80034d6 <prvInsertBlockIntoFreeList+0x42>
    {
        pxIterator->xBlockSize += pxBlockToInsert->xBlockSize;
 80034c4:	68fb      	ldr	r3, [r7, #12]
 80034c6:	685a      	ldr	r2, [r3, #4]
 80034c8:	687b      	ldr	r3, [r7, #4]
 80034ca:	685b      	ldr	r3, [r3, #4]
 80034cc:	441a      	add	r2, r3
 80034ce:	68fb      	ldr	r3, [r7, #12]
 80034d0:	605a      	str	r2, [r3, #4]
        pxBlockToInsert = pxIterator;
 80034d2:	68fb      	ldr	r3, [r7, #12]
 80034d4:	607b      	str	r3, [r7, #4]
        mtCOVERAGE_TEST_MARKER();
    }

    /* Do the block being inserted, and the block it is being inserted before
     * make a contiguous block of memory? */
    puc = ( uint8_t * ) pxBlockToInsert;
 80034d6:	687b      	ldr	r3, [r7, #4]
 80034d8:	60bb      	str	r3, [r7, #8]

    if( ( puc + pxBlockToInsert->xBlockSize ) == ( uint8_t * ) pxIterator->pxNextFreeBlock )
 80034da:	687b      	ldr	r3, [r7, #4]
 80034dc:	685b      	ldr	r3, [r3, #4]
 80034de:	68ba      	ldr	r2, [r7, #8]
 80034e0:	441a      	add	r2, r3
 80034e2:	68fb      	ldr	r3, [r7, #12]
 80034e4:	681b      	ldr	r3, [r3, #0]
 80034e6:	429a      	cmp	r2, r3
 80034e8:	d118      	bne.n	800351c <prvInsertBlockIntoFreeList+0x88>
    {
        if( pxIterator->pxNextFreeBlock != pxEnd )
 80034ea:	68fb      	ldr	r3, [r7, #12]
 80034ec:	681a      	ldr	r2, [r3, #0]
 80034ee:	4b15      	ldr	r3, [pc, #84]	; (8003544 <prvInsertBlockIntoFreeList+0xb0>)
 80034f0:	681b      	ldr	r3, [r3, #0]
 80034f2:	429a      	cmp	r2, r3
 80034f4:	d00d      	beq.n	8003512 <prvInsertBlockIntoFreeList+0x7e>
        {
            /* Form one big block from the two blocks. */
            pxBlockToInsert->xBlockSize += pxIterator->pxNextFreeBlock->xBlockSize;
 80034f6:	687b      	ldr	r3, [r7, #4]
 80034f8:	685a      	ldr	r2, [r3, #4]
 80034fa:	68fb      	ldr	r3, [r7, #12]
 80034fc:	681b      	ldr	r3, [r3, #0]
 80034fe:	685b      	ldr	r3, [r3, #4]
 8003500:	441a      	add	r2, r3
 8003502:	687b      	ldr	r3, [r7, #4]
 8003504:	605a      	str	r2, [r3, #4]
            pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock->pxNextFreeBlock;
 8003506:	68fb      	ldr	r3, [r7, #12]
 8003508:	681b      	ldr	r3, [r3, #0]
 800350a:	681a      	ldr	r2, [r3, #0]
 800350c:	687b      	ldr	r3, [r7, #4]
 800350e:	601a      	str	r2, [r3, #0]
 8003510:	e008      	b.n	8003524 <prvInsertBlockIntoFreeList+0x90>
        }
        else
        {
            pxBlockToInsert->pxNextFreeBlock = pxEnd;
 8003512:	4b0c      	ldr	r3, [pc, #48]	; (8003544 <prvInsertBlockIntoFreeList+0xb0>)
 8003514:	681a      	ldr	r2, [r3, #0]
 8003516:	687b      	ldr	r3, [r7, #4]
 8003518:	601a      	str	r2, [r3, #0]
 800351a:	e003      	b.n	8003524 <prvInsertBlockIntoFreeList+0x90>
        }
    }
    else
    {
        pxBlockToInsert->pxNextFreeBlock = pxIterator->pxNextFreeBlock;
 800351c:	68fb      	ldr	r3, [r7, #12]
 800351e:	681a      	ldr	r2, [r3, #0]
 8003520:	687b      	ldr	r3, [r7, #4]
 8003522:	601a      	str	r2, [r3, #0]

    /* If the block being inserted plugged a gab, so was merged with the block
     * before and the block after, then it's pxNextFreeBlock pointer will have
     * already been set, and should not be set here as that would make it point
     * to itself. */
    if( pxIterator != pxBlockToInsert )
 8003524:	68fa      	ldr	r2, [r7, #12]
 8003526:	687b      	ldr	r3, [r7, #4]
 8003528:	429a      	cmp	r2, r3
 800352a:	d002      	beq.n	8003532 <prvInsertBlockIntoFreeList+0x9e>
    {
        pxIterator->pxNextFreeBlock = pxBlockToInsert;
 800352c:	68fb      	ldr	r3, [r7, #12]
 800352e:	687a      	ldr	r2, [r7, #4]
 8003530:	601a      	str	r2, [r3, #0]
    }
    else
    {
        mtCOVERAGE_TEST_MARKER();
    }
}
 8003532:	bf00      	nop
 8003534:	3714      	adds	r7, #20
 8003536:	46bd      	mov	sp, r7
 8003538:	f85d 7b04 	ldr.w	r7, [sp], #4
 800353c:	4770      	bx	lr
 800353e:	bf00      	nop
 8003540:	20019144 	.word	0x20019144
 8003544:	2001914c 	.word	0x2001914c

08003548 <_cbSendSystemDesc>:
*       _cbSendSystemDesc()
*
*  Function description
*    Sends SystemView description strings.
*/
static void _cbSendSystemDesc(void) {
 8003548:	b580      	push	{r7, lr}
 800354a:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_SendSysDesc("N="SYSVIEW_APP_NAME",D="SYSVIEW_DEVICE_NAME",O=FreeRTOS");
 800354c:	4803      	ldr	r0, [pc, #12]	; (800355c <_cbSendSystemDesc+0x14>)
 800354e:	f001 ff91 	bl	8005474 <SEGGER_SYSVIEW_SendSysDesc>
  SEGGER_SYSVIEW_SendSysDesc("I#15=SysTick");
 8003552:	4803      	ldr	r0, [pc, #12]	; (8003560 <_cbSendSystemDesc+0x18>)
 8003554:	f001 ff8e 	bl	8005474 <SEGGER_SYSVIEW_SendSysDesc>
}
 8003558:	bf00      	nop
 800355a:	bd80      	pop	{r7, pc}
 800355c:	08005ca8 	.word	0x08005ca8
 8003560:	08005cec 	.word	0x08005cec

08003564 <SEGGER_SYSVIEW_Conf>:
*
*       Global functions
*
**********************************************************************
*/
void SEGGER_SYSVIEW_Conf(void) {
 8003564:	b580      	push	{r7, lr}
 8003566:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_Init(SYSVIEW_TIMESTAMP_FREQ, SYSVIEW_CPU_FREQ, 
 8003568:	4b06      	ldr	r3, [pc, #24]	; (8003584 <SEGGER_SYSVIEW_Conf+0x20>)
 800356a:	6818      	ldr	r0, [r3, #0]
 800356c:	4b05      	ldr	r3, [pc, #20]	; (8003584 <SEGGER_SYSVIEW_Conf+0x20>)
 800356e:	6819      	ldr	r1, [r3, #0]
 8003570:	4b05      	ldr	r3, [pc, #20]	; (8003588 <SEGGER_SYSVIEW_Conf+0x24>)
 8003572:	4a06      	ldr	r2, [pc, #24]	; (800358c <SEGGER_SYSVIEW_Conf+0x28>)
 8003574:	f001 fc02 	bl	8004d7c <SEGGER_SYSVIEW_Init>
                      &SYSVIEW_X_OS_TraceAPI, _cbSendSystemDesc);
  SEGGER_SYSVIEW_SetRAMBase(SYSVIEW_RAM_BASE);
 8003578:	f04f 5080 	mov.w	r0, #268435456	; 0x10000000
 800357c:	f001 fc42 	bl	8004e04 <SEGGER_SYSVIEW_SetRAMBase>
}
 8003580:	bf00      	nop
 8003582:	bd80      	pop	{r7, pc}
 8003584:	20000000 	.word	0x20000000
 8003588:	08003549 	.word	0x08003549
 800358c:	08005d8c 	.word	0x08005d8c

08003590 <_cbSendTaskList>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, it uses SYSVIEW
*    functions to send the entire task list to the host.
*/
static void _cbSendTaskList(void) {
 8003590:	b5f0      	push	{r4, r5, r6, r7, lr}
 8003592:	b085      	sub	sp, #20
 8003594:	af02      	add	r7, sp, #8
  unsigned n;

  for (n = 0; n < _NumTasks; n++) {
 8003596:	2300      	movs	r3, #0
 8003598:	607b      	str	r3, [r7, #4]
 800359a:	e033      	b.n	8003604 <_cbSendTaskList+0x74>
#if INCLUDE_uxTaskGetStackHighWaterMark // Report Task Stack High Watermark
    _aTasks[n].uStackHighWaterMark = uxTaskGetStackHighWaterMark((TaskHandle_t)_aTasks[n].xHandle);
#endif
    SYSVIEW_SendTaskInfo((U32)_aTasks[n].xHandle, _aTasks[n].pcTaskName, (unsigned)_aTasks[n].uxCurrentPriority, (U32)_aTasks[n].pxStack, (unsigned)_aTasks[n].uStackHighWaterMark);
 800359c:	491e      	ldr	r1, [pc, #120]	; (8003618 <_cbSendTaskList+0x88>)
 800359e:	687a      	ldr	r2, [r7, #4]
 80035a0:	4613      	mov	r3, r2
 80035a2:	009b      	lsls	r3, r3, #2
 80035a4:	4413      	add	r3, r2
 80035a6:	009b      	lsls	r3, r3, #2
 80035a8:	440b      	add	r3, r1
 80035aa:	6818      	ldr	r0, [r3, #0]
 80035ac:	491a      	ldr	r1, [pc, #104]	; (8003618 <_cbSendTaskList+0x88>)
 80035ae:	687a      	ldr	r2, [r7, #4]
 80035b0:	4613      	mov	r3, r2
 80035b2:	009b      	lsls	r3, r3, #2
 80035b4:	4413      	add	r3, r2
 80035b6:	009b      	lsls	r3, r3, #2
 80035b8:	440b      	add	r3, r1
 80035ba:	3304      	adds	r3, #4
 80035bc:	6819      	ldr	r1, [r3, #0]
 80035be:	4c16      	ldr	r4, [pc, #88]	; (8003618 <_cbSendTaskList+0x88>)
 80035c0:	687a      	ldr	r2, [r7, #4]
 80035c2:	4613      	mov	r3, r2
 80035c4:	009b      	lsls	r3, r3, #2
 80035c6:	4413      	add	r3, r2
 80035c8:	009b      	lsls	r3, r3, #2
 80035ca:	4423      	add	r3, r4
 80035cc:	3308      	adds	r3, #8
 80035ce:	681c      	ldr	r4, [r3, #0]
 80035d0:	4d11      	ldr	r5, [pc, #68]	; (8003618 <_cbSendTaskList+0x88>)
 80035d2:	687a      	ldr	r2, [r7, #4]
 80035d4:	4613      	mov	r3, r2
 80035d6:	009b      	lsls	r3, r3, #2
 80035d8:	4413      	add	r3, r2
 80035da:	009b      	lsls	r3, r3, #2
 80035dc:	442b      	add	r3, r5
 80035de:	330c      	adds	r3, #12
 80035e0:	681d      	ldr	r5, [r3, #0]
 80035e2:	4e0d      	ldr	r6, [pc, #52]	; (8003618 <_cbSendTaskList+0x88>)
 80035e4:	687a      	ldr	r2, [r7, #4]
 80035e6:	4613      	mov	r3, r2
 80035e8:	009b      	lsls	r3, r3, #2
 80035ea:	4413      	add	r3, r2
 80035ec:	009b      	lsls	r3, r3, #2
 80035ee:	4433      	add	r3, r6
 80035f0:	3310      	adds	r3, #16
 80035f2:	681b      	ldr	r3, [r3, #0]
 80035f4:	9300      	str	r3, [sp, #0]
 80035f6:	462b      	mov	r3, r5
 80035f8:	4622      	mov	r2, r4
 80035fa:	f000 f8b5 	bl	8003768 <SYSVIEW_SendTaskInfo>
  for (n = 0; n < _NumTasks; n++) {
 80035fe:	687b      	ldr	r3, [r7, #4]
 8003600:	3301      	adds	r3, #1
 8003602:	607b      	str	r3, [r7, #4]
 8003604:	4b05      	ldr	r3, [pc, #20]	; (800361c <_cbSendTaskList+0x8c>)
 8003606:	681b      	ldr	r3, [r3, #0]
 8003608:	687a      	ldr	r2, [r7, #4]
 800360a:	429a      	cmp	r2, r3
 800360c:	d3c6      	bcc.n	800359c <_cbSendTaskList+0xc>
  }
}
 800360e:	bf00      	nop
 8003610:	bf00      	nop
 8003612:	370c      	adds	r7, #12
 8003614:	46bd      	mov	sp, r7
 8003616:	bdf0      	pop	{r4, r5, r6, r7, pc}
 8003618:	20019164 	.word	0x20019164
 800361c:	20019204 	.word	0x20019204

08003620 <_cbGetTime>:
*  Function description
*    This function is part of the link between FreeRTOS and SYSVIEW.
*    Called from SystemView when asked by the host, returns the
*    current system time in micro seconds.
*/
static U64 _cbGetTime(void) {
 8003620:	b5b0      	push	{r4, r5, r7, lr}
 8003622:	b082      	sub	sp, #8
 8003624:	af00      	add	r7, sp, #0
  U64 Time;

  Time = xTaskGetTickCountFromISR();
 8003626:	f7ff f853 	bl	80026d0 <xTaskGetTickCountFromISR>
 800362a:	4603      	mov	r3, r0
 800362c:	461a      	mov	r2, r3
 800362e:	f04f 0300 	mov.w	r3, #0
 8003632:	e9c7 2300 	strd	r2, r3, [r7]
  Time *= portTICK_PERIOD_MS;
  Time *= 1000;
 8003636:	e9d7 0100 	ldrd	r0, r1, [r7]
 800363a:	4602      	mov	r2, r0
 800363c:	460b      	mov	r3, r1
 800363e:	f04f 0400 	mov.w	r4, #0
 8003642:	f04f 0500 	mov.w	r5, #0
 8003646:	015d      	lsls	r5, r3, #5
 8003648:	ea45 65d2 	orr.w	r5, r5, r2, lsr #27
 800364c:	0154      	lsls	r4, r2, #5
 800364e:	4622      	mov	r2, r4
 8003650:	462b      	mov	r3, r5
 8003652:	1a12      	subs	r2, r2, r0
 8003654:	eb63 0301 	sbc.w	r3, r3, r1
 8003658:	f04f 0400 	mov.w	r4, #0
 800365c:	f04f 0500 	mov.w	r5, #0
 8003660:	009d      	lsls	r5, r3, #2
 8003662:	ea45 7592 	orr.w	r5, r5, r2, lsr #30
 8003666:	0094      	lsls	r4, r2, #2
 8003668:	4622      	mov	r2, r4
 800366a:	462b      	mov	r3, r5
 800366c:	1812      	adds	r2, r2, r0
 800366e:	eb41 0303 	adc.w	r3, r1, r3
 8003672:	f04f 0000 	mov.w	r0, #0
 8003676:	f04f 0100 	mov.w	r1, #0
 800367a:	00d9      	lsls	r1, r3, #3
 800367c:	ea41 7152 	orr.w	r1, r1, r2, lsr #29
 8003680:	00d0      	lsls	r0, r2, #3
 8003682:	4602      	mov	r2, r0
 8003684:	460b      	mov	r3, r1
 8003686:	e9c7 2300 	strd	r2, r3, [r7]
  return Time;
 800368a:	e9d7 2300 	ldrd	r2, r3, [r7]
}
 800368e:	4610      	mov	r0, r2
 8003690:	4619      	mov	r1, r3
 8003692:	3708      	adds	r7, #8
 8003694:	46bd      	mov	sp, r7
 8003696:	bdb0      	pop	{r4, r5, r7, pc}

08003698 <SYSVIEW_AddTask>:
*       SYSVIEW_AddTask()
*
*  Function description
*    Add a task to the internal list and record its information.
*/
void SYSVIEW_AddTask(U32 xHandle, const char* pcTaskName, unsigned uxCurrentPriority, U32  pxStack, unsigned uStackHighWaterMark) {
 8003698:	b580      	push	{r7, lr}
 800369a:	b086      	sub	sp, #24
 800369c:	af02      	add	r7, sp, #8
 800369e:	60f8      	str	r0, [r7, #12]
 80036a0:	60b9      	str	r1, [r7, #8]
 80036a2:	607a      	str	r2, [r7, #4]
 80036a4:	603b      	str	r3, [r7, #0]
  
  if (memcmp(pcTaskName, "IDLE", 5) == 0) {
 80036a6:	2205      	movs	r2, #5
 80036a8:	492b      	ldr	r1, [pc, #172]	; (8003758 <SYSVIEW_AddTask+0xc0>)
 80036aa:	68b8      	ldr	r0, [r7, #8]
 80036ac:	f002 fa92 	bl	8005bd4 <memcmp>
 80036b0:	4603      	mov	r3, r0
 80036b2:	2b00      	cmp	r3, #0
 80036b4:	d04b      	beq.n	800374e <SYSVIEW_AddTask+0xb6>
    return;
  }
  
  if (_NumTasks >= SYSVIEW_FREERTOS_MAX_NOF_TASKS) {
 80036b6:	4b29      	ldr	r3, [pc, #164]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036b8:	681b      	ldr	r3, [r3, #0]
 80036ba:	2b07      	cmp	r3, #7
 80036bc:	d903      	bls.n	80036c6 <SYSVIEW_AddTask+0x2e>
    SEGGER_SYSVIEW_Warn("SYSTEMVIEW: Could not record task information. Maximum number of tasks reached.");
 80036be:	4828      	ldr	r0, [pc, #160]	; (8003760 <SYSVIEW_AddTask+0xc8>)
 80036c0:	f002 f9da 	bl	8005a78 <SEGGER_SYSVIEW_Warn>
    return;
 80036c4:	e044      	b.n	8003750 <SYSVIEW_AddTask+0xb8>
  }

  _aTasks[_NumTasks].xHandle = xHandle;
 80036c6:	4b25      	ldr	r3, [pc, #148]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036c8:	681a      	ldr	r2, [r3, #0]
 80036ca:	4926      	ldr	r1, [pc, #152]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036cc:	4613      	mov	r3, r2
 80036ce:	009b      	lsls	r3, r3, #2
 80036d0:	4413      	add	r3, r2
 80036d2:	009b      	lsls	r3, r3, #2
 80036d4:	440b      	add	r3, r1
 80036d6:	68fa      	ldr	r2, [r7, #12]
 80036d8:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pcTaskName = pcTaskName;
 80036da:	4b20      	ldr	r3, [pc, #128]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036dc:	681a      	ldr	r2, [r3, #0]
 80036de:	4921      	ldr	r1, [pc, #132]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036e0:	4613      	mov	r3, r2
 80036e2:	009b      	lsls	r3, r3, #2
 80036e4:	4413      	add	r3, r2
 80036e6:	009b      	lsls	r3, r3, #2
 80036e8:	440b      	add	r3, r1
 80036ea:	3304      	adds	r3, #4
 80036ec:	68ba      	ldr	r2, [r7, #8]
 80036ee:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uxCurrentPriority = uxCurrentPriority;
 80036f0:	4b1a      	ldr	r3, [pc, #104]	; (800375c <SYSVIEW_AddTask+0xc4>)
 80036f2:	681a      	ldr	r2, [r3, #0]
 80036f4:	491b      	ldr	r1, [pc, #108]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 80036f6:	4613      	mov	r3, r2
 80036f8:	009b      	lsls	r3, r3, #2
 80036fa:	4413      	add	r3, r2
 80036fc:	009b      	lsls	r3, r3, #2
 80036fe:	440b      	add	r3, r1
 8003700:	3308      	adds	r3, #8
 8003702:	687a      	ldr	r2, [r7, #4]
 8003704:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].pxStack = pxStack;
 8003706:	4b15      	ldr	r3, [pc, #84]	; (800375c <SYSVIEW_AddTask+0xc4>)
 8003708:	681a      	ldr	r2, [r3, #0]
 800370a:	4916      	ldr	r1, [pc, #88]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 800370c:	4613      	mov	r3, r2
 800370e:	009b      	lsls	r3, r3, #2
 8003710:	4413      	add	r3, r2
 8003712:	009b      	lsls	r3, r3, #2
 8003714:	440b      	add	r3, r1
 8003716:	330c      	adds	r3, #12
 8003718:	683a      	ldr	r2, [r7, #0]
 800371a:	601a      	str	r2, [r3, #0]
  _aTasks[_NumTasks].uStackHighWaterMark = uStackHighWaterMark;
 800371c:	4b0f      	ldr	r3, [pc, #60]	; (800375c <SYSVIEW_AddTask+0xc4>)
 800371e:	681a      	ldr	r2, [r3, #0]
 8003720:	4910      	ldr	r1, [pc, #64]	; (8003764 <SYSVIEW_AddTask+0xcc>)
 8003722:	4613      	mov	r3, r2
 8003724:	009b      	lsls	r3, r3, #2
 8003726:	4413      	add	r3, r2
 8003728:	009b      	lsls	r3, r3, #2
 800372a:	440b      	add	r3, r1
 800372c:	3310      	adds	r3, #16
 800372e:	69ba      	ldr	r2, [r7, #24]
 8003730:	601a      	str	r2, [r3, #0]

  _NumTasks++;
 8003732:	4b0a      	ldr	r3, [pc, #40]	; (800375c <SYSVIEW_AddTask+0xc4>)
 8003734:	681b      	ldr	r3, [r3, #0]
 8003736:	3301      	adds	r3, #1
 8003738:	4a08      	ldr	r2, [pc, #32]	; (800375c <SYSVIEW_AddTask+0xc4>)
 800373a:	6013      	str	r3, [r2, #0]

  SYSVIEW_SendTaskInfo(xHandle, pcTaskName,uxCurrentPriority, pxStack, uStackHighWaterMark);
 800373c:	69bb      	ldr	r3, [r7, #24]
 800373e:	9300      	str	r3, [sp, #0]
 8003740:	683b      	ldr	r3, [r7, #0]
 8003742:	687a      	ldr	r2, [r7, #4]
 8003744:	68b9      	ldr	r1, [r7, #8]
 8003746:	68f8      	ldr	r0, [r7, #12]
 8003748:	f000 f80e 	bl	8003768 <SYSVIEW_SendTaskInfo>
 800374c:	e000      	b.n	8003750 <SYSVIEW_AddTask+0xb8>
    return;
 800374e:	bf00      	nop

}
 8003750:	3710      	adds	r7, #16
 8003752:	46bd      	mov	sp, r7
 8003754:	bd80      	pop	{r7, pc}
 8003756:	bf00      	nop
 8003758:	08005cfc 	.word	0x08005cfc
 800375c:	20019204 	.word	0x20019204
 8003760:	08005d04 	.word	0x08005d04
 8003764:	20019164 	.word	0x20019164

08003768 <SYSVIEW_SendTaskInfo>:
*       SYSVIEW_SendTaskInfo()
*
*  Function description
*    Record task information.
*/
void SYSVIEW_SendTaskInfo(U32 TaskID, const char* sName, unsigned Prio, U32 StackBase, unsigned StackSize) {
 8003768:	b580      	push	{r7, lr}
 800376a:	b08a      	sub	sp, #40	; 0x28
 800376c:	af00      	add	r7, sp, #0
 800376e:	60f8      	str	r0, [r7, #12]
 8003770:	60b9      	str	r1, [r7, #8]
 8003772:	607a      	str	r2, [r7, #4]
 8003774:	603b      	str	r3, [r7, #0]
  SEGGER_SYSVIEW_TASKINFO TaskInfo;

  memset(&TaskInfo, 0, sizeof(TaskInfo)); // Fill all elements with 0 to allow extending the structure in future version without breaking the code
 8003776:	f107 0314 	add.w	r3, r7, #20
 800377a:	2214      	movs	r2, #20
 800377c:	2100      	movs	r1, #0
 800377e:	4618      	mov	r0, r3
 8003780:	f002 fa44 	bl	8005c0c <memset>
  TaskInfo.TaskID     = TaskID;
 8003784:	68fb      	ldr	r3, [r7, #12]
 8003786:	617b      	str	r3, [r7, #20]
  TaskInfo.sName      = sName;
 8003788:	68bb      	ldr	r3, [r7, #8]
 800378a:	61bb      	str	r3, [r7, #24]
  TaskInfo.Prio       = Prio;
 800378c:	687b      	ldr	r3, [r7, #4]
 800378e:	61fb      	str	r3, [r7, #28]
  TaskInfo.StackBase  = StackBase;
 8003790:	683b      	ldr	r3, [r7, #0]
 8003792:	623b      	str	r3, [r7, #32]
  TaskInfo.StackSize  = StackSize;
 8003794:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8003796:	627b      	str	r3, [r7, #36]	; 0x24
  SEGGER_SYSVIEW_SendTaskInfo(&TaskInfo);
 8003798:	f107 0314 	add.w	r3, r7, #20
 800379c:	4618      	mov	r0, r3
 800379e:	f001 fd71 	bl	8005284 <SEGGER_SYSVIEW_SendTaskInfo>
}
 80037a2:	bf00      	nop
 80037a4:	3728      	adds	r7, #40	; 0x28
 80037a6:	46bd      	mov	sp, r7
 80037a8:	bd80      	pop	{r7, pc}
	...

080037ac <__NVIC_EnableIRQ>:
{
 80037ac:	b480      	push	{r7}
 80037ae:	b083      	sub	sp, #12
 80037b0:	af00      	add	r7, sp, #0
 80037b2:	4603      	mov	r3, r0
 80037b4:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037b6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ba:	2b00      	cmp	r3, #0
 80037bc:	db0b      	blt.n	80037d6 <__NVIC_EnableIRQ+0x2a>
    NVIC->ISER[(((uint32_t)IRQn) >> 5UL)] = (uint32_t)(1UL << (((uint32_t)IRQn) & 0x1FUL));
 80037be:	79fb      	ldrb	r3, [r7, #7]
 80037c0:	f003 021f 	and.w	r2, r3, #31
 80037c4:	4907      	ldr	r1, [pc, #28]	; (80037e4 <__NVIC_EnableIRQ+0x38>)
 80037c6:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037ca:	095b      	lsrs	r3, r3, #5
 80037cc:	2001      	movs	r0, #1
 80037ce:	fa00 f202 	lsl.w	r2, r0, r2
 80037d2:	f841 2023 	str.w	r2, [r1, r3, lsl #2]
}
 80037d6:	bf00      	nop
 80037d8:	370c      	adds	r7, #12
 80037da:	46bd      	mov	sp, r7
 80037dc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80037e0:	4770      	bx	lr
 80037e2:	bf00      	nop
 80037e4:	e000e100 	.word	0xe000e100

080037e8 <__NVIC_SetPriority>:
{
 80037e8:	b480      	push	{r7}
 80037ea:	b083      	sub	sp, #12
 80037ec:	af00      	add	r7, sp, #0
 80037ee:	4603      	mov	r3, r0
 80037f0:	6039      	str	r1, [r7, #0]
 80037f2:	71fb      	strb	r3, [r7, #7]
  if ((int32_t)(IRQn) >= 0)
 80037f4:	f997 3007 	ldrsb.w	r3, [r7, #7]
 80037f8:	2b00      	cmp	r3, #0
 80037fa:	db0a      	blt.n	8003812 <__NVIC_SetPriority+0x2a>
    NVIC->IP[((uint32_t)IRQn)]               = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 80037fc:	683b      	ldr	r3, [r7, #0]
 80037fe:	b2da      	uxtb	r2, r3
 8003800:	490c      	ldr	r1, [pc, #48]	; (8003834 <__NVIC_SetPriority+0x4c>)
 8003802:	f997 3007 	ldrsb.w	r3, [r7, #7]
 8003806:	0112      	lsls	r2, r2, #4
 8003808:	b2d2      	uxtb	r2, r2
 800380a:	440b      	add	r3, r1
 800380c:	f883 2300 	strb.w	r2, [r3, #768]	; 0x300
}
 8003810:	e00a      	b.n	8003828 <__NVIC_SetPriority+0x40>
    SCB->SHP[(((uint32_t)IRQn) & 0xFUL)-4UL] = (uint8_t)((priority << (8U - __NVIC_PRIO_BITS)) & (uint32_t)0xFFUL);
 8003812:	683b      	ldr	r3, [r7, #0]
 8003814:	b2da      	uxtb	r2, r3
 8003816:	4908      	ldr	r1, [pc, #32]	; (8003838 <__NVIC_SetPriority+0x50>)
 8003818:	79fb      	ldrb	r3, [r7, #7]
 800381a:	f003 030f 	and.w	r3, r3, #15
 800381e:	3b04      	subs	r3, #4
 8003820:	0112      	lsls	r2, r2, #4
 8003822:	b2d2      	uxtb	r2, r2
 8003824:	440b      	add	r3, r1
 8003826:	761a      	strb	r2, [r3, #24]
}
 8003828:	bf00      	nop
 800382a:	370c      	adds	r7, #12
 800382c:	46bd      	mov	sp, r7
 800382e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003832:	4770      	bx	lr
 8003834:	e000e100 	.word	0xe000e100
 8003838:	e000ed00 	.word	0xe000ed00

0800383c <_StartSysView>:
  U8         NumBytesHelloRcvd;
  U8         NumBytesHelloSent;
  int        ChannelID;
} _SVInfo = {0,0,1};

static void _StartSysView(void) {
 800383c:	b580      	push	{r7, lr}
 800383e:	b082      	sub	sp, #8
 8003840:	af00      	add	r7, sp, #0
  int r;

  r = SEGGER_SYSVIEW_IsStarted();
 8003842:	f002 f975 	bl	8005b30 <SEGGER_SYSVIEW_IsStarted>
 8003846:	6078      	str	r0, [r7, #4]
  if (r == 0) {
 8003848:	687b      	ldr	r3, [r7, #4]
 800384a:	2b00      	cmp	r3, #0
 800384c:	d101      	bne.n	8003852 <_StartSysView+0x16>
    SEGGER_SYSVIEW_Start();
 800384e:	f001 fb9d 	bl	8004f8c <SEGGER_SYSVIEW_Start>
  }
}
 8003852:	bf00      	nop
 8003854:	3708      	adds	r7, #8
 8003856:	46bd      	mov	sp, r7
 8003858:	bd80      	pop	{r7, pc}
	...

0800385c <_cbOnUARTRx>:

static void _cbOnUARTRx(U8 Data) {
 800385c:	b580      	push	{r7, lr}
 800385e:	b082      	sub	sp, #8
 8003860:	af00      	add	r7, sp, #0
 8003862:	4603      	mov	r3, r0
 8003864:	71fb      	strb	r3, [r7, #7]
  if (_SVInfo.NumBytesHelloRcvd < _SERVER_HELLO_SIZE) {  // Not all bytes of <Hello> message received by SysView yet?
 8003866:	4b0c      	ldr	r3, [pc, #48]	; (8003898 <_cbOnUARTRx+0x3c>)
 8003868:	781b      	ldrb	r3, [r3, #0]
 800386a:	2b03      	cmp	r3, #3
 800386c:	d806      	bhi.n	800387c <_cbOnUARTRx+0x20>
    _SVInfo.NumBytesHelloRcvd++;
 800386e:	4b0a      	ldr	r3, [pc, #40]	; (8003898 <_cbOnUARTRx+0x3c>)
 8003870:	781b      	ldrb	r3, [r3, #0]
 8003872:	3301      	adds	r3, #1
 8003874:	b2da      	uxtb	r2, r3
 8003876:	4b08      	ldr	r3, [pc, #32]	; (8003898 <_cbOnUARTRx+0x3c>)
 8003878:	701a      	strb	r2, [r3, #0]
    goto Done;
 800387a:	e009      	b.n	8003890 <_cbOnUARTRx+0x34>
  }
  _StartSysView();
 800387c:	f7ff ffde 	bl	800383c <_StartSysView>
  SEGGER_RTT_WriteDownBuffer(_SVInfo.ChannelID, &Data, 1);  // Write data into corresponding RTT buffer for application to read and handle accordingly
 8003880:	4b05      	ldr	r3, [pc, #20]	; (8003898 <_cbOnUARTRx+0x3c>)
 8003882:	685b      	ldr	r3, [r3, #4]
 8003884:	4618      	mov	r0, r3
 8003886:	1dfb      	adds	r3, r7, #7
 8003888:	2201      	movs	r2, #1
 800388a:	4619      	mov	r1, r3
 800388c:	f000 fb9a 	bl	8003fc4 <SEGGER_RTT_WriteDownBuffer>
Done:
  return;
 8003890:	bf00      	nop
}
 8003892:	3708      	adds	r7, #8
 8003894:	46bd      	mov	sp, r7
 8003896:	bd80      	pop	{r7, pc}
 8003898:	20000014 	.word	0x20000014

0800389c <_cbOnUARTTx>:

static int _cbOnUARTTx(U8* pChar) {
 800389c:	b580      	push	{r7, lr}
 800389e:	b084      	sub	sp, #16
 80038a0:	af00      	add	r7, sp, #0
 80038a2:	6078      	str	r0, [r7, #4]
  int r;

  if (_SVInfo.NumBytesHelloSent < _TARGET_HELLO_SIZE) {  // Not all bytes of <Hello> message sent to SysView yet?
 80038a4:	4b14      	ldr	r3, [pc, #80]	; (80038f8 <_cbOnUARTTx+0x5c>)
 80038a6:	785b      	ldrb	r3, [r3, #1]
 80038a8:	2b03      	cmp	r3, #3
 80038aa:	d80f      	bhi.n	80038cc <_cbOnUARTTx+0x30>
    *pChar = _abHelloMsg[_SVInfo.NumBytesHelloSent];
 80038ac:	4b12      	ldr	r3, [pc, #72]	; (80038f8 <_cbOnUARTTx+0x5c>)
 80038ae:	785b      	ldrb	r3, [r3, #1]
 80038b0:	461a      	mov	r2, r3
 80038b2:	4b12      	ldr	r3, [pc, #72]	; (80038fc <_cbOnUARTTx+0x60>)
 80038b4:	5c9a      	ldrb	r2, [r3, r2]
 80038b6:	687b      	ldr	r3, [r7, #4]
 80038b8:	701a      	strb	r2, [r3, #0]
    _SVInfo.NumBytesHelloSent++;
 80038ba:	4b0f      	ldr	r3, [pc, #60]	; (80038f8 <_cbOnUARTTx+0x5c>)
 80038bc:	785b      	ldrb	r3, [r3, #1]
 80038be:	3301      	adds	r3, #1
 80038c0:	b2da      	uxtb	r2, r3
 80038c2:	4b0d      	ldr	r3, [pc, #52]	; (80038f8 <_cbOnUARTTx+0x5c>)
 80038c4:	705a      	strb	r2, [r3, #1]
    r = 1;
 80038c6:	2301      	movs	r3, #1
 80038c8:	60fb      	str	r3, [r7, #12]
    goto Done;
 80038ca:	e00f      	b.n	80038ec <_cbOnUARTTx+0x50>
  }
  r = SEGGER_RTT_ReadUpBufferNoLock(_SVInfo.ChannelID, pChar, 1);
 80038cc:	4b0a      	ldr	r3, [pc, #40]	; (80038f8 <_cbOnUARTTx+0x5c>)
 80038ce:	685b      	ldr	r3, [r3, #4]
 80038d0:	2201      	movs	r2, #1
 80038d2:	6879      	ldr	r1, [r7, #4]
 80038d4:	4618      	mov	r0, r3
 80038d6:	f000 fa19 	bl	8003d0c <SEGGER_RTT_ReadUpBufferNoLock>
 80038da:	4603      	mov	r3, r0
 80038dc:	60fb      	str	r3, [r7, #12]
  if (r < 0) {  // Failed to read from up buffer?
 80038de:	68fb      	ldr	r3, [r7, #12]
 80038e0:	2b00      	cmp	r3, #0
 80038e2:	da02      	bge.n	80038ea <_cbOnUARTTx+0x4e>
    r = 0;
 80038e4:	2300      	movs	r3, #0
 80038e6:	60fb      	str	r3, [r7, #12]
 80038e8:	e000      	b.n	80038ec <_cbOnUARTTx+0x50>
  }
Done:
 80038ea:	bf00      	nop
  return r;
 80038ec:	68fb      	ldr	r3, [r7, #12]
}
 80038ee:	4618      	mov	r0, r3
 80038f0:	3710      	adds	r7, #16
 80038f2:	46bd      	mov	sp, r7
 80038f4:	bd80      	pop	{r7, pc}
 80038f6:	bf00      	nop
 80038f8:	20000014 	.word	0x20000014
 80038fc:	08005d94 	.word	0x08005d94

08003900 <SEGGER_UART_init>:

void SEGGER_UART_init(U32 baud)
{
 8003900:	b580      	push	{r7, lr}
 8003902:	b082      	sub	sp, #8
 8003904:	af00      	add	r7, sp, #0
 8003906:	6078      	str	r0, [r7, #4]
	HIF_UART_Init(baud, _cbOnUARTTx, _cbOnUARTRx);
 8003908:	4a04      	ldr	r2, [pc, #16]	; (800391c <SEGGER_UART_init+0x1c>)
 800390a:	4905      	ldr	r1, [pc, #20]	; (8003920 <SEGGER_UART_init+0x20>)
 800390c:	6878      	ldr	r0, [r7, #4]
 800390e:	f000 f863 	bl	80039d8 <HIF_UART_Init>
}
 8003912:	bf00      	nop
 8003914:	3708      	adds	r7, #8
 8003916:	46bd      	mov	sp, r7
 8003918:	bd80      	pop	{r7, pc}
 800391a:	bf00      	nop
 800391c:	0800385d 	.word	0x0800385d
 8003920:	0800389d 	.word	0x0800389d

08003924 <USART2_IRQHandler>:
*  Notes
*    (1) This is a high-prio interrupt so it may NOT use embOS functions
*        However, this also means that embOS will never disable this interrupt
*/
void USART2_IRQHandler(void);
void USART2_IRQHandler(void) {
 8003924:	b580      	push	{r7, lr}
 8003926:	b084      	sub	sp, #16
 8003928:	af00      	add	r7, sp, #0
  int UsartStatus;
  uint8_t v;
  int r;

  UsartStatus = USART_SR;                              // Examine status register
 800392a:	4b1e      	ldr	r3, [pc, #120]	; (80039a4 <USART2_IRQHandler+0x80>)
 800392c:	681b      	ldr	r3, [r3, #0]
 800392e:	60fb      	str	r3, [r7, #12]
  if (UsartStatus & (1 << USART_RXNE)) {               // Data received?
 8003930:	68fb      	ldr	r3, [r7, #12]
 8003932:	f003 0320 	and.w	r3, r3, #32
 8003936:	2b00      	cmp	r3, #0
 8003938:	d011      	beq.n	800395e <USART2_IRQHandler+0x3a>
    v = USART_DR;                                      // Read data
 800393a:	4b1b      	ldr	r3, [pc, #108]	; (80039a8 <USART2_IRQHandler+0x84>)
 800393c:	681b      	ldr	r3, [r3, #0]
 800393e:	b2db      	uxtb	r3, r3
 8003940:	71fb      	strb	r3, [r7, #7]
    if ((UsartStatus & USART_RX_ERROR_FLAGS) == 0) {   // Only process data if no error occurred
 8003942:	68fb      	ldr	r3, [r7, #12]
 8003944:	f003 030b 	and.w	r3, r3, #11
 8003948:	2b00      	cmp	r3, #0
 800394a:	d108      	bne.n	800395e <USART2_IRQHandler+0x3a>
      (void)v;                                         // Avoid warning in BTL
      if (_cbOnRx) {
 800394c:	4b17      	ldr	r3, [pc, #92]	; (80039ac <USART2_IRQHandler+0x88>)
 800394e:	681b      	ldr	r3, [r3, #0]
 8003950:	2b00      	cmp	r3, #0
 8003952:	d004      	beq.n	800395e <USART2_IRQHandler+0x3a>
        _cbOnRx(v);
 8003954:	4b15      	ldr	r3, [pc, #84]	; (80039ac <USART2_IRQHandler+0x88>)
 8003956:	681b      	ldr	r3, [r3, #0]
 8003958:	79fa      	ldrb	r2, [r7, #7]
 800395a:	4610      	mov	r0, r2
 800395c:	4798      	blx	r3
      }
    }
  }
  if (UsartStatus & (1 << USART_TXE)) {                // Tx (data register) empty? => Send next character Note: Shift register may still hold a character that has not been sent yet.
 800395e:	68fb      	ldr	r3, [r7, #12]
 8003960:	f003 0380 	and.w	r3, r3, #128	; 0x80
 8003964:	2b00      	cmp	r3, #0
 8003966:	d01a      	beq.n	800399e <USART2_IRQHandler+0x7a>
    //
    // Under special circumstances, (old) BTL of Flasher does not wait until a complete string has been sent via UART,
    // so there might be an TxE interrupt pending *before* the FW had a chance to set the callbacks accordingly which would result in a NULL-pointer call...
    // Therefore, we need to check if the function pointer is valid.
    //
    if (_cbOnTx == NULL) {  // No callback set? => Nothing to do...
 8003968:	4b11      	ldr	r3, [pc, #68]	; (80039b0 <USART2_IRQHandler+0x8c>)
 800396a:	681b      	ldr	r3, [r3, #0]
 800396c:	2b00      	cmp	r3, #0
 800396e:	d015      	beq.n	800399c <USART2_IRQHandler+0x78>
      return;
    }
    r = _cbOnTx(&v);
 8003970:	4b0f      	ldr	r3, [pc, #60]	; (80039b0 <USART2_IRQHandler+0x8c>)
 8003972:	681b      	ldr	r3, [r3, #0]
 8003974:	1dfa      	adds	r2, r7, #7
 8003976:	4610      	mov	r0, r2
 8003978:	4798      	blx	r3
 800397a:	60b8      	str	r0, [r7, #8]
    if (r == 0) {                          // No more characters to send ?
 800397c:	68bb      	ldr	r3, [r7, #8]
 800397e:	2b00      	cmp	r3, #0
 8003980:	d106      	bne.n	8003990 <USART2_IRQHandler+0x6c>
      USART_CR1 &= ~(1UL << USART_TXEIE);  // Disable further tx interrupts
 8003982:	4b0c      	ldr	r3, [pc, #48]	; (80039b4 <USART2_IRQHandler+0x90>)
 8003984:	681b      	ldr	r3, [r3, #0]
 8003986:	4a0b      	ldr	r2, [pc, #44]	; (80039b4 <USART2_IRQHandler+0x90>)
 8003988:	f023 0380 	bic.w	r3, r3, #128	; 0x80
 800398c:	6013      	str	r3, [r2, #0]
 800398e:	e006      	b.n	800399e <USART2_IRQHandler+0x7a>
    } else {
      USART_SR;      // Makes sure that "transmission complete" flag in USART_SR is reset to 0 as soon as we write USART_DR. If USART_SR is not read before, writing USART_DR does not clear "transmission complete". See STM32F4 USART documentation for more detailed description.
 8003990:	4b04      	ldr	r3, [pc, #16]	; (80039a4 <USART2_IRQHandler+0x80>)
 8003992:	681b      	ldr	r3, [r3, #0]
      USART_DR = v;  // Start transmission by writing to data register
 8003994:	79fa      	ldrb	r2, [r7, #7]
 8003996:	4b04      	ldr	r3, [pc, #16]	; (80039a8 <USART2_IRQHandler+0x84>)
 8003998:	601a      	str	r2, [r3, #0]
 800399a:	e000      	b.n	800399e <USART2_IRQHandler+0x7a>
      return;
 800399c:	bf00      	nop
    }
  }
}
 800399e:	3710      	adds	r7, #16
 80039a0:	46bd      	mov	sp, r7
 80039a2:	bd80      	pop	{r7, pc}
 80039a4:	40004400 	.word	0x40004400
 80039a8:	40004404 	.word	0x40004404
 80039ac:	20019208 	.word	0x20019208
 80039b0:	2001920c 	.word	0x2001920c
 80039b4:	4000440c 	.word	0x4000440c

080039b8 <HIF_UART_EnableTXEInterrupt>:

/*********************************************************************
*
*       HIF_UART_EnableTXEInterrupt()
*/
void HIF_UART_EnableTXEInterrupt(void) {
 80039b8:	b480      	push	{r7}
 80039ba:	af00      	add	r7, sp, #0
  USART_CR1 |= (1 << USART_TXEIE);  // enable Tx empty interrupt => Triggered as soon as data register content has been copied to shift register
 80039bc:	4b05      	ldr	r3, [pc, #20]	; (80039d4 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80039be:	681b      	ldr	r3, [r3, #0]
 80039c0:	4a04      	ldr	r2, [pc, #16]	; (80039d4 <HIF_UART_EnableTXEInterrupt+0x1c>)
 80039c2:	f043 0380 	orr.w	r3, r3, #128	; 0x80
 80039c6:	6013      	str	r3, [r2, #0]
}
 80039c8:	bf00      	nop
 80039ca:	46bd      	mov	sp, r7
 80039cc:	f85d 7b04 	ldr.w	r7, [sp], #4
 80039d0:	4770      	bx	lr
 80039d2:	bf00      	nop
 80039d4:	4000440c 	.word	0x4000440c

080039d8 <HIF_UART_Init>:

/*********************************************************************
*
*       HIF_UART_Init()
*/
void HIF_UART_Init(uint32_t Baudrate, UART_ON_TX_FUNC_P cbOnTx, UART_ON_RX_FUNC_P cbOnRx) {
 80039d8:	b580      	push	{r7, lr}
 80039da:	b086      	sub	sp, #24
 80039dc:	af00      	add	r7, sp, #0
 80039de:	60f8      	str	r0, [r7, #12]
 80039e0:	60b9      	str	r1, [r7, #8]
 80039e2:	607a      	str	r2, [r7, #4]
  uint32_t v;
  uint32_t Div;
  //
  // Configure USART RX/TX pins for alternate function AF7
  //
  RCC_APB1ENR |= (1 <<  17);        // Enable USART2 clock
 80039e4:	4b2e      	ldr	r3, [pc, #184]	; (8003aa0 <HIF_UART_Init+0xc8>)
 80039e6:	681b      	ldr	r3, [r3, #0]
 80039e8:	4a2d      	ldr	r2, [pc, #180]	; (8003aa0 <HIF_UART_Init+0xc8>)
 80039ea:	f443 3300 	orr.w	r3, r3, #131072	; 0x20000
 80039ee:	6013      	str	r3, [r2, #0]
  RCC_AHB1ENR |= (1 <<  0);        // Enable IO port A clock
 80039f0:	4b2c      	ldr	r3, [pc, #176]	; (8003aa4 <HIF_UART_Init+0xcc>)
 80039f2:	681b      	ldr	r3, [r3, #0]
 80039f4:	4a2b      	ldr	r2, [pc, #172]	; (8003aa4 <HIF_UART_Init+0xcc>)
 80039f6:	f043 0301 	orr.w	r3, r3, #1
 80039fa:	6013      	str	r3, [r2, #0]
  v  = GPIO_AFRL;
 80039fc:	4b2a      	ldr	r3, [pc, #168]	; (8003aa8 <HIF_UART_Init+0xd0>)
 80039fe:	681b      	ldr	r3, [r3, #0]
 8003a00:	613b      	str	r3, [r7, #16]
  v &= ~((15UL << ((GPIO_UART_TX_BIT) << 2)) | (15UL << ((GPIO_UART_RX_BIT) << 2)));
 8003a02:	693b      	ldr	r3, [r7, #16]
 8003a04:	f423 437f 	bic.w	r3, r3, #65280	; 0xff00
 8003a08:	613b      	str	r3, [r7, #16]
  v |=   ((7UL << ((GPIO_UART_TX_BIT) << 2)) | (7UL << ((GPIO_UART_RX_BIT) << 2)));
 8003a0a:	693b      	ldr	r3, [r7, #16]
 8003a0c:	f443 43ee 	orr.w	r3, r3, #30464	; 0x7700
 8003a10:	613b      	str	r3, [r7, #16]
  GPIO_AFRL = v;
 8003a12:	4a25      	ldr	r2, [pc, #148]	; (8003aa8 <HIF_UART_Init+0xd0>)
 8003a14:	693b      	ldr	r3, [r7, #16]
 8003a16:	6013      	str	r3, [r2, #0]
  //
  // Configure USART RX/TX pins for alternate function usage
  //
  v  = GPIO_MODER;
 8003a18:	4b24      	ldr	r3, [pc, #144]	; (8003aac <HIF_UART_Init+0xd4>)
 8003a1a:	681b      	ldr	r3, [r3, #0]
 8003a1c:	613b      	str	r3, [r7, #16]
  v &= ~((3UL << (GPIO_UART_TX_BIT << 1)) | (3UL << (GPIO_UART_RX_BIT << 1)));
 8003a1e:	693b      	ldr	r3, [r7, #16]
 8003a20:	f023 03f0 	bic.w	r3, r3, #240	; 0xf0
 8003a24:	613b      	str	r3, [r7, #16]
  v |=  ((2UL << (GPIO_UART_TX_BIT << 1)) | (2UL << (GPIO_UART_RX_BIT << 1)));         // PA10: alternate function
 8003a26:	693b      	ldr	r3, [r7, #16]
 8003a28:	f043 03a0 	orr.w	r3, r3, #160	; 0xa0
 8003a2c:	613b      	str	r3, [r7, #16]
  GPIO_MODER = v;
 8003a2e:	4a1f      	ldr	r2, [pc, #124]	; (8003aac <HIF_UART_Init+0xd4>)
 8003a30:	693b      	ldr	r3, [r7, #16]
 8003a32:	6013      	str	r3, [r2, #0]
  //
  // Initialize USART
  //
  USART_CR1 = 0
 8003a34:	4b1e      	ldr	r3, [pc, #120]	; (8003ab0 <HIF_UART_Init+0xd8>)
 8003a36:	f24a 022c 	movw	r2, #41004	; 0xa02c
 8003a3a:	601a      	str	r2, [r3, #0]
            | (0 << 10)                         // PCE    = 0; No parity control
            | (1 <<  5)                         // RXNEIE = 1; RXNE interrupt enabled
            | (1 <<  3)                         // TE     = 1; Transmitter enabled
            | (1 <<  2)                         // RE     = 1; Receiver enabled
            ;
  USART_CR2 = 0
 8003a3c:	4b1d      	ldr	r3, [pc, #116]	; (8003ab4 <HIF_UART_Init+0xdc>)
 8003a3e:	2200      	movs	r2, #0
 8003a40:	601a      	str	r2, [r3, #0]
            | (0 << 12)                         // STOP = 00b; 1 stop bit
            ;
  USART_CR3 = 0
 8003a42:	4b1d      	ldr	r3, [pc, #116]	; (8003ab8 <HIF_UART_Init+0xe0>)
 8003a44:	2280      	movs	r2, #128	; 0x80
 8003a46:	601a      	str	r2, [r3, #0]
            | (1 <<  7)                         // DMAT   = 1; DMA for transmitter enabled
            ;
  //
  // Set baudrate
  //
  Div = Baudrate * 8;                       // We use 8x oversampling.
 8003a48:	68fb      	ldr	r3, [r7, #12]
 8003a4a:	00db      	lsls	r3, r3, #3
 8003a4c:	617b      	str	r3, [r7, #20]
  Div = ((2 * (UART_BASECLK)) / Div) + 1;   // Calculate divider for baudrate and round it correctly. This is necessary to get a tolerance as small as possible.
 8003a4e:	4a1b      	ldr	r2, [pc, #108]	; (8003abc <HIF_UART_Init+0xe4>)
 8003a50:	697b      	ldr	r3, [r7, #20]
 8003a52:	fbb2 f3f3 	udiv	r3, r2, r3
 8003a56:	3301      	adds	r3, #1
 8003a58:	617b      	str	r3, [r7, #20]
  Div = Div / 2;
 8003a5a:	697b      	ldr	r3, [r7, #20]
 8003a5c:	085b      	lsrs	r3, r3, #1
 8003a5e:	617b      	str	r3, [r7, #20]
  if (Div > 0xFFF) {
 8003a60:	697b      	ldr	r3, [r7, #20]
 8003a62:	f5b3 5f80 	cmp.w	r3, #4096	; 0x1000
 8003a66:	d302      	bcc.n	8003a6e <HIF_UART_Init+0x96>
    Div = 0xFFF;        // Limit to 12 bit (mantissa in BRR)
 8003a68:	f640 73ff 	movw	r3, #4095	; 0xfff
 8003a6c:	617b      	str	r3, [r7, #20]
  }
  if (Div >= 1) {
 8003a6e:	697b      	ldr	r3, [r7, #20]
 8003a70:	2b00      	cmp	r3, #0
 8003a72:	d004      	beq.n	8003a7e <HIF_UART_Init+0xa6>
    USART_BRR = 0xFFF0 & (Div << 4);    // Use only mantissa of fractional divider
 8003a74:	697b      	ldr	r3, [r7, #20]
 8003a76:	011b      	lsls	r3, r3, #4
 8003a78:	4a11      	ldr	r2, [pc, #68]	; (8003ac0 <HIF_UART_Init+0xe8>)
 8003a7a:	b29b      	uxth	r3, r3
 8003a7c:	6013      	str	r3, [r2, #0]
  }
  //
  // Setup callbacks which are called by ISR handler and enable interrupt in NVIC
  //
  _cbOnRx = cbOnRx;
 8003a7e:	4a11      	ldr	r2, [pc, #68]	; (8003ac4 <HIF_UART_Init+0xec>)
 8003a80:	687b      	ldr	r3, [r7, #4]
 8003a82:	6013      	str	r3, [r2, #0]
  _cbOnTx = cbOnTx;
 8003a84:	4a10      	ldr	r2, [pc, #64]	; (8003ac8 <HIF_UART_Init+0xf0>)
 8003a86:	68bb      	ldr	r3, [r7, #8]
 8003a88:	6013      	str	r3, [r2, #0]
  NVIC_SetPriority(USART_IRQn, 6);  // Highest prio, so it is not disabled by embOS
 8003a8a:	2106      	movs	r1, #6
 8003a8c:	2026      	movs	r0, #38	; 0x26
 8003a8e:	f7ff feab 	bl	80037e8 <__NVIC_SetPriority>
  NVIC_EnableIRQ(USART_IRQn);
 8003a92:	2026      	movs	r0, #38	; 0x26
 8003a94:	f7ff fe8a 	bl	80037ac <__NVIC_EnableIRQ>
}
 8003a98:	bf00      	nop
 8003a9a:	3718      	adds	r7, #24
 8003a9c:	46bd      	mov	sp, r7
 8003a9e:	bd80      	pop	{r7, pc}
 8003aa0:	40023840 	.word	0x40023840
 8003aa4:	40023830 	.word	0x40023830
 8003aa8:	40020020 	.word	0x40020020
 8003aac:	40020000 	.word	0x40020000
 8003ab0:	4000440c 	.word	0x4000440c
 8003ab4:	40004410 	.word	0x40004410
 8003ab8:	40004414 	.word	0x40004414
 8003abc:	0501bd00 	.word	0x0501bd00
 8003ac0:	40004408 	.word	0x40004408
 8003ac4:	20019208 	.word	0x20019208
 8003ac8:	2001920c 	.word	0x2001920c

08003acc <_DoInit>:
                      _DoInit();                                                                     \
                    }                                                                                \
                  } while (0);                                                                       \
                }

static void _DoInit(void) {
 8003acc:	b480      	push	{r7}
 8003ace:	b083      	sub	sp, #12
 8003ad0:	af00      	add	r7, sp, #0
  volatile SEGGER_RTT_CB* p;   // Volatile to make sure that compiler cannot change the order of accesses to the control block
  //
  // Initialize control block
  //
  p                     = (volatile SEGGER_RTT_CB*)((char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access control block uncached so that nothing in the cache ever becomes dirty and all changes are visible in HW directly
 8003ad2:	4b24      	ldr	r3, [pc, #144]	; (8003b64 <_DoInit+0x98>)
 8003ad4:	607b      	str	r3, [r7, #4]
  p->MaxNumUpBuffers    = SEGGER_RTT_MAX_NUM_UP_BUFFERS;
 8003ad6:	687b      	ldr	r3, [r7, #4]
 8003ad8:	2203      	movs	r2, #3
 8003ada:	611a      	str	r2, [r3, #16]
  p->MaxNumDownBuffers  = SEGGER_RTT_MAX_NUM_DOWN_BUFFERS;
 8003adc:	687b      	ldr	r3, [r7, #4]
 8003ade:	2203      	movs	r2, #3
 8003ae0:	615a      	str	r2, [r3, #20]
  //
  // Initialize up buffer 0
  //
  p->aUp[0].sName         = "Terminal";
 8003ae2:	687b      	ldr	r3, [r7, #4]
 8003ae4:	4a20      	ldr	r2, [pc, #128]	; (8003b68 <_DoInit+0x9c>)
 8003ae6:	619a      	str	r2, [r3, #24]
  p->aUp[0].pBuffer       = _acUpBuffer;
 8003ae8:	687b      	ldr	r3, [r7, #4]
 8003aea:	4a20      	ldr	r2, [pc, #128]	; (8003b6c <_DoInit+0xa0>)
 8003aec:	61da      	str	r2, [r3, #28]
  p->aUp[0].SizeOfBuffer  = BUFFER_SIZE_UP;
 8003aee:	687b      	ldr	r3, [r7, #4]
 8003af0:	f44f 6280 	mov.w	r2, #1024	; 0x400
 8003af4:	621a      	str	r2, [r3, #32]
  p->aUp[0].RdOff         = 0u;
 8003af6:	687b      	ldr	r3, [r7, #4]
 8003af8:	2200      	movs	r2, #0
 8003afa:	629a      	str	r2, [r3, #40]	; 0x28
  p->aUp[0].WrOff         = 0u;
 8003afc:	687b      	ldr	r3, [r7, #4]
 8003afe:	2200      	movs	r2, #0
 8003b00:	625a      	str	r2, [r3, #36]	; 0x24
  p->aUp[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b02:	687b      	ldr	r3, [r7, #4]
 8003b04:	2200      	movs	r2, #0
 8003b06:	62da      	str	r2, [r3, #44]	; 0x2c
  //
  // Initialize down buffer 0
  //
  p->aDown[0].sName         = "Terminal";
 8003b08:	687b      	ldr	r3, [r7, #4]
 8003b0a:	4a17      	ldr	r2, [pc, #92]	; (8003b68 <_DoInit+0x9c>)
 8003b0c:	661a      	str	r2, [r3, #96]	; 0x60
  p->aDown[0].pBuffer       = _acDownBuffer;
 8003b0e:	687b      	ldr	r3, [r7, #4]
 8003b10:	4a17      	ldr	r2, [pc, #92]	; (8003b70 <_DoInit+0xa4>)
 8003b12:	665a      	str	r2, [r3, #100]	; 0x64
  p->aDown[0].SizeOfBuffer  = BUFFER_SIZE_DOWN;
 8003b14:	687b      	ldr	r3, [r7, #4]
 8003b16:	2210      	movs	r2, #16
 8003b18:	669a      	str	r2, [r3, #104]	; 0x68
  p->aDown[0].RdOff         = 0u;
 8003b1a:	687b      	ldr	r3, [r7, #4]
 8003b1c:	2200      	movs	r2, #0
 8003b1e:	671a      	str	r2, [r3, #112]	; 0x70
  p->aDown[0].WrOff         = 0u;
 8003b20:	687b      	ldr	r3, [r7, #4]
 8003b22:	2200      	movs	r2, #0
 8003b24:	66da      	str	r2, [r3, #108]	; 0x6c
  p->aDown[0].Flags         = SEGGER_RTT_MODE_DEFAULT;
 8003b26:	687b      	ldr	r3, [r7, #4]
 8003b28:	2200      	movs	r2, #0
 8003b2a:	675a      	str	r2, [r3, #116]	; 0x74
  //
  // Finish initialization of the control block.
  // Copy Id string in three steps to make sure "SEGGER RTT" is not found
  // in initializer memory (usually flash) by J-Link
  //
  STRCPY((char*)&p->acID[7], "RTT");
 8003b2c:	687b      	ldr	r3, [r7, #4]
 8003b2e:	3307      	adds	r3, #7
 8003b30:	4a10      	ldr	r2, [pc, #64]	; (8003b74 <_DoInit+0xa8>)
 8003b32:	6810      	ldr	r0, [r2, #0]
 8003b34:	6018      	str	r0, [r3, #0]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003b36:	f3bf 8f5f 	dmb	sy
  STRCPY((char*)&p->acID[0], "SEGGER");
 8003b3a:	687b      	ldr	r3, [r7, #4]
 8003b3c:	4a0e      	ldr	r2, [pc, #56]	; (8003b78 <_DoInit+0xac>)
 8003b3e:	6810      	ldr	r0, [r2, #0]
 8003b40:	6018      	str	r0, [r3, #0]
 8003b42:	8891      	ldrh	r1, [r2, #4]
 8003b44:	7992      	ldrb	r2, [r2, #6]
 8003b46:	8099      	strh	r1, [r3, #4]
 8003b48:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003b4a:	f3bf 8f5f 	dmb	sy
  p->acID[6] = ' ';
 8003b4e:	687b      	ldr	r3, [r7, #4]
 8003b50:	2220      	movs	r2, #32
 8003b52:	719a      	strb	r2, [r3, #6]
  RTT__DMB();                       // Force order of memory accessed inside core for cores that allow to change the order
 8003b54:	f3bf 8f5f 	dmb	sy
}
 8003b58:	bf00      	nop
 8003b5a:	370c      	adds	r7, #12
 8003b5c:	46bd      	mov	sp, r7
 8003b5e:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003b62:	4770      	bx	lr
 8003b64:	2001a780 	.word	0x2001a780
 8003b68:	08005d54 	.word	0x08005d54
 8003b6c:	20019210 	.word	0x20019210
 8003b70:	20019610 	.word	0x20019610
 8003b74:	08005d60 	.word	0x08005d60
 8003b78:	08005d64 	.word	0x08005d64

08003b7c <_WriteBlocking>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Return value
*    >= 0 - Number of bytes written into buffer.
*/
static unsigned _WriteBlocking(SEGGER_RTT_BUFFER_UP* pRing, const char* pBuffer, unsigned NumBytes) {
 8003b7c:	b580      	push	{r7, lr}
 8003b7e:	b08a      	sub	sp, #40	; 0x28
 8003b80:	af00      	add	r7, sp, #0
 8003b82:	60f8      	str	r0, [r7, #12]
 8003b84:	60b9      	str	r1, [r7, #8]
 8003b86:	607a      	str	r2, [r7, #4]
  unsigned WrOff;
  volatile char* pDst;
  //
  // Write data to buffer and handle wrap-around if necessary
  //
  NumBytesWritten = 0u;
 8003b88:	2300      	movs	r3, #0
 8003b8a:	623b      	str	r3, [r7, #32]
  WrOff = pRing->WrOff;
 8003b8c:	68fb      	ldr	r3, [r7, #12]
 8003b8e:	68db      	ldr	r3, [r3, #12]
 8003b90:	61fb      	str	r3, [r7, #28]
  do {
    RdOff = pRing->RdOff;                         // May be changed by host (debug probe) in the meantime
 8003b92:	68fb      	ldr	r3, [r7, #12]
 8003b94:	691b      	ldr	r3, [r3, #16]
 8003b96:	61bb      	str	r3, [r7, #24]
    if (RdOff > WrOff) {
 8003b98:	69ba      	ldr	r2, [r7, #24]
 8003b9a:	69fb      	ldr	r3, [r7, #28]
 8003b9c:	429a      	cmp	r2, r3
 8003b9e:	d905      	bls.n	8003bac <_WriteBlocking+0x30>
      NumBytesToWrite = RdOff - WrOff - 1u;
 8003ba0:	69ba      	ldr	r2, [r7, #24]
 8003ba2:	69fb      	ldr	r3, [r7, #28]
 8003ba4:	1ad3      	subs	r3, r2, r3
 8003ba6:	3b01      	subs	r3, #1
 8003ba8:	627b      	str	r3, [r7, #36]	; 0x24
 8003baa:	e007      	b.n	8003bbc <_WriteBlocking+0x40>
    } else {
      NumBytesToWrite = pRing->SizeOfBuffer - (WrOff - RdOff + 1u);
 8003bac:	68fb      	ldr	r3, [r7, #12]
 8003bae:	689a      	ldr	r2, [r3, #8]
 8003bb0:	69b9      	ldr	r1, [r7, #24]
 8003bb2:	69fb      	ldr	r3, [r7, #28]
 8003bb4:	1acb      	subs	r3, r1, r3
 8003bb6:	4413      	add	r3, r2
 8003bb8:	3b01      	subs	r3, #1
 8003bba:	627b      	str	r3, [r7, #36]	; 0x24
    }
    NumBytesToWrite = MIN(NumBytesToWrite, (pRing->SizeOfBuffer - WrOff));      // Number of bytes that can be written until buffer wrap-around
 8003bbc:	68fb      	ldr	r3, [r7, #12]
 8003bbe:	689a      	ldr	r2, [r3, #8]
 8003bc0:	69fb      	ldr	r3, [r7, #28]
 8003bc2:	1ad3      	subs	r3, r2, r3
 8003bc4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bc6:	4293      	cmp	r3, r2
 8003bc8:	bf28      	it	cs
 8003bca:	4613      	movcs	r3, r2
 8003bcc:	627b      	str	r3, [r7, #36]	; 0x24
    NumBytesToWrite = MIN(NumBytesToWrite, NumBytes);
 8003bce:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003bd0:	687b      	ldr	r3, [r7, #4]
 8003bd2:	4293      	cmp	r3, r2
 8003bd4:	bf28      	it	cs
 8003bd6:	4613      	movcs	r3, r2
 8003bd8:	627b      	str	r3, [r7, #36]	; 0x24
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003bda:	68fb      	ldr	r3, [r7, #12]
 8003bdc:	685a      	ldr	r2, [r3, #4]
 8003bde:	69fb      	ldr	r3, [r7, #28]
 8003be0:	4413      	add	r3, r2
 8003be2:	617b      	str	r3, [r7, #20]
    WrOff           += NumBytesToWrite;
    while (NumBytesToWrite--) {
      *pDst++ = *pBuffer++;
    };
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pBuffer, NumBytesToWrite);
 8003be4:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003be6:	68b9      	ldr	r1, [r7, #8]
 8003be8:	6978      	ldr	r0, [r7, #20]
 8003bea:	f002 f801 	bl	8005bf0 <memcpy>
    NumBytesWritten += NumBytesToWrite;
 8003bee:	6a3a      	ldr	r2, [r7, #32]
 8003bf0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bf2:	4413      	add	r3, r2
 8003bf4:	623b      	str	r3, [r7, #32]
    pBuffer         += NumBytesToWrite;
 8003bf6:	68ba      	ldr	r2, [r7, #8]
 8003bf8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003bfa:	4413      	add	r3, r2
 8003bfc:	60bb      	str	r3, [r7, #8]
    NumBytes        -= NumBytesToWrite;
 8003bfe:	687a      	ldr	r2, [r7, #4]
 8003c00:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c02:	1ad3      	subs	r3, r2, r3
 8003c04:	607b      	str	r3, [r7, #4]
    WrOff           += NumBytesToWrite;
 8003c06:	69fa      	ldr	r2, [r7, #28]
 8003c08:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8003c0a:	4413      	add	r3, r2
 8003c0c:	61fb      	str	r3, [r7, #28]
#endif
    if (WrOff == pRing->SizeOfBuffer) {
 8003c0e:	68fb      	ldr	r3, [r7, #12]
 8003c10:	689b      	ldr	r3, [r3, #8]
 8003c12:	69fa      	ldr	r2, [r7, #28]
 8003c14:	429a      	cmp	r2, r3
 8003c16:	d101      	bne.n	8003c1c <_WriteBlocking+0xa0>
      WrOff = 0u;
 8003c18:	2300      	movs	r3, #0
 8003c1a:	61fb      	str	r3, [r7, #28]
    }
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c1c:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff;
 8003c20:	68fb      	ldr	r3, [r7, #12]
 8003c22:	69fa      	ldr	r2, [r7, #28]
 8003c24:	60da      	str	r2, [r3, #12]
  } while (NumBytes);
 8003c26:	687b      	ldr	r3, [r7, #4]
 8003c28:	2b00      	cmp	r3, #0
 8003c2a:	d1b2      	bne.n	8003b92 <_WriteBlocking+0x16>
  return NumBytesWritten;
 8003c2c:	6a3b      	ldr	r3, [r7, #32]
}
 8003c2e:	4618      	mov	r0, r3
 8003c30:	3728      	adds	r7, #40	; 0x28
 8003c32:	46bd      	mov	sp, r7
 8003c34:	bd80      	pop	{r7, pc}

08003c36 <_WriteNoCheck>:
*    NumBytes     Number of bytes to be stored in the SEGGER RTT control block.
*
*  Notes
*    (1) If there might not be enough space in the "Up"-buffer, call _WriteBlocking
*/
static void _WriteNoCheck(SEGGER_RTT_BUFFER_UP* pRing, const char* pData, unsigned NumBytes) {
 8003c36:	b580      	push	{r7, lr}
 8003c38:	b088      	sub	sp, #32
 8003c3a:	af00      	add	r7, sp, #0
 8003c3c:	60f8      	str	r0, [r7, #12]
 8003c3e:	60b9      	str	r1, [r7, #8]
 8003c40:	607a      	str	r2, [r7, #4]
  unsigned NumBytesAtOnce;
  unsigned WrOff;
  unsigned Rem;
  volatile char* pDst;

  WrOff = pRing->WrOff;
 8003c42:	68fb      	ldr	r3, [r7, #12]
 8003c44:	68db      	ldr	r3, [r3, #12]
 8003c46:	61fb      	str	r3, [r7, #28]
  Rem = pRing->SizeOfBuffer - WrOff;
 8003c48:	68fb      	ldr	r3, [r7, #12]
 8003c4a:	689a      	ldr	r2, [r3, #8]
 8003c4c:	69fb      	ldr	r3, [r7, #28]
 8003c4e:	1ad3      	subs	r3, r2, r3
 8003c50:	61bb      	str	r3, [r7, #24]
  if (Rem > NumBytes) {
 8003c52:	69ba      	ldr	r2, [r7, #24]
 8003c54:	687b      	ldr	r3, [r7, #4]
 8003c56:	429a      	cmp	r2, r3
 8003c58:	d911      	bls.n	8003c7e <_WriteNoCheck+0x48>
    //
    // All data fits before wrap around
    //
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c5a:	68fb      	ldr	r3, [r7, #12]
 8003c5c:	685a      	ldr	r2, [r3, #4]
 8003c5e:	69fb      	ldr	r3, [r7, #28]
 8003c60:	4413      	add	r3, r2
 8003c62:	613b      	str	r3, [r7, #16]
      *pDst++ = *pData++;
    };
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = WrOff;
#else
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytes);
 8003c64:	687a      	ldr	r2, [r7, #4]
 8003c66:	68b9      	ldr	r1, [r7, #8]
 8003c68:	6938      	ldr	r0, [r7, #16]
 8003c6a:	f001 ffc1 	bl	8005bf0 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003c6e:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = WrOff + NumBytes;
 8003c72:	69fa      	ldr	r2, [r7, #28]
 8003c74:	687b      	ldr	r3, [r7, #4]
 8003c76:	441a      	add	r2, r3
 8003c78:	68fb      	ldr	r3, [r7, #12]
 8003c7a:	60da      	str	r2, [r3, #12]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
    pRing->WrOff = NumBytesAtOnce;
#endif
  }
}
 8003c7c:	e01f      	b.n	8003cbe <_WriteNoCheck+0x88>
    NumBytesAtOnce = Rem;
 8003c7e:	69bb      	ldr	r3, [r7, #24]
 8003c80:	617b      	str	r3, [r7, #20]
    pDst = (pRing->pBuffer + WrOff) + SEGGER_RTT_UNCACHED_OFF;
 8003c82:	68fb      	ldr	r3, [r7, #12]
 8003c84:	685a      	ldr	r2, [r3, #4]
 8003c86:	69fb      	ldr	r3, [r7, #28]
 8003c88:	4413      	add	r3, r2
 8003c8a:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData, NumBytesAtOnce);
 8003c8c:	697a      	ldr	r2, [r7, #20]
 8003c8e:	68b9      	ldr	r1, [r7, #8]
 8003c90:	6938      	ldr	r0, [r7, #16]
 8003c92:	f001 ffad 	bl	8005bf0 <memcpy>
    NumBytesAtOnce = NumBytes - Rem;
 8003c96:	687a      	ldr	r2, [r7, #4]
 8003c98:	69bb      	ldr	r3, [r7, #24]
 8003c9a:	1ad3      	subs	r3, r2, r3
 8003c9c:	617b      	str	r3, [r7, #20]
    pDst = pRing->pBuffer + SEGGER_RTT_UNCACHED_OFF;
 8003c9e:	68fb      	ldr	r3, [r7, #12]
 8003ca0:	685b      	ldr	r3, [r3, #4]
 8003ca2:	613b      	str	r3, [r7, #16]
    SEGGER_RTT_MEMCPY((void*)pDst, pData + Rem, NumBytesAtOnce);
 8003ca4:	68ba      	ldr	r2, [r7, #8]
 8003ca6:	69bb      	ldr	r3, [r7, #24]
 8003ca8:	4413      	add	r3, r2
 8003caa:	697a      	ldr	r2, [r7, #20]
 8003cac:	4619      	mov	r1, r3
 8003cae:	6938      	ldr	r0, [r7, #16]
 8003cb0:	f001 ff9e 	bl	8005bf0 <memcpy>
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 8003cb4:	f3bf 8f5f 	dmb	sy
    pRing->WrOff = NumBytesAtOnce;
 8003cb8:	68fb      	ldr	r3, [r7, #12]
 8003cba:	697a      	ldr	r2, [r7, #20]
 8003cbc:	60da      	str	r2, [r3, #12]
}
 8003cbe:	bf00      	nop
 8003cc0:	3720      	adds	r7, #32
 8003cc2:	46bd      	mov	sp, r7
 8003cc4:	bd80      	pop	{r7, pc}

08003cc6 <_GetAvailWriteSpace>:
*    pRing        Ring buffer to check.
*
*  Return value
*    Number of bytes that are free in the buffer.
*/
static unsigned _GetAvailWriteSpace(SEGGER_RTT_BUFFER_UP* pRing) {
 8003cc6:	b480      	push	{r7}
 8003cc8:	b087      	sub	sp, #28
 8003cca:	af00      	add	r7, sp, #0
 8003ccc:	6078      	str	r0, [r7, #4]
  unsigned r;
  //
  // Avoid warnings regarding volatile access order.  It's not a problem
  // in this case, but dampen compiler enthusiasm.
  //
  RdOff = pRing->RdOff;
 8003cce:	687b      	ldr	r3, [r7, #4]
 8003cd0:	691b      	ldr	r3, [r3, #16]
 8003cd2:	613b      	str	r3, [r7, #16]
  WrOff = pRing->WrOff;
 8003cd4:	687b      	ldr	r3, [r7, #4]
 8003cd6:	68db      	ldr	r3, [r3, #12]
 8003cd8:	60fb      	str	r3, [r7, #12]
  if (RdOff <= WrOff) {
 8003cda:	693a      	ldr	r2, [r7, #16]
 8003cdc:	68fb      	ldr	r3, [r7, #12]
 8003cde:	429a      	cmp	r2, r3
 8003ce0:	d808      	bhi.n	8003cf4 <_GetAvailWriteSpace+0x2e>
    r = pRing->SizeOfBuffer - 1u - WrOff + RdOff;
 8003ce2:	687b      	ldr	r3, [r7, #4]
 8003ce4:	689a      	ldr	r2, [r3, #8]
 8003ce6:	68fb      	ldr	r3, [r7, #12]
 8003ce8:	1ad2      	subs	r2, r2, r3
 8003cea:	693b      	ldr	r3, [r7, #16]
 8003cec:	4413      	add	r3, r2
 8003cee:	3b01      	subs	r3, #1
 8003cf0:	617b      	str	r3, [r7, #20]
 8003cf2:	e004      	b.n	8003cfe <_GetAvailWriteSpace+0x38>
  } else {
    r = RdOff - WrOff - 1u;
 8003cf4:	693a      	ldr	r2, [r7, #16]
 8003cf6:	68fb      	ldr	r3, [r7, #12]
 8003cf8:	1ad3      	subs	r3, r2, r3
 8003cfa:	3b01      	subs	r3, #1
 8003cfc:	617b      	str	r3, [r7, #20]
  }
  return r;
 8003cfe:	697b      	ldr	r3, [r7, #20]
}
 8003d00:	4618      	mov	r0, r3
 8003d02:	371c      	adds	r7, #28
 8003d04:	46bd      	mov	sp, r7
 8003d06:	f85d 7b04 	ldr.w	r7, [sp], #4
 8003d0a:	4770      	bx	lr

08003d0c <SEGGER_RTT_ReadUpBufferNoLock>:
*    Number of bytes that have been read.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_ReadUpBufferNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003d0c:	b580      	push	{r7, lr}
 8003d0e:	b08c      	sub	sp, #48	; 0x30
 8003d10:	af00      	add	r7, sp, #0
 8003d12:	60f8      	str	r0, [r7, #12]
 8003d14:	60b9      	str	r1, [r7, #8]
 8003d16:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_UP*   pRing;
  volatile char*          pSrc;

  INIT();
 8003d18:	4b3e      	ldr	r3, [pc, #248]	; (8003e14 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003d1a:	623b      	str	r3, [r7, #32]
 8003d1c:	6a3b      	ldr	r3, [r7, #32]
 8003d1e:	781b      	ldrb	r3, [r3, #0]
 8003d20:	b2db      	uxtb	r3, r3
 8003d22:	2b00      	cmp	r3, #0
 8003d24:	d101      	bne.n	8003d2a <SEGGER_RTT_ReadUpBufferNoLock+0x1e>
 8003d26:	f7ff fed1 	bl	8003acc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aUp[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003d2a:	68fb      	ldr	r3, [r7, #12]
 8003d2c:	1c5a      	adds	r2, r3, #1
 8003d2e:	4613      	mov	r3, r2
 8003d30:	005b      	lsls	r3, r3, #1
 8003d32:	4413      	add	r3, r2
 8003d34:	00db      	lsls	r3, r3, #3
 8003d36:	4a37      	ldr	r2, [pc, #220]	; (8003e14 <SEGGER_RTT_ReadUpBufferNoLock+0x108>)
 8003d38:	4413      	add	r3, r2
 8003d3a:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003d3c:	68bb      	ldr	r3, [r7, #8]
 8003d3e:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003d40:	69fb      	ldr	r3, [r7, #28]
 8003d42:	691b      	ldr	r3, [r3, #16]
 8003d44:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003d46:	69fb      	ldr	r3, [r7, #28]
 8003d48:	68db      	ldr	r3, [r3, #12]
 8003d4a:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003d4c:	2300      	movs	r3, #0
 8003d4e:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003d50:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d52:	69bb      	ldr	r3, [r7, #24]
 8003d54:	429a      	cmp	r2, r3
 8003d56:	d92b      	bls.n	8003db0 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003d58:	69fb      	ldr	r3, [r7, #28]
 8003d5a:	689a      	ldr	r2, [r3, #8]
 8003d5c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d5e:	1ad3      	subs	r3, r2, r3
 8003d60:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003d62:	697a      	ldr	r2, [r7, #20]
 8003d64:	687b      	ldr	r3, [r7, #4]
 8003d66:	4293      	cmp	r3, r2
 8003d68:	bf28      	it	cs
 8003d6a:	4613      	movcs	r3, r2
 8003d6c:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003d6e:	69fb      	ldr	r3, [r7, #28]
 8003d70:	685a      	ldr	r2, [r3, #4]
 8003d72:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003d74:	4413      	add	r3, r2
 8003d76:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003d78:	697a      	ldr	r2, [r7, #20]
 8003d7a:	6939      	ldr	r1, [r7, #16]
 8003d7c:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003d7e:	f001 ff37 	bl	8005bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8003d82:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003d84:	697b      	ldr	r3, [r7, #20]
 8003d86:	4413      	add	r3, r2
 8003d88:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003d8a:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003d8c:	697b      	ldr	r3, [r7, #20]
 8003d8e:	4413      	add	r3, r2
 8003d90:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003d92:	687a      	ldr	r2, [r7, #4]
 8003d94:	697b      	ldr	r3, [r7, #20]
 8003d96:	1ad3      	subs	r3, r2, r3
 8003d98:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003d9a:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003d9c:	697b      	ldr	r3, [r7, #20]
 8003d9e:	4413      	add	r3, r2
 8003da0:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003da2:	69fb      	ldr	r3, [r7, #28]
 8003da4:	689b      	ldr	r3, [r3, #8]
 8003da6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003da8:	429a      	cmp	r2, r3
 8003daa:	d101      	bne.n	8003db0 <SEGGER_RTT_ReadUpBufferNoLock+0xa4>
      RdOff = 0u;
 8003dac:	2300      	movs	r3, #0
 8003dae:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003db0:	69ba      	ldr	r2, [r7, #24]
 8003db2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003db4:	1ad3      	subs	r3, r2, r3
 8003db6:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003db8:	697a      	ldr	r2, [r7, #20]
 8003dba:	687b      	ldr	r3, [r7, #4]
 8003dbc:	4293      	cmp	r3, r2
 8003dbe:	bf28      	it	cs
 8003dc0:	4613      	movcs	r3, r2
 8003dc2:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003dc4:	697b      	ldr	r3, [r7, #20]
 8003dc6:	2b00      	cmp	r3, #0
 8003dc8:	d019      	beq.n	8003dfe <SEGGER_RTT_ReadUpBufferNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003dca:	69fb      	ldr	r3, [r7, #28]
 8003dcc:	685a      	ldr	r2, [r3, #4]
 8003dce:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003dd0:	4413      	add	r3, r2
 8003dd2:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003dd4:	697a      	ldr	r2, [r7, #20]
 8003dd6:	6939      	ldr	r1, [r7, #16]
 8003dd8:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003dda:	f001 ff09 	bl	8005bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8003dde:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003de0:	697b      	ldr	r3, [r7, #20]
 8003de2:	4413      	add	r3, r2
 8003de4:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003de6:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003de8:	697b      	ldr	r3, [r7, #20]
 8003dea:	4413      	add	r3, r2
 8003dec:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003dee:	687a      	ldr	r2, [r7, #4]
 8003df0:	697b      	ldr	r3, [r7, #20]
 8003df2:	1ad3      	subs	r3, r2, r3
 8003df4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003df6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003df8:	697b      	ldr	r3, [r7, #20]
 8003dfa:	4413      	add	r3, r2
 8003dfc:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  //
  // Update read offset of buffer
  //
  if (NumBytesRead) {
 8003dfe:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003e00:	2b00      	cmp	r3, #0
 8003e02:	d002      	beq.n	8003e0a <SEGGER_RTT_ReadUpBufferNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003e04:	69fb      	ldr	r3, [r7, #28]
 8003e06:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e08:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003e0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003e0c:	4618      	mov	r0, r3
 8003e0e:	3730      	adds	r7, #48	; 0x30
 8003e10:	46bd      	mov	sp, r7
 8003e12:	bd80      	pop	{r7, pc}
 8003e14:	2001a780 	.word	0x2001a780

08003e18 <SEGGER_RTT_ReadNoLock>:
*    BufferSize   Size of the target application buffer.
*
*  Return value
*    Number of bytes that have been read.
*/
unsigned SEGGER_RTT_ReadNoLock(unsigned BufferIndex, void* pData, unsigned BufferSize) {
 8003e18:	b580      	push	{r7, lr}
 8003e1a:	b08c      	sub	sp, #48	; 0x30
 8003e1c:	af00      	add	r7, sp, #0
 8003e1e:	60f8      	str	r0, [r7, #12]
 8003e20:	60b9      	str	r1, [r7, #8]
 8003e22:	607a      	str	r2, [r7, #4]
  unsigned                WrOff;
  unsigned char*          pBuffer;
  SEGGER_RTT_BUFFER_DOWN* pRing;
  volatile char*          pSrc;
  //
  INIT();
 8003e24:	4b3e      	ldr	r3, [pc, #248]	; (8003f20 <SEGGER_RTT_ReadNoLock+0x108>)
 8003e26:	623b      	str	r3, [r7, #32]
 8003e28:	6a3b      	ldr	r3, [r7, #32]
 8003e2a:	781b      	ldrb	r3, [r3, #0]
 8003e2c:	b2db      	uxtb	r3, r3
 8003e2e:	2b00      	cmp	r3, #0
 8003e30:	d101      	bne.n	8003e36 <SEGGER_RTT_ReadNoLock+0x1e>
 8003e32:	f7ff fe4b 	bl	8003acc <_DoInit>
  pRing = (SEGGER_RTT_BUFFER_DOWN*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003e36:	68fa      	ldr	r2, [r7, #12]
 8003e38:	4613      	mov	r3, r2
 8003e3a:	005b      	lsls	r3, r3, #1
 8003e3c:	4413      	add	r3, r2
 8003e3e:	00db      	lsls	r3, r3, #3
 8003e40:	3360      	adds	r3, #96	; 0x60
 8003e42:	4a37      	ldr	r2, [pc, #220]	; (8003f20 <SEGGER_RTT_ReadNoLock+0x108>)
 8003e44:	4413      	add	r3, r2
 8003e46:	61fb      	str	r3, [r7, #28]
  pBuffer = (unsigned char*)pData;
 8003e48:	68bb      	ldr	r3, [r7, #8]
 8003e4a:	627b      	str	r3, [r7, #36]	; 0x24
  RdOff = pRing->RdOff;
 8003e4c:	69fb      	ldr	r3, [r7, #28]
 8003e4e:	691b      	ldr	r3, [r3, #16]
 8003e50:	62bb      	str	r3, [r7, #40]	; 0x28
  WrOff = pRing->WrOff;
 8003e52:	69fb      	ldr	r3, [r7, #28]
 8003e54:	68db      	ldr	r3, [r3, #12]
 8003e56:	61bb      	str	r3, [r7, #24]
  NumBytesRead = 0u;
 8003e58:	2300      	movs	r3, #0
 8003e5a:	62fb      	str	r3, [r7, #44]	; 0x2c
  //
  // Read from current read position to wrap-around of buffer, first
  //
  if (RdOff > WrOff) {
 8003e5c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003e5e:	69bb      	ldr	r3, [r7, #24]
 8003e60:	429a      	cmp	r2, r3
 8003e62:	d92b      	bls.n	8003ebc <SEGGER_RTT_ReadNoLock+0xa4>
    NumBytesRem = pRing->SizeOfBuffer - RdOff;
 8003e64:	69fb      	ldr	r3, [r7, #28]
 8003e66:	689a      	ldr	r2, [r3, #8]
 8003e68:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e6a:	1ad3      	subs	r3, r2, r3
 8003e6c:	617b      	str	r3, [r7, #20]
    NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003e6e:	697a      	ldr	r2, [r7, #20]
 8003e70:	687b      	ldr	r3, [r7, #4]
 8003e72:	4293      	cmp	r3, r2
 8003e74:	bf28      	it	cs
 8003e76:	4613      	movcs	r3, r2
 8003e78:	617b      	str	r3, [r7, #20]
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003e7a:	69fb      	ldr	r3, [r7, #28]
 8003e7c:	685a      	ldr	r2, [r3, #4]
 8003e7e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003e80:	4413      	add	r3, r2
 8003e82:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003e84:	697a      	ldr	r2, [r7, #20]
 8003e86:	6939      	ldr	r1, [r7, #16]
 8003e88:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003e8a:	f001 feb1 	bl	8005bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8003e8e:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003e90:	697b      	ldr	r3, [r7, #20]
 8003e92:	4413      	add	r3, r2
 8003e94:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003e96:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003e98:	697b      	ldr	r3, [r7, #20]
 8003e9a:	4413      	add	r3, r2
 8003e9c:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003e9e:	687a      	ldr	r2, [r7, #4]
 8003ea0:	697b      	ldr	r3, [r7, #20]
 8003ea2:	1ad3      	subs	r3, r2, r3
 8003ea4:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003ea6:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003ea8:	697b      	ldr	r3, [r7, #20]
 8003eaa:	4413      	add	r3, r2
 8003eac:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
    //
    // Handle wrap-around of buffer
    //
    if (RdOff == pRing->SizeOfBuffer) {
 8003eae:	69fb      	ldr	r3, [r7, #28]
 8003eb0:	689b      	ldr	r3, [r3, #8]
 8003eb2:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003eb4:	429a      	cmp	r2, r3
 8003eb6:	d101      	bne.n	8003ebc <SEGGER_RTT_ReadNoLock+0xa4>
      RdOff = 0u;
 8003eb8:	2300      	movs	r3, #0
 8003eba:	62bb      	str	r3, [r7, #40]	; 0x28
    }
  }
  //
  // Read remaining items of buffer
  //
  NumBytesRem = WrOff - RdOff;
 8003ebc:	69ba      	ldr	r2, [r7, #24]
 8003ebe:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003ec0:	1ad3      	subs	r3, r2, r3
 8003ec2:	617b      	str	r3, [r7, #20]
  NumBytesRem = MIN(NumBytesRem, BufferSize);
 8003ec4:	697a      	ldr	r2, [r7, #20]
 8003ec6:	687b      	ldr	r3, [r7, #4]
 8003ec8:	4293      	cmp	r3, r2
 8003eca:	bf28      	it	cs
 8003ecc:	4613      	movcs	r3, r2
 8003ece:	617b      	str	r3, [r7, #20]
  if (NumBytesRem > 0u) {
 8003ed0:	697b      	ldr	r3, [r7, #20]
 8003ed2:	2b00      	cmp	r3, #0
 8003ed4:	d019      	beq.n	8003f0a <SEGGER_RTT_ReadNoLock+0xf2>
    pSrc = (pRing->pBuffer + RdOff) + SEGGER_RTT_UNCACHED_OFF;
 8003ed6:	69fb      	ldr	r3, [r7, #28]
 8003ed8:	685a      	ldr	r2, [r3, #4]
 8003eda:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8003edc:	4413      	add	r3, r2
 8003ede:	613b      	str	r3, [r7, #16]
    RdOff        += NumBytesRem;
    while (NumBytesRem--) {
      *pBuffer++ = *pSrc++;
    };
#else
    SEGGER_RTT_MEMCPY(pBuffer, (void*)pSrc, NumBytesRem);
 8003ee0:	697a      	ldr	r2, [r7, #20]
 8003ee2:	6939      	ldr	r1, [r7, #16]
 8003ee4:	6a78      	ldr	r0, [r7, #36]	; 0x24
 8003ee6:	f001 fe83 	bl	8005bf0 <memcpy>
    NumBytesRead += NumBytesRem;
 8003eea:	6afa      	ldr	r2, [r7, #44]	; 0x2c
 8003eec:	697b      	ldr	r3, [r7, #20]
 8003eee:	4413      	add	r3, r2
 8003ef0:	62fb      	str	r3, [r7, #44]	; 0x2c
    pBuffer      += NumBytesRem;
 8003ef2:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8003ef4:	697b      	ldr	r3, [r7, #20]
 8003ef6:	4413      	add	r3, r2
 8003ef8:	627b      	str	r3, [r7, #36]	; 0x24
    BufferSize   -= NumBytesRem;
 8003efa:	687a      	ldr	r2, [r7, #4]
 8003efc:	697b      	ldr	r3, [r7, #20]
 8003efe:	1ad3      	subs	r3, r2, r3
 8003f00:	607b      	str	r3, [r7, #4]
    RdOff        += NumBytesRem;
 8003f02:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f04:	697b      	ldr	r3, [r7, #20]
 8003f06:	4413      	add	r3, r2
 8003f08:	62bb      	str	r3, [r7, #40]	; 0x28
#endif
  }
  if (NumBytesRead) {
 8003f0a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8003f0c:	2b00      	cmp	r3, #0
 8003f0e:	d002      	beq.n	8003f16 <SEGGER_RTT_ReadNoLock+0xfe>
    pRing->RdOff = RdOff;
 8003f10:	69fb      	ldr	r3, [r7, #28]
 8003f12:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8003f14:	611a      	str	r2, [r3, #16]
  }
  //
  return NumBytesRead;
 8003f16:	6afb      	ldr	r3, [r7, #44]	; 0x2c
}
 8003f18:	4618      	mov	r0, r3
 8003f1a:	3730      	adds	r7, #48	; 0x30
 8003f1c:	46bd      	mov	sp, r7
 8003f1e:	bd80      	pop	{r7, pc}
 8003f20:	2001a780 	.word	0x2001a780

08003f24 <SEGGER_RTT_WriteDownBufferNoLock>:
*        Either by calling SEGGER_RTT_Init() or calling another RTT API function first.
*
*  Additional information
*    This function must not be called when J-Link might also do RTT.
*/
unsigned SEGGER_RTT_WriteDownBufferNoLock(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003f24:	b580      	push	{r7, lr}
 8003f26:	b088      	sub	sp, #32
 8003f28:	af00      	add	r7, sp, #0
 8003f2a:	60f8      	str	r0, [r7, #12]
 8003f2c:	60b9      	str	r1, [r7, #8]
 8003f2e:	607a      	str	r2, [r7, #4]
  SEGGER_RTT_BUFFER_UP*   pRing;
  //
  // Get "to-target" ring buffer.
  // It is save to cast that to a "to-host" buffer. Up and Down buffer differ in volatility of offsets that might be modified by J-Link.
  //
  pData = (const char *)pBuffer;
 8003f30:	68bb      	ldr	r3, [r7, #8]
 8003f32:	61bb      	str	r3, [r7, #24]
  pRing = (SEGGER_RTT_BUFFER_UP*)((char*)&_SEGGER_RTT.aDown[BufferIndex] + SEGGER_RTT_UNCACHED_OFF);  // Access uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8003f34:	68fa      	ldr	r2, [r7, #12]
 8003f36:	4613      	mov	r3, r2
 8003f38:	005b      	lsls	r3, r3, #1
 8003f3a:	4413      	add	r3, r2
 8003f3c:	00db      	lsls	r3, r3, #3
 8003f3e:	3360      	adds	r3, #96	; 0x60
 8003f40:	4a1f      	ldr	r2, [pc, #124]	; (8003fc0 <SEGGER_RTT_WriteDownBufferNoLock+0x9c>)
 8003f42:	4413      	add	r3, r2
 8003f44:	617b      	str	r3, [r7, #20]
  //
  // How we output depends upon the mode...
  //
  switch (pRing->Flags) {
 8003f46:	697b      	ldr	r3, [r7, #20]
 8003f48:	695b      	ldr	r3, [r3, #20]
 8003f4a:	2b02      	cmp	r3, #2
 8003f4c:	d029      	beq.n	8003fa2 <SEGGER_RTT_WriteDownBufferNoLock+0x7e>
 8003f4e:	2b02      	cmp	r3, #2
 8003f50:	d82e      	bhi.n	8003fb0 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
 8003f52:	2b00      	cmp	r3, #0
 8003f54:	d002      	beq.n	8003f5c <SEGGER_RTT_WriteDownBufferNoLock+0x38>
 8003f56:	2b01      	cmp	r3, #1
 8003f58:	d013      	beq.n	8003f82 <SEGGER_RTT_WriteDownBufferNoLock+0x5e>
 8003f5a:	e029      	b.n	8003fb0 <SEGGER_RTT_WriteDownBufferNoLock+0x8c>
  case SEGGER_RTT_MODE_NO_BLOCK_SKIP:
    //
    // If we are in skip mode and there is no space for the whole
    // of this output, don't bother.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003f5c:	6978      	ldr	r0, [r7, #20]
 8003f5e:	f7ff feb2 	bl	8003cc6 <_GetAvailWriteSpace>
 8003f62:	6138      	str	r0, [r7, #16]
    if (Avail < NumBytes) {
 8003f64:	693a      	ldr	r2, [r7, #16]
 8003f66:	687b      	ldr	r3, [r7, #4]
 8003f68:	429a      	cmp	r2, r3
 8003f6a:	d202      	bcs.n	8003f72 <SEGGER_RTT_WriteDownBufferNoLock+0x4e>
      Status = 0u;
 8003f6c:	2300      	movs	r3, #0
 8003f6e:	61fb      	str	r3, [r7, #28]
    } else {
      Status = NumBytes;
      _WriteNoCheck(pRing, pData, NumBytes);
    }
    break;
 8003f70:	e021      	b.n	8003fb6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
      Status = NumBytes;
 8003f72:	687b      	ldr	r3, [r7, #4]
 8003f74:	61fb      	str	r3, [r7, #28]
      _WriteNoCheck(pRing, pData, NumBytes);
 8003f76:	687a      	ldr	r2, [r7, #4]
 8003f78:	69b9      	ldr	r1, [r7, #24]
 8003f7a:	6978      	ldr	r0, [r7, #20]
 8003f7c:	f7ff fe5b 	bl	8003c36 <_WriteNoCheck>
    break;
 8003f80:	e019      	b.n	8003fb6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_NO_BLOCK_TRIM:
    //
    // If we are in trim mode, trim to what we can output without blocking.
    //
    Avail = _GetAvailWriteSpace(pRing);
 8003f82:	6978      	ldr	r0, [r7, #20]
 8003f84:	f7ff fe9f 	bl	8003cc6 <_GetAvailWriteSpace>
 8003f88:	6138      	str	r0, [r7, #16]
    Status = Avail < NumBytes ? Avail : NumBytes;
 8003f8a:	687a      	ldr	r2, [r7, #4]
 8003f8c:	693b      	ldr	r3, [r7, #16]
 8003f8e:	4293      	cmp	r3, r2
 8003f90:	bf28      	it	cs
 8003f92:	4613      	movcs	r3, r2
 8003f94:	61fb      	str	r3, [r7, #28]
    _WriteNoCheck(pRing, pData, Status);
 8003f96:	69fa      	ldr	r2, [r7, #28]
 8003f98:	69b9      	ldr	r1, [r7, #24]
 8003f9a:	6978      	ldr	r0, [r7, #20]
 8003f9c:	f7ff fe4b 	bl	8003c36 <_WriteNoCheck>
    break;
 8003fa0:	e009      	b.n	8003fb6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  case SEGGER_RTT_MODE_BLOCK_IF_FIFO_FULL:
    //
    // If we are in blocking mode, output everything.
    //
    Status = _WriteBlocking(pRing, pData, NumBytes);
 8003fa2:	687a      	ldr	r2, [r7, #4]
 8003fa4:	69b9      	ldr	r1, [r7, #24]
 8003fa6:	6978      	ldr	r0, [r7, #20]
 8003fa8:	f7ff fde8 	bl	8003b7c <_WriteBlocking>
 8003fac:	61f8      	str	r0, [r7, #28]
    break;
 8003fae:	e002      	b.n	8003fb6 <SEGGER_RTT_WriteDownBufferNoLock+0x92>
  default:
    Status = 0u;
 8003fb0:	2300      	movs	r3, #0
 8003fb2:	61fb      	str	r3, [r7, #28]
    break;
 8003fb4:	bf00      	nop
  }
  //
  // Finish up.
  //
  return Status;
 8003fb6:	69fb      	ldr	r3, [r7, #28]
}
 8003fb8:	4618      	mov	r0, r3
 8003fba:	3720      	adds	r7, #32
 8003fbc:	46bd      	mov	sp, r7
 8003fbe:	bd80      	pop	{r7, pc}
 8003fc0:	2001a780 	.word	0x2001a780

08003fc4 <SEGGER_RTT_WriteDownBuffer>:
*    This function locks against all other RTT operations. I.e. during
*    the write operation, writing from the application is also locked.
*    If only one consumer writes to the down buffer, 
*    call SEGGER_RTT_WriteDownBufferNoLock() instead.
*/
unsigned SEGGER_RTT_WriteDownBuffer(unsigned BufferIndex, const void* pBuffer, unsigned NumBytes) {
 8003fc4:	b580      	push	{r7, lr}
 8003fc6:	b088      	sub	sp, #32
 8003fc8:	af00      	add	r7, sp, #0
 8003fca:	60f8      	str	r0, [r7, #12]
 8003fcc:	60b9      	str	r1, [r7, #8]
 8003fce:	607a      	str	r2, [r7, #4]
  unsigned Status;

  INIT();
 8003fd0:	4b0e      	ldr	r3, [pc, #56]	; (800400c <SEGGER_RTT_WriteDownBuffer+0x48>)
 8003fd2:	61fb      	str	r3, [r7, #28]
 8003fd4:	69fb      	ldr	r3, [r7, #28]
 8003fd6:	781b      	ldrb	r3, [r3, #0]
 8003fd8:	b2db      	uxtb	r3, r3
 8003fda:	2b00      	cmp	r3, #0
 8003fdc:	d101      	bne.n	8003fe2 <SEGGER_RTT_WriteDownBuffer+0x1e>
 8003fde:	f7ff fd75 	bl	8003acc <_DoInit>
  SEGGER_RTT_LOCK();
 8003fe2:	f3ef 8311 	mrs	r3, BASEPRI
 8003fe6:	f04f 0120 	mov.w	r1, #32
 8003fea:	f381 8811 	msr	BASEPRI, r1
 8003fee:	61bb      	str	r3, [r7, #24]
  Status = SEGGER_RTT_WriteDownBufferNoLock(BufferIndex, pBuffer, NumBytes);  // Call the non-locking write function
 8003ff0:	687a      	ldr	r2, [r7, #4]
 8003ff2:	68b9      	ldr	r1, [r7, #8]
 8003ff4:	68f8      	ldr	r0, [r7, #12]
 8003ff6:	f7ff ff95 	bl	8003f24 <SEGGER_RTT_WriteDownBufferNoLock>
 8003ffa:	6178      	str	r0, [r7, #20]
  SEGGER_RTT_UNLOCK();
 8003ffc:	69bb      	ldr	r3, [r7, #24]
 8003ffe:	f383 8811 	msr	BASEPRI, r3
  return Status;
 8004002:	697b      	ldr	r3, [r7, #20]
}
 8004004:	4618      	mov	r0, r3
 8004006:	3720      	adds	r7, #32
 8004008:	46bd      	mov	sp, r7
 800400a:	bd80      	pop	{r7, pc}
 800400c:	2001a780 	.word	0x2001a780

08004010 <SEGGER_RTT_AllocUpBuffer>:
*
*  Return value
*    >= 0 - O.K. Buffer Index
*     < 0 - Error
*/
int SEGGER_RTT_AllocUpBuffer(const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004010:	b580      	push	{r7, lr}
 8004012:	b088      	sub	sp, #32
 8004014:	af00      	add	r7, sp, #0
 8004016:	60f8      	str	r0, [r7, #12]
 8004018:	60b9      	str	r1, [r7, #8]
 800401a:	607a      	str	r2, [r7, #4]
 800401c:	603b      	str	r3, [r7, #0]
  int BufferIndex;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 800401e:	4b3d      	ldr	r3, [pc, #244]	; (8004114 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004020:	61bb      	str	r3, [r7, #24]
 8004022:	69bb      	ldr	r3, [r7, #24]
 8004024:	781b      	ldrb	r3, [r3, #0]
 8004026:	b2db      	uxtb	r3, r3
 8004028:	2b00      	cmp	r3, #0
 800402a:	d101      	bne.n	8004030 <SEGGER_RTT_AllocUpBuffer+0x20>
 800402c:	f7ff fd4e 	bl	8003acc <_DoInit>
  SEGGER_RTT_LOCK();
 8004030:	f3ef 8311 	mrs	r3, BASEPRI
 8004034:	f04f 0120 	mov.w	r1, #32
 8004038:	f381 8811 	msr	BASEPRI, r1
 800403c:	617b      	str	r3, [r7, #20]
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 800403e:	4b35      	ldr	r3, [pc, #212]	; (8004114 <SEGGER_RTT_AllocUpBuffer+0x104>)
 8004040:	613b      	str	r3, [r7, #16]
  BufferIndex = 0;
 8004042:	2300      	movs	r3, #0
 8004044:	61fb      	str	r3, [r7, #28]
  do {
    if (pRTTCB->aUp[BufferIndex].pBuffer == NULL) {
 8004046:	6939      	ldr	r1, [r7, #16]
 8004048:	69fb      	ldr	r3, [r7, #28]
 800404a:	1c5a      	adds	r2, r3, #1
 800404c:	4613      	mov	r3, r2
 800404e:	005b      	lsls	r3, r3, #1
 8004050:	4413      	add	r3, r2
 8004052:	00db      	lsls	r3, r3, #3
 8004054:	440b      	add	r3, r1
 8004056:	3304      	adds	r3, #4
 8004058:	681b      	ldr	r3, [r3, #0]
 800405a:	2b00      	cmp	r3, #0
 800405c:	d008      	beq.n	8004070 <SEGGER_RTT_AllocUpBuffer+0x60>
      break;
    }
    BufferIndex++;
 800405e:	69fb      	ldr	r3, [r7, #28]
 8004060:	3301      	adds	r3, #1
 8004062:	61fb      	str	r3, [r7, #28]
  } while (BufferIndex < pRTTCB->MaxNumUpBuffers);
 8004064:	693b      	ldr	r3, [r7, #16]
 8004066:	691b      	ldr	r3, [r3, #16]
 8004068:	69fa      	ldr	r2, [r7, #28]
 800406a:	429a      	cmp	r2, r3
 800406c:	dbeb      	blt.n	8004046 <SEGGER_RTT_AllocUpBuffer+0x36>
 800406e:	e000      	b.n	8004072 <SEGGER_RTT_AllocUpBuffer+0x62>
      break;
 8004070:	bf00      	nop
  if (BufferIndex < pRTTCB->MaxNumUpBuffers) {
 8004072:	693b      	ldr	r3, [r7, #16]
 8004074:	691b      	ldr	r3, [r3, #16]
 8004076:	69fa      	ldr	r2, [r7, #28]
 8004078:	429a      	cmp	r2, r3
 800407a:	da3f      	bge.n	80040fc <SEGGER_RTT_AllocUpBuffer+0xec>
    pRTTCB->aUp[BufferIndex].sName        = sName;
 800407c:	6939      	ldr	r1, [r7, #16]
 800407e:	69fb      	ldr	r3, [r7, #28]
 8004080:	1c5a      	adds	r2, r3, #1
 8004082:	4613      	mov	r3, r2
 8004084:	005b      	lsls	r3, r3, #1
 8004086:	4413      	add	r3, r2
 8004088:	00db      	lsls	r3, r3, #3
 800408a:	440b      	add	r3, r1
 800408c:	68fa      	ldr	r2, [r7, #12]
 800408e:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].pBuffer      = (char*)pBuffer;
 8004090:	6939      	ldr	r1, [r7, #16]
 8004092:	69fb      	ldr	r3, [r7, #28]
 8004094:	1c5a      	adds	r2, r3, #1
 8004096:	4613      	mov	r3, r2
 8004098:	005b      	lsls	r3, r3, #1
 800409a:	4413      	add	r3, r2
 800409c:	00db      	lsls	r3, r3, #3
 800409e:	440b      	add	r3, r1
 80040a0:	3304      	adds	r3, #4
 80040a2:	68ba      	ldr	r2, [r7, #8]
 80040a4:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].SizeOfBuffer = BufferSize;
 80040a6:	6939      	ldr	r1, [r7, #16]
 80040a8:	69fa      	ldr	r2, [r7, #28]
 80040aa:	4613      	mov	r3, r2
 80040ac:	005b      	lsls	r3, r3, #1
 80040ae:	4413      	add	r3, r2
 80040b0:	00db      	lsls	r3, r3, #3
 80040b2:	440b      	add	r3, r1
 80040b4:	3320      	adds	r3, #32
 80040b6:	687a      	ldr	r2, [r7, #4]
 80040b8:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].RdOff        = 0u;
 80040ba:	6939      	ldr	r1, [r7, #16]
 80040bc:	69fa      	ldr	r2, [r7, #28]
 80040be:	4613      	mov	r3, r2
 80040c0:	005b      	lsls	r3, r3, #1
 80040c2:	4413      	add	r3, r2
 80040c4:	00db      	lsls	r3, r3, #3
 80040c6:	440b      	add	r3, r1
 80040c8:	3328      	adds	r3, #40	; 0x28
 80040ca:	2200      	movs	r2, #0
 80040cc:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].WrOff        = 0u;
 80040ce:	6939      	ldr	r1, [r7, #16]
 80040d0:	69fa      	ldr	r2, [r7, #28]
 80040d2:	4613      	mov	r3, r2
 80040d4:	005b      	lsls	r3, r3, #1
 80040d6:	4413      	add	r3, r2
 80040d8:	00db      	lsls	r3, r3, #3
 80040da:	440b      	add	r3, r1
 80040dc:	3324      	adds	r3, #36	; 0x24
 80040de:	2200      	movs	r2, #0
 80040e0:	601a      	str	r2, [r3, #0]
    pRTTCB->aUp[BufferIndex].Flags        = Flags;
 80040e2:	6939      	ldr	r1, [r7, #16]
 80040e4:	69fa      	ldr	r2, [r7, #28]
 80040e6:	4613      	mov	r3, r2
 80040e8:	005b      	lsls	r3, r3, #1
 80040ea:	4413      	add	r3, r2
 80040ec:	00db      	lsls	r3, r3, #3
 80040ee:	440b      	add	r3, r1
 80040f0:	332c      	adds	r3, #44	; 0x2c
 80040f2:	683a      	ldr	r2, [r7, #0]
 80040f4:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80040f6:	f3bf 8f5f 	dmb	sy
 80040fa:	e002      	b.n	8004102 <SEGGER_RTT_AllocUpBuffer+0xf2>
  } else {
    BufferIndex = -1;
 80040fc:	f04f 33ff 	mov.w	r3, #4294967295
 8004100:	61fb      	str	r3, [r7, #28]
  }
  SEGGER_RTT_UNLOCK();
 8004102:	697b      	ldr	r3, [r7, #20]
 8004104:	f383 8811 	msr	BASEPRI, r3
  return BufferIndex;
 8004108:	69fb      	ldr	r3, [r7, #28]
}
 800410a:	4618      	mov	r0, r3
 800410c:	3720      	adds	r7, #32
 800410e:	46bd      	mov	sp, r7
 8004110:	bd80      	pop	{r7, pc}
 8004112:	bf00      	nop
 8004114:	2001a780 	.word	0x2001a780

08004118 <SEGGER_RTT_ConfigDownBuffer>:
*  Additional information
*    Buffer 0 is configured on compile-time.
*    May only be called once per buffer.
*    Buffer name and flags can be reconfigured using the appropriate functions.
*/
int SEGGER_RTT_ConfigDownBuffer(unsigned BufferIndex, const char* sName, void* pBuffer, unsigned BufferSize, unsigned Flags) {
 8004118:	b580      	push	{r7, lr}
 800411a:	b088      	sub	sp, #32
 800411c:	af00      	add	r7, sp, #0
 800411e:	60f8      	str	r0, [r7, #12]
 8004120:	60b9      	str	r1, [r7, #8]
 8004122:	607a      	str	r2, [r7, #4]
 8004124:	603b      	str	r3, [r7, #0]
  int r;
  volatile SEGGER_RTT_CB* pRTTCB;

  INIT();
 8004126:	4b33      	ldr	r3, [pc, #204]	; (80041f4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 8004128:	61bb      	str	r3, [r7, #24]
 800412a:	69bb      	ldr	r3, [r7, #24]
 800412c:	781b      	ldrb	r3, [r3, #0]
 800412e:	b2db      	uxtb	r3, r3
 8004130:	2b00      	cmp	r3, #0
 8004132:	d101      	bne.n	8004138 <SEGGER_RTT_ConfigDownBuffer+0x20>
 8004134:	f7ff fcca 	bl	8003acc <_DoInit>
  pRTTCB = (volatile SEGGER_RTT_CB*)((unsigned char*)&_SEGGER_RTT + SEGGER_RTT_UNCACHED_OFF);  // Access RTTCB uncached to make sure we see changes made by the J-Link side and all of our changes go into HW directly
 8004138:	4b2e      	ldr	r3, [pc, #184]	; (80041f4 <SEGGER_RTT_ConfigDownBuffer+0xdc>)
 800413a:	617b      	str	r3, [r7, #20]
  if (BufferIndex < (unsigned)pRTTCB->MaxNumDownBuffers) {
 800413c:	697b      	ldr	r3, [r7, #20]
 800413e:	695b      	ldr	r3, [r3, #20]
 8004140:	461a      	mov	r2, r3
 8004142:	68fb      	ldr	r3, [r7, #12]
 8004144:	4293      	cmp	r3, r2
 8004146:	d24d      	bcs.n	80041e4 <SEGGER_RTT_ConfigDownBuffer+0xcc>
    SEGGER_RTT_LOCK();
 8004148:	f3ef 8311 	mrs	r3, BASEPRI
 800414c:	f04f 0120 	mov.w	r1, #32
 8004150:	f381 8811 	msr	BASEPRI, r1
 8004154:	613b      	str	r3, [r7, #16]
    if (BufferIndex > 0u) {
 8004156:	68fb      	ldr	r3, [r7, #12]
 8004158:	2b00      	cmp	r3, #0
 800415a:	d031      	beq.n	80041c0 <SEGGER_RTT_ConfigDownBuffer+0xa8>
      pRTTCB->aDown[BufferIndex].sName        = sName;
 800415c:	6979      	ldr	r1, [r7, #20]
 800415e:	68fa      	ldr	r2, [r7, #12]
 8004160:	4613      	mov	r3, r2
 8004162:	005b      	lsls	r3, r3, #1
 8004164:	4413      	add	r3, r2
 8004166:	00db      	lsls	r3, r3, #3
 8004168:	440b      	add	r3, r1
 800416a:	3360      	adds	r3, #96	; 0x60
 800416c:	68ba      	ldr	r2, [r7, #8]
 800416e:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].pBuffer      = (char*)pBuffer;
 8004170:	6979      	ldr	r1, [r7, #20]
 8004172:	68fa      	ldr	r2, [r7, #12]
 8004174:	4613      	mov	r3, r2
 8004176:	005b      	lsls	r3, r3, #1
 8004178:	4413      	add	r3, r2
 800417a:	00db      	lsls	r3, r3, #3
 800417c:	440b      	add	r3, r1
 800417e:	3364      	adds	r3, #100	; 0x64
 8004180:	687a      	ldr	r2, [r7, #4]
 8004182:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].SizeOfBuffer = BufferSize;
 8004184:	6979      	ldr	r1, [r7, #20]
 8004186:	68fa      	ldr	r2, [r7, #12]
 8004188:	4613      	mov	r3, r2
 800418a:	005b      	lsls	r3, r3, #1
 800418c:	4413      	add	r3, r2
 800418e:	00db      	lsls	r3, r3, #3
 8004190:	440b      	add	r3, r1
 8004192:	3368      	adds	r3, #104	; 0x68
 8004194:	683a      	ldr	r2, [r7, #0]
 8004196:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].RdOff        = 0u;
 8004198:	6979      	ldr	r1, [r7, #20]
 800419a:	68fa      	ldr	r2, [r7, #12]
 800419c:	4613      	mov	r3, r2
 800419e:	005b      	lsls	r3, r3, #1
 80041a0:	4413      	add	r3, r2
 80041a2:	00db      	lsls	r3, r3, #3
 80041a4:	440b      	add	r3, r1
 80041a6:	3370      	adds	r3, #112	; 0x70
 80041a8:	2200      	movs	r2, #0
 80041aa:	601a      	str	r2, [r3, #0]
      pRTTCB->aDown[BufferIndex].WrOff        = 0u;
 80041ac:	6979      	ldr	r1, [r7, #20]
 80041ae:	68fa      	ldr	r2, [r7, #12]
 80041b0:	4613      	mov	r3, r2
 80041b2:	005b      	lsls	r3, r3, #1
 80041b4:	4413      	add	r3, r2
 80041b6:	00db      	lsls	r3, r3, #3
 80041b8:	440b      	add	r3, r1
 80041ba:	336c      	adds	r3, #108	; 0x6c
 80041bc:	2200      	movs	r2, #0
 80041be:	601a      	str	r2, [r3, #0]
    }
    pRTTCB->aDown[BufferIndex].Flags          = Flags;
 80041c0:	6979      	ldr	r1, [r7, #20]
 80041c2:	68fa      	ldr	r2, [r7, #12]
 80041c4:	4613      	mov	r3, r2
 80041c6:	005b      	lsls	r3, r3, #1
 80041c8:	4413      	add	r3, r2
 80041ca:	00db      	lsls	r3, r3, #3
 80041cc:	440b      	add	r3, r1
 80041ce:	3374      	adds	r3, #116	; 0x74
 80041d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80041d2:	601a      	str	r2, [r3, #0]
    RTT__DMB();                     // Force data write to be complete before writing the <WrOff>, in case CPU is allowed to change the order of memory accesses
 80041d4:	f3bf 8f5f 	dmb	sy
    SEGGER_RTT_UNLOCK();
 80041d8:	693b      	ldr	r3, [r7, #16]
 80041da:	f383 8811 	msr	BASEPRI, r3
    r =  0;
 80041de:	2300      	movs	r3, #0
 80041e0:	61fb      	str	r3, [r7, #28]
 80041e2:	e002      	b.n	80041ea <SEGGER_RTT_ConfigDownBuffer+0xd2>
  } else {
    r = -1;
 80041e4:	f04f 33ff 	mov.w	r3, #4294967295
 80041e8:	61fb      	str	r3, [r7, #28]
  }
  return r;
 80041ea:	69fb      	ldr	r3, [r7, #28]
}
 80041ec:	4618      	mov	r0, r3
 80041ee:	3720      	adds	r7, #32
 80041f0:	46bd      	mov	sp, r7
 80041f2:	bd80      	pop	{r7, pc}
 80041f4:	2001a780 	.word	0x2001a780

080041f8 <_EncodeStr>:
*  Additional information
*    The string is encoded as a count byte followed by the contents
*    of the string.
*    No more than 1 + Limit bytes will be encoded to the payload.
*/
static U8 *_EncodeStr(U8 *pPayload, const char *pText, unsigned int Limit) {
 80041f8:	b480      	push	{r7}
 80041fa:	b087      	sub	sp, #28
 80041fc:	af00      	add	r7, sp, #0
 80041fe:	60f8      	str	r0, [r7, #12]
 8004200:	60b9      	str	r1, [r7, #8]
 8004202:	607a      	str	r2, [r7, #4]
  unsigned int n;
  unsigned int Len;
  //
  // Compute string len
  //
  Len = 0;
 8004204:	2300      	movs	r3, #0
 8004206:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004208:	e002      	b.n	8004210 <_EncodeStr+0x18>
    Len++;
 800420a:	693b      	ldr	r3, [r7, #16]
 800420c:	3301      	adds	r3, #1
 800420e:	613b      	str	r3, [r7, #16]
  while(*(pText + Len) != 0) {
 8004210:	68ba      	ldr	r2, [r7, #8]
 8004212:	693b      	ldr	r3, [r7, #16]
 8004214:	4413      	add	r3, r2
 8004216:	781b      	ldrb	r3, [r3, #0]
 8004218:	2b00      	cmp	r3, #0
 800421a:	d1f6      	bne.n	800420a <_EncodeStr+0x12>
  }
  if (Len > Limit) {
 800421c:	693a      	ldr	r2, [r7, #16]
 800421e:	687b      	ldr	r3, [r7, #4]
 8004220:	429a      	cmp	r2, r3
 8004222:	d901      	bls.n	8004228 <_EncodeStr+0x30>
    Len = Limit;
 8004224:	687b      	ldr	r3, [r7, #4]
 8004226:	613b      	str	r3, [r7, #16]
  }
  //
  // Write Len
  //
  if (Len < 255)  {
 8004228:	693b      	ldr	r3, [r7, #16]
 800422a:	2bfe      	cmp	r3, #254	; 0xfe
 800422c:	d806      	bhi.n	800423c <_EncodeStr+0x44>
    *pPayload++ = Len; 
 800422e:	68fb      	ldr	r3, [r7, #12]
 8004230:	1c5a      	adds	r2, r3, #1
 8004232:	60fa      	str	r2, [r7, #12]
 8004234:	693a      	ldr	r2, [r7, #16]
 8004236:	b2d2      	uxtb	r2, r2
 8004238:	701a      	strb	r2, [r3, #0]
 800423a:	e011      	b.n	8004260 <_EncodeStr+0x68>
  } else {
    *pPayload++ = 255;
 800423c:	68fb      	ldr	r3, [r7, #12]
 800423e:	1c5a      	adds	r2, r3, #1
 8004240:	60fa      	str	r2, [r7, #12]
 8004242:	22ff      	movs	r2, #255	; 0xff
 8004244:	701a      	strb	r2, [r3, #0]
    *pPayload++ = (Len & 255);
 8004246:	68fb      	ldr	r3, [r7, #12]
 8004248:	1c5a      	adds	r2, r3, #1
 800424a:	60fa      	str	r2, [r7, #12]
 800424c:	693a      	ldr	r2, [r7, #16]
 800424e:	b2d2      	uxtb	r2, r2
 8004250:	701a      	strb	r2, [r3, #0]
    *pPayload++ = ((Len >> 8) & 255);
 8004252:	693b      	ldr	r3, [r7, #16]
 8004254:	0a19      	lsrs	r1, r3, #8
 8004256:	68fb      	ldr	r3, [r7, #12]
 8004258:	1c5a      	adds	r2, r3, #1
 800425a:	60fa      	str	r2, [r7, #12]
 800425c:	b2ca      	uxtb	r2, r1
 800425e:	701a      	strb	r2, [r3, #0]
  }
  //
  // copy string
  //
  n = 0;
 8004260:	2300      	movs	r3, #0
 8004262:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 8004264:	e00a      	b.n	800427c <_EncodeStr+0x84>
    *pPayload++ = *pText++;
 8004266:	68ba      	ldr	r2, [r7, #8]
 8004268:	1c53      	adds	r3, r2, #1
 800426a:	60bb      	str	r3, [r7, #8]
 800426c:	68fb      	ldr	r3, [r7, #12]
 800426e:	1c59      	adds	r1, r3, #1
 8004270:	60f9      	str	r1, [r7, #12]
 8004272:	7812      	ldrb	r2, [r2, #0]
 8004274:	701a      	strb	r2, [r3, #0]
    n++;
 8004276:	697b      	ldr	r3, [r7, #20]
 8004278:	3301      	adds	r3, #1
 800427a:	617b      	str	r3, [r7, #20]
  while (n < Len) {
 800427c:	697a      	ldr	r2, [r7, #20]
 800427e:	693b      	ldr	r3, [r7, #16]
 8004280:	429a      	cmp	r2, r3
 8004282:	d3f0      	bcc.n	8004266 <_EncodeStr+0x6e>
  }
  return pPayload;
 8004284:	68fb      	ldr	r3, [r7, #12]
}
 8004286:	4618      	mov	r0, r3
 8004288:	371c      	adds	r7, #28
 800428a:	46bd      	mov	sp, r7
 800428c:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004290:	4770      	bx	lr

08004292 <_PreparePacket>:
*  Additional information
*    The payload length and evnetId are not initialized.
*    PreparePacket only reserves space for them and they are
*    computed and filled in by the sending function.
*/
static U8* _PreparePacket(U8* pPacket) {
 8004292:	b480      	push	{r7}
 8004294:	b083      	sub	sp, #12
 8004296:	af00      	add	r7, sp, #0
 8004298:	6078      	str	r0, [r7, #4]
  return pPacket + 4;
 800429a:	687b      	ldr	r3, [r7, #4]
 800429c:	3304      	adds	r3, #4
}
 800429e:	4618      	mov	r0, r3
 80042a0:	370c      	adds	r7, #12
 80042a2:	46bd      	mov	sp, r7
 80042a4:	f85d 7b04 	ldr.w	r7, [sp], #4
 80042a8:	4770      	bx	lr
	...

080042ac <_HandleIncomingPacket>:
*    This function is called each time after sending a packet.
*    Processing incoming packets is done asynchronous. SystemView might
*    already have sent event packets after the host has sent a command.
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static void _HandleIncomingPacket(void) {
 80042ac:	b580      	push	{r7, lr}
 80042ae:	b082      	sub	sp, #8
 80042b0:	af00      	add	r7, sp, #0
  U8  Cmd;
  int Status;
  //
  Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 80042b2:	4b36      	ldr	r3, [pc, #216]	; (800438c <_HandleIncomingPacket+0xe0>)
 80042b4:	7e1b      	ldrb	r3, [r3, #24]
 80042b6:	4618      	mov	r0, r3
 80042b8:	1cfb      	adds	r3, r7, #3
 80042ba:	2201      	movs	r2, #1
 80042bc:	4619      	mov	r1, r3
 80042be:	f7ff fdab 	bl	8003e18 <SEGGER_RTT_ReadNoLock>
 80042c2:	4603      	mov	r3, r0
 80042c4:	607b      	str	r3, [r7, #4]
  if (Status > 0) {
 80042c6:	687b      	ldr	r3, [r7, #4]
 80042c8:	2b00      	cmp	r3, #0
 80042ca:	dd54      	ble.n	8004376 <_HandleIncomingPacket+0xca>
    switch (Cmd) {
 80042cc:	78fb      	ldrb	r3, [r7, #3]
 80042ce:	2b80      	cmp	r3, #128	; 0x80
 80042d0:	d032      	beq.n	8004338 <_HandleIncomingPacket+0x8c>
 80042d2:	2b80      	cmp	r3, #128	; 0x80
 80042d4:	dc42      	bgt.n	800435c <_HandleIncomingPacket+0xb0>
 80042d6:	2b07      	cmp	r3, #7
 80042d8:	dc16      	bgt.n	8004308 <_HandleIncomingPacket+0x5c>
 80042da:	2b00      	cmp	r3, #0
 80042dc:	dd3e      	ble.n	800435c <_HandleIncomingPacket+0xb0>
 80042de:	3b01      	subs	r3, #1
 80042e0:	2b06      	cmp	r3, #6
 80042e2:	d83b      	bhi.n	800435c <_HandleIncomingPacket+0xb0>
 80042e4:	a201      	add	r2, pc, #4	; (adr r2, 80042ec <_HandleIncomingPacket+0x40>)
 80042e6:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 80042ea:	bf00      	nop
 80042ec:	0800430f 	.word	0x0800430f
 80042f0:	08004315 	.word	0x08004315
 80042f4:	0800431b 	.word	0x0800431b
 80042f8:	08004321 	.word	0x08004321
 80042fc:	08004327 	.word	0x08004327
 8004300:	0800432d 	.word	0x0800432d
 8004304:	08004333 	.word	0x08004333
 8004308:	2b7f      	cmp	r3, #127	; 0x7f
 800430a:	d036      	beq.n	800437a <_HandleIncomingPacket+0xce>
 800430c:	e026      	b.n	800435c <_HandleIncomingPacket+0xb0>
    case SEGGER_SYSVIEW_COMMAND_ID_START:
      SEGGER_SYSVIEW_Start();
 800430e:	f000 fe3d 	bl	8004f8c <SEGGER_SYSVIEW_Start>
      break;
 8004312:	e037      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_STOP:
      SEGGER_SYSVIEW_Stop();
 8004314:	f000 fef6 	bl	8005104 <SEGGER_SYSVIEW_Stop>
      break;
 8004318:	e034      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSTIME:
      SEGGER_SYSVIEW_RecordSystime();
 800431a:	f001 f8cf 	bl	80054bc <SEGGER_SYSVIEW_RecordSystime>
      break;
 800431e:	e031      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_TASKLIST:
      SEGGER_SYSVIEW_SendTaskList();
 8004320:	f001 f894 	bl	800544c <SEGGER_SYSVIEW_SendTaskList>
      break;
 8004324:	e02e      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_SYSDESC:
      SEGGER_SYSVIEW_GetSysDesc();
 8004326:	f000 ff13 	bl	8005150 <SEGGER_SYSVIEW_GetSysDesc>
      break;
 800432a:	e02b      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_NUMMODULES:
      SEGGER_SYSVIEW_SendNumModules();
 800432c:	f001 fb52 	bl	80059d4 <SEGGER_SYSVIEW_SendNumModules>
      break;
 8004330:	e028      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULEDESC:
      SEGGER_SYSVIEW_SendModuleDescription();
 8004332:	f001 fb31 	bl	8005998 <SEGGER_SYSVIEW_SendModuleDescription>
      break;
 8004336:	e025      	b.n	8004384 <_HandleIncomingPacket+0xd8>
    case SEGGER_SYSVIEW_COMMAND_ID_GET_MODULE:
      Status = SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004338:	4b14      	ldr	r3, [pc, #80]	; (800438c <_HandleIncomingPacket+0xe0>)
 800433a:	7e1b      	ldrb	r3, [r3, #24]
 800433c:	4618      	mov	r0, r3
 800433e:	1cfb      	adds	r3, r7, #3
 8004340:	2201      	movs	r2, #1
 8004342:	4619      	mov	r1, r3
 8004344:	f7ff fd68 	bl	8003e18 <SEGGER_RTT_ReadNoLock>
 8004348:	4603      	mov	r3, r0
 800434a:	607b      	str	r3, [r7, #4]
      if (Status > 0) {
 800434c:	687b      	ldr	r3, [r7, #4]
 800434e:	2b00      	cmp	r3, #0
 8004350:	dd15      	ble.n	800437e <_HandleIncomingPacket+0xd2>
        SEGGER_SYSVIEW_SendModule(Cmd);
 8004352:	78fb      	ldrb	r3, [r7, #3]
 8004354:	4618      	mov	r0, r3
 8004356:	f001 fa9f 	bl	8005898 <SEGGER_SYSVIEW_SendModule>
      }
      break;
 800435a:	e010      	b.n	800437e <_HandleIncomingPacket+0xd2>
    case SEGGER_SYSVIEW_COMMAND_ID_HEARTBEAT:
      break;
    default:
      if (Cmd >= 128) { // Unknown extended command. Dummy read its parameter.
 800435c:	78fb      	ldrb	r3, [r7, #3]
 800435e:	b25b      	sxtb	r3, r3
 8004360:	2b00      	cmp	r3, #0
 8004362:	da0e      	bge.n	8004382 <_HandleIncomingPacket+0xd6>
        SEGGER_RTT_ReadNoLock(CHANNEL_ID_DOWN, &Cmd, 1);
 8004364:	4b09      	ldr	r3, [pc, #36]	; (800438c <_HandleIncomingPacket+0xe0>)
 8004366:	7e1b      	ldrb	r3, [r3, #24]
 8004368:	4618      	mov	r0, r3
 800436a:	1cfb      	adds	r3, r7, #3
 800436c:	2201      	movs	r2, #1
 800436e:	4619      	mov	r1, r3
 8004370:	f7ff fd52 	bl	8003e18 <SEGGER_RTT_ReadNoLock>
      }
      break;
 8004374:	e005      	b.n	8004382 <_HandleIncomingPacket+0xd6>
    }
  }
 8004376:	bf00      	nop
 8004378:	e004      	b.n	8004384 <_HandleIncomingPacket+0xd8>
      break;
 800437a:	bf00      	nop
 800437c:	e002      	b.n	8004384 <_HandleIncomingPacket+0xd8>
      break;
 800437e:	bf00      	nop
 8004380:	e000      	b.n	8004384 <_HandleIncomingPacket+0xd8>
      break;
 8004382:	bf00      	nop
}
 8004384:	bf00      	nop
 8004386:	3708      	adds	r7, #8
 8004388:	46bd      	mov	sp, r7
 800438a:	bd80      	pop	{r7, pc}
 800438c:	2001a628 	.word	0x2001a628

08004390 <_TrySendOverflowPacket>:
*    !=0:  Success, Message sent (stored in RTT-Buffer)
*    ==0:  Buffer full, Message *NOT* stored
*
*/
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
static int _TrySendOverflowPacket(void) {
 8004390:	b580      	push	{r7, lr}
 8004392:	b08c      	sub	sp, #48	; 0x30
 8004394:	af00      	add	r7, sp, #0
  I32 Delta;
  int Status;
  U8  aPacket[11];
  U8* pPayload;

  aPacket[0] = SYSVIEW_EVTID_OVERFLOW;      // 1
 8004396:	2301      	movs	r3, #1
 8004398:	713b      	strb	r3, [r7, #4]
  pPayload   = &aPacket[1];
 800439a:	1d3b      	adds	r3, r7, #4
 800439c:	3301      	adds	r3, #1
 800439e:	61fb      	str	r3, [r7, #28]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.DropCount);
 80043a0:	69fb      	ldr	r3, [r7, #28]
 80043a2:	62fb      	str	r3, [r7, #44]	; 0x2c
 80043a4:	4b32      	ldr	r3, [pc, #200]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 80043a6:	695b      	ldr	r3, [r3, #20]
 80043a8:	62bb      	str	r3, [r7, #40]	; 0x28
 80043aa:	e00b      	b.n	80043c4 <_TrySendOverflowPacket+0x34>
 80043ac:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043ae:	b2da      	uxtb	r2, r3
 80043b0:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043b2:	1c59      	adds	r1, r3, #1
 80043b4:	62f9      	str	r1, [r7, #44]	; 0x2c
 80043b6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80043ba:	b2d2      	uxtb	r2, r2
 80043bc:	701a      	strb	r2, [r3, #0]
 80043be:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c0:	09db      	lsrs	r3, r3, #7
 80043c2:	62bb      	str	r3, [r7, #40]	; 0x28
 80043c4:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80043c6:	2b7f      	cmp	r3, #127	; 0x7f
 80043c8:	d8f0      	bhi.n	80043ac <_TrySendOverflowPacket+0x1c>
 80043ca:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043cc:	1c5a      	adds	r2, r3, #1
 80043ce:	62fa      	str	r2, [r7, #44]	; 0x2c
 80043d0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80043d2:	b2d2      	uxtb	r2, r2
 80043d4:	701a      	strb	r2, [r3, #0]
 80043d6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80043d8:	61fb      	str	r3, [r7, #28]
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 80043da:	4b26      	ldr	r3, [pc, #152]	; (8004474 <_TrySendOverflowPacket+0xe4>)
 80043dc:	681b      	ldr	r3, [r3, #0]
 80043de:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 80043e0:	4b23      	ldr	r3, [pc, #140]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 80043e2:	68db      	ldr	r3, [r3, #12]
 80043e4:	69ba      	ldr	r2, [r7, #24]
 80043e6:	1ad3      	subs	r3, r2, r3
 80043e8:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pPayload, Delta);
 80043ea:	69fb      	ldr	r3, [r7, #28]
 80043ec:	627b      	str	r3, [r7, #36]	; 0x24
 80043ee:	697b      	ldr	r3, [r7, #20]
 80043f0:	623b      	str	r3, [r7, #32]
 80043f2:	e00b      	b.n	800440c <_TrySendOverflowPacket+0x7c>
 80043f4:	6a3b      	ldr	r3, [r7, #32]
 80043f6:	b2da      	uxtb	r2, r3
 80043f8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80043fa:	1c59      	adds	r1, r3, #1
 80043fc:	6279      	str	r1, [r7, #36]	; 0x24
 80043fe:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004402:	b2d2      	uxtb	r2, r2
 8004404:	701a      	strb	r2, [r3, #0]
 8004406:	6a3b      	ldr	r3, [r7, #32]
 8004408:	09db      	lsrs	r3, r3, #7
 800440a:	623b      	str	r3, [r7, #32]
 800440c:	6a3b      	ldr	r3, [r7, #32]
 800440e:	2b7f      	cmp	r3, #127	; 0x7f
 8004410:	d8f0      	bhi.n	80043f4 <_TrySendOverflowPacket+0x64>
 8004412:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004414:	1c5a      	adds	r2, r3, #1
 8004416:	627a      	str	r2, [r7, #36]	; 0x24
 8004418:	6a3a      	ldr	r2, [r7, #32]
 800441a:	b2d2      	uxtb	r2, r2
 800441c:	701a      	strb	r2, [r3, #0]
 800441e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004420:	61fb      	str	r3, [r7, #28]
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, aPacket, pPayload - aPacket);
 8004422:	4b13      	ldr	r3, [pc, #76]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 8004424:	785b      	ldrb	r3, [r3, #1]
 8004426:	4618      	mov	r0, r3
 8004428:	1d3b      	adds	r3, r7, #4
 800442a:	69fa      	ldr	r2, [r7, #28]
 800442c:	1ad3      	subs	r3, r2, r3
 800442e:	461a      	mov	r2, r3
 8004430:	1d3b      	adds	r3, r7, #4
 8004432:	4619      	mov	r1, r3
 8004434:	f7fb fecc 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 8004438:	4603      	mov	r3, r0
 800443a:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pPayload - aPacket);
 800443c:	f7ff fabc 	bl	80039b8 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 8004440:	693b      	ldr	r3, [r7, #16]
 8004442:	2b00      	cmp	r3, #0
 8004444:	d009      	beq.n	800445a <_TrySendOverflowPacket+0xca>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 8004446:	4a0a      	ldr	r2, [pc, #40]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 8004448:	69bb      	ldr	r3, [r7, #24]
 800444a:	60d3      	str	r3, [r2, #12]
    _SYSVIEW_Globals.EnableState--; // EnableState has been 2, will be 1. Always.
 800444c:	4b08      	ldr	r3, [pc, #32]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 800444e:	781b      	ldrb	r3, [r3, #0]
 8004450:	3b01      	subs	r3, #1
 8004452:	b2da      	uxtb	r2, r3
 8004454:	4b06      	ldr	r3, [pc, #24]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 8004456:	701a      	strb	r2, [r3, #0]
 8004458:	e004      	b.n	8004464 <_TrySendOverflowPacket+0xd4>
  } else {
    _SYSVIEW_Globals.DropCount++;
 800445a:	4b05      	ldr	r3, [pc, #20]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 800445c:	695b      	ldr	r3, [r3, #20]
 800445e:	3301      	adds	r3, #1
 8004460:	4a03      	ldr	r2, [pc, #12]	; (8004470 <_TrySendOverflowPacket+0xe0>)
 8004462:	6153      	str	r3, [r2, #20]
  }
  //
  return Status;
 8004464:	693b      	ldr	r3, [r7, #16]
}
 8004466:	4618      	mov	r0, r3
 8004468:	3730      	adds	r7, #48	; 0x30
 800446a:	46bd      	mov	sp, r7
 800446c:	bd80      	pop	{r7, pc}
 800446e:	bf00      	nop
 8004470:	2001a628 	.word	0x2001a628
 8004474:	e0001004 	.word	0xe0001004

08004478 <_SendPacket>:
*                   There must be at least 4 bytes free to prepend Id and Length.
*    pEndPacket   - Pointer to end of packet payload.
*    EventId      - Id of the event to send.
*
*/
static void _SendPacket(U8* pStartPacket, U8* pEndPacket, unsigned int EventId) {
 8004478:	b580      	push	{r7, lr}
 800447a:	b08a      	sub	sp, #40	; 0x28
 800447c:	af00      	add	r7, sp, #0
 800447e:	60f8      	str	r0, [r7, #12]
 8004480:	60b9      	str	r1, [r7, #8]
 8004482:	607a      	str	r2, [r7, #4]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
  if (_SYSVIEW_Globals.EnableState == 0) {
    goto SendDone;
  }
#else
  if (_SYSVIEW_Globals.EnableState == 1) {  // Enabled, no dropped packets remaining
 8004484:	4b6d      	ldr	r3, [pc, #436]	; (800463c <_SendPacket+0x1c4>)
 8004486:	781b      	ldrb	r3, [r3, #0]
 8004488:	2b01      	cmp	r3, #1
 800448a:	d010      	beq.n	80044ae <_SendPacket+0x36>
    goto Send;
  }
  if (_SYSVIEW_Globals.EnableState == 0) {
 800448c:	4b6b      	ldr	r3, [pc, #428]	; (800463c <_SendPacket+0x1c4>)
 800448e:	781b      	ldrb	r3, [r3, #0]
 8004490:	2b00      	cmp	r3, #0
 8004492:	f000 80a5 	beq.w	80045e0 <_SendPacket+0x168>
  //
  // Handle buffer full situations:
  // Have packets been dropped before because buffer was full?
  // In this case try to send and overflow packet.
  //
  if (_SYSVIEW_Globals.EnableState == 2) {
 8004496:	4b69      	ldr	r3, [pc, #420]	; (800463c <_SendPacket+0x1c4>)
 8004498:	781b      	ldrb	r3, [r3, #0]
 800449a:	2b02      	cmp	r3, #2
 800449c:	d109      	bne.n	80044b2 <_SendPacket+0x3a>
    _TrySendOverflowPacket();
 800449e:	f7ff ff77 	bl	8004390 <_TrySendOverflowPacket>
    if (_SYSVIEW_Globals.EnableState != 1) {
 80044a2:	4b66      	ldr	r3, [pc, #408]	; (800463c <_SendPacket+0x1c4>)
 80044a4:	781b      	ldrb	r3, [r3, #0]
 80044a6:	2b01      	cmp	r3, #1
 80044a8:	f040 809c 	bne.w	80045e4 <_SendPacket+0x16c>
      goto SendDone;
    }
  }
Send:
 80044ac:	e001      	b.n	80044b2 <_SendPacket+0x3a>
    goto Send;
 80044ae:	bf00      	nop
 80044b0:	e000      	b.n	80044b4 <_SendPacket+0x3c>
Send:
 80044b2:	bf00      	nop
#endif
  //
  // Check if event is disabled from being recorded.
  //
  if (EventId < 32) {
 80044b4:	687b      	ldr	r3, [r7, #4]
 80044b6:	2b1f      	cmp	r3, #31
 80044b8:	d809      	bhi.n	80044ce <_SendPacket+0x56>
    if (_SYSVIEW_Globals.DisabledEvents & ((U32)1u << EventId)) {
 80044ba:	4b60      	ldr	r3, [pc, #384]	; (800463c <_SendPacket+0x1c4>)
 80044bc:	69da      	ldr	r2, [r3, #28]
 80044be:	687b      	ldr	r3, [r7, #4]
 80044c0:	fa22 f303 	lsr.w	r3, r2, r3
 80044c4:	f003 0301 	and.w	r3, r3, #1
 80044c8:	2b00      	cmp	r3, #0
 80044ca:	f040 808d 	bne.w	80045e8 <_SendPacket+0x170>
  //
  // Prepare actual packet.
  // If it is a known packet, prepend eventId only,
  // otherwise prepend packet length and eventId.
  //
  if (EventId < 24) {
 80044ce:	687b      	ldr	r3, [r7, #4]
 80044d0:	2b17      	cmp	r3, #23
 80044d2:	d807      	bhi.n	80044e4 <_SendPacket+0x6c>
    *--pStartPacket = EventId;
 80044d4:	68fb      	ldr	r3, [r7, #12]
 80044d6:	3b01      	subs	r3, #1
 80044d8:	60fb      	str	r3, [r7, #12]
 80044da:	687b      	ldr	r3, [r7, #4]
 80044dc:	b2da      	uxtb	r2, r3
 80044de:	68fb      	ldr	r3, [r7, #12]
 80044e0:	701a      	strb	r2, [r3, #0]
 80044e2:	e03d      	b.n	8004560 <_SendPacket+0xe8>
  } else {
    NumBytes = pEndPacket - pStartPacket;
 80044e4:	68ba      	ldr	r2, [r7, #8]
 80044e6:	68fb      	ldr	r3, [r7, #12]
 80044e8:	1ad3      	subs	r3, r2, r3
 80044ea:	61fb      	str	r3, [r7, #28]
    if (NumBytes > 127) {
 80044ec:	69fb      	ldr	r3, [r7, #28]
 80044ee:	2b7f      	cmp	r3, #127	; 0x7f
 80044f0:	d912      	bls.n	8004518 <_SendPacket+0xa0>
      *--pStartPacket = (NumBytes >> 7);
 80044f2:	69fb      	ldr	r3, [r7, #28]
 80044f4:	09da      	lsrs	r2, r3, #7
 80044f6:	68fb      	ldr	r3, [r7, #12]
 80044f8:	3b01      	subs	r3, #1
 80044fa:	60fb      	str	r3, [r7, #12]
 80044fc:	b2d2      	uxtb	r2, r2
 80044fe:	68fb      	ldr	r3, [r7, #12]
 8004500:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = NumBytes | 0x80;
 8004502:	69fb      	ldr	r3, [r7, #28]
 8004504:	b2db      	uxtb	r3, r3
 8004506:	68fa      	ldr	r2, [r7, #12]
 8004508:	3a01      	subs	r2, #1
 800450a:	60fa      	str	r2, [r7, #12]
 800450c:	f063 037f 	orn	r3, r3, #127	; 0x7f
 8004510:	b2da      	uxtb	r2, r3
 8004512:	68fb      	ldr	r3, [r7, #12]
 8004514:	701a      	strb	r2, [r3, #0]
 8004516:	e006      	b.n	8004526 <_SendPacket+0xae>
    } else {
      *--pStartPacket = NumBytes;
 8004518:	68fb      	ldr	r3, [r7, #12]
 800451a:	3b01      	subs	r3, #1
 800451c:	60fb      	str	r3, [r7, #12]
 800451e:	69fb      	ldr	r3, [r7, #28]
 8004520:	b2da      	uxtb	r2, r3
 8004522:	68fb      	ldr	r3, [r7, #12]
 8004524:	701a      	strb	r2, [r3, #0]
    }
    if (EventId > 127) {
 8004526:	687b      	ldr	r3, [r7, #4]
 8004528:	2b7f      	cmp	r3, #127	; 0x7f
 800452a:	d912      	bls.n	8004552 <_SendPacket+0xda>
      *--pStartPacket = (EventId >> 7);
 800452c:	687b      	ldr	r3, [r7, #4]
 800452e:	09da      	lsrs	r2, r3, #7
 8004530:	68fb      	ldr	r3, [r7, #12]
 8004532:	3b01      	subs	r3, #1
 8004534:	60fb      	str	r3, [r7, #12]
 8004536:	b2d2      	uxtb	r2, r2
 8004538:	68fb      	ldr	r3, [r7, #12]
 800453a:	701a      	strb	r2, [r3, #0]
      *--pStartPacket = EventId | 0x80;
 800453c:	687b      	ldr	r3, [r7, #4]
 800453e:	b2db      	uxtb	r3, r3
 8004540:	68fa      	ldr	r2, [r7, #12]
 8004542:	3a01      	subs	r2, #1
 8004544:	60fa      	str	r2, [r7, #12]
 8004546:	f063 037f 	orn	r3, r3, #127	; 0x7f
 800454a:	b2da      	uxtb	r2, r3
 800454c:	68fb      	ldr	r3, [r7, #12]
 800454e:	701a      	strb	r2, [r3, #0]
 8004550:	e006      	b.n	8004560 <_SendPacket+0xe8>
    } else {
      *--pStartPacket = EventId;
 8004552:	68fb      	ldr	r3, [r7, #12]
 8004554:	3b01      	subs	r3, #1
 8004556:	60fb      	str	r3, [r7, #12]
 8004558:	687b      	ldr	r3, [r7, #4]
 800455a:	b2da      	uxtb	r2, r3
 800455c:	68fb      	ldr	r3, [r7, #12]
 800455e:	701a      	strb	r2, [r3, #0]
    }
  }
  //
  // Compute time stamp delta and append it to packet.
  //
  TimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004560:	4b37      	ldr	r3, [pc, #220]	; (8004640 <_SendPacket+0x1c8>)
 8004562:	681b      	ldr	r3, [r3, #0]
 8004564:	61bb      	str	r3, [r7, #24]
  Delta = TimeStamp - _SYSVIEW_Globals.LastTxTimeStamp;
 8004566:	4b35      	ldr	r3, [pc, #212]	; (800463c <_SendPacket+0x1c4>)
 8004568:	68db      	ldr	r3, [r3, #12]
 800456a:	69ba      	ldr	r2, [r7, #24]
 800456c:	1ad3      	subs	r3, r2, r3
 800456e:	617b      	str	r3, [r7, #20]
  MAKE_DELTA_32BIT(Delta);
  ENCODE_U32(pEndPacket, Delta);
 8004570:	68bb      	ldr	r3, [r7, #8]
 8004572:	627b      	str	r3, [r7, #36]	; 0x24
 8004574:	697b      	ldr	r3, [r7, #20]
 8004576:	623b      	str	r3, [r7, #32]
 8004578:	e00b      	b.n	8004592 <_SendPacket+0x11a>
 800457a:	6a3b      	ldr	r3, [r7, #32]
 800457c:	b2da      	uxtb	r2, r3
 800457e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004580:	1c59      	adds	r1, r3, #1
 8004582:	6279      	str	r1, [r7, #36]	; 0x24
 8004584:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004588:	b2d2      	uxtb	r2, r2
 800458a:	701a      	strb	r2, [r3, #0]
 800458c:	6a3b      	ldr	r3, [r7, #32]
 800458e:	09db      	lsrs	r3, r3, #7
 8004590:	623b      	str	r3, [r7, #32]
 8004592:	6a3b      	ldr	r3, [r7, #32]
 8004594:	2b7f      	cmp	r3, #127	; 0x7f
 8004596:	d8f0      	bhi.n	800457a <_SendPacket+0x102>
 8004598:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800459a:	1c5a      	adds	r2, r3, #1
 800459c:	627a      	str	r2, [r7, #36]	; 0x24
 800459e:	6a3a      	ldr	r2, [r7, #32]
 80045a0:	b2d2      	uxtb	r2, r2
 80045a2:	701a      	strb	r2, [r3, #0]
 80045a4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80045a6:	60bb      	str	r3, [r7, #8]
  _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
#else
  //
  // Try to store packet in RTT buffer and update time stamp when this was successful
  //
  Status = SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, pStartPacket, pEndPacket - pStartPacket);
 80045a8:	4b24      	ldr	r3, [pc, #144]	; (800463c <_SendPacket+0x1c4>)
 80045aa:	785b      	ldrb	r3, [r3, #1]
 80045ac:	4618      	mov	r0, r3
 80045ae:	68ba      	ldr	r2, [r7, #8]
 80045b0:	68fb      	ldr	r3, [r7, #12]
 80045b2:	1ad3      	subs	r3, r2, r3
 80045b4:	461a      	mov	r2, r3
 80045b6:	68f9      	ldr	r1, [r7, #12]
 80045b8:	f7fb fe0a 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
 80045bc:	4603      	mov	r3, r0
 80045be:	613b      	str	r3, [r7, #16]
  SEGGER_SYSVIEW_ON_EVENT_RECORDED(pEndPacket - pStartPacket);
 80045c0:	f7ff f9fa 	bl	80039b8 <HIF_UART_EnableTXEInterrupt>
  if (Status) {
 80045c4:	693b      	ldr	r3, [r7, #16]
 80045c6:	2b00      	cmp	r3, #0
 80045c8:	d003      	beq.n	80045d2 <_SendPacket+0x15a>
    _SYSVIEW_Globals.LastTxTimeStamp = TimeStamp;
 80045ca:	4a1c      	ldr	r2, [pc, #112]	; (800463c <_SendPacket+0x1c4>)
 80045cc:	69bb      	ldr	r3, [r7, #24]
 80045ce:	60d3      	str	r3, [r2, #12]
 80045d0:	e00b      	b.n	80045ea <_SendPacket+0x172>
  } else {
    _SYSVIEW_Globals.EnableState++; // EnableState has been 1, will be 2. Always.
 80045d2:	4b1a      	ldr	r3, [pc, #104]	; (800463c <_SendPacket+0x1c4>)
 80045d4:	781b      	ldrb	r3, [r3, #0]
 80045d6:	3301      	adds	r3, #1
 80045d8:	b2da      	uxtb	r2, r3
 80045da:	4b18      	ldr	r3, [pc, #96]	; (800463c <_SendPacket+0x1c4>)
 80045dc:	701a      	strb	r2, [r3, #0]
 80045de:	e004      	b.n	80045ea <_SendPacket+0x172>
    goto SendDone;
 80045e0:	bf00      	nop
 80045e2:	e002      	b.n	80045ea <_SendPacket+0x172>
      goto SendDone;
 80045e4:	bf00      	nop
 80045e6:	e000      	b.n	80045ea <_SendPacket+0x172>
      goto SendDone;
 80045e8:	bf00      	nop
  //
  // Check if host is sending data which needs to be processed.
  // Note that since this code is called for every packet, it is very time critical, so we do
  // only what is really needed here, which is checking if there is any data
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 80045ea:	4b14      	ldr	r3, [pc, #80]	; (800463c <_SendPacket+0x1c4>)
 80045ec:	7e1b      	ldrb	r3, [r3, #24]
 80045ee:	4619      	mov	r1, r3
 80045f0:	4a14      	ldr	r2, [pc, #80]	; (8004644 <_SendPacket+0x1cc>)
 80045f2:	460b      	mov	r3, r1
 80045f4:	005b      	lsls	r3, r3, #1
 80045f6:	440b      	add	r3, r1
 80045f8:	00db      	lsls	r3, r3, #3
 80045fa:	4413      	add	r3, r2
 80045fc:	336c      	adds	r3, #108	; 0x6c
 80045fe:	681a      	ldr	r2, [r3, #0]
 8004600:	4b0e      	ldr	r3, [pc, #56]	; (800463c <_SendPacket+0x1c4>)
 8004602:	7e1b      	ldrb	r3, [r3, #24]
 8004604:	4618      	mov	r0, r3
 8004606:	490f      	ldr	r1, [pc, #60]	; (8004644 <_SendPacket+0x1cc>)
 8004608:	4603      	mov	r3, r0
 800460a:	005b      	lsls	r3, r3, #1
 800460c:	4403      	add	r3, r0
 800460e:	00db      	lsls	r3, r3, #3
 8004610:	440b      	add	r3, r1
 8004612:	3370      	adds	r3, #112	; 0x70
 8004614:	681b      	ldr	r3, [r3, #0]
 8004616:	429a      	cmp	r2, r3
 8004618:	d00b      	beq.n	8004632 <_SendPacket+0x1ba>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 800461a:	4b08      	ldr	r3, [pc, #32]	; (800463c <_SendPacket+0x1c4>)
 800461c:	789b      	ldrb	r3, [r3, #2]
 800461e:	2b00      	cmp	r3, #0
 8004620:	d107      	bne.n	8004632 <_SendPacket+0x1ba>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8004622:	4b06      	ldr	r3, [pc, #24]	; (800463c <_SendPacket+0x1c4>)
 8004624:	2201      	movs	r2, #1
 8004626:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8004628:	f7ff fe40 	bl	80042ac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 800462c:	4b03      	ldr	r3, [pc, #12]	; (800463c <_SendPacket+0x1c4>)
 800462e:	2200      	movs	r2, #0
 8004630:	709a      	strb	r2, [r3, #2]
#endif
  //
#if (SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0)
  SEGGER_SYSVIEW_UNLOCK();  // We are done. Unlock and return
#endif
}
 8004632:	bf00      	nop
 8004634:	3728      	adds	r7, #40	; 0x28
 8004636:	46bd      	mov	sp, r7
 8004638:	bd80      	pop	{r7, pc}
 800463a:	bf00      	nop
 800463c:	2001a628 	.word	0x2001a628
 8004640:	e0001004 	.word	0xe0001004
 8004644:	2001a780 	.word	0x2001a780

08004648 <_StoreChar>:
*
*  Parameters
*    p            Pointer to the buffer description.
*    c            Character to be printed.
*/
static void _StoreChar(SEGGER_SYSVIEW_PRINTF_DESC * p, char c) {
 8004648:	b580      	push	{r7, lr}
 800464a:	b08a      	sub	sp, #40	; 0x28
 800464c:	af00      	add	r7, sp, #0
 800464e:	6078      	str	r0, [r7, #4]
 8004650:	460b      	mov	r3, r1
 8004652:	70fb      	strb	r3, [r7, #3]
  unsigned int  Cnt;
  U8*           pPayload;
  U32           Options;

  Cnt = p->Cnt;
 8004654:	687b      	ldr	r3, [r7, #4]
 8004656:	691b      	ldr	r3, [r3, #16]
 8004658:	617b      	str	r3, [r7, #20]
  if ((Cnt + 1u) <= SEGGER_SYSVIEW_MAX_STRING_LEN) {
 800465a:	697b      	ldr	r3, [r7, #20]
 800465c:	3301      	adds	r3, #1
 800465e:	2b80      	cmp	r3, #128	; 0x80
 8004660:	d80a      	bhi.n	8004678 <_StoreChar+0x30>
    *(p->pPayload++) = c;
 8004662:	687b      	ldr	r3, [r7, #4]
 8004664:	685b      	ldr	r3, [r3, #4]
 8004666:	1c59      	adds	r1, r3, #1
 8004668:	687a      	ldr	r2, [r7, #4]
 800466a:	6051      	str	r1, [r2, #4]
 800466c:	78fa      	ldrb	r2, [r7, #3]
 800466e:	701a      	strb	r2, [r3, #0]
    p->Cnt = Cnt + 1u;
 8004670:	697b      	ldr	r3, [r7, #20]
 8004672:	1c5a      	adds	r2, r3, #1
 8004674:	687b      	ldr	r3, [r7, #4]
 8004676:	611a      	str	r2, [r3, #16]
  }
  //
  // Write part of string, when the buffer is full
  //
  if (p->Cnt == SEGGER_SYSVIEW_MAX_STRING_LEN) {
 8004678:	687b      	ldr	r3, [r7, #4]
 800467a:	691b      	ldr	r3, [r3, #16]
 800467c:	2b80      	cmp	r3, #128	; 0x80
 800467e:	d15a      	bne.n	8004736 <_StoreChar+0xee>
    *(p->pPayloadStart) = p->Cnt;
 8004680:	687b      	ldr	r3, [r7, #4]
 8004682:	691a      	ldr	r2, [r3, #16]
 8004684:	687b      	ldr	r3, [r7, #4]
 8004686:	689b      	ldr	r3, [r3, #8]
 8004688:	b2d2      	uxtb	r2, r2
 800468a:	701a      	strb	r2, [r3, #0]
    pPayload = p->pPayload;
 800468c:	687b      	ldr	r3, [r7, #4]
 800468e:	685b      	ldr	r3, [r3, #4]
 8004690:	613b      	str	r3, [r7, #16]
    Options = p->Options;
 8004692:	687b      	ldr	r3, [r7, #4]
 8004694:	68db      	ldr	r3, [r3, #12]
 8004696:	60fb      	str	r3, [r7, #12]
    ENCODE_U32(pPayload, Options);
 8004698:	693b      	ldr	r3, [r7, #16]
 800469a:	627b      	str	r3, [r7, #36]	; 0x24
 800469c:	68fb      	ldr	r3, [r7, #12]
 800469e:	623b      	str	r3, [r7, #32]
 80046a0:	e00b      	b.n	80046ba <_StoreChar+0x72>
 80046a2:	6a3b      	ldr	r3, [r7, #32]
 80046a4:	b2da      	uxtb	r2, r3
 80046a6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046a8:	1c59      	adds	r1, r3, #1
 80046aa:	6279      	str	r1, [r7, #36]	; 0x24
 80046ac:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046b0:	b2d2      	uxtb	r2, r2
 80046b2:	701a      	strb	r2, [r3, #0]
 80046b4:	6a3b      	ldr	r3, [r7, #32]
 80046b6:	09db      	lsrs	r3, r3, #7
 80046b8:	623b      	str	r3, [r7, #32]
 80046ba:	6a3b      	ldr	r3, [r7, #32]
 80046bc:	2b7f      	cmp	r3, #127	; 0x7f
 80046be:	d8f0      	bhi.n	80046a2 <_StoreChar+0x5a>
 80046c0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046c2:	1c5a      	adds	r2, r3, #1
 80046c4:	627a      	str	r2, [r7, #36]	; 0x24
 80046c6:	6a3a      	ldr	r2, [r7, #32]
 80046c8:	b2d2      	uxtb	r2, r2
 80046ca:	701a      	strb	r2, [r3, #0]
 80046cc:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80046ce:	613b      	str	r3, [r7, #16]
    ENCODE_U32(pPayload, 0);
 80046d0:	693b      	ldr	r3, [r7, #16]
 80046d2:	61fb      	str	r3, [r7, #28]
 80046d4:	2300      	movs	r3, #0
 80046d6:	61bb      	str	r3, [r7, #24]
 80046d8:	e00b      	b.n	80046f2 <_StoreChar+0xaa>
 80046da:	69bb      	ldr	r3, [r7, #24]
 80046dc:	b2da      	uxtb	r2, r3
 80046de:	69fb      	ldr	r3, [r7, #28]
 80046e0:	1c59      	adds	r1, r3, #1
 80046e2:	61f9      	str	r1, [r7, #28]
 80046e4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80046e8:	b2d2      	uxtb	r2, r2
 80046ea:	701a      	strb	r2, [r3, #0]
 80046ec:	69bb      	ldr	r3, [r7, #24]
 80046ee:	09db      	lsrs	r3, r3, #7
 80046f0:	61bb      	str	r3, [r7, #24]
 80046f2:	69bb      	ldr	r3, [r7, #24]
 80046f4:	2b7f      	cmp	r3, #127	; 0x7f
 80046f6:	d8f0      	bhi.n	80046da <_StoreChar+0x92>
 80046f8:	69fb      	ldr	r3, [r7, #28]
 80046fa:	1c5a      	adds	r2, r3, #1
 80046fc:	61fa      	str	r2, [r7, #28]
 80046fe:	69ba      	ldr	r2, [r7, #24]
 8004700:	b2d2      	uxtb	r2, r2
 8004702:	701a      	strb	r2, [r3, #0]
 8004704:	69fb      	ldr	r3, [r7, #28]
 8004706:	613b      	str	r3, [r7, #16]
    _SendPacket(p->pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004708:	687b      	ldr	r3, [r7, #4]
 800470a:	689b      	ldr	r3, [r3, #8]
 800470c:	221a      	movs	r2, #26
 800470e:	6939      	ldr	r1, [r7, #16]
 8004710:	4618      	mov	r0, r3
 8004712:	f7ff feb1 	bl	8004478 <_SendPacket>
    p->pPayloadStart = _PreparePacket(p->pBuffer);
 8004716:	687b      	ldr	r3, [r7, #4]
 8004718:	681b      	ldr	r3, [r3, #0]
 800471a:	4618      	mov	r0, r3
 800471c:	f7ff fdb9 	bl	8004292 <_PreparePacket>
 8004720:	4602      	mov	r2, r0
 8004722:	687b      	ldr	r3, [r7, #4]
 8004724:	609a      	str	r2, [r3, #8]
    p->pPayload = p->pPayloadStart + 1u;
 8004726:	687b      	ldr	r3, [r7, #4]
 8004728:	689b      	ldr	r3, [r3, #8]
 800472a:	1c5a      	adds	r2, r3, #1
 800472c:	687b      	ldr	r3, [r7, #4]
 800472e:	605a      	str	r2, [r3, #4]
    p->Cnt = 0u;
 8004730:	687b      	ldr	r3, [r7, #4]
 8004732:	2200      	movs	r2, #0
 8004734:	611a      	str	r2, [r3, #16]
  }
}
 8004736:	bf00      	nop
 8004738:	3728      	adds	r7, #40	; 0x28
 800473a:	46bd      	mov	sp, r7
 800473c:	bd80      	pop	{r7, pc}
	...

08004740 <_PrintUnsigned>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintUnsigned(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, unsigned int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 8004740:	b580      	push	{r7, lr}
 8004742:	b08a      	sub	sp, #40	; 0x28
 8004744:	af00      	add	r7, sp, #0
 8004746:	60f8      	str	r0, [r7, #12]
 8004748:	60b9      	str	r1, [r7, #8]
 800474a:	607a      	str	r2, [r7, #4]
 800474c:	603b      	str	r3, [r7, #0]
  unsigned int      Digit;
  unsigned int      Number;
  unsigned int      Width;
  char              c;

  Number = v;
 800474e:	68bb      	ldr	r3, [r7, #8]
 8004750:	623b      	str	r3, [r7, #32]
  Digit = 1u;
 8004752:	2301      	movs	r3, #1
 8004754:	627b      	str	r3, [r7, #36]	; 0x24
  //
  // Get actual field width
  //
  Width = 1u;
 8004756:	2301      	movs	r3, #1
 8004758:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800475a:	e007      	b.n	800476c <_PrintUnsigned+0x2c>
    Number = (Number / Base);
 800475c:	6a3a      	ldr	r2, [r7, #32]
 800475e:	687b      	ldr	r3, [r7, #4]
 8004760:	fbb2 f3f3 	udiv	r3, r2, r3
 8004764:	623b      	str	r3, [r7, #32]
    Width++;
 8004766:	69fb      	ldr	r3, [r7, #28]
 8004768:	3301      	adds	r3, #1
 800476a:	61fb      	str	r3, [r7, #28]
  while (Number >= Base) {
 800476c:	6a3a      	ldr	r2, [r7, #32]
 800476e:	687b      	ldr	r3, [r7, #4]
 8004770:	429a      	cmp	r2, r3
 8004772:	d2f3      	bcs.n	800475c <_PrintUnsigned+0x1c>
  }
  if (NumDigits > Width) {
 8004774:	683a      	ldr	r2, [r7, #0]
 8004776:	69fb      	ldr	r3, [r7, #28]
 8004778:	429a      	cmp	r2, r3
 800477a:	d901      	bls.n	8004780 <_PrintUnsigned+0x40>
    Width = NumDigits;
 800477c:	683b      	ldr	r3, [r7, #0]
 800477e:	61fb      	str	r3, [r7, #28]
  }
  //
  // Print leading chars if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) {
 8004780:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004782:	f003 0301 	and.w	r3, r3, #1
 8004786:	2b00      	cmp	r3, #0
 8004788:	d11f      	bne.n	80047ca <_PrintUnsigned+0x8a>
    if (FieldWidth != 0u) {
 800478a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800478c:	2b00      	cmp	r3, #0
 800478e:	d01c      	beq.n	80047ca <_PrintUnsigned+0x8a>
      if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && (NumDigits == 0u)) {
 8004790:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004792:	f003 0302 	and.w	r3, r3, #2
 8004796:	2b00      	cmp	r3, #0
 8004798:	d005      	beq.n	80047a6 <_PrintUnsigned+0x66>
 800479a:	683b      	ldr	r3, [r7, #0]
 800479c:	2b00      	cmp	r3, #0
 800479e:	d102      	bne.n	80047a6 <_PrintUnsigned+0x66>
        c = '0';
 80047a0:	2330      	movs	r3, #48	; 0x30
 80047a2:	76fb      	strb	r3, [r7, #27]
 80047a4:	e001      	b.n	80047aa <_PrintUnsigned+0x6a>
      } else {
        c = ' ';
 80047a6:	2320      	movs	r3, #32
 80047a8:	76fb      	strb	r3, [r7, #27]
      }
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80047aa:	e007      	b.n	80047bc <_PrintUnsigned+0x7c>
        FieldWidth--;
 80047ac:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047ae:	3b01      	subs	r3, #1
 80047b0:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, c);
 80047b2:	7efb      	ldrb	r3, [r7, #27]
 80047b4:	4619      	mov	r1, r3
 80047b6:	68f8      	ldr	r0, [r7, #12]
 80047b8:	f7ff ff46 	bl	8004648 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80047bc:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047be:	2b00      	cmp	r3, #0
 80047c0:	d003      	beq.n	80047ca <_PrintUnsigned+0x8a>
 80047c2:	69fa      	ldr	r2, [r7, #28]
 80047c4:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 80047c6:	429a      	cmp	r2, r3
 80047c8:	d3f0      	bcc.n	80047ac <_PrintUnsigned+0x6c>
  // Compute Digit.
  // Loop until Digit has the value of the highest digit required.
  // Example: If the output is 345 (Base 10), loop 2 times until Digit is 100.
  //
  while (1) {
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80047ca:	683b      	ldr	r3, [r7, #0]
 80047cc:	2b01      	cmp	r3, #1
 80047ce:	d903      	bls.n	80047d8 <_PrintUnsigned+0x98>
      NumDigits--;
 80047d0:	683b      	ldr	r3, [r7, #0]
 80047d2:	3b01      	subs	r3, #1
 80047d4:	603b      	str	r3, [r7, #0]
 80047d6:	e009      	b.n	80047ec <_PrintUnsigned+0xac>
    } else {
      Div = v / Digit;
 80047d8:	68ba      	ldr	r2, [r7, #8]
 80047da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047dc:	fbb2 f3f3 	udiv	r3, r2, r3
 80047e0:	617b      	str	r3, [r7, #20]
      if (Div < Base) {        // Is our divider big enough to extract the highest digit from value? => Done
 80047e2:	697a      	ldr	r2, [r7, #20]
 80047e4:	687b      	ldr	r3, [r7, #4]
 80047e6:	429a      	cmp	r2, r3
 80047e8:	d200      	bcs.n	80047ec <_PrintUnsigned+0xac>
        break;
 80047ea:	e005      	b.n	80047f8 <_PrintUnsigned+0xb8>
      }
    }
    Digit *= Base;
 80047ec:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047ee:	687a      	ldr	r2, [r7, #4]
 80047f0:	fb02 f303 	mul.w	r3, r2, r3
 80047f4:	627b      	str	r3, [r7, #36]	; 0x24
    if (NumDigits > 1u) {       // User specified a min number of digits to print? => Make sure we loop at least that often, before checking anything else (> 1 check avoids problems with NumDigits being signed / unsigned)
 80047f6:	e7e8      	b.n	80047ca <_PrintUnsigned+0x8a>
  }
  //
  // Output digits
  //
  do {
    Div = v / Digit;
 80047f8:	68ba      	ldr	r2, [r7, #8]
 80047fa:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80047fc:	fbb2 f3f3 	udiv	r3, r2, r3
 8004800:	617b      	str	r3, [r7, #20]
    v -= Div * Digit;
 8004802:	697b      	ldr	r3, [r7, #20]
 8004804:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004806:	fb02 f303 	mul.w	r3, r2, r3
 800480a:	68ba      	ldr	r2, [r7, #8]
 800480c:	1ad3      	subs	r3, r2, r3
 800480e:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, _aV2C[Div]);
 8004810:	4a15      	ldr	r2, [pc, #84]	; (8004868 <_PrintUnsigned+0x128>)
 8004812:	697b      	ldr	r3, [r7, #20]
 8004814:	4413      	add	r3, r2
 8004816:	781b      	ldrb	r3, [r3, #0]
 8004818:	4619      	mov	r1, r3
 800481a:	68f8      	ldr	r0, [r7, #12]
 800481c:	f7ff ff14 	bl	8004648 <_StoreChar>
    Digit /= Base;
 8004820:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004822:	687b      	ldr	r3, [r7, #4]
 8004824:	fbb2 f3f3 	udiv	r3, r2, r3
 8004828:	627b      	str	r3, [r7, #36]	; 0x24
  } while (Digit);
 800482a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800482c:	2b00      	cmp	r3, #0
 800482e:	d1e3      	bne.n	80047f8 <_PrintUnsigned+0xb8>
  //
  // Print trailing spaces if necessary
  //
  if ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == FORMAT_FLAG_LEFT_JUSTIFY) {
 8004830:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004832:	f003 0301 	and.w	r3, r3, #1
 8004836:	2b00      	cmp	r3, #0
 8004838:	d011      	beq.n	800485e <_PrintUnsigned+0x11e>
    if (FieldWidth != 0u) {
 800483a:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800483c:	2b00      	cmp	r3, #0
 800483e:	d00e      	beq.n	800485e <_PrintUnsigned+0x11e>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004840:	e006      	b.n	8004850 <_PrintUnsigned+0x110>
        FieldWidth--;
 8004842:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004844:	3b01      	subs	r3, #1
 8004846:	633b      	str	r3, [r7, #48]	; 0x30
        _StoreChar(pBufferDesc, ' ');
 8004848:	2120      	movs	r1, #32
 800484a:	68f8      	ldr	r0, [r7, #12]
 800484c:	f7ff fefc 	bl	8004648 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004850:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004852:	2b00      	cmp	r3, #0
 8004854:	d003      	beq.n	800485e <_PrintUnsigned+0x11e>
 8004856:	69fa      	ldr	r2, [r7, #28]
 8004858:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800485a:	429a      	cmp	r2, r3
 800485c:	d3f1      	bcc.n	8004842 <_PrintUnsigned+0x102>
      }
    }
  }
}
 800485e:	bf00      	nop
 8004860:	3728      	adds	r7, #40	; 0x28
 8004862:	46bd      	mov	sp, r7
 8004864:	bd80      	pop	{r7, pc}
 8004866:	bf00      	nop
 8004868:	08005da4 	.word	0x08005da4

0800486c <_PrintInt>:
*    Base         Base of the value.
*    NumDigits    Number of digits to be printed.
*    FieldWidth   Width of the printed field.
*    FormatFlags  Flags for formatting the value.
*/
static void _PrintInt(SEGGER_SYSVIEW_PRINTF_DESC * pBufferDesc, int v, unsigned int Base, unsigned int NumDigits, unsigned int FieldWidth, unsigned int FormatFlags) {
 800486c:	b580      	push	{r7, lr}
 800486e:	b088      	sub	sp, #32
 8004870:	af02      	add	r7, sp, #8
 8004872:	60f8      	str	r0, [r7, #12]
 8004874:	60b9      	str	r1, [r7, #8]
 8004876:	607a      	str	r2, [r7, #4]
 8004878:	603b      	str	r3, [r7, #0]
  unsigned int  Width;
  int           Number;

  Number = (v < 0) ? -v : v;
 800487a:	68bb      	ldr	r3, [r7, #8]
 800487c:	2b00      	cmp	r3, #0
 800487e:	bfb8      	it	lt
 8004880:	425b      	neglt	r3, r3
 8004882:	613b      	str	r3, [r7, #16]

  //
  // Get actual field width
  //
  Width = 1u;
 8004884:	2301      	movs	r3, #1
 8004886:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 8004888:	e007      	b.n	800489a <_PrintInt+0x2e>
    Number = (Number / (int)Base);
 800488a:	687b      	ldr	r3, [r7, #4]
 800488c:	693a      	ldr	r2, [r7, #16]
 800488e:	fb92 f3f3 	sdiv	r3, r2, r3
 8004892:	613b      	str	r3, [r7, #16]
    Width++;
 8004894:	697b      	ldr	r3, [r7, #20]
 8004896:	3301      	adds	r3, #1
 8004898:	617b      	str	r3, [r7, #20]
  while (Number >= (int)Base) {
 800489a:	687b      	ldr	r3, [r7, #4]
 800489c:	693a      	ldr	r2, [r7, #16]
 800489e:	429a      	cmp	r2, r3
 80048a0:	daf3      	bge.n	800488a <_PrintInt+0x1e>
  }
  if (NumDigits > Width) {
 80048a2:	683a      	ldr	r2, [r7, #0]
 80048a4:	697b      	ldr	r3, [r7, #20]
 80048a6:	429a      	cmp	r2, r3
 80048a8:	d901      	bls.n	80048ae <_PrintInt+0x42>
    Width = NumDigits;
 80048aa:	683b      	ldr	r3, [r7, #0]
 80048ac:	617b      	str	r3, [r7, #20]
  }
  if ((FieldWidth > 0u) && ((v < 0) || ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN))) {
 80048ae:	6a3b      	ldr	r3, [r7, #32]
 80048b0:	2b00      	cmp	r3, #0
 80048b2:	d00a      	beq.n	80048ca <_PrintInt+0x5e>
 80048b4:	68bb      	ldr	r3, [r7, #8]
 80048b6:	2b00      	cmp	r3, #0
 80048b8:	db04      	blt.n	80048c4 <_PrintInt+0x58>
 80048ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048bc:	f003 0304 	and.w	r3, r3, #4
 80048c0:	2b00      	cmp	r3, #0
 80048c2:	d002      	beq.n	80048ca <_PrintInt+0x5e>
    FieldWidth--;
 80048c4:	6a3b      	ldr	r3, [r7, #32]
 80048c6:	3b01      	subs	r3, #1
 80048c8:	623b      	str	r3, [r7, #32]
  }

  //
  // Print leading spaces if necessary
  //
  if ((((FormatFlags & FORMAT_FLAG_PAD_ZERO) == 0u) || (NumDigits != 0u)) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u)) {
 80048ca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048cc:	f003 0302 	and.w	r3, r3, #2
 80048d0:	2b00      	cmp	r3, #0
 80048d2:	d002      	beq.n	80048da <_PrintInt+0x6e>
 80048d4:	683b      	ldr	r3, [r7, #0]
 80048d6:	2b00      	cmp	r3, #0
 80048d8:	d016      	beq.n	8004908 <_PrintInt+0x9c>
 80048da:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80048dc:	f003 0301 	and.w	r3, r3, #1
 80048e0:	2b00      	cmp	r3, #0
 80048e2:	d111      	bne.n	8004908 <_PrintInt+0x9c>
    if (FieldWidth != 0u) {
 80048e4:	6a3b      	ldr	r3, [r7, #32]
 80048e6:	2b00      	cmp	r3, #0
 80048e8:	d00e      	beq.n	8004908 <_PrintInt+0x9c>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048ea:	e006      	b.n	80048fa <_PrintInt+0x8e>
        FieldWidth--;
 80048ec:	6a3b      	ldr	r3, [r7, #32]
 80048ee:	3b01      	subs	r3, #1
 80048f0:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, ' ');
 80048f2:	2120      	movs	r1, #32
 80048f4:	68f8      	ldr	r0, [r7, #12]
 80048f6:	f7ff fea7 	bl	8004648 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 80048fa:	6a3b      	ldr	r3, [r7, #32]
 80048fc:	2b00      	cmp	r3, #0
 80048fe:	d003      	beq.n	8004908 <_PrintInt+0x9c>
 8004900:	697a      	ldr	r2, [r7, #20]
 8004902:	6a3b      	ldr	r3, [r7, #32]
 8004904:	429a      	cmp	r2, r3
 8004906:	d3f1      	bcc.n	80048ec <_PrintInt+0x80>
    }
  }
  //
  // Print sign if necessary
  //
  if (v < 0) {
 8004908:	68bb      	ldr	r3, [r7, #8]
 800490a:	2b00      	cmp	r3, #0
 800490c:	da07      	bge.n	800491e <_PrintInt+0xb2>
    v = -v;
 800490e:	68bb      	ldr	r3, [r7, #8]
 8004910:	425b      	negs	r3, r3
 8004912:	60bb      	str	r3, [r7, #8]
    _StoreChar(pBufferDesc, '-');
 8004914:	212d      	movs	r1, #45	; 0x2d
 8004916:	68f8      	ldr	r0, [r7, #12]
 8004918:	f7ff fe96 	bl	8004648 <_StoreChar>
 800491c:	e008      	b.n	8004930 <_PrintInt+0xc4>
  } else if ((FormatFlags & FORMAT_FLAG_PRINT_SIGN) == FORMAT_FLAG_PRINT_SIGN) {
 800491e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004920:	f003 0304 	and.w	r3, r3, #4
 8004924:	2b00      	cmp	r3, #0
 8004926:	d003      	beq.n	8004930 <_PrintInt+0xc4>
    _StoreChar(pBufferDesc, '+');
 8004928:	212b      	movs	r1, #43	; 0x2b
 800492a:	68f8      	ldr	r0, [r7, #12]
 800492c:	f7ff fe8c 	bl	8004648 <_StoreChar>

  }
  //
  // Print leading zeros if necessary
  //
  if (((FormatFlags & FORMAT_FLAG_PAD_ZERO) == FORMAT_FLAG_PAD_ZERO) && ((FormatFlags & FORMAT_FLAG_LEFT_JUSTIFY) == 0u) && (NumDigits == 0u)) {
 8004930:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004932:	f003 0302 	and.w	r3, r3, #2
 8004936:	2b00      	cmp	r3, #0
 8004938:	d019      	beq.n	800496e <_PrintInt+0x102>
 800493a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800493c:	f003 0301 	and.w	r3, r3, #1
 8004940:	2b00      	cmp	r3, #0
 8004942:	d114      	bne.n	800496e <_PrintInt+0x102>
 8004944:	683b      	ldr	r3, [r7, #0]
 8004946:	2b00      	cmp	r3, #0
 8004948:	d111      	bne.n	800496e <_PrintInt+0x102>
    if (FieldWidth != 0u) {
 800494a:	6a3b      	ldr	r3, [r7, #32]
 800494c:	2b00      	cmp	r3, #0
 800494e:	d00e      	beq.n	800496e <_PrintInt+0x102>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004950:	e006      	b.n	8004960 <_PrintInt+0xf4>
        FieldWidth--;
 8004952:	6a3b      	ldr	r3, [r7, #32]
 8004954:	3b01      	subs	r3, #1
 8004956:	623b      	str	r3, [r7, #32]
        _StoreChar(pBufferDesc, '0');
 8004958:	2130      	movs	r1, #48	; 0x30
 800495a:	68f8      	ldr	r0, [r7, #12]
 800495c:	f7ff fe74 	bl	8004648 <_StoreChar>
      while ((FieldWidth != 0u) && (Width < FieldWidth)) {
 8004960:	6a3b      	ldr	r3, [r7, #32]
 8004962:	2b00      	cmp	r3, #0
 8004964:	d003      	beq.n	800496e <_PrintInt+0x102>
 8004966:	697a      	ldr	r2, [r7, #20]
 8004968:	6a3b      	ldr	r3, [r7, #32]
 800496a:	429a      	cmp	r2, r3
 800496c:	d3f1      	bcc.n	8004952 <_PrintInt+0xe6>
    }
  }
  //
  // Print number without sign
  //
  _PrintUnsigned(pBufferDesc, (unsigned int)v, Base, NumDigits, FieldWidth, FormatFlags);
 800496e:	68b9      	ldr	r1, [r7, #8]
 8004970:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004972:	9301      	str	r3, [sp, #4]
 8004974:	6a3b      	ldr	r3, [r7, #32]
 8004976:	9300      	str	r3, [sp, #0]
 8004978:	683b      	ldr	r3, [r7, #0]
 800497a:	687a      	ldr	r2, [r7, #4]
 800497c:	68f8      	ldr	r0, [r7, #12]
 800497e:	f7ff fedf 	bl	8004740 <_PrintUnsigned>
}
 8004982:	bf00      	nop
 8004984:	3718      	adds	r7, #24
 8004986:	46bd      	mov	sp, r7
 8004988:	bd80      	pop	{r7, pc}
	...

0800498c <_VPrintTarget>:
*  Parameters
*    sFormat      Pointer to format string.
*    Options      Options to be sent to the host.
*    pParamList   Pointer to the list of arguments for the format string.
*/
static void _VPrintTarget(const char* sFormat, U32 Options, va_list* pParamList) {
 800498c:	b580      	push	{r7, lr}
 800498e:	b098      	sub	sp, #96	; 0x60
 8004990:	af02      	add	r7, sp, #8
 8004992:	60f8      	str	r0, [r7, #12]
 8004994:	60b9      	str	r1, [r7, #8]
 8004996:	607a      	str	r2, [r7, #4]
  U8*           pPayloadStart;
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
  SEGGER_SYSVIEW_LOCK();
#else
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_MAX_STRING_LEN + 1 + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004998:	f3ef 8311 	mrs	r3, BASEPRI
 800499c:	f04f 0120 	mov.w	r1, #32
 80049a0:	f381 8811 	msr	BASEPRI, r1
 80049a4:	633b      	str	r3, [r7, #48]	; 0x30
 80049a6:	48b7      	ldr	r0, [pc, #732]	; (8004c84 <_VPrintTarget+0x2f8>)
 80049a8:	f7ff fc73 	bl	8004292 <_PreparePacket>
 80049ac:	62f8      	str	r0, [r7, #44]	; 0x2c
#endif

#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  BufferDesc.pBuffer        = aPacket;
#else
  BufferDesc.pBuffer        = _aPacket;
 80049ae:	4bb5      	ldr	r3, [pc, #724]	; (8004c84 <_VPrintTarget+0x2f8>)
 80049b0:	617b      	str	r3, [r7, #20]
#endif
  BufferDesc.Cnt            = 0u;
 80049b2:	2300      	movs	r3, #0
 80049b4:	627b      	str	r3, [r7, #36]	; 0x24
  BufferDesc.pPayloadStart  = pPayloadStart;
 80049b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80049b8:	61fb      	str	r3, [r7, #28]
  BufferDesc.pPayload       = BufferDesc.pPayloadStart + 1u;
 80049ba:	69fb      	ldr	r3, [r7, #28]
 80049bc:	3301      	adds	r3, #1
 80049be:	61bb      	str	r3, [r7, #24]
  BufferDesc.Options        =  Options;
 80049c0:	68bb      	ldr	r3, [r7, #8]
 80049c2:	623b      	str	r3, [r7, #32]

  do {
    c = *sFormat;
 80049c4:	68fb      	ldr	r3, [r7, #12]
 80049c6:	781b      	ldrb	r3, [r3, #0]
 80049c8:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
    sFormat++;
 80049cc:	68fb      	ldr	r3, [r7, #12]
 80049ce:	3301      	adds	r3, #1
 80049d0:	60fb      	str	r3, [r7, #12]
    if (c == 0u) {
 80049d2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80049d6:	2b00      	cmp	r3, #0
 80049d8:	f000 8183 	beq.w	8004ce2 <_VPrintTarget+0x356>
      break;
    }
    if (c == '%') {
 80049dc:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80049e0:	2b25      	cmp	r3, #37	; 0x25
 80049e2:	f040 8170 	bne.w	8004cc6 <_VPrintTarget+0x33a>
      //
      // Filter out flags
      //
      FormatFlags = 0u;
 80049e6:	2300      	movs	r3, #0
 80049e8:	64bb      	str	r3, [r7, #72]	; 0x48
      v = 1;
 80049ea:	2301      	movs	r3, #1
 80049ec:	653b      	str	r3, [r7, #80]	; 0x50
      do {
        c = *sFormat;
 80049ee:	68fb      	ldr	r3, [r7, #12]
 80049f0:	781b      	ldrb	r3, [r3, #0]
 80049f2:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        switch (c) {
 80049f6:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 80049fa:	3b23      	subs	r3, #35	; 0x23
 80049fc:	2b0d      	cmp	r3, #13
 80049fe:	d83f      	bhi.n	8004a80 <_VPrintTarget+0xf4>
 8004a00:	a201      	add	r2, pc, #4	; (adr r2, 8004a08 <_VPrintTarget+0x7c>)
 8004a02:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004a06:	bf00      	nop
 8004a08:	08004a71 	.word	0x08004a71
 8004a0c:	08004a81 	.word	0x08004a81
 8004a10:	08004a81 	.word	0x08004a81
 8004a14:	08004a81 	.word	0x08004a81
 8004a18:	08004a81 	.word	0x08004a81
 8004a1c:	08004a81 	.word	0x08004a81
 8004a20:	08004a81 	.word	0x08004a81
 8004a24:	08004a81 	.word	0x08004a81
 8004a28:	08004a61 	.word	0x08004a61
 8004a2c:	08004a81 	.word	0x08004a81
 8004a30:	08004a41 	.word	0x08004a41
 8004a34:	08004a81 	.word	0x08004a81
 8004a38:	08004a81 	.word	0x08004a81
 8004a3c:	08004a51 	.word	0x08004a51
        case '-': FormatFlags |= FORMAT_FLAG_LEFT_JUSTIFY; sFormat++; break;
 8004a40:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a42:	f043 0301 	orr.w	r3, r3, #1
 8004a46:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a48:	68fb      	ldr	r3, [r7, #12]
 8004a4a:	3301      	adds	r3, #1
 8004a4c:	60fb      	str	r3, [r7, #12]
 8004a4e:	e01a      	b.n	8004a86 <_VPrintTarget+0xfa>
        case '0': FormatFlags |= FORMAT_FLAG_PAD_ZERO;     sFormat++; break;
 8004a50:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a52:	f043 0302 	orr.w	r3, r3, #2
 8004a56:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a58:	68fb      	ldr	r3, [r7, #12]
 8004a5a:	3301      	adds	r3, #1
 8004a5c:	60fb      	str	r3, [r7, #12]
 8004a5e:	e012      	b.n	8004a86 <_VPrintTarget+0xfa>
        case '+': FormatFlags |= FORMAT_FLAG_PRINT_SIGN;   sFormat++; break;
 8004a60:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a62:	f043 0304 	orr.w	r3, r3, #4
 8004a66:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a68:	68fb      	ldr	r3, [r7, #12]
 8004a6a:	3301      	adds	r3, #1
 8004a6c:	60fb      	str	r3, [r7, #12]
 8004a6e:	e00a      	b.n	8004a86 <_VPrintTarget+0xfa>
        case '#': FormatFlags |= FORMAT_FLAG_ALTERNATE;    sFormat++; break;
 8004a70:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004a72:	f043 0308 	orr.w	r3, r3, #8
 8004a76:	64bb      	str	r3, [r7, #72]	; 0x48
 8004a78:	68fb      	ldr	r3, [r7, #12]
 8004a7a:	3301      	adds	r3, #1
 8004a7c:	60fb      	str	r3, [r7, #12]
 8004a7e:	e002      	b.n	8004a86 <_VPrintTarget+0xfa>
        default:  v = 0; break;
 8004a80:	2300      	movs	r3, #0
 8004a82:	653b      	str	r3, [r7, #80]	; 0x50
 8004a84:	bf00      	nop
        }
      } while (v);
 8004a86:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004a88:	2b00      	cmp	r3, #0
 8004a8a:	d1b0      	bne.n	80049ee <_VPrintTarget+0x62>
      //
      // filter out field with
      //
      FieldWidth = 0u;
 8004a8c:	2300      	movs	r3, #0
 8004a8e:	647b      	str	r3, [r7, #68]	; 0x44
      do {
        c = *sFormat;
 8004a90:	68fb      	ldr	r3, [r7, #12]
 8004a92:	781b      	ldrb	r3, [r3, #0]
 8004a94:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
        if ((c < '0') || (c > '9')) {
 8004a98:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004a9c:	2b2f      	cmp	r3, #47	; 0x2f
 8004a9e:	d912      	bls.n	8004ac6 <_VPrintTarget+0x13a>
 8004aa0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004aa4:	2b39      	cmp	r3, #57	; 0x39
 8004aa6:	d80e      	bhi.n	8004ac6 <_VPrintTarget+0x13a>
          break;
        }
        sFormat++;
 8004aa8:	68fb      	ldr	r3, [r7, #12]
 8004aaa:	3301      	adds	r3, #1
 8004aac:	60fb      	str	r3, [r7, #12]
        FieldWidth = (FieldWidth * 10u) + ((unsigned int)c - '0');
 8004aae:	6c7a      	ldr	r2, [r7, #68]	; 0x44
 8004ab0:	4613      	mov	r3, r2
 8004ab2:	009b      	lsls	r3, r3, #2
 8004ab4:	4413      	add	r3, r2
 8004ab6:	005b      	lsls	r3, r3, #1
 8004ab8:	461a      	mov	r2, r3
 8004aba:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004abe:	4413      	add	r3, r2
 8004ac0:	3b30      	subs	r3, #48	; 0x30
 8004ac2:	647b      	str	r3, [r7, #68]	; 0x44
        c = *sFormat;
 8004ac4:	e7e4      	b.n	8004a90 <_VPrintTarget+0x104>
      } while (1);

      //
      // Filter out precision (number of digits to display)
      //
      NumDigits = 0u;
 8004ac6:	2300      	movs	r3, #0
 8004ac8:	64fb      	str	r3, [r7, #76]	; 0x4c
      c = *sFormat;
 8004aca:	68fb      	ldr	r3, [r7, #12]
 8004acc:	781b      	ldrb	r3, [r3, #0]
 8004ace:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      if (c == '.') {
 8004ad2:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004ad6:	2b2e      	cmp	r3, #46	; 0x2e
 8004ad8:	d11d      	bne.n	8004b16 <_VPrintTarget+0x18a>
        sFormat++;
 8004ada:	68fb      	ldr	r3, [r7, #12]
 8004adc:	3301      	adds	r3, #1
 8004ade:	60fb      	str	r3, [r7, #12]
        do {
          c = *sFormat;
 8004ae0:	68fb      	ldr	r3, [r7, #12]
 8004ae2:	781b      	ldrb	r3, [r3, #0]
 8004ae4:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          if ((c < '0') || (c > '9')) {
 8004ae8:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004aec:	2b2f      	cmp	r3, #47	; 0x2f
 8004aee:	d912      	bls.n	8004b16 <_VPrintTarget+0x18a>
 8004af0:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004af4:	2b39      	cmp	r3, #57	; 0x39
 8004af6:	d80e      	bhi.n	8004b16 <_VPrintTarget+0x18a>
            break;
          }
          sFormat++;
 8004af8:	68fb      	ldr	r3, [r7, #12]
 8004afa:	3301      	adds	r3, #1
 8004afc:	60fb      	str	r3, [r7, #12]
          NumDigits = NumDigits * 10u + ((unsigned int)c - '0');
 8004afe:	6cfa      	ldr	r2, [r7, #76]	; 0x4c
 8004b00:	4613      	mov	r3, r2
 8004b02:	009b      	lsls	r3, r3, #2
 8004b04:	4413      	add	r3, r2
 8004b06:	005b      	lsls	r3, r3, #1
 8004b08:	461a      	mov	r2, r3
 8004b0a:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b0e:	4413      	add	r3, r2
 8004b10:	3b30      	subs	r3, #48	; 0x30
 8004b12:	64fb      	str	r3, [r7, #76]	; 0x4c
          c = *sFormat;
 8004b14:	e7e4      	b.n	8004ae0 <_VPrintTarget+0x154>
        } while (1);
      }
      //
      // Filter out length modifier
      //
      c = *sFormat;
 8004b16:	68fb      	ldr	r3, [r7, #12]
 8004b18:	781b      	ldrb	r3, [r3, #0]
 8004b1a:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
      do {
        if ((c == 'l') || (c == 'h')) {
 8004b1e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b22:	2b6c      	cmp	r3, #108	; 0x6c
 8004b24:	d003      	beq.n	8004b2e <_VPrintTarget+0x1a2>
 8004b26:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b2a:	2b68      	cmp	r3, #104	; 0x68
 8004b2c:	d107      	bne.n	8004b3e <_VPrintTarget+0x1b2>
          c = *sFormat;
 8004b2e:	68fb      	ldr	r3, [r7, #12]
 8004b30:	781b      	ldrb	r3, [r3, #0]
 8004b32:	f887 3057 	strb.w	r3, [r7, #87]	; 0x57
          sFormat++;
 8004b36:	68fb      	ldr	r3, [r7, #12]
 8004b38:	3301      	adds	r3, #1
 8004b3a:	60fb      	str	r3, [r7, #12]
        if ((c == 'l') || (c == 'h')) {
 8004b3c:	e7ef      	b.n	8004b1e <_VPrintTarget+0x192>
        }
      } while (1);
      //
      // Handle specifiers
      //
      switch (c) {
 8004b3e:	f897 3057 	ldrb.w	r3, [r7, #87]	; 0x57
 8004b42:	2b25      	cmp	r3, #37	; 0x25
 8004b44:	f000 80b3 	beq.w	8004cae <_VPrintTarget+0x322>
 8004b48:	2b25      	cmp	r3, #37	; 0x25
 8004b4a:	f2c0 80b7 	blt.w	8004cbc <_VPrintTarget+0x330>
 8004b4e:	2b78      	cmp	r3, #120	; 0x78
 8004b50:	f300 80b4 	bgt.w	8004cbc <_VPrintTarget+0x330>
 8004b54:	2b58      	cmp	r3, #88	; 0x58
 8004b56:	f2c0 80b1 	blt.w	8004cbc <_VPrintTarget+0x330>
 8004b5a:	3b58      	subs	r3, #88	; 0x58
 8004b5c:	2b20      	cmp	r3, #32
 8004b5e:	f200 80ad 	bhi.w	8004cbc <_VPrintTarget+0x330>
 8004b62:	a201      	add	r2, pc, #4	; (adr r2, 8004b68 <_VPrintTarget+0x1dc>)
 8004b64:	f852 f023 	ldr.w	pc, [r2, r3, lsl #2]
 8004b68:	08004c5f 	.word	0x08004c5f
 8004b6c:	08004cbd 	.word	0x08004cbd
 8004b70:	08004cbd 	.word	0x08004cbd
 8004b74:	08004cbd 	.word	0x08004cbd
 8004b78:	08004cbd 	.word	0x08004cbd
 8004b7c:	08004cbd 	.word	0x08004cbd
 8004b80:	08004cbd 	.word	0x08004cbd
 8004b84:	08004cbd 	.word	0x08004cbd
 8004b88:	08004cbd 	.word	0x08004cbd
 8004b8c:	08004cbd 	.word	0x08004cbd
 8004b90:	08004cbd 	.word	0x08004cbd
 8004b94:	08004bed 	.word	0x08004bed
 8004b98:	08004c13 	.word	0x08004c13
 8004b9c:	08004cbd 	.word	0x08004cbd
 8004ba0:	08004cbd 	.word	0x08004cbd
 8004ba4:	08004cbd 	.word	0x08004cbd
 8004ba8:	08004cbd 	.word	0x08004cbd
 8004bac:	08004cbd 	.word	0x08004cbd
 8004bb0:	08004cbd 	.word	0x08004cbd
 8004bb4:	08004cbd 	.word	0x08004cbd
 8004bb8:	08004cbd 	.word	0x08004cbd
 8004bbc:	08004cbd 	.word	0x08004cbd
 8004bc0:	08004cbd 	.word	0x08004cbd
 8004bc4:	08004cbd 	.word	0x08004cbd
 8004bc8:	08004c89 	.word	0x08004c89
 8004bcc:	08004cbd 	.word	0x08004cbd
 8004bd0:	08004cbd 	.word	0x08004cbd
 8004bd4:	08004cbd 	.word	0x08004cbd
 8004bd8:	08004cbd 	.word	0x08004cbd
 8004bdc:	08004c39 	.word	0x08004c39
 8004be0:	08004cbd 	.word	0x08004cbd
 8004be4:	08004cbd 	.word	0x08004cbd
 8004be8:	08004c5f 	.word	0x08004c5f
      case 'c': {
        char c0;
        v = va_arg(*pParamList, int);
 8004bec:	687b      	ldr	r3, [r7, #4]
 8004bee:	681b      	ldr	r3, [r3, #0]
 8004bf0:	1d19      	adds	r1, r3, #4
 8004bf2:	687a      	ldr	r2, [r7, #4]
 8004bf4:	6011      	str	r1, [r2, #0]
 8004bf6:	681b      	ldr	r3, [r3, #0]
 8004bf8:	653b      	str	r3, [r7, #80]	; 0x50
        c0 = (char)v;
 8004bfa:	6d3b      	ldr	r3, [r7, #80]	; 0x50
 8004bfc:	f887 302b 	strb.w	r3, [r7, #43]	; 0x2b
        _StoreChar(&BufferDesc, c0);
 8004c00:	f897 202b 	ldrb.w	r2, [r7, #43]	; 0x2b
 8004c04:	f107 0314 	add.w	r3, r7, #20
 8004c08:	4611      	mov	r1, r2
 8004c0a:	4618      	mov	r0, r3
 8004c0c:	f7ff fd1c 	bl	8004648 <_StoreChar>
        break;
 8004c10:	e055      	b.n	8004cbe <_VPrintTarget+0x332>
      }
      case 'd':
        v = va_arg(*pParamList, int);
 8004c12:	687b      	ldr	r3, [r7, #4]
 8004c14:	681b      	ldr	r3, [r3, #0]
 8004c16:	1d19      	adds	r1, r3, #4
 8004c18:	687a      	ldr	r2, [r7, #4]
 8004c1a:	6011      	str	r1, [r2, #0]
 8004c1c:	681b      	ldr	r3, [r3, #0]
 8004c1e:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintInt(&BufferDesc, v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004c20:	f107 0014 	add.w	r0, r7, #20
 8004c24:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c26:	9301      	str	r3, [sp, #4]
 8004c28:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c2a:	9300      	str	r3, [sp, #0]
 8004c2c:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c2e:	220a      	movs	r2, #10
 8004c30:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c32:	f7ff fe1b 	bl	800486c <_PrintInt>
        break;
 8004c36:	e042      	b.n	8004cbe <_VPrintTarget+0x332>
      case 'u':
        v = va_arg(*pParamList, int);
 8004c38:	687b      	ldr	r3, [r7, #4]
 8004c3a:	681b      	ldr	r3, [r3, #0]
 8004c3c:	1d19      	adds	r1, r3, #4
 8004c3e:	687a      	ldr	r2, [r7, #4]
 8004c40:	6011      	str	r1, [r2, #0]
 8004c42:	681b      	ldr	r3, [r3, #0]
 8004c44:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 10u, NumDigits, FieldWidth, FormatFlags);
 8004c46:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c48:	f107 0014 	add.w	r0, r7, #20
 8004c4c:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c4e:	9301      	str	r3, [sp, #4]
 8004c50:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c52:	9300      	str	r3, [sp, #0]
 8004c54:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c56:	220a      	movs	r2, #10
 8004c58:	f7ff fd72 	bl	8004740 <_PrintUnsigned>
        break;
 8004c5c:	e02f      	b.n	8004cbe <_VPrintTarget+0x332>
      case 'x':
      case 'X':
        v = va_arg(*pParamList, int);
 8004c5e:	687b      	ldr	r3, [r7, #4]
 8004c60:	681b      	ldr	r3, [r3, #0]
 8004c62:	1d19      	adds	r1, r3, #4
 8004c64:	687a      	ldr	r2, [r7, #4]
 8004c66:	6011      	str	r1, [r2, #0]
 8004c68:	681b      	ldr	r3, [r3, #0]
 8004c6a:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, NumDigits, FieldWidth, FormatFlags);
 8004c6c:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c6e:	f107 0014 	add.w	r0, r7, #20
 8004c72:	6cbb      	ldr	r3, [r7, #72]	; 0x48
 8004c74:	9301      	str	r3, [sp, #4]
 8004c76:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 8004c78:	9300      	str	r3, [sp, #0]
 8004c7a:	6cfb      	ldr	r3, [r7, #76]	; 0x4c
 8004c7c:	2210      	movs	r2, #16
 8004c7e:	f7ff fd5f 	bl	8004740 <_PrintUnsigned>
        break;
 8004c82:	e01c      	b.n	8004cbe <_VPrintTarget+0x332>
 8004c84:	2001a658 	.word	0x2001a658
      case 'p':
        v = va_arg(*pParamList, int);
 8004c88:	687b      	ldr	r3, [r7, #4]
 8004c8a:	681b      	ldr	r3, [r3, #0]
 8004c8c:	1d19      	adds	r1, r3, #4
 8004c8e:	687a      	ldr	r2, [r7, #4]
 8004c90:	6011      	str	r1, [r2, #0]
 8004c92:	681b      	ldr	r3, [r3, #0]
 8004c94:	653b      	str	r3, [r7, #80]	; 0x50
        _PrintUnsigned(&BufferDesc, (unsigned int)v, 16u, 8u, 8u, 0u);
 8004c96:	6d39      	ldr	r1, [r7, #80]	; 0x50
 8004c98:	f107 0014 	add.w	r0, r7, #20
 8004c9c:	2300      	movs	r3, #0
 8004c9e:	9301      	str	r3, [sp, #4]
 8004ca0:	2308      	movs	r3, #8
 8004ca2:	9300      	str	r3, [sp, #0]
 8004ca4:	2308      	movs	r3, #8
 8004ca6:	2210      	movs	r2, #16
 8004ca8:	f7ff fd4a 	bl	8004740 <_PrintUnsigned>
        break;
 8004cac:	e007      	b.n	8004cbe <_VPrintTarget+0x332>
      case '%':
        _StoreChar(&BufferDesc, '%');
 8004cae:	f107 0314 	add.w	r3, r7, #20
 8004cb2:	2125      	movs	r1, #37	; 0x25
 8004cb4:	4618      	mov	r0, r3
 8004cb6:	f7ff fcc7 	bl	8004648 <_StoreChar>
        break;
 8004cba:	e000      	b.n	8004cbe <_VPrintTarget+0x332>
      default:
        break;
 8004cbc:	bf00      	nop
      }
      sFormat++;
 8004cbe:	68fb      	ldr	r3, [r7, #12]
 8004cc0:	3301      	adds	r3, #1
 8004cc2:	60fb      	str	r3, [r7, #12]
 8004cc4:	e007      	b.n	8004cd6 <_VPrintTarget+0x34a>
    } else {
      _StoreChar(&BufferDesc, c);
 8004cc6:	f897 2057 	ldrb.w	r2, [r7, #87]	; 0x57
 8004cca:	f107 0314 	add.w	r3, r7, #20
 8004cce:	4611      	mov	r1, r2
 8004cd0:	4618      	mov	r0, r3
 8004cd2:	f7ff fcb9 	bl	8004648 <_StoreChar>
    }
  } while (*sFormat);
 8004cd6:	68fb      	ldr	r3, [r7, #12]
 8004cd8:	781b      	ldrb	r3, [r3, #0]
 8004cda:	2b00      	cmp	r3, #0
 8004cdc:	f47f ae72 	bne.w	80049c4 <_VPrintTarget+0x38>
 8004ce0:	e000      	b.n	8004ce4 <_VPrintTarget+0x358>
      break;
 8004ce2:	bf00      	nop

  //
  // Write remaining data, if any
  //
  if (BufferDesc.Cnt != 0u) {
 8004ce4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004ce6:	2b00      	cmp	r3, #0
 8004ce8:	d041      	beq.n	8004d6e <_VPrintTarget+0x3e2>
    *(BufferDesc.pPayloadStart) = BufferDesc.Cnt;
 8004cea:	6a7a      	ldr	r2, [r7, #36]	; 0x24
 8004cec:	69fb      	ldr	r3, [r7, #28]
 8004cee:	b2d2      	uxtb	r2, r2
 8004cf0:	701a      	strb	r2, [r3, #0]
    ENCODE_U32(BufferDesc.pPayload, BufferDesc.Options);
 8004cf2:	69bb      	ldr	r3, [r7, #24]
 8004cf4:	643b      	str	r3, [r7, #64]	; 0x40
 8004cf6:	6a3b      	ldr	r3, [r7, #32]
 8004cf8:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004cfa:	e00b      	b.n	8004d14 <_VPrintTarget+0x388>
 8004cfc:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004cfe:	b2da      	uxtb	r2, r3
 8004d00:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d02:	1c59      	adds	r1, r3, #1
 8004d04:	6439      	str	r1, [r7, #64]	; 0x40
 8004d06:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d0a:	b2d2      	uxtb	r2, r2
 8004d0c:	701a      	strb	r2, [r3, #0]
 8004d0e:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d10:	09db      	lsrs	r3, r3, #7
 8004d12:	63fb      	str	r3, [r7, #60]	; 0x3c
 8004d14:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8004d16:	2b7f      	cmp	r3, #127	; 0x7f
 8004d18:	d8f0      	bhi.n	8004cfc <_VPrintTarget+0x370>
 8004d1a:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d1c:	1c5a      	adds	r2, r3, #1
 8004d1e:	643a      	str	r2, [r7, #64]	; 0x40
 8004d20:	6bfa      	ldr	r2, [r7, #60]	; 0x3c
 8004d22:	b2d2      	uxtb	r2, r2
 8004d24:	701a      	strb	r2, [r3, #0]
 8004d26:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 8004d28:	61bb      	str	r3, [r7, #24]
    ENCODE_U32(BufferDesc.pPayload, 0);
 8004d2a:	69bb      	ldr	r3, [r7, #24]
 8004d2c:	63bb      	str	r3, [r7, #56]	; 0x38
 8004d2e:	2300      	movs	r3, #0
 8004d30:	637b      	str	r3, [r7, #52]	; 0x34
 8004d32:	e00b      	b.n	8004d4c <_VPrintTarget+0x3c0>
 8004d34:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d36:	b2da      	uxtb	r2, r3
 8004d38:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d3a:	1c59      	adds	r1, r3, #1
 8004d3c:	63b9      	str	r1, [r7, #56]	; 0x38
 8004d3e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004d42:	b2d2      	uxtb	r2, r2
 8004d44:	701a      	strb	r2, [r3, #0]
 8004d46:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d48:	09db      	lsrs	r3, r3, #7
 8004d4a:	637b      	str	r3, [r7, #52]	; 0x34
 8004d4c:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8004d4e:	2b7f      	cmp	r3, #127	; 0x7f
 8004d50:	d8f0      	bhi.n	8004d34 <_VPrintTarget+0x3a8>
 8004d52:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d54:	1c5a      	adds	r2, r3, #1
 8004d56:	63ba      	str	r2, [r7, #56]	; 0x38
 8004d58:	6b7a      	ldr	r2, [r7, #52]	; 0x34
 8004d5a:	b2d2      	uxtb	r2, r2
 8004d5c:	701a      	strb	r2, [r3, #0]
 8004d5e:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8004d60:	61bb      	str	r3, [r7, #24]
    _SendPacket(BufferDesc.pPayloadStart, BufferDesc.pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8004d62:	69fb      	ldr	r3, [r7, #28]
 8004d64:	69b9      	ldr	r1, [r7, #24]
 8004d66:	221a      	movs	r2, #26
 8004d68:	4618      	mov	r0, r3
 8004d6a:	f7ff fb85 	bl	8004478 <_SendPacket>
  }
#if SEGGER_SYSVIEW_USE_STATIC_BUFFER == 0
  SEGGER_SYSVIEW_UNLOCK();
  RECORD_END();
#else
  RECORD_END();
 8004d6e:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8004d70:	f383 8811 	msr	BASEPRI, r3
#endif
}
 8004d74:	bf00      	nop
 8004d76:	3758      	adds	r7, #88	; 0x58
 8004d78:	46bd      	mov	sp, r7
 8004d7a:	bd80      	pop	{r7, pc}

08004d7c <SEGGER_SYSVIEW_Init>:
*    The channel is assigned the label "SysView" for client software 
*    to identify the SystemView channel.
*
*    The channel is configured with the macro SEGGER_SYSVIEW_RTT_CHANNEL.
*/
void SEGGER_SYSVIEW_Init(U32 SysFreq, U32 CPUFreq, const SEGGER_SYSVIEW_OS_API *pOSAPI, SEGGER_SYSVIEW_SEND_SYS_DESC_FUNC pfSendSysDesc) {
 8004d7c:	b580      	push	{r7, lr}
 8004d7e:	b086      	sub	sp, #24
 8004d80:	af02      	add	r7, sp, #8
 8004d82:	60f8      	str	r0, [r7, #12]
 8004d84:	60b9      	str	r1, [r7, #8]
 8004d86:	607a      	str	r2, [r7, #4]
 8004d88:	603b      	str	r3, [r7, #0]
#else // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
#if SEGGER_SYSVIEW_RTT_CHANNEL > 0
  SEGGER_RTT_ConfigUpBuffer   (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
  SEGGER_RTT_ConfigDownBuffer (SEGGER_SYSVIEW_RTT_CHANNEL, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
#else
  _SYSVIEW_Globals.UpChannel = SEGGER_RTT_AllocUpBuffer  ("SysView", &_UpBuffer[0],   sizeof(_UpBuffer),   SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004d8a:	2300      	movs	r3, #0
 8004d8c:	f44f 5280 	mov.w	r2, #4096	; 0x1000
 8004d90:	4917      	ldr	r1, [pc, #92]	; (8004df0 <SEGGER_SYSVIEW_Init+0x74>)
 8004d92:	4818      	ldr	r0, [pc, #96]	; (8004df4 <SEGGER_SYSVIEW_Init+0x78>)
 8004d94:	f7ff f93c 	bl	8004010 <SEGGER_RTT_AllocUpBuffer>
 8004d98:	4603      	mov	r3, r0
 8004d9a:	b2da      	uxtb	r2, r3
 8004d9c:	4b16      	ldr	r3, [pc, #88]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004d9e:	705a      	strb	r2, [r3, #1]
  _SYSVIEW_Globals.DownChannel = _SYSVIEW_Globals.UpChannel;
 8004da0:	4b15      	ldr	r3, [pc, #84]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004da2:	785a      	ldrb	r2, [r3, #1]
 8004da4:	4b14      	ldr	r3, [pc, #80]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004da6:	761a      	strb	r2, [r3, #24]
  SEGGER_RTT_ConfigDownBuffer (_SYSVIEW_Globals.DownChannel, "SysView", &_DownBuffer[0], sizeof(_DownBuffer), SEGGER_RTT_MODE_NO_BLOCK_SKIP);
 8004da8:	4b13      	ldr	r3, [pc, #76]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004daa:	7e1b      	ldrb	r3, [r3, #24]
 8004dac:	4618      	mov	r0, r3
 8004dae:	2300      	movs	r3, #0
 8004db0:	9300      	str	r3, [sp, #0]
 8004db2:	2308      	movs	r3, #8
 8004db4:	4a11      	ldr	r2, [pc, #68]	; (8004dfc <SEGGER_SYSVIEW_Init+0x80>)
 8004db6:	490f      	ldr	r1, [pc, #60]	; (8004df4 <SEGGER_SYSVIEW_Init+0x78>)
 8004db8:	f7ff f9ae 	bl	8004118 <SEGGER_RTT_ConfigDownBuffer>
#endif
  _SYSVIEW_Globals.RAMBaseAddress   = SEGGER_SYSVIEW_ID_BASE;
 8004dbc:	4b0e      	ldr	r3, [pc, #56]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dbe:	2200      	movs	r2, #0
 8004dc0:	611a      	str	r2, [r3, #16]
  _SYSVIEW_Globals.LastTxTimeStamp  = SEGGER_SYSVIEW_GET_TIMESTAMP();
 8004dc2:	4b0f      	ldr	r3, [pc, #60]	; (8004e00 <SEGGER_SYSVIEW_Init+0x84>)
 8004dc4:	681b      	ldr	r3, [r3, #0]
 8004dc6:	4a0c      	ldr	r2, [pc, #48]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dc8:	60d3      	str	r3, [r2, #12]
  _SYSVIEW_Globals.pOSAPI           = pOSAPI;
 8004dca:	4a0b      	ldr	r2, [pc, #44]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dcc:	687b      	ldr	r3, [r7, #4]
 8004dce:	6213      	str	r3, [r2, #32]
  _SYSVIEW_Globals.SysFreq          = SysFreq;
 8004dd0:	4a09      	ldr	r2, [pc, #36]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dd2:	68fb      	ldr	r3, [r7, #12]
 8004dd4:	6053      	str	r3, [r2, #4]
  _SYSVIEW_Globals.CPUFreq          = CPUFreq;
 8004dd6:	4a08      	ldr	r2, [pc, #32]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dd8:	68bb      	ldr	r3, [r7, #8]
 8004dda:	6093      	str	r3, [r2, #8]
  _SYSVIEW_Globals.pfSendSysDesc    = pfSendSysDesc;
 8004ddc:	4a06      	ldr	r2, [pc, #24]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004dde:	683b      	ldr	r3, [r7, #0]
 8004de0:	6253      	str	r3, [r2, #36]	; 0x24
  _SYSVIEW_Globals.EnableState      = 0;
 8004de2:	4b05      	ldr	r3, [pc, #20]	; (8004df8 <SEGGER_SYSVIEW_Init+0x7c>)
 8004de4:	2200      	movs	r2, #0
 8004de6:	701a      	strb	r2, [r3, #0]
#endif  // (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
}
 8004de8:	bf00      	nop
 8004dea:	3710      	adds	r7, #16
 8004dec:	46bd      	mov	sp, r7
 8004dee:	bd80      	pop	{r7, pc}
 8004df0:	20019620 	.word	0x20019620
 8004df4:	08005d6c 	.word	0x08005d6c
 8004df8:	2001a628 	.word	0x2001a628
 8004dfc:	2001a620 	.word	0x2001a620
 8004e00:	e0001004 	.word	0xe0001004

08004e04 <SEGGER_SYSVIEW_SetRAMBase>:
*     to save bandwidth.
*
*  Parameters
*    RAMBaseAddress - Lowest RAM Address. (i.e. 0x20000000 on most Cortex-M)
*/
void SEGGER_SYSVIEW_SetRAMBase(U32 RAMBaseAddress) {
 8004e04:	b480      	push	{r7}
 8004e06:	b083      	sub	sp, #12
 8004e08:	af00      	add	r7, sp, #0
 8004e0a:	6078      	str	r0, [r7, #4]
  _SYSVIEW_Globals.RAMBaseAddress = RAMBaseAddress;
 8004e0c:	4a04      	ldr	r2, [pc, #16]	; (8004e20 <SEGGER_SYSVIEW_SetRAMBase+0x1c>)
 8004e0e:	687b      	ldr	r3, [r7, #4]
 8004e10:	6113      	str	r3, [r2, #16]
}
 8004e12:	bf00      	nop
 8004e14:	370c      	adds	r7, #12
 8004e16:	46bd      	mov	sp, r7
 8004e18:	f85d 7b04 	ldr.w	r7, [sp], #4
 8004e1c:	4770      	bx	lr
 8004e1e:	bf00      	nop
 8004e20:	2001a628 	.word	0x2001a628

08004e24 <SEGGER_SYSVIEW_RecordVoid>:
*    Formats and sends a SystemView packet with an empty payload.
*
*  Parameters
*    EventID - SystemView event ID.
*/
void SEGGER_SYSVIEW_RecordVoid(unsigned int EventID) {
 8004e24:	b580      	push	{r7, lr}
 8004e26:	b084      	sub	sp, #16
 8004e28:	af00      	add	r7, sp, #0
 8004e2a:	6078      	str	r0, [r7, #4]
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 8004e2c:	f3ef 8311 	mrs	r3, BASEPRI
 8004e30:	f04f 0120 	mov.w	r1, #32
 8004e34:	f381 8811 	msr	BASEPRI, r1
 8004e38:	60fb      	str	r3, [r7, #12]
 8004e3a:	4808      	ldr	r0, [pc, #32]	; (8004e5c <SEGGER_SYSVIEW_RecordVoid+0x38>)
 8004e3c:	f7ff fa29 	bl	8004292 <_PreparePacket>
 8004e40:	60b8      	str	r0, [r7, #8]
  //
  _SendPacket(pPayloadStart, pPayloadStart, EventID);
 8004e42:	687a      	ldr	r2, [r7, #4]
 8004e44:	68b9      	ldr	r1, [r7, #8]
 8004e46:	68b8      	ldr	r0, [r7, #8]
 8004e48:	f7ff fb16 	bl	8004478 <_SendPacket>
  RECORD_END();
 8004e4c:	68fb      	ldr	r3, [r7, #12]
 8004e4e:	f383 8811 	msr	BASEPRI, r3
}
 8004e52:	bf00      	nop
 8004e54:	3710      	adds	r7, #16
 8004e56:	46bd      	mov	sp, r7
 8004e58:	bd80      	pop	{r7, pc}
 8004e5a:	bf00      	nop
 8004e5c:	2001a658 	.word	0x2001a658

08004e60 <SEGGER_SYSVIEW_RecordU32>:
*
*  Parameters
*    EventID - SystemView event ID.
*    Value   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32(unsigned int EventID, U32 Value) {
 8004e60:	b580      	push	{r7, lr}
 8004e62:	b088      	sub	sp, #32
 8004e64:	af00      	add	r7, sp, #0
 8004e66:	6078      	str	r0, [r7, #4]
 8004e68:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8004e6a:	f3ef 8311 	mrs	r3, BASEPRI
 8004e6e:	f04f 0120 	mov.w	r1, #32
 8004e72:	f381 8811 	msr	BASEPRI, r1
 8004e76:	617b      	str	r3, [r7, #20]
 8004e78:	4816      	ldr	r0, [pc, #88]	; (8004ed4 <SEGGER_SYSVIEW_RecordU32+0x74>)
 8004e7a:	f7ff fa0a 	bl	8004292 <_PreparePacket>
 8004e7e:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8004e80:	693b      	ldr	r3, [r7, #16]
 8004e82:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Value);
 8004e84:	68fb      	ldr	r3, [r7, #12]
 8004e86:	61fb      	str	r3, [r7, #28]
 8004e88:	683b      	ldr	r3, [r7, #0]
 8004e8a:	61bb      	str	r3, [r7, #24]
 8004e8c:	e00b      	b.n	8004ea6 <SEGGER_SYSVIEW_RecordU32+0x46>
 8004e8e:	69bb      	ldr	r3, [r7, #24]
 8004e90:	b2da      	uxtb	r2, r3
 8004e92:	69fb      	ldr	r3, [r7, #28]
 8004e94:	1c59      	adds	r1, r3, #1
 8004e96:	61f9      	str	r1, [r7, #28]
 8004e98:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004e9c:	b2d2      	uxtb	r2, r2
 8004e9e:	701a      	strb	r2, [r3, #0]
 8004ea0:	69bb      	ldr	r3, [r7, #24]
 8004ea2:	09db      	lsrs	r3, r3, #7
 8004ea4:	61bb      	str	r3, [r7, #24]
 8004ea6:	69bb      	ldr	r3, [r7, #24]
 8004ea8:	2b7f      	cmp	r3, #127	; 0x7f
 8004eaa:	d8f0      	bhi.n	8004e8e <SEGGER_SYSVIEW_RecordU32+0x2e>
 8004eac:	69fb      	ldr	r3, [r7, #28]
 8004eae:	1c5a      	adds	r2, r3, #1
 8004eb0:	61fa      	str	r2, [r7, #28]
 8004eb2:	69ba      	ldr	r2, [r7, #24]
 8004eb4:	b2d2      	uxtb	r2, r2
 8004eb6:	701a      	strb	r2, [r3, #0]
 8004eb8:	69fb      	ldr	r3, [r7, #28]
 8004eba:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004ebc:	687a      	ldr	r2, [r7, #4]
 8004ebe:	68f9      	ldr	r1, [r7, #12]
 8004ec0:	6938      	ldr	r0, [r7, #16]
 8004ec2:	f7ff fad9 	bl	8004478 <_SendPacket>
  RECORD_END();
 8004ec6:	697b      	ldr	r3, [r7, #20]
 8004ec8:	f383 8811 	msr	BASEPRI, r3
}
 8004ecc:	bf00      	nop
 8004ece:	3720      	adds	r7, #32
 8004ed0:	46bd      	mov	sp, r7
 8004ed2:	bd80      	pop	{r7, pc}
 8004ed4:	2001a658 	.word	0x2001a658

08004ed8 <SEGGER_SYSVIEW_RecordU32x2>:
*  Parameters
*    EventID - SystemView event ID.
*    Para0   - The 32-bit parameter encoded to SystemView packet payload.
*    Para1   - The 32-bit parameter encoded to SystemView packet payload.
*/
void SEGGER_SYSVIEW_RecordU32x2(unsigned int EventID, U32 Para0, U32 Para1) {
 8004ed8:	b580      	push	{r7, lr}
 8004eda:	b08c      	sub	sp, #48	; 0x30
 8004edc:	af00      	add	r7, sp, #0
 8004ede:	60f8      	str	r0, [r7, #12]
 8004ee0:	60b9      	str	r1, [r7, #8]
 8004ee2:	607a      	str	r2, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 8004ee4:	f3ef 8311 	mrs	r3, BASEPRI
 8004ee8:	f04f 0120 	mov.w	r1, #32
 8004eec:	f381 8811 	msr	BASEPRI, r1
 8004ef0:	61fb      	str	r3, [r7, #28]
 8004ef2:	4825      	ldr	r0, [pc, #148]	; (8004f88 <SEGGER_SYSVIEW_RecordU32x2+0xb0>)
 8004ef4:	f7ff f9cd 	bl	8004292 <_PreparePacket>
 8004ef8:	61b8      	str	r0, [r7, #24]
  //
  pPayload = pPayloadStart;
 8004efa:	69bb      	ldr	r3, [r7, #24]
 8004efc:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para0);
 8004efe:	697b      	ldr	r3, [r7, #20]
 8004f00:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004f02:	68bb      	ldr	r3, [r7, #8]
 8004f04:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f06:	e00b      	b.n	8004f20 <SEGGER_SYSVIEW_RecordU32x2+0x48>
 8004f08:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f0a:	b2da      	uxtb	r2, r3
 8004f0c:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f0e:	1c59      	adds	r1, r3, #1
 8004f10:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004f12:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f16:	b2d2      	uxtb	r2, r2
 8004f18:	701a      	strb	r2, [r3, #0]
 8004f1a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f1c:	09db      	lsrs	r3, r3, #7
 8004f1e:	62bb      	str	r3, [r7, #40]	; 0x28
 8004f20:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004f22:	2b7f      	cmp	r3, #127	; 0x7f
 8004f24:	d8f0      	bhi.n	8004f08 <SEGGER_SYSVIEW_RecordU32x2+0x30>
 8004f26:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f28:	1c5a      	adds	r2, r3, #1
 8004f2a:	62fa      	str	r2, [r7, #44]	; 0x2c
 8004f2c:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8004f2e:	b2d2      	uxtb	r2, r2
 8004f30:	701a      	strb	r2, [r3, #0]
 8004f32:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004f34:	617b      	str	r3, [r7, #20]
  ENCODE_U32(pPayload, Para1);
 8004f36:	697b      	ldr	r3, [r7, #20]
 8004f38:	627b      	str	r3, [r7, #36]	; 0x24
 8004f3a:	687b      	ldr	r3, [r7, #4]
 8004f3c:	623b      	str	r3, [r7, #32]
 8004f3e:	e00b      	b.n	8004f58 <SEGGER_SYSVIEW_RecordU32x2+0x80>
 8004f40:	6a3b      	ldr	r3, [r7, #32]
 8004f42:	b2da      	uxtb	r2, r3
 8004f44:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f46:	1c59      	adds	r1, r3, #1
 8004f48:	6279      	str	r1, [r7, #36]	; 0x24
 8004f4a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004f4e:	b2d2      	uxtb	r2, r2
 8004f50:	701a      	strb	r2, [r3, #0]
 8004f52:	6a3b      	ldr	r3, [r7, #32]
 8004f54:	09db      	lsrs	r3, r3, #7
 8004f56:	623b      	str	r3, [r7, #32]
 8004f58:	6a3b      	ldr	r3, [r7, #32]
 8004f5a:	2b7f      	cmp	r3, #127	; 0x7f
 8004f5c:	d8f0      	bhi.n	8004f40 <SEGGER_SYSVIEW_RecordU32x2+0x68>
 8004f5e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f60:	1c5a      	adds	r2, r3, #1
 8004f62:	627a      	str	r2, [r7, #36]	; 0x24
 8004f64:	6a3a      	ldr	r2, [r7, #32]
 8004f66:	b2d2      	uxtb	r2, r2
 8004f68:	701a      	strb	r2, [r3, #0]
 8004f6a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8004f6c:	617b      	str	r3, [r7, #20]
  _SendPacket(pPayloadStart, pPayload, EventID);
 8004f6e:	68fa      	ldr	r2, [r7, #12]
 8004f70:	6979      	ldr	r1, [r7, #20]
 8004f72:	69b8      	ldr	r0, [r7, #24]
 8004f74:	f7ff fa80 	bl	8004478 <_SendPacket>
  RECORD_END();
 8004f78:	69fb      	ldr	r3, [r7, #28]
 8004f7a:	f383 8811 	msr	BASEPRI, r3
}
 8004f7e:	bf00      	nop
 8004f80:	3730      	adds	r7, #48	; 0x30
 8004f82:	46bd      	mov	sp, r7
 8004f84:	bd80      	pop	{r7, pc}
 8004f86:	bf00      	nop
 8004f88:	2001a658 	.word	0x2001a658

08004f8c <SEGGER_SYSVIEW_Start>:
*    When SEGGER_SYSVIEW_CAN_RESTART is 1, each received start command
*    records the system information. This is required to enable restart
*    of recordings when SystemView unexpectedly disconnects without sending
*    a stop command before.
*/
void SEGGER_SYSVIEW_Start(void) {
 8004f8c:	b580      	push	{r7, lr}
 8004f8e:	b08c      	sub	sp, #48	; 0x30
 8004f90:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  if (_SYSVIEW_Globals.EnableState == 0) {
#endif
    _SYSVIEW_Globals.EnableState = 1;
 8004f92:	4b59      	ldr	r3, [pc, #356]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 8004f94:	2201      	movs	r2, #1
 8004f96:	701a      	strb	r2, [r3, #0]
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE == 1)
    _SendSyncInfo();
#else
    SEGGER_SYSVIEW_LOCK();
 8004f98:	f3ef 8311 	mrs	r3, BASEPRI
 8004f9c:	f04f 0120 	mov.w	r1, #32
 8004fa0:	f381 8811 	msr	BASEPRI, r1
 8004fa4:	60fb      	str	r3, [r7, #12]
    SEGGER_RTT_WriteSkipNoLock(CHANNEL_ID_UP, _abSync, 10);
 8004fa6:	4b54      	ldr	r3, [pc, #336]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 8004fa8:	785b      	ldrb	r3, [r3, #1]
 8004faa:	220a      	movs	r2, #10
 8004fac:	4953      	ldr	r1, [pc, #332]	; (80050fc <SEGGER_SYSVIEW_Start+0x170>)
 8004fae:	4618      	mov	r0, r3
 8004fb0:	f7fb f90e 	bl	80001d0 <SEGGER_RTT_ASM_WriteSkipNoLock>
    SEGGER_SYSVIEW_UNLOCK();
 8004fb4:	68fb      	ldr	r3, [r7, #12]
 8004fb6:	f383 8811 	msr	BASEPRI, r3
    SEGGER_SYSVIEW_ON_EVENT_RECORDED(10);
 8004fba:	f7fe fcfd 	bl	80039b8 <HIF_UART_EnableTXEInterrupt>
    SEGGER_SYSVIEW_RecordVoid(SYSVIEW_EVTID_TRACE_START);
 8004fbe:	200a      	movs	r0, #10
 8004fc0:	f7ff ff30 	bl	8004e24 <SEGGER_SYSVIEW_RecordVoid>
    {
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8004fc4:	f3ef 8311 	mrs	r3, BASEPRI
 8004fc8:	f04f 0120 	mov.w	r1, #32
 8004fcc:	f381 8811 	msr	BASEPRI, r1
 8004fd0:	60bb      	str	r3, [r7, #8]
 8004fd2:	484b      	ldr	r0, [pc, #300]	; (8005100 <SEGGER_SYSVIEW_Start+0x174>)
 8004fd4:	f7ff f95d 	bl	8004292 <_PreparePacket>
 8004fd8:	6078      	str	r0, [r7, #4]
      //
      pPayload = pPayloadStart;
 8004fda:	687b      	ldr	r3, [r7, #4]
 8004fdc:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8004fde:	683b      	ldr	r3, [r7, #0]
 8004fe0:	62fb      	str	r3, [r7, #44]	; 0x2c
 8004fe2:	4b45      	ldr	r3, [pc, #276]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 8004fe4:	685b      	ldr	r3, [r3, #4]
 8004fe6:	62bb      	str	r3, [r7, #40]	; 0x28
 8004fe8:	e00b      	b.n	8005002 <SEGGER_SYSVIEW_Start+0x76>
 8004fea:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004fec:	b2da      	uxtb	r2, r3
 8004fee:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8004ff0:	1c59      	adds	r1, r3, #1
 8004ff2:	62f9      	str	r1, [r7, #44]	; 0x2c
 8004ff4:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8004ff8:	b2d2      	uxtb	r2, r2
 8004ffa:	701a      	strb	r2, [r3, #0]
 8004ffc:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8004ffe:	09db      	lsrs	r3, r3, #7
 8005000:	62bb      	str	r3, [r7, #40]	; 0x28
 8005002:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005004:	2b7f      	cmp	r3, #127	; 0x7f
 8005006:	d8f0      	bhi.n	8004fea <SEGGER_SYSVIEW_Start+0x5e>
 8005008:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800500a:	1c5a      	adds	r2, r3, #1
 800500c:	62fa      	str	r2, [r7, #44]	; 0x2c
 800500e:	6aba      	ldr	r2, [r7, #40]	; 0x28
 8005010:	b2d2      	uxtb	r2, r2
 8005012:	701a      	strb	r2, [r3, #0]
 8005014:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005016:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 8005018:	683b      	ldr	r3, [r7, #0]
 800501a:	627b      	str	r3, [r7, #36]	; 0x24
 800501c:	4b36      	ldr	r3, [pc, #216]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 800501e:	689b      	ldr	r3, [r3, #8]
 8005020:	623b      	str	r3, [r7, #32]
 8005022:	e00b      	b.n	800503c <SEGGER_SYSVIEW_Start+0xb0>
 8005024:	6a3b      	ldr	r3, [r7, #32]
 8005026:	b2da      	uxtb	r2, r3
 8005028:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800502a:	1c59      	adds	r1, r3, #1
 800502c:	6279      	str	r1, [r7, #36]	; 0x24
 800502e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005032:	b2d2      	uxtb	r2, r2
 8005034:	701a      	strb	r2, [r3, #0]
 8005036:	6a3b      	ldr	r3, [r7, #32]
 8005038:	09db      	lsrs	r3, r3, #7
 800503a:	623b      	str	r3, [r7, #32]
 800503c:	6a3b      	ldr	r3, [r7, #32]
 800503e:	2b7f      	cmp	r3, #127	; 0x7f
 8005040:	d8f0      	bhi.n	8005024 <SEGGER_SYSVIEW_Start+0x98>
 8005042:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005044:	1c5a      	adds	r2, r3, #1
 8005046:	627a      	str	r2, [r7, #36]	; 0x24
 8005048:	6a3a      	ldr	r2, [r7, #32]
 800504a:	b2d2      	uxtb	r2, r2
 800504c:	701a      	strb	r2, [r3, #0]
 800504e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005050:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 8005052:	683b      	ldr	r3, [r7, #0]
 8005054:	61fb      	str	r3, [r7, #28]
 8005056:	4b28      	ldr	r3, [pc, #160]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 8005058:	691b      	ldr	r3, [r3, #16]
 800505a:	61bb      	str	r3, [r7, #24]
 800505c:	e00b      	b.n	8005076 <SEGGER_SYSVIEW_Start+0xea>
 800505e:	69bb      	ldr	r3, [r7, #24]
 8005060:	b2da      	uxtb	r2, r3
 8005062:	69fb      	ldr	r3, [r7, #28]
 8005064:	1c59      	adds	r1, r3, #1
 8005066:	61f9      	str	r1, [r7, #28]
 8005068:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800506c:	b2d2      	uxtb	r2, r2
 800506e:	701a      	strb	r2, [r3, #0]
 8005070:	69bb      	ldr	r3, [r7, #24]
 8005072:	09db      	lsrs	r3, r3, #7
 8005074:	61bb      	str	r3, [r7, #24]
 8005076:	69bb      	ldr	r3, [r7, #24]
 8005078:	2b7f      	cmp	r3, #127	; 0x7f
 800507a:	d8f0      	bhi.n	800505e <SEGGER_SYSVIEW_Start+0xd2>
 800507c:	69fb      	ldr	r3, [r7, #28]
 800507e:	1c5a      	adds	r2, r3, #1
 8005080:	61fa      	str	r2, [r7, #28]
 8005082:	69ba      	ldr	r2, [r7, #24]
 8005084:	b2d2      	uxtb	r2, r2
 8005086:	701a      	strb	r2, [r3, #0]
 8005088:	69fb      	ldr	r3, [r7, #28]
 800508a:	603b      	str	r3, [r7, #0]
      ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800508c:	683b      	ldr	r3, [r7, #0]
 800508e:	617b      	str	r3, [r7, #20]
 8005090:	2300      	movs	r3, #0
 8005092:	613b      	str	r3, [r7, #16]
 8005094:	e00b      	b.n	80050ae <SEGGER_SYSVIEW_Start+0x122>
 8005096:	693b      	ldr	r3, [r7, #16]
 8005098:	b2da      	uxtb	r2, r3
 800509a:	697b      	ldr	r3, [r7, #20]
 800509c:	1c59      	adds	r1, r3, #1
 800509e:	6179      	str	r1, [r7, #20]
 80050a0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80050a4:	b2d2      	uxtb	r2, r2
 80050a6:	701a      	strb	r2, [r3, #0]
 80050a8:	693b      	ldr	r3, [r7, #16]
 80050aa:	09db      	lsrs	r3, r3, #7
 80050ac:	613b      	str	r3, [r7, #16]
 80050ae:	693b      	ldr	r3, [r7, #16]
 80050b0:	2b7f      	cmp	r3, #127	; 0x7f
 80050b2:	d8f0      	bhi.n	8005096 <SEGGER_SYSVIEW_Start+0x10a>
 80050b4:	697b      	ldr	r3, [r7, #20]
 80050b6:	1c5a      	adds	r2, r3, #1
 80050b8:	617a      	str	r2, [r7, #20]
 80050ba:	693a      	ldr	r2, [r7, #16]
 80050bc:	b2d2      	uxtb	r2, r2
 80050be:	701a      	strb	r2, [r3, #0]
 80050c0:	697b      	ldr	r3, [r7, #20]
 80050c2:	603b      	str	r3, [r7, #0]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 80050c4:	2218      	movs	r2, #24
 80050c6:	6839      	ldr	r1, [r7, #0]
 80050c8:	6878      	ldr	r0, [r7, #4]
 80050ca:	f7ff f9d5 	bl	8004478 <_SendPacket>
      RECORD_END();
 80050ce:	68bb      	ldr	r3, [r7, #8]
 80050d0:	f383 8811 	msr	BASEPRI, r3
    }
    if (_SYSVIEW_Globals.pfSendSysDesc) {
 80050d4:	4b08      	ldr	r3, [pc, #32]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 80050d6:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050d8:	2b00      	cmp	r3, #0
 80050da:	d002      	beq.n	80050e2 <SEGGER_SYSVIEW_Start+0x156>
      _SYSVIEW_Globals.pfSendSysDesc();
 80050dc:	4b06      	ldr	r3, [pc, #24]	; (80050f8 <SEGGER_SYSVIEW_Start+0x16c>)
 80050de:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 80050e0:	4798      	blx	r3
    }
    SEGGER_SYSVIEW_RecordSystime();
 80050e2:	f000 f9eb 	bl	80054bc <SEGGER_SYSVIEW_RecordSystime>
    SEGGER_SYSVIEW_SendTaskList();
 80050e6:	f000 f9b1 	bl	800544c <SEGGER_SYSVIEW_SendTaskList>
    SEGGER_SYSVIEW_SendNumModules();
 80050ea:	f000 fc73 	bl	80059d4 <SEGGER_SYSVIEW_SendNumModules>
#endif
#if (SEGGER_SYSVIEW_CAN_RESTART == 0)
  }
#endif
}
 80050ee:	bf00      	nop
 80050f0:	3730      	adds	r7, #48	; 0x30
 80050f2:	46bd      	mov	sp, r7
 80050f4:	bd80      	pop	{r7, pc}
 80050f6:	bf00      	nop
 80050f8:	2001a628 	.word	0x2001a628
 80050fc:	08005d98 	.word	0x08005d98
 8005100:	2001a658 	.word	0x2001a658

08005104 <SEGGER_SYSVIEW_Stop>:
*    This function disables transmission of SystemView packets recorded
*    by subsequent trace calls.  If transmission is enabled when
*    this function is called, a single SystemView Stop event is recorded
*    to the trace, send, and then trace transmission is halted.
*/
void SEGGER_SYSVIEW_Stop(void) {
 8005104:	b580      	push	{r7, lr}
 8005106:	b082      	sub	sp, #8
 8005108:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800510a:	f3ef 8311 	mrs	r3, BASEPRI
 800510e:	f04f 0120 	mov.w	r1, #32
 8005112:	f381 8811 	msr	BASEPRI, r1
 8005116:	607b      	str	r3, [r7, #4]
 8005118:	480b      	ldr	r0, [pc, #44]	; (8005148 <SEGGER_SYSVIEW_Stop+0x44>)
 800511a:	f7ff f8ba 	bl	8004292 <_PreparePacket>
 800511e:	6038      	str	r0, [r7, #0]
  //
  if (_SYSVIEW_Globals.EnableState) {
 8005120:	4b0a      	ldr	r3, [pc, #40]	; (800514c <SEGGER_SYSVIEW_Stop+0x48>)
 8005122:	781b      	ldrb	r3, [r3, #0]
 8005124:	2b00      	cmp	r3, #0
 8005126:	d007      	beq.n	8005138 <SEGGER_SYSVIEW_Stop+0x34>
    _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_TRACE_STOP);
 8005128:	220b      	movs	r2, #11
 800512a:	6839      	ldr	r1, [r7, #0]
 800512c:	6838      	ldr	r0, [r7, #0]
 800512e:	f7ff f9a3 	bl	8004478 <_SendPacket>
    _SYSVIEW_Globals.EnableState = 0;
 8005132:	4b06      	ldr	r3, [pc, #24]	; (800514c <SEGGER_SYSVIEW_Stop+0x48>)
 8005134:	2200      	movs	r2, #0
 8005136:	701a      	strb	r2, [r3, #0]
  }
  RECORD_END();
 8005138:	687b      	ldr	r3, [r7, #4]
 800513a:	f383 8811 	msr	BASEPRI, r3
}
 800513e:	bf00      	nop
 8005140:	3708      	adds	r7, #8
 8005142:	46bd      	mov	sp, r7
 8005144:	bd80      	pop	{r7, pc}
 8005146:	bf00      	nop
 8005148:	2001a658 	.word	0x2001a658
 800514c:	2001a628 	.word	0x2001a628

08005150 <SEGGER_SYSVIEW_GetSysDesc>:
*
*  Function description
*    Triggers a send of the system information and description.
*
*/
void SEGGER_SYSVIEW_GetSysDesc(void) {
 8005150:	b580      	push	{r7, lr}
 8005152:	b08c      	sub	sp, #48	; 0x30
 8005154:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 4 * SEGGER_SYSVIEW_QUANTA_U32);
 8005156:	f3ef 8311 	mrs	r3, BASEPRI
 800515a:	f04f 0120 	mov.w	r1, #32
 800515e:	f381 8811 	msr	BASEPRI, r1
 8005162:	60fb      	str	r3, [r7, #12]
 8005164:	4845      	ldr	r0, [pc, #276]	; (800527c <SEGGER_SYSVIEW_GetSysDesc+0x12c>)
 8005166:	f7ff f894 	bl	8004292 <_PreparePacket>
 800516a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800516c:	68bb      	ldr	r3, [r7, #8]
 800516e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.SysFreq);
 8005170:	687b      	ldr	r3, [r7, #4]
 8005172:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005174:	4b42      	ldr	r3, [pc, #264]	; (8005280 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005176:	685b      	ldr	r3, [r3, #4]
 8005178:	62bb      	str	r3, [r7, #40]	; 0x28
 800517a:	e00b      	b.n	8005194 <SEGGER_SYSVIEW_GetSysDesc+0x44>
 800517c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800517e:	b2da      	uxtb	r2, r3
 8005180:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005182:	1c59      	adds	r1, r3, #1
 8005184:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005186:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800518a:	b2d2      	uxtb	r2, r2
 800518c:	701a      	strb	r2, [r3, #0]
 800518e:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005190:	09db      	lsrs	r3, r3, #7
 8005192:	62bb      	str	r3, [r7, #40]	; 0x28
 8005194:	6abb      	ldr	r3, [r7, #40]	; 0x28
 8005196:	2b7f      	cmp	r3, #127	; 0x7f
 8005198:	d8f0      	bhi.n	800517c <SEGGER_SYSVIEW_GetSysDesc+0x2c>
 800519a:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 800519c:	1c5a      	adds	r2, r3, #1
 800519e:	62fa      	str	r2, [r7, #44]	; 0x2c
 80051a0:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80051a2:	b2d2      	uxtb	r2, r2
 80051a4:	701a      	strb	r2, [r3, #0]
 80051a6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80051a8:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.CPUFreq);
 80051aa:	687b      	ldr	r3, [r7, #4]
 80051ac:	627b      	str	r3, [r7, #36]	; 0x24
 80051ae:	4b34      	ldr	r3, [pc, #208]	; (8005280 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80051b0:	689b      	ldr	r3, [r3, #8]
 80051b2:	623b      	str	r3, [r7, #32]
 80051b4:	e00b      	b.n	80051ce <SEGGER_SYSVIEW_GetSysDesc+0x7e>
 80051b6:	6a3b      	ldr	r3, [r7, #32]
 80051b8:	b2da      	uxtb	r2, r3
 80051ba:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051bc:	1c59      	adds	r1, r3, #1
 80051be:	6279      	str	r1, [r7, #36]	; 0x24
 80051c0:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051c4:	b2d2      	uxtb	r2, r2
 80051c6:	701a      	strb	r2, [r3, #0]
 80051c8:	6a3b      	ldr	r3, [r7, #32]
 80051ca:	09db      	lsrs	r3, r3, #7
 80051cc:	623b      	str	r3, [r7, #32]
 80051ce:	6a3b      	ldr	r3, [r7, #32]
 80051d0:	2b7f      	cmp	r3, #127	; 0x7f
 80051d2:	d8f0      	bhi.n	80051b6 <SEGGER_SYSVIEW_GetSysDesc+0x66>
 80051d4:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051d6:	1c5a      	adds	r2, r3, #1
 80051d8:	627a      	str	r2, [r7, #36]	; 0x24
 80051da:	6a3a      	ldr	r2, [r7, #32]
 80051dc:	b2d2      	uxtb	r2, r2
 80051de:	701a      	strb	r2, [r3, #0]
 80051e0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80051e2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _SYSVIEW_Globals.RAMBaseAddress);
 80051e4:	687b      	ldr	r3, [r7, #4]
 80051e6:	61fb      	str	r3, [r7, #28]
 80051e8:	4b25      	ldr	r3, [pc, #148]	; (8005280 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 80051ea:	691b      	ldr	r3, [r3, #16]
 80051ec:	61bb      	str	r3, [r7, #24]
 80051ee:	e00b      	b.n	8005208 <SEGGER_SYSVIEW_GetSysDesc+0xb8>
 80051f0:	69bb      	ldr	r3, [r7, #24]
 80051f2:	b2da      	uxtb	r2, r3
 80051f4:	69fb      	ldr	r3, [r7, #28]
 80051f6:	1c59      	adds	r1, r3, #1
 80051f8:	61f9      	str	r1, [r7, #28]
 80051fa:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80051fe:	b2d2      	uxtb	r2, r2
 8005200:	701a      	strb	r2, [r3, #0]
 8005202:	69bb      	ldr	r3, [r7, #24]
 8005204:	09db      	lsrs	r3, r3, #7
 8005206:	61bb      	str	r3, [r7, #24]
 8005208:	69bb      	ldr	r3, [r7, #24]
 800520a:	2b7f      	cmp	r3, #127	; 0x7f
 800520c:	d8f0      	bhi.n	80051f0 <SEGGER_SYSVIEW_GetSysDesc+0xa0>
 800520e:	69fb      	ldr	r3, [r7, #28]
 8005210:	1c5a      	adds	r2, r3, #1
 8005212:	61fa      	str	r2, [r7, #28]
 8005214:	69ba      	ldr	r2, [r7, #24]
 8005216:	b2d2      	uxtb	r2, r2
 8005218:	701a      	strb	r2, [r3, #0]
 800521a:	69fb      	ldr	r3, [r7, #28]
 800521c:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_ID_SHIFT);
 800521e:	687b      	ldr	r3, [r7, #4]
 8005220:	617b      	str	r3, [r7, #20]
 8005222:	2300      	movs	r3, #0
 8005224:	613b      	str	r3, [r7, #16]
 8005226:	e00b      	b.n	8005240 <SEGGER_SYSVIEW_GetSysDesc+0xf0>
 8005228:	693b      	ldr	r3, [r7, #16]
 800522a:	b2da      	uxtb	r2, r3
 800522c:	697b      	ldr	r3, [r7, #20]
 800522e:	1c59      	adds	r1, r3, #1
 8005230:	6179      	str	r1, [r7, #20]
 8005232:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005236:	b2d2      	uxtb	r2, r2
 8005238:	701a      	strb	r2, [r3, #0]
 800523a:	693b      	ldr	r3, [r7, #16]
 800523c:	09db      	lsrs	r3, r3, #7
 800523e:	613b      	str	r3, [r7, #16]
 8005240:	693b      	ldr	r3, [r7, #16]
 8005242:	2b7f      	cmp	r3, #127	; 0x7f
 8005244:	d8f0      	bhi.n	8005228 <SEGGER_SYSVIEW_GetSysDesc+0xd8>
 8005246:	697b      	ldr	r3, [r7, #20]
 8005248:	1c5a      	adds	r2, r3, #1
 800524a:	617a      	str	r2, [r7, #20]
 800524c:	693a      	ldr	r2, [r7, #16]
 800524e:	b2d2      	uxtb	r2, r2
 8005250:	701a      	strb	r2, [r3, #0]
 8005252:	697b      	ldr	r3, [r7, #20]
 8005254:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_INIT);
 8005256:	2218      	movs	r2, #24
 8005258:	6879      	ldr	r1, [r7, #4]
 800525a:	68b8      	ldr	r0, [r7, #8]
 800525c:	f7ff f90c 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005260:	68fb      	ldr	r3, [r7, #12]
 8005262:	f383 8811 	msr	BASEPRI, r3
  if (_SYSVIEW_Globals.pfSendSysDesc) {
 8005266:	4b06      	ldr	r3, [pc, #24]	; (8005280 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005268:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 800526a:	2b00      	cmp	r3, #0
 800526c:	d002      	beq.n	8005274 <SEGGER_SYSVIEW_GetSysDesc+0x124>
    _SYSVIEW_Globals.pfSendSysDesc();
 800526e:	4b04      	ldr	r3, [pc, #16]	; (8005280 <SEGGER_SYSVIEW_GetSysDesc+0x130>)
 8005270:	6a5b      	ldr	r3, [r3, #36]	; 0x24
 8005272:	4798      	blx	r3
  }
}
 8005274:	bf00      	nop
 8005276:	3730      	adds	r7, #48	; 0x30
 8005278:	46bd      	mov	sp, r7
 800527a:	bd80      	pop	{r7, pc}
 800527c:	2001a658 	.word	0x2001a658
 8005280:	2001a628 	.word	0x2001a628

08005284 <SEGGER_SYSVIEW_SendTaskInfo>:
*    task priority and task name.
*
*  Parameters
*    pInfo - Pointer to task information to send.
*/
void SEGGER_SYSVIEW_SendTaskInfo(const SEGGER_SYSVIEW_TASKINFO *pInfo) {
 8005284:	b580      	push	{r7, lr}
 8005286:	b092      	sub	sp, #72	; 0x48
 8005288:	af00      	add	r7, sp, #0
 800528a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32 + 1 + 32);
 800528c:	f3ef 8311 	mrs	r3, BASEPRI
 8005290:	f04f 0120 	mov.w	r1, #32
 8005294:	f381 8811 	msr	BASEPRI, r1
 8005298:	617b      	str	r3, [r7, #20]
 800529a:	486a      	ldr	r0, [pc, #424]	; (8005444 <SEGGER_SYSVIEW_SendTaskInfo+0x1c0>)
 800529c:	f7fe fff9 	bl	8004292 <_PreparePacket>
 80052a0:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80052a2:	693b      	ldr	r3, [r7, #16]
 80052a4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 80052a6:	68fb      	ldr	r3, [r7, #12]
 80052a8:	647b      	str	r3, [r7, #68]	; 0x44
 80052aa:	687b      	ldr	r3, [r7, #4]
 80052ac:	681a      	ldr	r2, [r3, #0]
 80052ae:	4b66      	ldr	r3, [pc, #408]	; (8005448 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 80052b0:	691b      	ldr	r3, [r3, #16]
 80052b2:	1ad3      	subs	r3, r2, r3
 80052b4:	643b      	str	r3, [r7, #64]	; 0x40
 80052b6:	e00b      	b.n	80052d0 <SEGGER_SYSVIEW_SendTaskInfo+0x4c>
 80052b8:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052ba:	b2da      	uxtb	r2, r3
 80052bc:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052be:	1c59      	adds	r1, r3, #1
 80052c0:	6479      	str	r1, [r7, #68]	; 0x44
 80052c2:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80052c6:	b2d2      	uxtb	r2, r2
 80052c8:	701a      	strb	r2, [r3, #0]
 80052ca:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052cc:	09db      	lsrs	r3, r3, #7
 80052ce:	643b      	str	r3, [r7, #64]	; 0x40
 80052d0:	6c3b      	ldr	r3, [r7, #64]	; 0x40
 80052d2:	2b7f      	cmp	r3, #127	; 0x7f
 80052d4:	d8f0      	bhi.n	80052b8 <SEGGER_SYSVIEW_SendTaskInfo+0x34>
 80052d6:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052d8:	1c5a      	adds	r2, r3, #1
 80052da:	647a      	str	r2, [r7, #68]	; 0x44
 80052dc:	6c3a      	ldr	r2, [r7, #64]	; 0x40
 80052de:	b2d2      	uxtb	r2, r2
 80052e0:	701a      	strb	r2, [r3, #0]
 80052e2:	6c7b      	ldr	r3, [r7, #68]	; 0x44
 80052e4:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->Prio);
 80052e6:	68fb      	ldr	r3, [r7, #12]
 80052e8:	63fb      	str	r3, [r7, #60]	; 0x3c
 80052ea:	687b      	ldr	r3, [r7, #4]
 80052ec:	689b      	ldr	r3, [r3, #8]
 80052ee:	63bb      	str	r3, [r7, #56]	; 0x38
 80052f0:	e00b      	b.n	800530a <SEGGER_SYSVIEW_SendTaskInfo+0x86>
 80052f2:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 80052f4:	b2da      	uxtb	r2, r3
 80052f6:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 80052f8:	1c59      	adds	r1, r3, #1
 80052fa:	63f9      	str	r1, [r7, #60]	; 0x3c
 80052fc:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005300:	b2d2      	uxtb	r2, r2
 8005302:	701a      	strb	r2, [r3, #0]
 8005304:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 8005306:	09db      	lsrs	r3, r3, #7
 8005308:	63bb      	str	r3, [r7, #56]	; 0x38
 800530a:	6bbb      	ldr	r3, [r7, #56]	; 0x38
 800530c:	2b7f      	cmp	r3, #127	; 0x7f
 800530e:	d8f0      	bhi.n	80052f2 <SEGGER_SYSVIEW_SendTaskInfo+0x6e>
 8005310:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 8005312:	1c5a      	adds	r2, r3, #1
 8005314:	63fa      	str	r2, [r7, #60]	; 0x3c
 8005316:	6bba      	ldr	r2, [r7, #56]	; 0x38
 8005318:	b2d2      	uxtb	r2, r2
 800531a:	701a      	strb	r2, [r3, #0]
 800531c:	6bfb      	ldr	r3, [r7, #60]	; 0x3c
 800531e:	60fb      	str	r3, [r7, #12]
  pPayload = _EncodeStr(pPayload, pInfo->sName, 32);
 8005320:	687b      	ldr	r3, [r7, #4]
 8005322:	685b      	ldr	r3, [r3, #4]
 8005324:	2220      	movs	r2, #32
 8005326:	4619      	mov	r1, r3
 8005328:	68f8      	ldr	r0, [r7, #12]
 800532a:	f7fe ff65 	bl	80041f8 <_EncodeStr>
 800532e:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_INFO);
 8005330:	2209      	movs	r2, #9
 8005332:	68f9      	ldr	r1, [r7, #12]
 8005334:	6938      	ldr	r0, [r7, #16]
 8005336:	f7ff f89f 	bl	8004478 <_SendPacket>
  //
  pPayload = pPayloadStart;
 800533a:	693b      	ldr	r3, [r7, #16]
 800533c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, SHRINK_ID(pInfo->TaskID));
 800533e:	68fb      	ldr	r3, [r7, #12]
 8005340:	637b      	str	r3, [r7, #52]	; 0x34
 8005342:	687b      	ldr	r3, [r7, #4]
 8005344:	681a      	ldr	r2, [r3, #0]
 8005346:	4b40      	ldr	r3, [pc, #256]	; (8005448 <SEGGER_SYSVIEW_SendTaskInfo+0x1c4>)
 8005348:	691b      	ldr	r3, [r3, #16]
 800534a:	1ad3      	subs	r3, r2, r3
 800534c:	633b      	str	r3, [r7, #48]	; 0x30
 800534e:	e00b      	b.n	8005368 <SEGGER_SYSVIEW_SendTaskInfo+0xe4>
 8005350:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005352:	b2da      	uxtb	r2, r3
 8005354:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005356:	1c59      	adds	r1, r3, #1
 8005358:	6379      	str	r1, [r7, #52]	; 0x34
 800535a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800535e:	b2d2      	uxtb	r2, r2
 8005360:	701a      	strb	r2, [r3, #0]
 8005362:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 8005364:	09db      	lsrs	r3, r3, #7
 8005366:	633b      	str	r3, [r7, #48]	; 0x30
 8005368:	6b3b      	ldr	r3, [r7, #48]	; 0x30
 800536a:	2b7f      	cmp	r3, #127	; 0x7f
 800536c:	d8f0      	bhi.n	8005350 <SEGGER_SYSVIEW_SendTaskInfo+0xcc>
 800536e:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 8005370:	1c5a      	adds	r2, r3, #1
 8005372:	637a      	str	r2, [r7, #52]	; 0x34
 8005374:	6b3a      	ldr	r2, [r7, #48]	; 0x30
 8005376:	b2d2      	uxtb	r2, r2
 8005378:	701a      	strb	r2, [r3, #0]
 800537a:	6b7b      	ldr	r3, [r7, #52]	; 0x34
 800537c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackBase);
 800537e:	68fb      	ldr	r3, [r7, #12]
 8005380:	62fb      	str	r3, [r7, #44]	; 0x2c
 8005382:	687b      	ldr	r3, [r7, #4]
 8005384:	68db      	ldr	r3, [r3, #12]
 8005386:	62bb      	str	r3, [r7, #40]	; 0x28
 8005388:	e00b      	b.n	80053a2 <SEGGER_SYSVIEW_SendTaskInfo+0x11e>
 800538a:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800538c:	b2da      	uxtb	r2, r3
 800538e:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005390:	1c59      	adds	r1, r3, #1
 8005392:	62f9      	str	r1, [r7, #44]	; 0x2c
 8005394:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005398:	b2d2      	uxtb	r2, r2
 800539a:	701a      	strb	r2, [r3, #0]
 800539c:	6abb      	ldr	r3, [r7, #40]	; 0x28
 800539e:	09db      	lsrs	r3, r3, #7
 80053a0:	62bb      	str	r3, [r7, #40]	; 0x28
 80053a2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80053a4:	2b7f      	cmp	r3, #127	; 0x7f
 80053a6:	d8f0      	bhi.n	800538a <SEGGER_SYSVIEW_SendTaskInfo+0x106>
 80053a8:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053aa:	1c5a      	adds	r2, r3, #1
 80053ac:	62fa      	str	r2, [r7, #44]	; 0x2c
 80053ae:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80053b0:	b2d2      	uxtb	r2, r2
 80053b2:	701a      	strb	r2, [r3, #0]
 80053b4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80053b6:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, pInfo->StackSize);
 80053b8:	68fb      	ldr	r3, [r7, #12]
 80053ba:	627b      	str	r3, [r7, #36]	; 0x24
 80053bc:	687b      	ldr	r3, [r7, #4]
 80053be:	691b      	ldr	r3, [r3, #16]
 80053c0:	623b      	str	r3, [r7, #32]
 80053c2:	e00b      	b.n	80053dc <SEGGER_SYSVIEW_SendTaskInfo+0x158>
 80053c4:	6a3b      	ldr	r3, [r7, #32]
 80053c6:	b2da      	uxtb	r2, r3
 80053c8:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053ca:	1c59      	adds	r1, r3, #1
 80053cc:	6279      	str	r1, [r7, #36]	; 0x24
 80053ce:	f062 027f 	orn	r2, r2, #127	; 0x7f
 80053d2:	b2d2      	uxtb	r2, r2
 80053d4:	701a      	strb	r2, [r3, #0]
 80053d6:	6a3b      	ldr	r3, [r7, #32]
 80053d8:	09db      	lsrs	r3, r3, #7
 80053da:	623b      	str	r3, [r7, #32]
 80053dc:	6a3b      	ldr	r3, [r7, #32]
 80053de:	2b7f      	cmp	r3, #127	; 0x7f
 80053e0:	d8f0      	bhi.n	80053c4 <SEGGER_SYSVIEW_SendTaskInfo+0x140>
 80053e2:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053e4:	1c5a      	adds	r2, r3, #1
 80053e6:	627a      	str	r2, [r7, #36]	; 0x24
 80053e8:	6a3a      	ldr	r2, [r7, #32]
 80053ea:	b2d2      	uxtb	r2, r2
 80053ec:	701a      	strb	r2, [r3, #0]
 80053ee:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 80053f0:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0); // Stack End, future use
 80053f2:	68fb      	ldr	r3, [r7, #12]
 80053f4:	61fb      	str	r3, [r7, #28]
 80053f6:	2300      	movs	r3, #0
 80053f8:	61bb      	str	r3, [r7, #24]
 80053fa:	e00b      	b.n	8005414 <SEGGER_SYSVIEW_SendTaskInfo+0x190>
 80053fc:	69bb      	ldr	r3, [r7, #24]
 80053fe:	b2da      	uxtb	r2, r3
 8005400:	69fb      	ldr	r3, [r7, #28]
 8005402:	1c59      	adds	r1, r3, #1
 8005404:	61f9      	str	r1, [r7, #28]
 8005406:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800540a:	b2d2      	uxtb	r2, r2
 800540c:	701a      	strb	r2, [r3, #0]
 800540e:	69bb      	ldr	r3, [r7, #24]
 8005410:	09db      	lsrs	r3, r3, #7
 8005412:	61bb      	str	r3, [r7, #24]
 8005414:	69bb      	ldr	r3, [r7, #24]
 8005416:	2b7f      	cmp	r3, #127	; 0x7f
 8005418:	d8f0      	bhi.n	80053fc <SEGGER_SYSVIEW_SendTaskInfo+0x178>
 800541a:	69fb      	ldr	r3, [r7, #28]
 800541c:	1c5a      	adds	r2, r3, #1
 800541e:	61fa      	str	r2, [r7, #28]
 8005420:	69ba      	ldr	r2, [r7, #24]
 8005422:	b2d2      	uxtb	r2, r2
 8005424:	701a      	strb	r2, [r3, #0]
 8005426:	69fb      	ldr	r3, [r7, #28]
 8005428:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_STACK_INFO);
 800542a:	2215      	movs	r2, #21
 800542c:	68f9      	ldr	r1, [r7, #12]
 800542e:	6938      	ldr	r0, [r7, #16]
 8005430:	f7ff f822 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005434:	697b      	ldr	r3, [r7, #20]
 8005436:	f383 8811 	msr	BASEPRI, r3
}
 800543a:	bf00      	nop
 800543c:	3748      	adds	r7, #72	; 0x48
 800543e:	46bd      	mov	sp, r7
 8005440:	bd80      	pop	{r7, pc}
 8005442:	bf00      	nop
 8005444:	2001a658 	.word	0x2001a658
 8005448:	2001a628 	.word	0x2001a628

0800544c <SEGGER_SYSVIEW_SendTaskList>:
*       SEGGER_SYSVIEW_SendTaskList()
*
*  Function description
*    Send all tasks descriptors to the host.
*/
void SEGGER_SYSVIEW_SendTaskList(void) {
 800544c:	b580      	push	{r7, lr}
 800544e:	af00      	add	r7, sp, #0
  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfSendTaskList) {
 8005450:	4b07      	ldr	r3, [pc, #28]	; (8005470 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005452:	6a1b      	ldr	r3, [r3, #32]
 8005454:	2b00      	cmp	r3, #0
 8005456:	d008      	beq.n	800546a <SEGGER_SYSVIEW_SendTaskList+0x1e>
 8005458:	4b05      	ldr	r3, [pc, #20]	; (8005470 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 800545a:	6a1b      	ldr	r3, [r3, #32]
 800545c:	685b      	ldr	r3, [r3, #4]
 800545e:	2b00      	cmp	r3, #0
 8005460:	d003      	beq.n	800546a <SEGGER_SYSVIEW_SendTaskList+0x1e>
    _SYSVIEW_Globals.pOSAPI->pfSendTaskList();
 8005462:	4b03      	ldr	r3, [pc, #12]	; (8005470 <SEGGER_SYSVIEW_SendTaskList+0x24>)
 8005464:	6a1b      	ldr	r3, [r3, #32]
 8005466:	685b      	ldr	r3, [r3, #4]
 8005468:	4798      	blx	r3
  }
}
 800546a:	bf00      	nop
 800546c:	bd80      	pop	{r7, pc}
 800546e:	bf00      	nop
 8005470:	2001a628 	.word	0x2001a628

08005474 <SEGGER_SYSVIEW_SendSysDesc>:
*
*    The Following items can be described in a system description string.
*    Each item is identified by its identifier, followed by '=' and the value.
*    Items are separated by ','.
*/
void SEGGER_SYSVIEW_SendSysDesc(const char *sSysDesc) {
 8005474:	b580      	push	{r7, lr}
 8005476:	b086      	sub	sp, #24
 8005478:	af00      	add	r7, sp, #0
 800547a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 800547c:	f3ef 8311 	mrs	r3, BASEPRI
 8005480:	f04f 0120 	mov.w	r1, #32
 8005484:	f381 8811 	msr	BASEPRI, r1
 8005488:	617b      	str	r3, [r7, #20]
 800548a:	480b      	ldr	r0, [pc, #44]	; (80054b8 <SEGGER_SYSVIEW_SendSysDesc+0x44>)
 800548c:	f7fe ff01 	bl	8004292 <_PreparePacket>
 8005490:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, sSysDesc, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005492:	2280      	movs	r2, #128	; 0x80
 8005494:	6879      	ldr	r1, [r7, #4]
 8005496:	6938      	ldr	r0, [r7, #16]
 8005498:	f7fe feae 	bl	80041f8 <_EncodeStr>
 800549c:	60f8      	str	r0, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_SYSDESC);
 800549e:	220e      	movs	r2, #14
 80054a0:	68f9      	ldr	r1, [r7, #12]
 80054a2:	6938      	ldr	r0, [r7, #16]
 80054a4:	f7fe ffe8 	bl	8004478 <_SendPacket>
  RECORD_END();
 80054a8:	697b      	ldr	r3, [r7, #20]
 80054aa:	f383 8811 	msr	BASEPRI, r3
}
 80054ae:	bf00      	nop
 80054b0:	3718      	adds	r7, #24
 80054b2:	46bd      	mov	sp, r7
 80054b4:	bd80      	pop	{r7, pc}
 80054b6:	bf00      	nop
 80054b8:	2001a658 	.word	0x2001a658

080054bc <SEGGER_SYSVIEW_RecordSystime>:
*
*  Function description
*    Formats and sends a SystemView Systime containing a single U64 or U32
*    parameter payload.
*/
void SEGGER_SYSVIEW_RecordSystime(void) {
 80054bc:	b590      	push	{r4, r7, lr}
 80054be:	b083      	sub	sp, #12
 80054c0:	af00      	add	r7, sp, #0
  U64 Systime;

  if (_SYSVIEW_Globals.pOSAPI && _SYSVIEW_Globals.pOSAPI->pfGetTime) {
 80054c2:	4b15      	ldr	r3, [pc, #84]	; (8005518 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80054c4:	6a1b      	ldr	r3, [r3, #32]
 80054c6:	2b00      	cmp	r3, #0
 80054c8:	d01a      	beq.n	8005500 <SEGGER_SYSVIEW_RecordSystime+0x44>
 80054ca:	4b13      	ldr	r3, [pc, #76]	; (8005518 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80054cc:	6a1b      	ldr	r3, [r3, #32]
 80054ce:	681b      	ldr	r3, [r3, #0]
 80054d0:	2b00      	cmp	r3, #0
 80054d2:	d015      	beq.n	8005500 <SEGGER_SYSVIEW_RecordSystime+0x44>
    Systime = _SYSVIEW_Globals.pOSAPI->pfGetTime();
 80054d4:	4b10      	ldr	r3, [pc, #64]	; (8005518 <SEGGER_SYSVIEW_RecordSystime+0x5c>)
 80054d6:	6a1b      	ldr	r3, [r3, #32]
 80054d8:	681b      	ldr	r3, [r3, #0]
 80054da:	4798      	blx	r3
 80054dc:	e9c7 0100 	strd	r0, r1, [r7]
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80054e0:	683c      	ldr	r4, [r7, #0]
                               (U32)(Systime),
                               (U32)(Systime >> 32));
 80054e2:	e9d7 0100 	ldrd	r0, r1, [r7]
 80054e6:	f04f 0200 	mov.w	r2, #0
 80054ea:	f04f 0300 	mov.w	r3, #0
 80054ee:	000a      	movs	r2, r1
 80054f0:	2300      	movs	r3, #0
    SEGGER_SYSVIEW_RecordU32x2(SYSVIEW_EVTID_SYSTIME_US,
 80054f2:	4613      	mov	r3, r2
 80054f4:	461a      	mov	r2, r3
 80054f6:	4621      	mov	r1, r4
 80054f8:	200d      	movs	r0, #13
 80054fa:	f7ff fced 	bl	8004ed8 <SEGGER_SYSVIEW_RecordU32x2>
 80054fe:	e006      	b.n	800550e <SEGGER_SYSVIEW_RecordSystime+0x52>
  } else {
    SEGGER_SYSVIEW_RecordU32(SYSVIEW_EVTID_SYSTIME_CYCLES, SEGGER_SYSVIEW_GET_TIMESTAMP());
 8005500:	4b06      	ldr	r3, [pc, #24]	; (800551c <SEGGER_SYSVIEW_RecordSystime+0x60>)
 8005502:	681b      	ldr	r3, [r3, #0]
 8005504:	4619      	mov	r1, r3
 8005506:	200c      	movs	r0, #12
 8005508:	f7ff fcaa 	bl	8004e60 <SEGGER_SYSVIEW_RecordU32>
  }
}
 800550c:	bf00      	nop
 800550e:	bf00      	nop
 8005510:	370c      	adds	r7, #12
 8005512:	46bd      	mov	sp, r7
 8005514:	bd90      	pop	{r4, r7, pc}
 8005516:	bf00      	nop
 8005518:	2001a628 	.word	0x2001a628
 800551c:	e0001004 	.word	0xe0001004

08005520 <SEGGER_SYSVIEW_RecordEnterISR>:
*
*  Additional information
*    Example packets sent
*      02 0F 50              // ISR(15) Enter. Timestamp is 80 (0x50)
*/
void SEGGER_SYSVIEW_RecordEnterISR(void) {
 8005520:	b580      	push	{r7, lr}
 8005522:	b086      	sub	sp, #24
 8005524:	af00      	add	r7, sp, #0
  unsigned v;
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005526:	f3ef 8311 	mrs	r3, BASEPRI
 800552a:	f04f 0120 	mov.w	r1, #32
 800552e:	f381 8811 	msr	BASEPRI, r1
 8005532:	60fb      	str	r3, [r7, #12]
 8005534:	4819      	ldr	r0, [pc, #100]	; (800559c <SEGGER_SYSVIEW_RecordEnterISR+0x7c>)
 8005536:	f7fe feac 	bl	8004292 <_PreparePacket>
 800553a:	60b8      	str	r0, [r7, #8]
  //
  pPayload = pPayloadStart;
 800553c:	68bb      	ldr	r3, [r7, #8]
 800553e:	607b      	str	r3, [r7, #4]
  v = SEGGER_SYSVIEW_GET_INTERRUPT_ID();
 8005540:	4b17      	ldr	r3, [pc, #92]	; (80055a0 <SEGGER_SYSVIEW_RecordEnterISR+0x80>)
 8005542:	681b      	ldr	r3, [r3, #0]
 8005544:	f3c3 0308 	ubfx	r3, r3, #0, #9
 8005548:	603b      	str	r3, [r7, #0]
  ENCODE_U32(pPayload, v);
 800554a:	687b      	ldr	r3, [r7, #4]
 800554c:	617b      	str	r3, [r7, #20]
 800554e:	683b      	ldr	r3, [r7, #0]
 8005550:	613b      	str	r3, [r7, #16]
 8005552:	e00b      	b.n	800556c <SEGGER_SYSVIEW_RecordEnterISR+0x4c>
 8005554:	693b      	ldr	r3, [r7, #16]
 8005556:	b2da      	uxtb	r2, r3
 8005558:	697b      	ldr	r3, [r7, #20]
 800555a:	1c59      	adds	r1, r3, #1
 800555c:	6179      	str	r1, [r7, #20]
 800555e:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005562:	b2d2      	uxtb	r2, r2
 8005564:	701a      	strb	r2, [r3, #0]
 8005566:	693b      	ldr	r3, [r7, #16]
 8005568:	09db      	lsrs	r3, r3, #7
 800556a:	613b      	str	r3, [r7, #16]
 800556c:	693b      	ldr	r3, [r7, #16]
 800556e:	2b7f      	cmp	r3, #127	; 0x7f
 8005570:	d8f0      	bhi.n	8005554 <SEGGER_SYSVIEW_RecordEnterISR+0x34>
 8005572:	697b      	ldr	r3, [r7, #20]
 8005574:	1c5a      	adds	r2, r3, #1
 8005576:	617a      	str	r2, [r7, #20]
 8005578:	693a      	ldr	r2, [r7, #16]
 800557a:	b2d2      	uxtb	r2, r2
 800557c:	701a      	strb	r2, [r3, #0]
 800557e:	697b      	ldr	r3, [r7, #20]
 8005580:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_ISR_ENTER);
 8005582:	2202      	movs	r2, #2
 8005584:	6879      	ldr	r1, [r7, #4]
 8005586:	68b8      	ldr	r0, [r7, #8]
 8005588:	f7fe ff76 	bl	8004478 <_SendPacket>
  RECORD_END();
 800558c:	68fb      	ldr	r3, [r7, #12]
 800558e:	f383 8811 	msr	BASEPRI, r3
}
 8005592:	bf00      	nop
 8005594:	3718      	adds	r7, #24
 8005596:	46bd      	mov	sp, r7
 8005598:	bd80      	pop	{r7, pc}
 800559a:	bf00      	nop
 800559c:	2001a658 	.word	0x2001a658
 80055a0:	e000ed04 	.word	0xe000ed04

080055a4 <SEGGER_SYSVIEW_RecordExitISR>:
*      03 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      03 20                // ISR Exit. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISR(void) {
 80055a4:	b580      	push	{r7, lr}
 80055a6:	b082      	sub	sp, #8
 80055a8:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055aa:	f3ef 8311 	mrs	r3, BASEPRI
 80055ae:	f04f 0120 	mov.w	r1, #32
 80055b2:	f381 8811 	msr	BASEPRI, r1
 80055b6:	607b      	str	r3, [r7, #4]
 80055b8:	4807      	ldr	r0, [pc, #28]	; (80055d8 <SEGGER_SYSVIEW_RecordExitISR+0x34>)
 80055ba:	f7fe fe6a 	bl	8004292 <_PreparePacket>
 80055be:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_EXIT);
 80055c0:	2203      	movs	r2, #3
 80055c2:	6839      	ldr	r1, [r7, #0]
 80055c4:	6838      	ldr	r0, [r7, #0]
 80055c6:	f7fe ff57 	bl	8004478 <_SendPacket>
  RECORD_END();
 80055ca:	687b      	ldr	r3, [r7, #4]
 80055cc:	f383 8811 	msr	BASEPRI, r3
}
 80055d0:	bf00      	nop
 80055d2:	3708      	adds	r7, #8
 80055d4:	46bd      	mov	sp, r7
 80055d6:	bd80      	pop	{r7, pc}
 80055d8:	2001a658 	.word	0x2001a658

080055dc <SEGGER_SYSVIEW_RecordExitISRToScheduler>:
*      18 <TimeStamp>        // Max. packet len is 6
*
*    Example packets sent
*      18 20                // ISR Exit to Scheduler. Timestamp is 32 (0x20)
*/
void SEGGER_SYSVIEW_RecordExitISRToScheduler(void) {
 80055dc:	b580      	push	{r7, lr}
 80055de:	b082      	sub	sp, #8
 80055e0:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 80055e2:	f3ef 8311 	mrs	r3, BASEPRI
 80055e6:	f04f 0120 	mov.w	r1, #32
 80055ea:	f381 8811 	msr	BASEPRI, r1
 80055ee:	607b      	str	r3, [r7, #4]
 80055f0:	4807      	ldr	r0, [pc, #28]	; (8005610 <SEGGER_SYSVIEW_RecordExitISRToScheduler+0x34>)
 80055f2:	f7fe fe4e 	bl	8004292 <_PreparePacket>
 80055f6:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_ISR_TO_SCHEDULER);
 80055f8:	2212      	movs	r2, #18
 80055fa:	6839      	ldr	r1, [r7, #0]
 80055fc:	6838      	ldr	r0, [r7, #0]
 80055fe:	f7fe ff3b 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005602:	687b      	ldr	r3, [r7, #4]
 8005604:	f383 8811 	msr	BASEPRI, r3
}
 8005608:	bf00      	nop
 800560a:	3708      	adds	r7, #8
 800560c:	46bd      	mov	sp, r7
 800560e:	bd80      	pop	{r7, pc}
 8005610:	2001a658 	.word	0x2001a658

08005614 <SEGGER_SYSVIEW_OnIdle>:
*       SEGGER_SYSVIEW_OnIdle()
*
*  Function description
*    Record an Idle event.
*/
void SEGGER_SYSVIEW_OnIdle(void) {
 8005614:	b580      	push	{r7, lr}
 8005616:	b082      	sub	sp, #8
 8005618:	af00      	add	r7, sp, #0
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE);
 800561a:	f3ef 8311 	mrs	r3, BASEPRI
 800561e:	f04f 0120 	mov.w	r1, #32
 8005622:	f381 8811 	msr	BASEPRI, r1
 8005626:	607b      	str	r3, [r7, #4]
 8005628:	4807      	ldr	r0, [pc, #28]	; (8005648 <SEGGER_SYSVIEW_OnIdle+0x34>)
 800562a:	f7fe fe32 	bl	8004292 <_PreparePacket>
 800562e:	6038      	str	r0, [r7, #0]
  //
  _SendPacket(pPayloadStart, pPayloadStart, SYSVIEW_EVTID_IDLE);
 8005630:	2211      	movs	r2, #17
 8005632:	6839      	ldr	r1, [r7, #0]
 8005634:	6838      	ldr	r0, [r7, #0]
 8005636:	f7fe ff1f 	bl	8004478 <_SendPacket>
  RECORD_END();
 800563a:	687b      	ldr	r3, [r7, #4]
 800563c:	f383 8811 	msr	BASEPRI, r3
}
 8005640:	bf00      	nop
 8005642:	3708      	adds	r7, #8
 8005644:	46bd      	mov	sp, r7
 8005646:	bd80      	pop	{r7, pc}
 8005648:	2001a658 	.word	0x2001a658

0800564c <SEGGER_SYSVIEW_OnTaskCreate>:
*    to creating a task in the OS.
*
*  Parameters
*    TaskId        - Task ID of created task.
*/
void SEGGER_SYSVIEW_OnTaskCreate(U32 TaskId) {
 800564c:	b580      	push	{r7, lr}
 800564e:	b088      	sub	sp, #32
 8005650:	af00      	add	r7, sp, #0
 8005652:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 8005654:	f3ef 8311 	mrs	r3, BASEPRI
 8005658:	f04f 0120 	mov.w	r1, #32
 800565c:	f381 8811 	msr	BASEPRI, r1
 8005660:	617b      	str	r3, [r7, #20]
 8005662:	4819      	ldr	r0, [pc, #100]	; (80056c8 <SEGGER_SYSVIEW_OnTaskCreate+0x7c>)
 8005664:	f7fe fe15 	bl	8004292 <_PreparePacket>
 8005668:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 800566a:	693b      	ldr	r3, [r7, #16]
 800566c:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 800566e:	4b17      	ldr	r3, [pc, #92]	; (80056cc <SEGGER_SYSVIEW_OnTaskCreate+0x80>)
 8005670:	691b      	ldr	r3, [r3, #16]
 8005672:	687a      	ldr	r2, [r7, #4]
 8005674:	1ad3      	subs	r3, r2, r3
 8005676:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005678:	68fb      	ldr	r3, [r7, #12]
 800567a:	61fb      	str	r3, [r7, #28]
 800567c:	687b      	ldr	r3, [r7, #4]
 800567e:	61bb      	str	r3, [r7, #24]
 8005680:	e00b      	b.n	800569a <SEGGER_SYSVIEW_OnTaskCreate+0x4e>
 8005682:	69bb      	ldr	r3, [r7, #24]
 8005684:	b2da      	uxtb	r2, r3
 8005686:	69fb      	ldr	r3, [r7, #28]
 8005688:	1c59      	adds	r1, r3, #1
 800568a:	61f9      	str	r1, [r7, #28]
 800568c:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005690:	b2d2      	uxtb	r2, r2
 8005692:	701a      	strb	r2, [r3, #0]
 8005694:	69bb      	ldr	r3, [r7, #24]
 8005696:	09db      	lsrs	r3, r3, #7
 8005698:	61bb      	str	r3, [r7, #24]
 800569a:	69bb      	ldr	r3, [r7, #24]
 800569c:	2b7f      	cmp	r3, #127	; 0x7f
 800569e:	d8f0      	bhi.n	8005682 <SEGGER_SYSVIEW_OnTaskCreate+0x36>
 80056a0:	69fb      	ldr	r3, [r7, #28]
 80056a2:	1c5a      	adds	r2, r3, #1
 80056a4:	61fa      	str	r2, [r7, #28]
 80056a6:	69ba      	ldr	r2, [r7, #24]
 80056a8:	b2d2      	uxtb	r2, r2
 80056aa:	701a      	strb	r2, [r3, #0]
 80056ac:	69fb      	ldr	r3, [r7, #28]
 80056ae:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_CREATE);
 80056b0:	2208      	movs	r2, #8
 80056b2:	68f9      	ldr	r1, [r7, #12]
 80056b4:	6938      	ldr	r0, [r7, #16]
 80056b6:	f7fe fedf 	bl	8004478 <_SendPacket>
  RECORD_END();
 80056ba:	697b      	ldr	r3, [r7, #20]
 80056bc:	f383 8811 	msr	BASEPRI, r3
}
 80056c0:	bf00      	nop
 80056c2:	3720      	adds	r7, #32
 80056c4:	46bd      	mov	sp, r7
 80056c6:	bd80      	pop	{r7, pc}
 80056c8:	2001a658 	.word	0x2001a658
 80056cc:	2001a628 	.word	0x2001a628

080056d0 <SEGGER_SYSVIEW_OnTaskStartExec>:
*    when it is ready to execute.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartExec(U32 TaskId) {
 80056d0:	b580      	push	{r7, lr}
 80056d2:	b088      	sub	sp, #32
 80056d4:	af00      	add	r7, sp, #0
 80056d6:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 80056d8:	f3ef 8311 	mrs	r3, BASEPRI
 80056dc:	f04f 0120 	mov.w	r1, #32
 80056e0:	f381 8811 	msr	BASEPRI, r1
 80056e4:	617b      	str	r3, [r7, #20]
 80056e6:	4819      	ldr	r0, [pc, #100]	; (800574c <SEGGER_SYSVIEW_OnTaskStartExec+0x7c>)
 80056e8:	f7fe fdd3 	bl	8004292 <_PreparePacket>
 80056ec:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80056ee:	693b      	ldr	r3, [r7, #16]
 80056f0:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80056f2:	4b17      	ldr	r3, [pc, #92]	; (8005750 <SEGGER_SYSVIEW_OnTaskStartExec+0x80>)
 80056f4:	691b      	ldr	r3, [r3, #16]
 80056f6:	687a      	ldr	r2, [r7, #4]
 80056f8:	1ad3      	subs	r3, r2, r3
 80056fa:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 80056fc:	68fb      	ldr	r3, [r7, #12]
 80056fe:	61fb      	str	r3, [r7, #28]
 8005700:	687b      	ldr	r3, [r7, #4]
 8005702:	61bb      	str	r3, [r7, #24]
 8005704:	e00b      	b.n	800571e <SEGGER_SYSVIEW_OnTaskStartExec+0x4e>
 8005706:	69bb      	ldr	r3, [r7, #24]
 8005708:	b2da      	uxtb	r2, r3
 800570a:	69fb      	ldr	r3, [r7, #28]
 800570c:	1c59      	adds	r1, r3, #1
 800570e:	61f9      	str	r1, [r7, #28]
 8005710:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005714:	b2d2      	uxtb	r2, r2
 8005716:	701a      	strb	r2, [r3, #0]
 8005718:	69bb      	ldr	r3, [r7, #24]
 800571a:	09db      	lsrs	r3, r3, #7
 800571c:	61bb      	str	r3, [r7, #24]
 800571e:	69bb      	ldr	r3, [r7, #24]
 8005720:	2b7f      	cmp	r3, #127	; 0x7f
 8005722:	d8f0      	bhi.n	8005706 <SEGGER_SYSVIEW_OnTaskStartExec+0x36>
 8005724:	69fb      	ldr	r3, [r7, #28]
 8005726:	1c5a      	adds	r2, r3, #1
 8005728:	61fa      	str	r2, [r7, #28]
 800572a:	69ba      	ldr	r2, [r7, #24]
 800572c:	b2d2      	uxtb	r2, r2
 800572e:	701a      	strb	r2, [r3, #0]
 8005730:	69fb      	ldr	r3, [r7, #28]
 8005732:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_EXEC);
 8005734:	2204      	movs	r2, #4
 8005736:	68f9      	ldr	r1, [r7, #12]
 8005738:	6938      	ldr	r0, [r7, #16]
 800573a:	f7fe fe9d 	bl	8004478 <_SendPacket>
  RECORD_END();
 800573e:	697b      	ldr	r3, [r7, #20]
 8005740:	f383 8811 	msr	BASEPRI, r3
}
 8005744:	bf00      	nop
 8005746:	3720      	adds	r7, #32
 8005748:	46bd      	mov	sp, r7
 800574a:	bd80      	pop	{r7, pc}
 800574c:	2001a658 	.word	0x2001a658
 8005750:	2001a628 	.word	0x2001a628

08005754 <SEGGER_SYSVIEW_OnTaskStartReady>:
*    Record a Task Start Ready event.
*
*  Parameters
*    TaskId - Task ID of task that started to execute.
*/
void SEGGER_SYSVIEW_OnTaskStartReady(U32 TaskId) {
 8005754:	b580      	push	{r7, lr}
 8005756:	b088      	sub	sp, #32
 8005758:	af00      	add	r7, sp, #0
 800575a:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + SEGGER_SYSVIEW_QUANTA_U32);
 800575c:	f3ef 8311 	mrs	r3, BASEPRI
 8005760:	f04f 0120 	mov.w	r1, #32
 8005764:	f381 8811 	msr	BASEPRI, r1
 8005768:	617b      	str	r3, [r7, #20]
 800576a:	4819      	ldr	r0, [pc, #100]	; (80057d0 <SEGGER_SYSVIEW_OnTaskStartReady+0x7c>)
 800576c:	f7fe fd91 	bl	8004292 <_PreparePacket>
 8005770:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 8005772:	693b      	ldr	r3, [r7, #16]
 8005774:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 8005776:	4b17      	ldr	r3, [pc, #92]	; (80057d4 <SEGGER_SYSVIEW_OnTaskStartReady+0x80>)
 8005778:	691b      	ldr	r3, [r3, #16]
 800577a:	687a      	ldr	r2, [r7, #4]
 800577c:	1ad3      	subs	r3, r2, r3
 800577e:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005780:	68fb      	ldr	r3, [r7, #12]
 8005782:	61fb      	str	r3, [r7, #28]
 8005784:	687b      	ldr	r3, [r7, #4]
 8005786:	61bb      	str	r3, [r7, #24]
 8005788:	e00b      	b.n	80057a2 <SEGGER_SYSVIEW_OnTaskStartReady+0x4e>
 800578a:	69bb      	ldr	r3, [r7, #24]
 800578c:	b2da      	uxtb	r2, r3
 800578e:	69fb      	ldr	r3, [r7, #28]
 8005790:	1c59      	adds	r1, r3, #1
 8005792:	61f9      	str	r1, [r7, #28]
 8005794:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005798:	b2d2      	uxtb	r2, r2
 800579a:	701a      	strb	r2, [r3, #0]
 800579c:	69bb      	ldr	r3, [r7, #24]
 800579e:	09db      	lsrs	r3, r3, #7
 80057a0:	61bb      	str	r3, [r7, #24]
 80057a2:	69bb      	ldr	r3, [r7, #24]
 80057a4:	2b7f      	cmp	r3, #127	; 0x7f
 80057a6:	d8f0      	bhi.n	800578a <SEGGER_SYSVIEW_OnTaskStartReady+0x36>
 80057a8:	69fb      	ldr	r3, [r7, #28]
 80057aa:	1c5a      	adds	r2, r3, #1
 80057ac:	61fa      	str	r2, [r7, #28]
 80057ae:	69ba      	ldr	r2, [r7, #24]
 80057b0:	b2d2      	uxtb	r2, r2
 80057b2:	701a      	strb	r2, [r3, #0]
 80057b4:	69fb      	ldr	r3, [r7, #28]
 80057b6:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_START_READY);
 80057b8:	2206      	movs	r2, #6
 80057ba:	68f9      	ldr	r1, [r7, #12]
 80057bc:	6938      	ldr	r0, [r7, #16]
 80057be:	f7fe fe5b 	bl	8004478 <_SendPacket>
  RECORD_END();
 80057c2:	697b      	ldr	r3, [r7, #20]
 80057c4:	f383 8811 	msr	BASEPRI, r3
}
 80057c8:	bf00      	nop
 80057ca:	3720      	adds	r7, #32
 80057cc:	46bd      	mov	sp, r7
 80057ce:	bd80      	pop	{r7, pc}
 80057d0:	2001a658 	.word	0x2001a658
 80057d4:	2001a628 	.word	0x2001a628

080057d8 <SEGGER_SYSVIEW_OnTaskStopReady>:
*
*  Parameters
*    TaskId - Task ID of task that completed execution.
*    Cause  - Reason for task to stop (i.e. Idle/Sleep)
*/
void SEGGER_SYSVIEW_OnTaskStopReady(U32 TaskId, unsigned int Cause) {
 80057d8:	b580      	push	{r7, lr}
 80057da:	b08a      	sub	sp, #40	; 0x28
 80057dc:	af00      	add	r7, sp, #0
 80057de:	6078      	str	r0, [r7, #4]
 80057e0:	6039      	str	r1, [r7, #0]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32);
 80057e2:	f3ef 8311 	mrs	r3, BASEPRI
 80057e6:	f04f 0120 	mov.w	r1, #32
 80057ea:	f381 8811 	msr	BASEPRI, r1
 80057ee:	617b      	str	r3, [r7, #20]
 80057f0:	4827      	ldr	r0, [pc, #156]	; (8005890 <SEGGER_SYSVIEW_OnTaskStopReady+0xb8>)
 80057f2:	f7fe fd4e 	bl	8004292 <_PreparePacket>
 80057f6:	6138      	str	r0, [r7, #16]
  //
  pPayload = pPayloadStart;
 80057f8:	693b      	ldr	r3, [r7, #16]
 80057fa:	60fb      	str	r3, [r7, #12]
  TaskId = SHRINK_ID(TaskId);
 80057fc:	4b25      	ldr	r3, [pc, #148]	; (8005894 <SEGGER_SYSVIEW_OnTaskStopReady+0xbc>)
 80057fe:	691b      	ldr	r3, [r3, #16]
 8005800:	687a      	ldr	r2, [r7, #4]
 8005802:	1ad3      	subs	r3, r2, r3
 8005804:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, TaskId);
 8005806:	68fb      	ldr	r3, [r7, #12]
 8005808:	627b      	str	r3, [r7, #36]	; 0x24
 800580a:	687b      	ldr	r3, [r7, #4]
 800580c:	623b      	str	r3, [r7, #32]
 800580e:	e00b      	b.n	8005828 <SEGGER_SYSVIEW_OnTaskStopReady+0x50>
 8005810:	6a3b      	ldr	r3, [r7, #32]
 8005812:	b2da      	uxtb	r2, r3
 8005814:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005816:	1c59      	adds	r1, r3, #1
 8005818:	6279      	str	r1, [r7, #36]	; 0x24
 800581a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800581e:	b2d2      	uxtb	r2, r2
 8005820:	701a      	strb	r2, [r3, #0]
 8005822:	6a3b      	ldr	r3, [r7, #32]
 8005824:	09db      	lsrs	r3, r3, #7
 8005826:	623b      	str	r3, [r7, #32]
 8005828:	6a3b      	ldr	r3, [r7, #32]
 800582a:	2b7f      	cmp	r3, #127	; 0x7f
 800582c:	d8f0      	bhi.n	8005810 <SEGGER_SYSVIEW_OnTaskStopReady+0x38>
 800582e:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005830:	1c5a      	adds	r2, r3, #1
 8005832:	627a      	str	r2, [r7, #36]	; 0x24
 8005834:	6a3a      	ldr	r2, [r7, #32]
 8005836:	b2d2      	uxtb	r2, r2
 8005838:	701a      	strb	r2, [r3, #0]
 800583a:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800583c:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, Cause);
 800583e:	68fb      	ldr	r3, [r7, #12]
 8005840:	61fb      	str	r3, [r7, #28]
 8005842:	683b      	ldr	r3, [r7, #0]
 8005844:	61bb      	str	r3, [r7, #24]
 8005846:	e00b      	b.n	8005860 <SEGGER_SYSVIEW_OnTaskStopReady+0x88>
 8005848:	69bb      	ldr	r3, [r7, #24]
 800584a:	b2da      	uxtb	r2, r3
 800584c:	69fb      	ldr	r3, [r7, #28]
 800584e:	1c59      	adds	r1, r3, #1
 8005850:	61f9      	str	r1, [r7, #28]
 8005852:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005856:	b2d2      	uxtb	r2, r2
 8005858:	701a      	strb	r2, [r3, #0]
 800585a:	69bb      	ldr	r3, [r7, #24]
 800585c:	09db      	lsrs	r3, r3, #7
 800585e:	61bb      	str	r3, [r7, #24]
 8005860:	69bb      	ldr	r3, [r7, #24]
 8005862:	2b7f      	cmp	r3, #127	; 0x7f
 8005864:	d8f0      	bhi.n	8005848 <SEGGER_SYSVIEW_OnTaskStopReady+0x70>
 8005866:	69fb      	ldr	r3, [r7, #28]
 8005868:	1c5a      	adds	r2, r3, #1
 800586a:	61fa      	str	r2, [r7, #28]
 800586c:	69ba      	ldr	r2, [r7, #24]
 800586e:	b2d2      	uxtb	r2, r2
 8005870:	701a      	strb	r2, [r3, #0]
 8005872:	69fb      	ldr	r3, [r7, #28]
 8005874:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_TASK_STOP_READY);
 8005876:	2207      	movs	r2, #7
 8005878:	68f9      	ldr	r1, [r7, #12]
 800587a:	6938      	ldr	r0, [r7, #16]
 800587c:	f7fe fdfc 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005880:	697b      	ldr	r3, [r7, #20]
 8005882:	f383 8811 	msr	BASEPRI, r3
}
 8005886:	bf00      	nop
 8005888:	3728      	adds	r7, #40	; 0x28
 800588a:	46bd      	mov	sp, r7
 800588c:	bd80      	pop	{r7, pc}
 800588e:	bf00      	nop
 8005890:	2001a658 	.word	0x2001a658
 8005894:	2001a628 	.word	0x2001a628

08005898 <SEGGER_SYSVIEW_SendModule>:
*    Sends the information of a registered module to the host.
*
*  Parameters
*    ModuleId   - Id of the requested module.
*/
void SEGGER_SYSVIEW_SendModule(U8 ModuleId) {
 8005898:	b580      	push	{r7, lr}
 800589a:	b08c      	sub	sp, #48	; 0x30
 800589c:	af00      	add	r7, sp, #0
 800589e:	4603      	mov	r3, r0
 80058a0:	71fb      	strb	r3, [r7, #7]
  SEGGER_SYSVIEW_MODULE* pModule;
  U32 n;

  if (_pFirstModule != 0) {
 80058a2:	4b3b      	ldr	r3, [pc, #236]	; (8005990 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80058a4:	681b      	ldr	r3, [r3, #0]
 80058a6:	2b00      	cmp	r3, #0
 80058a8:	d06d      	beq.n	8005986 <SEGGER_SYSVIEW_SendModule+0xee>
    pModule = _pFirstModule;
 80058aa:	4b39      	ldr	r3, [pc, #228]	; (8005990 <SEGGER_SYSVIEW_SendModule+0xf8>)
 80058ac:	681b      	ldr	r3, [r3, #0]
 80058ae:	62fb      	str	r3, [r7, #44]	; 0x2c
    for (n = 0; n < ModuleId; n++) {
 80058b0:	2300      	movs	r3, #0
 80058b2:	62bb      	str	r3, [r7, #40]	; 0x28
 80058b4:	e008      	b.n	80058c8 <SEGGER_SYSVIEW_SendModule+0x30>
      pModule = pModule->pNext;
 80058b6:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058b8:	691b      	ldr	r3, [r3, #16]
 80058ba:	62fb      	str	r3, [r7, #44]	; 0x2c
      if (pModule == 0) {
 80058bc:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058be:	2b00      	cmp	r3, #0
 80058c0:	d007      	beq.n	80058d2 <SEGGER_SYSVIEW_SendModule+0x3a>
    for (n = 0; n < ModuleId; n++) {
 80058c2:	6abb      	ldr	r3, [r7, #40]	; 0x28
 80058c4:	3301      	adds	r3, #1
 80058c6:	62bb      	str	r3, [r7, #40]	; 0x28
 80058c8:	79fb      	ldrb	r3, [r7, #7]
 80058ca:	6aba      	ldr	r2, [r7, #40]	; 0x28
 80058cc:	429a      	cmp	r2, r3
 80058ce:	d3f2      	bcc.n	80058b6 <SEGGER_SYSVIEW_SendModule+0x1e>
 80058d0:	e000      	b.n	80058d4 <SEGGER_SYSVIEW_SendModule+0x3c>
        break;
 80058d2:	bf00      	nop
      }
    }
    if (pModule != 0) {
 80058d4:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 80058d6:	2b00      	cmp	r3, #0
 80058d8:	d055      	beq.n	8005986 <SEGGER_SYSVIEW_SendModule+0xee>
      U8* pPayload;
      U8* pPayloadStart;
      RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + 1 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 80058da:	f3ef 8311 	mrs	r3, BASEPRI
 80058de:	f04f 0120 	mov.w	r1, #32
 80058e2:	f381 8811 	msr	BASEPRI, r1
 80058e6:	617b      	str	r3, [r7, #20]
 80058e8:	482a      	ldr	r0, [pc, #168]	; (8005994 <SEGGER_SYSVIEW_SendModule+0xfc>)
 80058ea:	f7fe fcd2 	bl	8004292 <_PreparePacket>
 80058ee:	6138      	str	r0, [r7, #16]
      //
      pPayload = pPayloadStart;
 80058f0:	693b      	ldr	r3, [r7, #16]
 80058f2:	60fb      	str	r3, [r7, #12]
      //
      // Send module description
      // Send event offset and number of events
      //
      ENCODE_U32(pPayload, ModuleId);
 80058f4:	68fb      	ldr	r3, [r7, #12]
 80058f6:	627b      	str	r3, [r7, #36]	; 0x24
 80058f8:	79fb      	ldrb	r3, [r7, #7]
 80058fa:	623b      	str	r3, [r7, #32]
 80058fc:	e00b      	b.n	8005916 <SEGGER_SYSVIEW_SendModule+0x7e>
 80058fe:	6a3b      	ldr	r3, [r7, #32]
 8005900:	b2da      	uxtb	r2, r3
 8005902:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005904:	1c59      	adds	r1, r3, #1
 8005906:	6279      	str	r1, [r7, #36]	; 0x24
 8005908:	f062 027f 	orn	r2, r2, #127	; 0x7f
 800590c:	b2d2      	uxtb	r2, r2
 800590e:	701a      	strb	r2, [r3, #0]
 8005910:	6a3b      	ldr	r3, [r7, #32]
 8005912:	09db      	lsrs	r3, r3, #7
 8005914:	623b      	str	r3, [r7, #32]
 8005916:	6a3b      	ldr	r3, [r7, #32]
 8005918:	2b7f      	cmp	r3, #127	; 0x7f
 800591a:	d8f0      	bhi.n	80058fe <SEGGER_SYSVIEW_SendModule+0x66>
 800591c:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800591e:	1c5a      	adds	r2, r3, #1
 8005920:	627a      	str	r2, [r7, #36]	; 0x24
 8005922:	6a3a      	ldr	r2, [r7, #32]
 8005924:	b2d2      	uxtb	r2, r2
 8005926:	701a      	strb	r2, [r3, #0]
 8005928:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 800592a:	60fb      	str	r3, [r7, #12]
      ENCODE_U32(pPayload, (pModule->EventOffset));
 800592c:	68fb      	ldr	r3, [r7, #12]
 800592e:	61fb      	str	r3, [r7, #28]
 8005930:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005932:	689b      	ldr	r3, [r3, #8]
 8005934:	61bb      	str	r3, [r7, #24]
 8005936:	e00b      	b.n	8005950 <SEGGER_SYSVIEW_SendModule+0xb8>
 8005938:	69bb      	ldr	r3, [r7, #24]
 800593a:	b2da      	uxtb	r2, r3
 800593c:	69fb      	ldr	r3, [r7, #28]
 800593e:	1c59      	adds	r1, r3, #1
 8005940:	61f9      	str	r1, [r7, #28]
 8005942:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005946:	b2d2      	uxtb	r2, r2
 8005948:	701a      	strb	r2, [r3, #0]
 800594a:	69bb      	ldr	r3, [r7, #24]
 800594c:	09db      	lsrs	r3, r3, #7
 800594e:	61bb      	str	r3, [r7, #24]
 8005950:	69bb      	ldr	r3, [r7, #24]
 8005952:	2b7f      	cmp	r3, #127	; 0x7f
 8005954:	d8f0      	bhi.n	8005938 <SEGGER_SYSVIEW_SendModule+0xa0>
 8005956:	69fb      	ldr	r3, [r7, #28]
 8005958:	1c5a      	adds	r2, r3, #1
 800595a:	61fa      	str	r2, [r7, #28]
 800595c:	69ba      	ldr	r2, [r7, #24]
 800595e:	b2d2      	uxtb	r2, r2
 8005960:	701a      	strb	r2, [r3, #0]
 8005962:	69fb      	ldr	r3, [r7, #28]
 8005964:	60fb      	str	r3, [r7, #12]
      pPayload = _EncodeStr(pPayload, pModule->sModule, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005966:	6afb      	ldr	r3, [r7, #44]	; 0x2c
 8005968:	681b      	ldr	r3, [r3, #0]
 800596a:	2280      	movs	r2, #128	; 0x80
 800596c:	4619      	mov	r1, r3
 800596e:	68f8      	ldr	r0, [r7, #12]
 8005970:	f7fe fc42 	bl	80041f8 <_EncodeStr>
 8005974:	60f8      	str	r0, [r7, #12]
      _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_MODULEDESC);
 8005976:	2216      	movs	r2, #22
 8005978:	68f9      	ldr	r1, [r7, #12]
 800597a:	6938      	ldr	r0, [r7, #16]
 800597c:	f7fe fd7c 	bl	8004478 <_SendPacket>
      RECORD_END();
 8005980:	697b      	ldr	r3, [r7, #20]
 8005982:	f383 8811 	msr	BASEPRI, r3
    }
  }
}
 8005986:	bf00      	nop
 8005988:	3730      	adds	r7, #48	; 0x30
 800598a:	46bd      	mov	sp, r7
 800598c:	bd80      	pop	{r7, pc}
 800598e:	bf00      	nop
 8005990:	2001a650 	.word	0x2001a650
 8005994:	2001a658 	.word	0x2001a658

08005998 <SEGGER_SYSVIEW_SendModuleDescription>:
*
*  Function description
*    Triggers a send of the registered module descriptions.
*
*/
void SEGGER_SYSVIEW_SendModuleDescription(void) {
 8005998:	b580      	push	{r7, lr}
 800599a:	b082      	sub	sp, #8
 800599c:	af00      	add	r7, sp, #0
  SEGGER_SYSVIEW_MODULE* pModule;

  if (_pFirstModule != 0) {
 800599e:	4b0c      	ldr	r3, [pc, #48]	; (80059d0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80059a0:	681b      	ldr	r3, [r3, #0]
 80059a2:	2b00      	cmp	r3, #0
 80059a4:	d00f      	beq.n	80059c6 <SEGGER_SYSVIEW_SendModuleDescription+0x2e>
    pModule = _pFirstModule;
 80059a6:	4b0a      	ldr	r3, [pc, #40]	; (80059d0 <SEGGER_SYSVIEW_SendModuleDescription+0x38>)
 80059a8:	681b      	ldr	r3, [r3, #0]
 80059aa:	607b      	str	r3, [r7, #4]
    do {
      if (pModule->pfSendModuleDesc) {
 80059ac:	687b      	ldr	r3, [r7, #4]
 80059ae:	68db      	ldr	r3, [r3, #12]
 80059b0:	2b00      	cmp	r3, #0
 80059b2:	d002      	beq.n	80059ba <SEGGER_SYSVIEW_SendModuleDescription+0x22>
        pModule->pfSendModuleDesc();
 80059b4:	687b      	ldr	r3, [r7, #4]
 80059b6:	68db      	ldr	r3, [r3, #12]
 80059b8:	4798      	blx	r3
      }
      pModule = pModule->pNext;
 80059ba:	687b      	ldr	r3, [r7, #4]
 80059bc:	691b      	ldr	r3, [r3, #16]
 80059be:	607b      	str	r3, [r7, #4]
    } while (pModule);
 80059c0:	687b      	ldr	r3, [r7, #4]
 80059c2:	2b00      	cmp	r3, #0
 80059c4:	d1f2      	bne.n	80059ac <SEGGER_SYSVIEW_SendModuleDescription+0x14>
  }
}
 80059c6:	bf00      	nop
 80059c8:	3708      	adds	r7, #8
 80059ca:	46bd      	mov	sp, r7
 80059cc:	bd80      	pop	{r7, pc}
 80059ce:	bf00      	nop
 80059d0:	2001a650 	.word	0x2001a650

080059d4 <SEGGER_SYSVIEW_SendNumModules>:
*       SEGGER_SYSVIEW_SendNumModules()
*
*  Function description
*    Send the number of registered modules to the host.
*/
void SEGGER_SYSVIEW_SendNumModules(void) {
 80059d4:	b580      	push	{r7, lr}
 80059d6:	b086      	sub	sp, #24
 80059d8:	af00      	add	r7, sp, #0
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2*SEGGER_SYSVIEW_QUANTA_U32);
 80059da:	f3ef 8311 	mrs	r3, BASEPRI
 80059de:	f04f 0120 	mov.w	r1, #32
 80059e2:	f381 8811 	msr	BASEPRI, r1
 80059e6:	60fb      	str	r3, [r7, #12]
 80059e8:	4817      	ldr	r0, [pc, #92]	; (8005a48 <SEGGER_SYSVIEW_SendNumModules+0x74>)
 80059ea:	f7fe fc52 	bl	8004292 <_PreparePacket>
 80059ee:	60b8      	str	r0, [r7, #8]
  pPayload = pPayloadStart;
 80059f0:	68bb      	ldr	r3, [r7, #8]
 80059f2:	607b      	str	r3, [r7, #4]
  ENCODE_U32(pPayload, _NumModules);
 80059f4:	687b      	ldr	r3, [r7, #4]
 80059f6:	617b      	str	r3, [r7, #20]
 80059f8:	4b14      	ldr	r3, [pc, #80]	; (8005a4c <SEGGER_SYSVIEW_SendNumModules+0x78>)
 80059fa:	781b      	ldrb	r3, [r3, #0]
 80059fc:	613b      	str	r3, [r7, #16]
 80059fe:	e00b      	b.n	8005a18 <SEGGER_SYSVIEW_SendNumModules+0x44>
 8005a00:	693b      	ldr	r3, [r7, #16]
 8005a02:	b2da      	uxtb	r2, r3
 8005a04:	697b      	ldr	r3, [r7, #20]
 8005a06:	1c59      	adds	r1, r3, #1
 8005a08:	6179      	str	r1, [r7, #20]
 8005a0a:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005a0e:	b2d2      	uxtb	r2, r2
 8005a10:	701a      	strb	r2, [r3, #0]
 8005a12:	693b      	ldr	r3, [r7, #16]
 8005a14:	09db      	lsrs	r3, r3, #7
 8005a16:	613b      	str	r3, [r7, #16]
 8005a18:	693b      	ldr	r3, [r7, #16]
 8005a1a:	2b7f      	cmp	r3, #127	; 0x7f
 8005a1c:	d8f0      	bhi.n	8005a00 <SEGGER_SYSVIEW_SendNumModules+0x2c>
 8005a1e:	697b      	ldr	r3, [r7, #20]
 8005a20:	1c5a      	adds	r2, r3, #1
 8005a22:	617a      	str	r2, [r7, #20]
 8005a24:	693a      	ldr	r2, [r7, #16]
 8005a26:	b2d2      	uxtb	r2, r2
 8005a28:	701a      	strb	r2, [r3, #0]
 8005a2a:	697b      	ldr	r3, [r7, #20]
 8005a2c:	607b      	str	r3, [r7, #4]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_NUMMODULES);
 8005a2e:	221b      	movs	r2, #27
 8005a30:	6879      	ldr	r1, [r7, #4]
 8005a32:	68b8      	ldr	r0, [r7, #8]
 8005a34:	f7fe fd20 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005a38:	68fb      	ldr	r3, [r7, #12]
 8005a3a:	f383 8811 	msr	BASEPRI, r3
}
 8005a3e:	bf00      	nop
 8005a40:	3718      	adds	r7, #24
 8005a42:	46bd      	mov	sp, r7
 8005a44:	bd80      	pop	{r7, pc}
 8005a46:	bf00      	nop
 8005a48:	2001a658 	.word	0x2001a658
 8005a4c:	2001a654 	.word	0x2001a654

08005a50 <SEGGER_SYSVIEW_PrintfTarget>:
*    the host.
*
*  Parameters
*    s        - String to be formatted.
*/
void SEGGER_SYSVIEW_PrintfTarget(const char* s, ...) {
 8005a50:	b40f      	push	{r0, r1, r2, r3}
 8005a52:	b580      	push	{r7, lr}
 8005a54:	b082      	sub	sp, #8
 8005a56:	af00      	add	r7, sp, #0
  va_list ParamList;

  va_start(ParamList, s);
 8005a58:	f107 0314 	add.w	r3, r7, #20
 8005a5c:	607b      	str	r3, [r7, #4]
  _VPrintTarget(s, SEGGER_SYSVIEW_LOG, &ParamList);
 8005a5e:	1d3b      	adds	r3, r7, #4
 8005a60:	461a      	mov	r2, r3
 8005a62:	2100      	movs	r1, #0
 8005a64:	6938      	ldr	r0, [r7, #16]
 8005a66:	f7fe ff91 	bl	800498c <_VPrintTarget>
  va_end(ParamList);
}
 8005a6a:	bf00      	nop
 8005a6c:	3708      	adds	r7, #8
 8005a6e:	46bd      	mov	sp, r7
 8005a70:	e8bd 4080 	ldmia.w	sp!, {r7, lr}
 8005a74:	b004      	add	sp, #16
 8005a76:	4770      	bx	lr

08005a78 <SEGGER_SYSVIEW_Warn>:
*    Print a warning string to the host.
*
*  Parameters
*    s        - String to sent.
*/
void SEGGER_SYSVIEW_Warn(const char* s) {
 8005a78:	b580      	push	{r7, lr}
 8005a7a:	b08a      	sub	sp, #40	; 0x28
 8005a7c:	af00      	add	r7, sp, #0
 8005a7e:	6078      	str	r0, [r7, #4]
  U8* pPayload;
  U8* pPayloadStart;
  RECORD_START(SEGGER_SYSVIEW_INFO_SIZE + 2 * SEGGER_SYSVIEW_QUANTA_U32 + SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005a80:	f3ef 8311 	mrs	r3, BASEPRI
 8005a84:	f04f 0120 	mov.w	r1, #32
 8005a88:	f381 8811 	msr	BASEPRI, r1
 8005a8c:	617b      	str	r3, [r7, #20]
 8005a8e:	4827      	ldr	r0, [pc, #156]	; (8005b2c <SEGGER_SYSVIEW_Warn+0xb4>)
 8005a90:	f7fe fbff 	bl	8004292 <_PreparePacket>
 8005a94:	6138      	str	r0, [r7, #16]
  //
  pPayload = _EncodeStr(pPayloadStart, s, SEGGER_SYSVIEW_MAX_STRING_LEN);
 8005a96:	2280      	movs	r2, #128	; 0x80
 8005a98:	6879      	ldr	r1, [r7, #4]
 8005a9a:	6938      	ldr	r0, [r7, #16]
 8005a9c:	f7fe fbac 	bl	80041f8 <_EncodeStr>
 8005aa0:	60f8      	str	r0, [r7, #12]
  ENCODE_U32(pPayload, SEGGER_SYSVIEW_WARNING);
 8005aa2:	68fb      	ldr	r3, [r7, #12]
 8005aa4:	627b      	str	r3, [r7, #36]	; 0x24
 8005aa6:	2301      	movs	r3, #1
 8005aa8:	623b      	str	r3, [r7, #32]
 8005aaa:	e00b      	b.n	8005ac4 <SEGGER_SYSVIEW_Warn+0x4c>
 8005aac:	6a3b      	ldr	r3, [r7, #32]
 8005aae:	b2da      	uxtb	r2, r3
 8005ab0:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ab2:	1c59      	adds	r1, r3, #1
 8005ab4:	6279      	str	r1, [r7, #36]	; 0x24
 8005ab6:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005aba:	b2d2      	uxtb	r2, r2
 8005abc:	701a      	strb	r2, [r3, #0]
 8005abe:	6a3b      	ldr	r3, [r7, #32]
 8005ac0:	09db      	lsrs	r3, r3, #7
 8005ac2:	623b      	str	r3, [r7, #32]
 8005ac4:	6a3b      	ldr	r3, [r7, #32]
 8005ac6:	2b7f      	cmp	r3, #127	; 0x7f
 8005ac8:	d8f0      	bhi.n	8005aac <SEGGER_SYSVIEW_Warn+0x34>
 8005aca:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005acc:	1c5a      	adds	r2, r3, #1
 8005ace:	627a      	str	r2, [r7, #36]	; 0x24
 8005ad0:	6a3a      	ldr	r2, [r7, #32]
 8005ad2:	b2d2      	uxtb	r2, r2
 8005ad4:	701a      	strb	r2, [r3, #0]
 8005ad6:	6a7b      	ldr	r3, [r7, #36]	; 0x24
 8005ad8:	60fb      	str	r3, [r7, #12]
  ENCODE_U32(pPayload, 0);
 8005ada:	68fb      	ldr	r3, [r7, #12]
 8005adc:	61fb      	str	r3, [r7, #28]
 8005ade:	2300      	movs	r3, #0
 8005ae0:	61bb      	str	r3, [r7, #24]
 8005ae2:	e00b      	b.n	8005afc <SEGGER_SYSVIEW_Warn+0x84>
 8005ae4:	69bb      	ldr	r3, [r7, #24]
 8005ae6:	b2da      	uxtb	r2, r3
 8005ae8:	69fb      	ldr	r3, [r7, #28]
 8005aea:	1c59      	adds	r1, r3, #1
 8005aec:	61f9      	str	r1, [r7, #28]
 8005aee:	f062 027f 	orn	r2, r2, #127	; 0x7f
 8005af2:	b2d2      	uxtb	r2, r2
 8005af4:	701a      	strb	r2, [r3, #0]
 8005af6:	69bb      	ldr	r3, [r7, #24]
 8005af8:	09db      	lsrs	r3, r3, #7
 8005afa:	61bb      	str	r3, [r7, #24]
 8005afc:	69bb      	ldr	r3, [r7, #24]
 8005afe:	2b7f      	cmp	r3, #127	; 0x7f
 8005b00:	d8f0      	bhi.n	8005ae4 <SEGGER_SYSVIEW_Warn+0x6c>
 8005b02:	69fb      	ldr	r3, [r7, #28]
 8005b04:	1c5a      	adds	r2, r3, #1
 8005b06:	61fa      	str	r2, [r7, #28]
 8005b08:	69ba      	ldr	r2, [r7, #24]
 8005b0a:	b2d2      	uxtb	r2, r2
 8005b0c:	701a      	strb	r2, [r3, #0]
 8005b0e:	69fb      	ldr	r3, [r7, #28]
 8005b10:	60fb      	str	r3, [r7, #12]
  _SendPacket(pPayloadStart, pPayload, SYSVIEW_EVTID_PRINT_FORMATTED);
 8005b12:	221a      	movs	r2, #26
 8005b14:	68f9      	ldr	r1, [r7, #12]
 8005b16:	6938      	ldr	r0, [r7, #16]
 8005b18:	f7fe fcae 	bl	8004478 <_SendPacket>
  RECORD_END();
 8005b1c:	697b      	ldr	r3, [r7, #20]
 8005b1e:	f383 8811 	msr	BASEPRI, r3
}
 8005b22:	bf00      	nop
 8005b24:	3728      	adds	r7, #40	; 0x28
 8005b26:	46bd      	mov	sp, r7
 8005b28:	bd80      	pop	{r7, pc}
 8005b2a:	bf00      	nop
 8005b2c:	2001a658 	.word	0x2001a658

08005b30 <SEGGER_SYSVIEW_IsStarted>:
*
*  Return value
*      0: Recording not started.
*    > 0: Recording started.
*/
int SEGGER_SYSVIEW_IsStarted(void) {
 8005b30:	b580      	push	{r7, lr}
 8005b32:	af00      	add	r7, sp, #0
#if (SEGGER_SYSVIEW_POST_MORTEM_MODE != 1)
  //
  // Check if host is sending data which needs to be processed.
  //
  if (SEGGER_RTT_HASDATA(CHANNEL_ID_DOWN)) {
 8005b34:	4b13      	ldr	r3, [pc, #76]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b36:	7e1b      	ldrb	r3, [r3, #24]
 8005b38:	4619      	mov	r1, r3
 8005b3a:	4a13      	ldr	r2, [pc, #76]	; (8005b88 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005b3c:	460b      	mov	r3, r1
 8005b3e:	005b      	lsls	r3, r3, #1
 8005b40:	440b      	add	r3, r1
 8005b42:	00db      	lsls	r3, r3, #3
 8005b44:	4413      	add	r3, r2
 8005b46:	336c      	adds	r3, #108	; 0x6c
 8005b48:	681a      	ldr	r2, [r3, #0]
 8005b4a:	4b0e      	ldr	r3, [pc, #56]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b4c:	7e1b      	ldrb	r3, [r3, #24]
 8005b4e:	4618      	mov	r0, r3
 8005b50:	490d      	ldr	r1, [pc, #52]	; (8005b88 <SEGGER_SYSVIEW_IsStarted+0x58>)
 8005b52:	4603      	mov	r3, r0
 8005b54:	005b      	lsls	r3, r3, #1
 8005b56:	4403      	add	r3, r0
 8005b58:	00db      	lsls	r3, r3, #3
 8005b5a:	440b      	add	r3, r1
 8005b5c:	3370      	adds	r3, #112	; 0x70
 8005b5e:	681b      	ldr	r3, [r3, #0]
 8005b60:	429a      	cmp	r2, r3
 8005b62:	d00b      	beq.n	8005b7c <SEGGER_SYSVIEW_IsStarted+0x4c>
    if (_SYSVIEW_Globals.RecursionCnt == 0) {   // Avoid uncontrolled nesting. This way, this routine can call itself once, but no more often than that.
 8005b64:	4b07      	ldr	r3, [pc, #28]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b66:	789b      	ldrb	r3, [r3, #2]
 8005b68:	2b00      	cmp	r3, #0
 8005b6a:	d107      	bne.n	8005b7c <SEGGER_SYSVIEW_IsStarted+0x4c>
      _SYSVIEW_Globals.RecursionCnt = 1;
 8005b6c:	4b05      	ldr	r3, [pc, #20]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b6e:	2201      	movs	r2, #1
 8005b70:	709a      	strb	r2, [r3, #2]
      _HandleIncomingPacket();
 8005b72:	f7fe fb9b 	bl	80042ac <_HandleIncomingPacket>
      _SYSVIEW_Globals.RecursionCnt = 0;
 8005b76:	4b03      	ldr	r3, [pc, #12]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b78:	2200      	movs	r2, #0
 8005b7a:	709a      	strb	r2, [r3, #2]
    }
  }
#endif
  return _SYSVIEW_Globals.EnableState;
 8005b7c:	4b01      	ldr	r3, [pc, #4]	; (8005b84 <SEGGER_SYSVIEW_IsStarted+0x54>)
 8005b7e:	781b      	ldrb	r3, [r3, #0]
}
 8005b80:	4618      	mov	r0, r3
 8005b82:	bd80      	pop	{r7, pc}
 8005b84:	2001a628 	.word	0x2001a628
 8005b88:	2001a780 	.word	0x2001a780

08005b8c <__libc_init_array>:
 8005b8c:	b570      	push	{r4, r5, r6, lr}
 8005b8e:	4d0d      	ldr	r5, [pc, #52]	; (8005bc4 <__libc_init_array+0x38>)
 8005b90:	4c0d      	ldr	r4, [pc, #52]	; (8005bc8 <__libc_init_array+0x3c>)
 8005b92:	1b64      	subs	r4, r4, r5
 8005b94:	10a4      	asrs	r4, r4, #2
 8005b96:	2600      	movs	r6, #0
 8005b98:	42a6      	cmp	r6, r4
 8005b9a:	d109      	bne.n	8005bb0 <__libc_init_array+0x24>
 8005b9c:	4d0b      	ldr	r5, [pc, #44]	; (8005bcc <__libc_init_array+0x40>)
 8005b9e:	4c0c      	ldr	r4, [pc, #48]	; (8005bd0 <__libc_init_array+0x44>)
 8005ba0:	f000 f83c 	bl	8005c1c <_init>
 8005ba4:	1b64      	subs	r4, r4, r5
 8005ba6:	10a4      	asrs	r4, r4, #2
 8005ba8:	2600      	movs	r6, #0
 8005baa:	42a6      	cmp	r6, r4
 8005bac:	d105      	bne.n	8005bba <__libc_init_array+0x2e>
 8005bae:	bd70      	pop	{r4, r5, r6, pc}
 8005bb0:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bb4:	4798      	blx	r3
 8005bb6:	3601      	adds	r6, #1
 8005bb8:	e7ee      	b.n	8005b98 <__libc_init_array+0xc>
 8005bba:	f855 3b04 	ldr.w	r3, [r5], #4
 8005bbe:	4798      	blx	r3
 8005bc0:	3601      	adds	r6, #1
 8005bc2:	e7f2      	b.n	8005baa <__libc_init_array+0x1e>
 8005bc4:	08005dbc 	.word	0x08005dbc
 8005bc8:	08005dbc 	.word	0x08005dbc
 8005bcc:	08005dbc 	.word	0x08005dbc
 8005bd0:	08005dc0 	.word	0x08005dc0

08005bd4 <memcmp>:
 8005bd4:	b530      	push	{r4, r5, lr}
 8005bd6:	3901      	subs	r1, #1
 8005bd8:	2400      	movs	r4, #0
 8005bda:	42a2      	cmp	r2, r4
 8005bdc:	d101      	bne.n	8005be2 <memcmp+0xe>
 8005bde:	2000      	movs	r0, #0
 8005be0:	e005      	b.n	8005bee <memcmp+0x1a>
 8005be2:	5d03      	ldrb	r3, [r0, r4]
 8005be4:	3401      	adds	r4, #1
 8005be6:	5d0d      	ldrb	r5, [r1, r4]
 8005be8:	42ab      	cmp	r3, r5
 8005bea:	d0f6      	beq.n	8005bda <memcmp+0x6>
 8005bec:	1b58      	subs	r0, r3, r5
 8005bee:	bd30      	pop	{r4, r5, pc}

08005bf0 <memcpy>:
 8005bf0:	440a      	add	r2, r1
 8005bf2:	4291      	cmp	r1, r2
 8005bf4:	f100 33ff 	add.w	r3, r0, #4294967295
 8005bf8:	d100      	bne.n	8005bfc <memcpy+0xc>
 8005bfa:	4770      	bx	lr
 8005bfc:	b510      	push	{r4, lr}
 8005bfe:	f811 4b01 	ldrb.w	r4, [r1], #1
 8005c02:	f803 4f01 	strb.w	r4, [r3, #1]!
 8005c06:	4291      	cmp	r1, r2
 8005c08:	d1f9      	bne.n	8005bfe <memcpy+0xe>
 8005c0a:	bd10      	pop	{r4, pc}

08005c0c <memset>:
 8005c0c:	4402      	add	r2, r0
 8005c0e:	4603      	mov	r3, r0
 8005c10:	4293      	cmp	r3, r2
 8005c12:	d100      	bne.n	8005c16 <memset+0xa>
 8005c14:	4770      	bx	lr
 8005c16:	f803 1b01 	strb.w	r1, [r3], #1
 8005c1a:	e7f9      	b.n	8005c10 <memset+0x4>

08005c1c <_init>:
 8005c1c:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c1e:	bf00      	nop
 8005c20:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c22:	bc08      	pop	{r3}
 8005c24:	469e      	mov	lr, r3
 8005c26:	4770      	bx	lr

08005c28 <_fini>:
 8005c28:	b5f8      	push	{r3, r4, r5, r6, r7, lr}
 8005c2a:	bf00      	nop
 8005c2c:	bcf8      	pop	{r3, r4, r5, r6, r7}
 8005c2e:	bc08      	pop	{r3}
 8005c30:	469e      	mov	lr, r3
 8005c32:	4770      	bx	lr
