(edif top
  (edifVersion 2 0 0)
  (edifLevel 0)
  (keywordMap (keywordLevel 0))
  (status
    (written
      (timestamp 2019 11 24 16 13 13)
      (program "Xilinx ngc2edif" (version "P.20131013"))
      (author "Xilinx. Inc ")
      (comment "This EDIF netlist is to be used within supported synthesis tools")
      (comment "for determining resource/timing estimates of the design component")
      (comment "represented by this netlist.")
      (comment "Command line: -mdp2sp -w -secure top.ngc top.edif ")))
  (external UNISIMS
    (edifLevel 0)
    (technology (numberDefinition))
    (cell GND
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port G
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUFGDS
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port IB
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell FD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port C
              (direction INPUT)
            )
            (port D
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LD
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port D
              (direction INPUT)
            )
            (port G
              (direction INPUT)
            )
            (port Q
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT2
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT3
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT4
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT5
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell LUT6
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I0
              (direction INPUT)
            )
            (port I1
              (direction INPUT)
            )
            (port I2
              (direction INPUT)
            )
            (port I3
              (direction INPUT)
            )
            (port I4
              (direction INPUT)
            )
            (port I5
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell IOBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port T
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
            (port IO
              (direction OUTPUT)
            )
          )
      )
    )
    (cell OBUF
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
    (cell BUFG
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port O
              (direction OUTPUT)
            )
            (port I
              (direction INPUT)
            )
          )
      )
    )
    (cell INV
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port I
              (direction INPUT)
            )
            (port O
              (direction OUTPUT)
            )
          )
      )
    )
  )

  (library top_lib
    (edifLevel 0)
    (technology (numberDefinition))
    (cell top
      (cellType GENERIC)
        (view view_1
          (viewType NETLIST)
          (interface
            (port SYSCLK_P
              (direction INPUT)
            )
            (port SYSCLK_N
              (direction INPUT)
            )
            (port OR
              (direction INPUT)
            )
            (port DCO
              (direction INPUT)
            )
            (port SRAM_CE
              (direction OUTPUT)
            )
            (port SRAM_WE
              (direction OUTPUT)
            )
            (port SRAM_OE
              (direction OUTPUT)
            )
            (port (array (rename TEPC_ADC "TEPC_ADC<11:0>") 12)
              (direction INPUT))
            (port (array (rename SRAM_IO "SRAM_IO<7:0>") 8)
              (direction INOUT))
            (port (array (rename SRAM_A "SRAM_A<20:0>") 21)
              (direction OUTPUT))
            (designator "xc6slx25-2-ftg256")
            (property TYPE (string "top") (owner "Xilinx"))
            (property BUS_INFO (string "12:INPUT:TEPC_ADC<11:0>") (owner "Xilinx"))
            (property BUS_INFO (string "8:INOUT:SRAM_IO<7:0>") (owner "Xilinx"))
            (property BUS_INFO (string "21:OUTPUT:SRAM_A<20:0>") (owner "Xilinx"))
            (property SHREG_MIN_SIZE (string "2") (owner "Xilinx"))
            (property SHREG_EXTRACT_NGC (string "YES") (owner "Xilinx"))
            (property NLW_UNIQUE_ID (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_TAG (integer 0) (owner "Xilinx"))
            (property NLW_MACRO_ALIAS (string "top_top") (owner "Xilinx"))
          )
          (contents
            (instance XST_GND
              (viewRef view_1 (cellRef GND (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance clkInst
              (viewRef view_1 (cellRef IBUFGDS (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property OPTIMIZE_PRIMITIVES_NGC (string "no") (owner "Xilinx"))
              (property CAPACITANCE (string "DONT_CARE") (owner "Xilinx"))
              (property DIFF_TERM (string "FALSE") (owner "Xilinx"))
              (property IBUF_DELAY_VALUE (string "0") (owner "Xilinx"))
              (property IBUF_LOW_PWR (string "TRUE") (owner "Xilinx"))
              (property IOSTANDARD (string "DEFAULT") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd2_renamed_0 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd3_renamed_1 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_renamed_2 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "1") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_renamed_3 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_7 "histogramInst/SRAM_IO_reg_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_6 "histogramInst/SRAM_IO_reg_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_5 "histogramInst/SRAM_IO_reg_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_4 "histogramInst/SRAM_IO_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_3 "histogramInst/SRAM_IO_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_2 "histogramInst/SRAM_IO_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_1 "histogramInst/SRAM_IO_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_reg_0 "histogramInst/SRAM_IO_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_1_renamed_4 "histogramInst/SRAM_IO_next_1")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_2_renamed_5 "histogramInst/SRAM_IO_next_2")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_0_renamed_6 "histogramInst/SRAM_IO_next_0")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_3_renamed_7 "histogramInst/SRAM_IO_next_3")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_4_renamed_8 "histogramInst/SRAM_IO_next_4")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_5_renamed_9 "histogramInst/SRAM_IO_next_5")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_6_renamed_10 "histogramInst/SRAM_IO_next_6")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_IO_next_7_renamed_11 "histogramInst/SRAM_IO_next_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_11 "histogramInst/SRAM_A_reg_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_10 "histogramInst/SRAM_A_reg_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_9 "histogramInst/SRAM_A_reg_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_8 "histogramInst/SRAM_A_reg_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_7 "histogramInst/SRAM_A_reg_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_6 "histogramInst/SRAM_A_reg_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_5 "histogramInst/SRAM_A_reg_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_4 "histogramInst/SRAM_A_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_3 "histogramInst/SRAM_A_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_2 "histogramInst/SRAM_A_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_1 "histogramInst/SRAM_A_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_reg_0 "histogramInst/SRAM_A_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_0_renamed_12 "histogramInst/SRAM_A_next_0")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_1_renamed_13 "histogramInst/SRAM_A_next_1")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_2_renamed_14 "histogramInst/SRAM_A_next_2")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_3_renamed_15 "histogramInst/SRAM_A_next_3")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_4_renamed_16 "histogramInst/SRAM_A_next_4")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_5_renamed_17 "histogramInst/SRAM_A_next_5")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_7_renamed_18 "histogramInst/SRAM_A_next_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_8_renamed_19 "histogramInst/SRAM_A_next_8")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_6_renamed_20 "histogramInst/SRAM_A_next_6")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_9_renamed_21 "histogramInst/SRAM_A_next_9")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_10_renamed_22 "histogramInst/SRAM_A_next_10")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_A_next_11_renamed_23 "histogramInst/SRAM_A_next_11")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_11 "histogramInst/TEPC_ADC_reg_11")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_10 "histogramInst/TEPC_ADC_reg_10")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_9 "histogramInst/TEPC_ADC_reg_9")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_8 "histogramInst/TEPC_ADC_reg_8")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_7 "histogramInst/TEPC_ADC_reg_7")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_6 "histogramInst/TEPC_ADC_reg_6")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_5 "histogramInst/TEPC_ADC_reg_5")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_4 "histogramInst/TEPC_ADC_reg_4")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_3 "histogramInst/TEPC_ADC_reg_3")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_2 "histogramInst/TEPC_ADC_reg_2")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_1 "histogramInst/TEPC_ADC_reg_1")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_reg_0 "histogramInst/TEPC_ADC_reg_0")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_0_renamed_24 "histogramInst/TEPC_ADC_next_0")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_1_renamed_25 "histogramInst/TEPC_ADC_next_1")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_2_renamed_26 "histogramInst/TEPC_ADC_next_2")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_3_renamed_27 "histogramInst/TEPC_ADC_next_3")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_4_renamed_28 "histogramInst/TEPC_ADC_next_4")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_6_renamed_29 "histogramInst/TEPC_ADC_next_6")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_7_renamed_30 "histogramInst/TEPC_ADC_next_7")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_5_renamed_31 "histogramInst/TEPC_ADC_next_5")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_8_renamed_32 "histogramInst/TEPC_ADC_next_8")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_9_renamed_33 "histogramInst/TEPC_ADC_next_9")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_10_renamed_34 "histogramInst/TEPC_ADC_next_10")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_TEPC_ADC_next_11_renamed_35 "histogramInst/TEPC_ADC_next_11")
              (viewRef view_1 (cellRef LD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property IOB (string "true") (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_OE_reg_renamed_36 "histogramInst/SRAM_OE_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_WE_reg_renamed_37 "histogramInst/SRAM_WE_reg")
              (viewRef view_1 (cellRef FD (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "0") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_6_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<6>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<6>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_1_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<1>11")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_In1 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In1")
              (viewRef view_1 (cellRef LUT2 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8") (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In1 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In1")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "F4") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_7_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<7>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___1___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<6>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_2_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<2>11")
              (viewRef view_1 (cellRef LUT3 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___2___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<1>11") (owner "Xilinx"))
              (property INIT (string "6A") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<3>11")
              (viewRef view_1 (cellRef LUT4 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAA") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<4>11")
              (viewRef view_1 (cellRef LUT5 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property PK_HLUTNM (string "___XLNM___0___histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<3>11") (owner "Xilinx"))
              (property INIT (string "6AAAAAAA") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "6AAAAAAAAAAAAAAA") (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_cy<5>11")
              (viewRef view_1 (cellRef LUT6 (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
              (property INIT (string "8000000000000000") (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_11_IBUF_renamed_38 "TEPC_ADC_11_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_10_IBUF_renamed_39 "TEPC_ADC_10_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_9_IBUF_renamed_40 "TEPC_ADC_9_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_8_IBUF_renamed_41 "TEPC_ADC_8_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_7_IBUF_renamed_42 "TEPC_ADC_7_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_6_IBUF_renamed_43 "TEPC_ADC_6_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_5_IBUF_renamed_44 "TEPC_ADC_5_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_4_IBUF_renamed_45 "TEPC_ADC_4_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_3_IBUF_renamed_46 "TEPC_ADC_3_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_2_IBUF_renamed_47 "TEPC_ADC_2_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_1_IBUF_renamed_48 "TEPC_ADC_1_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename TEPC_ADC_0_IBUF_renamed_49 "TEPC_ADC_0_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename DCO_IBUF_renamed_50 "DCO_IBUF")
              (viewRef view_1 (cellRef IBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_7_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_6_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_5_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_4_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_3_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_2_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_1_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_IO_0_IOBUF
              (viewRef view_1 (cellRef IOBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename SRAM_A_20_OBUF_renamed_51 "SRAM_A_20_OBUF")
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_19_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_18_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_17_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_16_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_15_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_14_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_13_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_12_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_11_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_10_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_9_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_8_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_7_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_6_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_5_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_4_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_3_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_2_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_1_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_A_0_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_CE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_WE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance SRAM_OE_OBUF
              (viewRef view_1 (cellRef OBUF (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename clk_BUFG_renamed_52 "clk_BUFG")
              (viewRef view_1 (cellRef BUFG (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_0_11_INV_0 "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_xor<0>11_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename histogramInst_HISTOGRAM_STATE_reg__n0327_0_1_INV_0 "histogramInst/HISTOGRAM_STATE_reg__n0327<0>1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (instance (rename histogramInst_SRAM_OE_reg_inv1_INV_0 "histogramInst/SRAM_OE_reg_inv1_INV_0")
              (viewRef view_1 (cellRef INV (libraryRef UNISIMS)))
              (property XSTLIB (boolean (true)) (owner "Xilinx"))
            )
            (net TEPC_ADC_11_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_11_renamed_35))
                (portRef O (instanceRef TEPC_ADC_11_IBUF_renamed_38))
              )
            )
            (net TEPC_ADC_10_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_10_renamed_34))
                (portRef O (instanceRef TEPC_ADC_10_IBUF_renamed_39))
              )
            )
            (net TEPC_ADC_9_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_9_renamed_33))
                (portRef O (instanceRef TEPC_ADC_9_IBUF_renamed_40))
              )
            )
            (net TEPC_ADC_8_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_8_renamed_32))
                (portRef O (instanceRef TEPC_ADC_8_IBUF_renamed_41))
              )
            )
            (net TEPC_ADC_7_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_7_renamed_30))
                (portRef O (instanceRef TEPC_ADC_7_IBUF_renamed_42))
              )
            )
            (net TEPC_ADC_6_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_6_renamed_29))
                (portRef O (instanceRef TEPC_ADC_6_IBUF_renamed_43))
              )
            )
            (net TEPC_ADC_5_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_5_renamed_31))
                (portRef O (instanceRef TEPC_ADC_5_IBUF_renamed_44))
              )
            )
            (net TEPC_ADC_4_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_4_renamed_28))
                (portRef O (instanceRef TEPC_ADC_4_IBUF_renamed_45))
              )
            )
            (net TEPC_ADC_3_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_3_renamed_27))
                (portRef O (instanceRef TEPC_ADC_3_IBUF_renamed_46))
              )
            )
            (net TEPC_ADC_2_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_2_renamed_26))
                (portRef O (instanceRef TEPC_ADC_2_IBUF_renamed_47))
              )
            )
            (net TEPC_ADC_1_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_1_renamed_25))
                (portRef O (instanceRef TEPC_ADC_1_IBUF_renamed_48))
              )
            )
            (net TEPC_ADC_0_IBUF
              (joined
                (portRef D (instanceRef histogramInst_TEPC_ADC_next_0_renamed_24))
                (portRef O (instanceRef TEPC_ADC_0_IBUF_renamed_49))
              )
            )
            (net SYSCLK_P
              (joined
                (portRef SYSCLK_P)
                (portRef I (instanceRef clkInst))
              )
            )
            (net SYSCLK_N
              (joined
                (portRef SYSCLK_N)
                (portRef IB (instanceRef clkInst))
              )
            )
            (net DCO_IBUF
              (joined
                (portRef I0 (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_In1))
                (portRef I0 (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In1))
                (portRef O (instanceRef DCO_IBUF_renamed_50))
              )
            )
            (net SRAM_A_20_OBUF
              (joined
                (portRef G (instanceRef XST_GND))
                (portRef I (instanceRef SRAM_A_20_OBUF_renamed_51))
                (portRef I (instanceRef SRAM_A_19_OBUF))
                (portRef I (instanceRef SRAM_A_18_OBUF))
                (portRef I (instanceRef SRAM_A_17_OBUF))
                (portRef I (instanceRef SRAM_A_16_OBUF))
                (portRef I (instanceRef SRAM_A_15_OBUF))
                (portRef I (instanceRef SRAM_A_14_OBUF))
                (portRef I (instanceRef SRAM_A_13_OBUF))
                (portRef I (instanceRef SRAM_A_12_OBUF))
                (portRef I (instanceRef SRAM_CE_OBUF))
              )
            )
            (net (rename SRAM_IO_7_ "SRAM_IO<7>")
              (joined
                (portRef (member SRAM_IO 0))
                (portRef IO (instanceRef SRAM_IO_7_IOBUF))
              )
            )
            (net (rename SRAM_IO_6_ "SRAM_IO<6>")
              (joined
                (portRef (member SRAM_IO 1))
                (portRef IO (instanceRef SRAM_IO_6_IOBUF))
              )
            )
            (net (rename SRAM_IO_5_ "SRAM_IO<5>")
              (joined
                (portRef (member SRAM_IO 2))
                (portRef IO (instanceRef SRAM_IO_5_IOBUF))
              )
            )
            (net (rename SRAM_IO_4_ "SRAM_IO<4>")
              (joined
                (portRef (member SRAM_IO 3))
                (portRef IO (instanceRef SRAM_IO_4_IOBUF))
              )
            )
            (net (rename SRAM_IO_3_ "SRAM_IO<3>")
              (joined
                (portRef (member SRAM_IO 4))
                (portRef IO (instanceRef SRAM_IO_3_IOBUF))
              )
            )
            (net (rename SRAM_IO_2_ "SRAM_IO<2>")
              (joined
                (portRef (member SRAM_IO 5))
                (portRef IO (instanceRef SRAM_IO_2_IOBUF))
              )
            )
            (net (rename SRAM_IO_1_ "SRAM_IO<1>")
              (joined
                (portRef (member SRAM_IO 6))
                (portRef IO (instanceRef SRAM_IO_1_IOBUF))
              )
            )
            (net (rename SRAM_IO_0_ "SRAM_IO<0>")
              (joined
                (portRef (member SRAM_IO 7))
                (portRef IO (instanceRef SRAM_IO_0_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_11_ "histogramInst/SRAM_A_reg<11>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_11))
                (portRef I (instanceRef SRAM_A_11_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_10_ "histogramInst/SRAM_A_reg<10>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_10))
                (portRef I (instanceRef SRAM_A_10_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_9_ "histogramInst/SRAM_A_reg<9>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_9))
                (portRef I (instanceRef SRAM_A_9_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_8_ "histogramInst/SRAM_A_reg<8>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_8))
                (portRef I (instanceRef SRAM_A_8_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_7_ "histogramInst/SRAM_A_reg<7>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_7))
                (portRef I (instanceRef SRAM_A_7_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_6_ "histogramInst/SRAM_A_reg<6>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_6))
                (portRef I (instanceRef SRAM_A_6_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_5_ "histogramInst/SRAM_A_reg<5>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_5))
                (portRef I (instanceRef SRAM_A_5_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_4_ "histogramInst/SRAM_A_reg<4>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_4))
                (portRef I (instanceRef SRAM_A_4_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_3_ "histogramInst/SRAM_A_reg<3>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_3))
                (portRef I (instanceRef SRAM_A_3_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_2_ "histogramInst/SRAM_A_reg<2>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_2))
                (portRef I (instanceRef SRAM_A_2_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_1_ "histogramInst/SRAM_A_reg<1>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_1))
                (portRef I (instanceRef SRAM_A_1_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_A_reg_0_ "histogramInst/SRAM_A_reg<0>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_reg_0))
                (portRef I (instanceRef SRAM_A_0_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_WE_reg "histogramInst/SRAM_WE_reg")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_WE_reg_renamed_37))
                (portRef I (instanceRef SRAM_WE_OBUF))
              )
            )
            (net (rename histogramInst_SRAM_OE_reg "histogramInst/SRAM_OE_reg")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_OE_reg_renamed_36))
                (portRef I2 (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In1))
                (portRef I (instanceRef SRAM_OE_OBUF))
                (portRef I (instanceRef histogramInst_SRAM_OE_reg_inv1_INV_0))
              )
            )
            (net clk_BUFG
              (joined
                (portRef C (instanceRef histogramInst_SRAM_WE_reg_renamed_37))
                (portRef C (instanceRef histogramInst_SRAM_OE_reg_renamed_36))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_0))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_1))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_2))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_3))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_4))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_5))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_6))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_7))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_8))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_9))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_10))
                (portRef C (instanceRef histogramInst_TEPC_ADC_reg_11))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_0))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_1))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_2))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_3))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_4))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_5))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_6))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_7))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_8))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_9))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_10))
                (portRef C (instanceRef histogramInst_SRAM_A_reg_11))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_0))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_1))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_2))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_3))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_4))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_5))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_6))
                (portRef C (instanceRef histogramInst_SRAM_IO_reg_7))
                (portRef C (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_renamed_3))
                (portRef C (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_renamed_2))
                (portRef C (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd3_renamed_1))
                (portRef C (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd2_renamed_0))
                (portRef O (instanceRef clk_BUFG_renamed_52))
              )
            )
            (net (rename histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_ "histogramInst/Madd_SRAM_IO[7]_GND_3_o_add_9_OUT_cy<5>")
              (joined
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_6_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_7_11))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
              )
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_In "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4-In")
              (joined
                (portRef D (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_renamed_3))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_11_renamed_35))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_10_renamed_34))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_9_renamed_33))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_8_renamed_32))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_5_renamed_31))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_7_renamed_30))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_6_renamed_29))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_4_renamed_28))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_3_renamed_27))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_2_renamed_26))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_1_renamed_25))
                (portRef G (instanceRef histogramInst_TEPC_ADC_next_0_renamed_24))
                (portRef O (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_In1))
              )
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5-In")
              (joined
                (portRef D (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_renamed_2))
                (portRef O (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In1))
              )
            )
            (net (rename histogramInst_SRAM_OE_reg_inv "histogramInst/SRAM_OE_reg_inv")
              (joined
                (portRef O (instanceRef histogramInst_SRAM_OE_reg_inv1_INV_0))
                (portRef T (instanceRef SRAM_IO_7_IOBUF))
                (portRef T (instanceRef SRAM_IO_6_IOBUF))
                (portRef T (instanceRef SRAM_IO_5_IOBUF))
                (portRef T (instanceRef SRAM_IO_4_IOBUF))
                (portRef T (instanceRef SRAM_IO_3_IOBUF))
                (portRef T (instanceRef SRAM_IO_2_IOBUF))
                (portRef T (instanceRef SRAM_IO_1_IOBUF))
                (portRef T (instanceRef SRAM_IO_0_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_0_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<0>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_0_renamed_6))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_0_11_INV_0))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_1_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<1>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_1_renamed_4))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_1_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_2_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<2>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_2_renamed_5))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_2_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_3_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<3>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_3_renamed_7))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_4_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<4>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_4_renamed_8))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_5_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<5>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_5_renamed_9))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_6_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<6>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_6_renamed_10))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_6_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_7__GND_3_o_add_9_OUT_7_ "histogramInst/SRAM_IO[7]_GND_3_o_add_9_OUT<7>")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_IO_next_7_renamed_11))
                (portRef O (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_7_11))
              )
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd5")
              (joined
                (portRef Q (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_renamed_2))
                (portRef I1 (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_In1))
                (portRef I1 (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd5_In1))
              )
            )
            (net (rename histogramInst_SRAM_A_next_0 "histogramInst/SRAM_A_next_0")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_0_renamed_12))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_0))
              )
            )
            (net (rename histogramInst_SRAM_A_next_1 "histogramInst/SRAM_A_next_1")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_1_renamed_13))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_1))
              )
            )
            (net (rename histogramInst_SRAM_A_next_2 "histogramInst/SRAM_A_next_2")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_2_renamed_14))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_2))
              )
            )
            (net (rename histogramInst_SRAM_A_next_3 "histogramInst/SRAM_A_next_3")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_3_renamed_15))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_3))
              )
            )
            (net (rename histogramInst_SRAM_A_next_4 "histogramInst/SRAM_A_next_4")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_4_renamed_16))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_4))
              )
            )
            (net (rename histogramInst_SRAM_A_next_5 "histogramInst/SRAM_A_next_5")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_5_renamed_17))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_5))
              )
            )
            (net (rename histogramInst_SRAM_A_next_6 "histogramInst/SRAM_A_next_6")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_6_renamed_20))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_6))
              )
            )
            (net (rename histogramInst_SRAM_A_next_7 "histogramInst/SRAM_A_next_7")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_7_renamed_18))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_7))
              )
            )
            (net (rename histogramInst_SRAM_A_next_8 "histogramInst/SRAM_A_next_8")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_8_renamed_19))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_8))
              )
            )
            (net (rename histogramInst_SRAM_A_next_9 "histogramInst/SRAM_A_next_9")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_9_renamed_21))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_9))
              )
            )
            (net (rename histogramInst_SRAM_A_next_10 "histogramInst/SRAM_A_next_10")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_10_renamed_22))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_10))
              )
            )
            (net (rename histogramInst_SRAM_A_next_11 "histogramInst/SRAM_A_next_11")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_A_next_11_renamed_23))
                (portRef D (instanceRef histogramInst_SRAM_A_reg_11))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_0 "histogramInst/SRAM_IO_next_0")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_0_renamed_6))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_0))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_1 "histogramInst/SRAM_IO_next_1")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_1_renamed_4))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_1))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_2 "histogramInst/SRAM_IO_next_2")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_2_renamed_5))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_2))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_3 "histogramInst/SRAM_IO_next_3")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_3_renamed_7))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_3))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_4 "histogramInst/SRAM_IO_next_4")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_4_renamed_8))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_4))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_5 "histogramInst/SRAM_IO_next_5")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_5_renamed_9))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_5))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_6 "histogramInst/SRAM_IO_next_6")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_6_renamed_10))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_6))
              )
            )
            (net (rename histogramInst_SRAM_IO_next_7 "histogramInst/SRAM_IO_next_7")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_next_7_renamed_11))
                (portRef D (instanceRef histogramInst_SRAM_IO_reg_7))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_0 "histogramInst/TEPC_ADC_next_0")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_0_renamed_24))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_0))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_1 "histogramInst/TEPC_ADC_next_1")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_1_renamed_25))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_1))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_2 "histogramInst/TEPC_ADC_next_2")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_2_renamed_26))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_2))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_3 "histogramInst/TEPC_ADC_next_3")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_3_renamed_27))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_3))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_4 "histogramInst/TEPC_ADC_next_4")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_4_renamed_28))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_4))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_5 "histogramInst/TEPC_ADC_next_5")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_5_renamed_31))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_5))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_6 "histogramInst/TEPC_ADC_next_6")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_6_renamed_29))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_6))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_7 "histogramInst/TEPC_ADC_next_7")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_7_renamed_30))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_7))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_8 "histogramInst/TEPC_ADC_next_8")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_8_renamed_32))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_8))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_9 "histogramInst/TEPC_ADC_next_9")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_9_renamed_33))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_9))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_10 "histogramInst/TEPC_ADC_next_10")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_10_renamed_34))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_10))
              )
            )
            (net (rename histogramInst_TEPC_ADC_next_11 "histogramInst/TEPC_ADC_next_11")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_next_11_renamed_35))
                (portRef D (instanceRef histogramInst_TEPC_ADC_reg_11))
              )
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd4")
              (joined
                (portRef G (instanceRef histogramInst_SRAM_A_next_11_renamed_23))
                (portRef G (instanceRef histogramInst_SRAM_A_next_10_renamed_22))
                (portRef G (instanceRef histogramInst_SRAM_A_next_9_renamed_21))
                (portRef G (instanceRef histogramInst_SRAM_A_next_6_renamed_20))
                (portRef G (instanceRef histogramInst_SRAM_A_next_8_renamed_19))
                (portRef G (instanceRef histogramInst_SRAM_A_next_7_renamed_18))
                (portRef G (instanceRef histogramInst_SRAM_A_next_5_renamed_17))
                (portRef G (instanceRef histogramInst_SRAM_A_next_4_renamed_16))
                (portRef G (instanceRef histogramInst_SRAM_A_next_3_renamed_15))
                (portRef G (instanceRef histogramInst_SRAM_A_next_2_renamed_14))
                (portRef G (instanceRef histogramInst_SRAM_A_next_1_renamed_13))
                (portRef G (instanceRef histogramInst_SRAM_A_next_0_renamed_12))
                (portRef Q (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd4_renamed_3))
                (portRef D (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd3_renamed_1))
              )
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd3 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd3")
              (joined
                (portRef G (instanceRef histogramInst_SRAM_IO_next_7_renamed_11))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_6_renamed_10))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_5_renamed_9))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_4_renamed_8))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_3_renamed_7))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_0_renamed_6))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_2_renamed_5))
                (portRef G (instanceRef histogramInst_SRAM_IO_next_1_renamed_4))
                (portRef Q (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd3_renamed_1))
                (portRef D (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd2_renamed_0))
              )
              (property INIT (string "0") (owner "Xilinx"))
            )
            (net (rename histogramInst_HISTOGRAM_STATE_reg_FSM_FFd2 "histogramInst/HISTOGRAM_STATE_reg_FSM_FFd2")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_OE_reg_renamed_36))
                (portRef Q (instanceRef histogramInst_HISTOGRAM_STATE_reg_FSM_FFd2_renamed_0))
                (portRef I (instanceRef histogramInst_HISTOGRAM_STATE_reg__n0327_0_1_INV_0))
              )
            )
            (net (rename histogramInst_SRAM_WE_next "histogramInst/SRAM_WE_next")
              (joined
                (portRef D (instanceRef histogramInst_SRAM_WE_reg_renamed_37))
                (portRef O (instanceRef histogramInst_HISTOGRAM_STATE_reg__n0327_0_1_INV_0))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_0_ "histogramInst/TEPC_ADC_reg<0>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_0))
                (portRef D (instanceRef histogramInst_SRAM_A_next_0_renamed_12))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_1_ "histogramInst/TEPC_ADC_reg<1>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_1))
                (portRef D (instanceRef histogramInst_SRAM_A_next_1_renamed_13))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_2_ "histogramInst/TEPC_ADC_reg<2>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_2))
                (portRef D (instanceRef histogramInst_SRAM_A_next_2_renamed_14))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_3_ "histogramInst/TEPC_ADC_reg<3>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_3))
                (portRef D (instanceRef histogramInst_SRAM_A_next_3_renamed_15))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_4_ "histogramInst/TEPC_ADC_reg<4>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_4))
                (portRef D (instanceRef histogramInst_SRAM_A_next_4_renamed_16))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_5_ "histogramInst/TEPC_ADC_reg<5>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_5))
                (portRef D (instanceRef histogramInst_SRAM_A_next_5_renamed_17))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_6_ "histogramInst/TEPC_ADC_reg<6>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_6))
                (portRef D (instanceRef histogramInst_SRAM_A_next_6_renamed_20))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_7_ "histogramInst/TEPC_ADC_reg<7>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_7))
                (portRef D (instanceRef histogramInst_SRAM_A_next_7_renamed_18))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_8_ "histogramInst/TEPC_ADC_reg<8>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_8))
                (portRef D (instanceRef histogramInst_SRAM_A_next_8_renamed_19))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_9_ "histogramInst/TEPC_ADC_reg<9>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_9))
                (portRef D (instanceRef histogramInst_SRAM_A_next_9_renamed_21))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_10_ "histogramInst/TEPC_ADC_reg<10>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_10))
                (portRef D (instanceRef histogramInst_SRAM_A_next_10_renamed_22))
              )
            )
            (net (rename histogramInst_TEPC_ADC_reg_11_ "histogramInst/TEPC_ADC_reg<11>")
              (joined
                (portRef Q (instanceRef histogramInst_TEPC_ADC_reg_11))
                (portRef D (instanceRef histogramInst_SRAM_A_next_11_renamed_23))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_0_ "histogramInst/SRAM_IO_reg<0>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_0))
                (portRef I (instanceRef SRAM_IO_0_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_1_ "histogramInst/SRAM_IO_reg<1>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_1))
                (portRef I (instanceRef SRAM_IO_1_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_2_ "histogramInst/SRAM_IO_reg<2>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_2))
                (portRef I (instanceRef SRAM_IO_2_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_3_ "histogramInst/SRAM_IO_reg<3>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_3))
                (portRef I (instanceRef SRAM_IO_3_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_4_ "histogramInst/SRAM_IO_reg<4>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_4))
                (portRef I (instanceRef SRAM_IO_4_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_5_ "histogramInst/SRAM_IO_reg<5>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_5))
                (portRef I (instanceRef SRAM_IO_5_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_6_ "histogramInst/SRAM_IO_reg<6>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_6))
                (portRef I (instanceRef SRAM_IO_6_IOBUF))
              )
            )
            (net (rename histogramInst_SRAM_IO_reg_7_ "histogramInst/SRAM_IO_reg<7>")
              (joined
                (portRef Q (instanceRef histogramInst_SRAM_IO_reg_7))
                (portRef I (instanceRef SRAM_IO_7_IOBUF))
              )
            )
            (net (rename TEPC_ADC_11_ "TEPC_ADC<11>")
              (joined
                (portRef (member TEPC_ADC 0))
                (portRef I (instanceRef TEPC_ADC_11_IBUF_renamed_38))
              )
            )
            (net (rename TEPC_ADC_10_ "TEPC_ADC<10>")
              (joined
                (portRef (member TEPC_ADC 1))
                (portRef I (instanceRef TEPC_ADC_10_IBUF_renamed_39))
              )
            )
            (net (rename TEPC_ADC_9_ "TEPC_ADC<9>")
              (joined
                (portRef (member TEPC_ADC 2))
                (portRef I (instanceRef TEPC_ADC_9_IBUF_renamed_40))
              )
            )
            (net (rename TEPC_ADC_8_ "TEPC_ADC<8>")
              (joined
                (portRef (member TEPC_ADC 3))
                (portRef I (instanceRef TEPC_ADC_8_IBUF_renamed_41))
              )
            )
            (net (rename TEPC_ADC_7_ "TEPC_ADC<7>")
              (joined
                (portRef (member TEPC_ADC 4))
                (portRef I (instanceRef TEPC_ADC_7_IBUF_renamed_42))
              )
            )
            (net (rename TEPC_ADC_6_ "TEPC_ADC<6>")
              (joined
                (portRef (member TEPC_ADC 5))
                (portRef I (instanceRef TEPC_ADC_6_IBUF_renamed_43))
              )
            )
            (net (rename TEPC_ADC_5_ "TEPC_ADC<5>")
              (joined
                (portRef (member TEPC_ADC 6))
                (portRef I (instanceRef TEPC_ADC_5_IBUF_renamed_44))
              )
            )
            (net (rename TEPC_ADC_4_ "TEPC_ADC<4>")
              (joined
                (portRef (member TEPC_ADC 7))
                (portRef I (instanceRef TEPC_ADC_4_IBUF_renamed_45))
              )
            )
            (net (rename TEPC_ADC_3_ "TEPC_ADC<3>")
              (joined
                (portRef (member TEPC_ADC 8))
                (portRef I (instanceRef TEPC_ADC_3_IBUF_renamed_46))
              )
            )
            (net (rename TEPC_ADC_2_ "TEPC_ADC<2>")
              (joined
                (portRef (member TEPC_ADC 9))
                (portRef I (instanceRef TEPC_ADC_2_IBUF_renamed_47))
              )
            )
            (net (rename TEPC_ADC_1_ "TEPC_ADC<1>")
              (joined
                (portRef (member TEPC_ADC 10))
                (portRef I (instanceRef TEPC_ADC_1_IBUF_renamed_48))
              )
            )
            (net (rename TEPC_ADC_0_ "TEPC_ADC<0>")
              (joined
                (portRef (member TEPC_ADC 11))
                (portRef I (instanceRef TEPC_ADC_0_IBUF_renamed_49))
              )
            )
            (net DCO
              (joined
                (portRef DCO)
                (portRef I (instanceRef DCO_IBUF_renamed_50))
              )
            )
            (net N2
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_7_11))
                (portRef O (instanceRef SRAM_IO_7_IOBUF))
              )
            )
            (net N3
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_6_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_7_11))
                (portRef O (instanceRef SRAM_IO_6_IOBUF))
              )
            )
            (net N4
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef O (instanceRef SRAM_IO_5_IOBUF))
              )
            )
            (net N5
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
                (portRef I5 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef O (instanceRef SRAM_IO_4_IOBUF))
              )
            )
            (net N6
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11))
                (portRef I4 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
                (portRef I4 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef O (instanceRef SRAM_IO_3_IOBUF))
              )
            )
            (net N7
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_2_11))
                (portRef I3 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11))
                (portRef I3 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
                (portRef I3 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I3 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef O (instanceRef SRAM_IO_2_IOBUF))
              )
            )
            (net N8
              (joined
                (portRef I0 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_1_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_2_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
                (portRef I2 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I4 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef O (instanceRef SRAM_IO_1_IOBUF))
              )
            )
            (net N9
              (joined
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_1_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_2_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_3_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_4_11))
                (portRef I1 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_5_11))
                (portRef I5 (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_cy_5_11))
                (portRef I (instanceRef histogramInst_Madd_SRAM_IO_7__GND_3_o_add_9_OUT_xor_0_11_INV_0))
                (portRef O (instanceRef SRAM_IO_0_IOBUF))
              )
            )
            (net (rename SRAM_A_20_ "SRAM_A<20>")
              (joined
                (portRef (member SRAM_A 0))
                (portRef O (instanceRef SRAM_A_20_OBUF_renamed_51))
              )
            )
            (net (rename SRAM_A_19_ "SRAM_A<19>")
              (joined
                (portRef (member SRAM_A 1))
                (portRef O (instanceRef SRAM_A_19_OBUF))
              )
            )
            (net (rename SRAM_A_18_ "SRAM_A<18>")
              (joined
                (portRef (member SRAM_A 2))
                (portRef O (instanceRef SRAM_A_18_OBUF))
              )
            )
            (net (rename SRAM_A_17_ "SRAM_A<17>")
              (joined
                (portRef (member SRAM_A 3))
                (portRef O (instanceRef SRAM_A_17_OBUF))
              )
            )
            (net (rename SRAM_A_16_ "SRAM_A<16>")
              (joined
                (portRef (member SRAM_A 4))
                (portRef O (instanceRef SRAM_A_16_OBUF))
              )
            )
            (net (rename SRAM_A_15_ "SRAM_A<15>")
              (joined
                (portRef (member SRAM_A 5))
                (portRef O (instanceRef SRAM_A_15_OBUF))
              )
            )
            (net (rename SRAM_A_14_ "SRAM_A<14>")
              (joined
                (portRef (member SRAM_A 6))
                (portRef O (instanceRef SRAM_A_14_OBUF))
              )
            )
            (net (rename SRAM_A_13_ "SRAM_A<13>")
              (joined
                (portRef (member SRAM_A 7))
                (portRef O (instanceRef SRAM_A_13_OBUF))
              )
            )
            (net (rename SRAM_A_12_ "SRAM_A<12>")
              (joined
                (portRef (member SRAM_A 8))
                (portRef O (instanceRef SRAM_A_12_OBUF))
              )
            )
            (net (rename SRAM_A_11_ "SRAM_A<11>")
              (joined
                (portRef (member SRAM_A 9))
                (portRef O (instanceRef SRAM_A_11_OBUF))
              )
            )
            (net (rename SRAM_A_10_ "SRAM_A<10>")
              (joined
                (portRef (member SRAM_A 10))
                (portRef O (instanceRef SRAM_A_10_OBUF))
              )
            )
            (net (rename SRAM_A_9_ "SRAM_A<9>")
              (joined
                (portRef (member SRAM_A 11))
                (portRef O (instanceRef SRAM_A_9_OBUF))
              )
            )
            (net (rename SRAM_A_8_ "SRAM_A<8>")
              (joined
                (portRef (member SRAM_A 12))
                (portRef O (instanceRef SRAM_A_8_OBUF))
              )
            )
            (net (rename SRAM_A_7_ "SRAM_A<7>")
              (joined
                (portRef (member SRAM_A 13))
                (portRef O (instanceRef SRAM_A_7_OBUF))
              )
            )
            (net (rename SRAM_A_6_ "SRAM_A<6>")
              (joined
                (portRef (member SRAM_A 14))
                (portRef O (instanceRef SRAM_A_6_OBUF))
              )
            )
            (net (rename SRAM_A_5_ "SRAM_A<5>")
              (joined
                (portRef (member SRAM_A 15))
                (portRef O (instanceRef SRAM_A_5_OBUF))
              )
            )
            (net (rename SRAM_A_4_ "SRAM_A<4>")
              (joined
                (portRef (member SRAM_A 16))
                (portRef O (instanceRef SRAM_A_4_OBUF))
              )
            )
            (net (rename SRAM_A_3_ "SRAM_A<3>")
              (joined
                (portRef (member SRAM_A 17))
                (portRef O (instanceRef SRAM_A_3_OBUF))
              )
            )
            (net (rename SRAM_A_2_ "SRAM_A<2>")
              (joined
                (portRef (member SRAM_A 18))
                (portRef O (instanceRef SRAM_A_2_OBUF))
              )
            )
            (net (rename SRAM_A_1_ "SRAM_A<1>")
              (joined
                (portRef (member SRAM_A 19))
                (portRef O (instanceRef SRAM_A_1_OBUF))
              )
            )
            (net (rename SRAM_A_0_ "SRAM_A<0>")
              (joined
                (portRef (member SRAM_A 20))
                (portRef O (instanceRef SRAM_A_0_OBUF))
              )
            )
            (net SRAM_CE
              (joined
                (portRef SRAM_CE)
                (portRef O (instanceRef SRAM_CE_OBUF))
              )
            )
            (net SRAM_WE
              (joined
                (portRef SRAM_WE)
                (portRef O (instanceRef SRAM_WE_OBUF))
              )
            )
            (net SRAM_OE
              (joined
                (portRef SRAM_OE)
                (portRef O (instanceRef SRAM_OE_OBUF))
              )
            )
            (net clk
              (joined
                (portRef O (instanceRef clkInst))
                (portRef I (instanceRef clk_BUFG_renamed_52))
              )
            )
          )
      )
    )
  )

  (design top
    (cellRef top
      (libraryRef top_lib)
    )
    (property PART (string "xc6slx25-2-ftg256") (owner "Xilinx"))
  )
)

