================================================================
  Vivado(TM) HLS - High-Level Synthesis from C, C++ and SystemC
  Version: 2013.4
  Build date: Mon Dec 09 17:07:59 PM 2013
  Copyright (C) 2013 Xilinx Inc. All rights reserved.
================================================================
@I [LIC-101] Checked out feature [VIVADO_HLS]
@I [HLS-10] Running '/home/troore/Public/Xilinx/Vivado_HLS/2013.4/bin/unwrapped/lnx64.o/vivado_hls'
            for user 'troore' on host 'debian.pku.edu' (Linux_x86_64 version 3.2.0-4-amd64) on Tue Jan 13 10:54:20 HKT 2015
            in directory '/home/troore/Projects/comm/HLSWiBench/TransformPrecoding'
@I [HLS-10] Creating and opening project '/home/troore/Projects/comm/HLSWiBench/TransformPrecoding/tp_base_prj'.
@I [HLS-10] Adding design file 'TransformPrecoder_base.cpp' to the project.
@I [HLS-10] Adding design file '../dft/dft_base.cpp' to the project.
@I [HLS-10] Adding test bench file 'TransformPreMain.cpp' to the project.
@I [HLS-10] Adding test bench file '../lib/GeneralFunc.cpp' to the project.
@I [HLS-10] Adding test bench file '../lib/gauss.cpp' to the project.
@I [HLS-10] Adding test bench file '../lte_phy.cpp' to the project.
@I [HLS-10] Creating and opening solution '/home/troore/Projects/comm/HLSWiBench/TransformPrecoding/tp_base_prj/solution1'.
@I [HLS-10] Cleaning up the solution database.
@I [HLS-10] Setting target device to 'xc7z020clg484-1'
@I [SYN-201] Setting up clock 'default' with a period of 10ns.
   Compiling ../../../../../lte_phy.cpp in debug mode
   Compiling ../../../../../lib/gauss.cpp in debug mode
   Compiling ../../../../../lib/GeneralFunc.cpp in debug mode
   Compiling ../../../../TransformPreMain.cpp in debug mode
   Compiling ../../../../../dft/dft_base.cpp in debug mode
   Compiling ../../../../TransformPrecoder_base.cpp in debug mode
   Generating csim.exe
Transform Decoder starts
Transform Decoder ends
@I [SIM-1] CSim done with 0 errors.
@I [LIC-101] Checked in feature [VIVADO_HLS]
