#
# The following constraints are limitations of the hardware architecture and dataflow
#

architecture_constraints:
  targets:
    - target: weight_reg
      type: bypass
      bypass: [Inputs, Outputs]
      keep: [Twiddles]
    - target: input_activation_reg
      type: bypass
      bypass: [Twiddles,Outputs]
      keep: [Inputs]
    - target: output_activation_reg
      type: bypass
      bypass: [Twiddles,Inputs]
      keep: [Outputs]
  
    - target: shared_glb_right
      type: bypass
      bypass: [Twiddles,Outputs]
      keep: [Inputs]
    - target: shared_glb_left
      type: bypass
      bypass: [Twiddles,Inputs]
      keep: [Outputs]

    - target: shared_glb_left
      type: temporal
      permutation: VUJSHTCN
      factors: V=1 U=1 J=1 S=1 H=1 T=1 C=1 N=1

    - target: shared_glb_right
      type: temporal
      permutation: VUJSHTCN
      factors: T=0 H=0 # J=0

    - target: shared_glb_right
      type: spatial
      permutation: VUJSH
      factors: V=0 U=0

    - target: weight_reg
      type: temporal
      permutation: VUJSH
      factors: V=1 U=1 J=1 S=1 H=1
    - target: input_activation_reg
      type: temporal
      permutation: VUJSH
      factors: V=1 U=1 J=1 S=1 H=1
    - target: output_activation_reg
      type: temporal
      permutation: VUJSH
      factors: V=1 U=1 J=1 S=1 H=1
