Analysis & Synthesis report for reaction_time_test
Sun May 15 05:20:51 2022
Quartus II Version 9.0 Build 132 02/25/2009 SJ Web Edition


---------------------
; Table of Contents ;
---------------------
  1. Legal Notice
  2. Analysis & Synthesis Summary
  3. Analysis & Synthesis Settings
  4. Analysis & Synthesis Source Files Read
  5. Analysis & Synthesis Resource Usage Summary
  6. Analysis & Synthesis Resource Utilization by Entity
  7. General Register Statistics
  8. Multiplexer Restructuring Statistics (Restructuring Performed)
  9. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div1
 10. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod1
 11. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div0
 12. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod0
 13. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div2
 14. Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod2
 15. Port Connectivity Checks: "display:inst_display"
 16. Analysis & Synthesis Messages
 17. Analysis & Synthesis Suppressed Messages



----------------
; Legal Notice ;
----------------
Copyright (C) 1991-2009 Altera Corporation
Your use of Altera Corporation's design tools, logic functions 
and other software and tools, and its AMPP partner logic 
functions, and any output files from any of the foregoing 
(including device programming or simulation files), and any 
associated documentation or information are expressly subject 
to the terms and conditions of the Altera Program License 
Subscription Agreement, Altera MegaCore Function License 
Agreement, or other applicable license agreement, including, 
without limitation, that your use is for the sole purpose of 
programming logic devices manufactured by Altera and sold by 
Altera or its authorized distributors.  Please refer to the 
applicable agreement for further details.



+-----------------------------------------------------------------------+
; Analysis & Synthesis Summary                                          ;
+-----------------------------+-----------------------------------------+
; Analysis & Synthesis Status ; Successful - Sun May 15 05:20:51 2022   ;
; Quartus II Version          ; 9.0 Build 132 02/25/2009 SJ Web Edition ;
; Revision Name               ; reaction_time_test                      ;
; Top-level Entity Name       ; top_control                             ;
; Family                      ; Cyclone                                 ;
; Total logic elements        ; 728                                     ;
; Total pins                  ; 17                                      ;
; Total virtual pins          ; 0                                       ;
; Total memory bits           ; 0                                       ;
; Total PLLs                  ; 0                                       ;
+-----------------------------+-----------------------------------------+


+----------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Settings                                                                            ;
+----------------------------------------------------------------+--------------------+--------------------+
; Option                                                         ; Setting            ; Default Value      ;
+----------------------------------------------------------------+--------------------+--------------------+
; Device                                                         ; EP1C3T144C8        ;                    ;
; Top-level entity name                                          ; top_control        ; reaction_time_test ;
; Family name                                                    ; Cyclone            ; Stratix II         ;
; Use Generated Physical Constraints File                        ; Off                ;                    ;
; Use smart compilation                                          ; Off                ; Off                ;
; Restructure Multiplexers                                       ; Auto               ; Auto               ;
; Create Debugging Nodes for IP Cores                            ; Off                ; Off                ;
; Preserve fewer node names                                      ; On                 ; On                 ;
; Disable OpenCore Plus hardware evaluation                      ; Off                ; Off                ;
; Verilog Version                                                ; Verilog_2001       ; Verilog_2001       ;
; VHDL Version                                                   ; VHDL93             ; VHDL93             ;
; State Machine Processing                                       ; Auto               ; Auto               ;
; Safe State Machine                                             ; Off                ; Off                ;
; Extract Verilog State Machines                                 ; On                 ; On                 ;
; Extract VHDL State Machines                                    ; On                 ; On                 ;
; Ignore Verilog initial constructs                              ; Off                ; Off                ;
; Iteration limit for constant Verilog loops                     ; 5000               ; 5000               ;
; Iteration limit for non-constant Verilog loops                 ; 250                ; 250                ;
; Add Pass-Through Logic to Inferred RAMs                        ; On                 ; On                 ;
; Parallel Synthesis                                             ; Off                ; Off                ;
; NOT Gate Push-Back                                             ; On                 ; On                 ;
; Power-Up Don't Care                                            ; On                 ; On                 ;
; Remove Redundant Logic Cells                                   ; Off                ; Off                ;
; Remove Duplicate Registers                                     ; On                 ; On                 ;
; Ignore CARRY Buffers                                           ; Off                ; Off                ;
; Ignore CASCADE Buffers                                         ; Off                ; Off                ;
; Ignore GLOBAL Buffers                                          ; Off                ; Off                ;
; Ignore ROW GLOBAL Buffers                                      ; Off                ; Off                ;
; Ignore LCELL Buffers                                           ; Off                ; Off                ;
; Ignore SOFT Buffers                                            ; On                 ; On                 ;
; Limit AHDL Integers to 32 Bits                                 ; Off                ; Off                ;
; Optimization Technique                                         ; Balanced           ; Balanced           ;
; Carry Chain Length                                             ; 70                 ; 70                 ;
; Auto Carry Chains                                              ; On                 ; On                 ;
; Auto Open-Drain Pins                                           ; On                 ; On                 ;
; Perform WYSIWYG Primitive Resynthesis                          ; Off                ; Off                ;
; Auto ROM Replacement                                           ; On                 ; On                 ;
; Auto RAM Replacement                                           ; On                 ; On                 ;
; Auto Shift Register Replacement                                ; Auto               ; Auto               ;
; Auto Clock Enable Replacement                                  ; On                 ; On                 ;
; Strict RAM Replacement                                         ; Off                ; Off                ;
; Allow Synchronous Control Signals                              ; On                 ; On                 ;
; Force Use of Synchronous Clear Signals                         ; Off                ; Off                ;
; Auto RAM Block Balancing                                       ; On                 ; On                 ;
; Auto RAM to Logic Cell Conversion                              ; Off                ; Off                ;
; Auto Resource Sharing                                          ; Off                ; Off                ;
; Allow Any RAM Size For Recognition                             ; Off                ; Off                ;
; Allow Any ROM Size For Recognition                             ; Off                ; Off                ;
; Allow Any Shift Register Size For Recognition                  ; Off                ; Off                ;
; Use LogicLock Constraints during Resource Balancing            ; On                 ; On                 ;
; Ignore translate_off and synthesis_off directives              ; Off                ; Off                ;
; Show Parameter Settings Tables in Synthesis Report             ; On                 ; On                 ;
; Ignore Maximum Fan-Out Assignments                             ; Off                ; Off                ;
; Synchronization Register Chain Length                          ; 2                  ; 2                  ;
; PowerPlay Power Optimization                                   ; Normal compilation ; Normal compilation ;
; HDL message level                                              ; Level2             ; Level2             ;
; Suppress Register Optimization Related Messages                ; Off                ; Off                ;
; Number of Removed Registers Reported in Synthesis Report       ; 100                ; 100                ;
; Number of Inverted Registers Reported in Synthesis Report      ; 100                ; 100                ;
; Clock MUX Protection                                           ; On                 ; On                 ;
; Block Design Naming                                            ; Auto               ; Auto               ;
; Synthesis Effort                                               ; Auto               ; Auto               ;
; Allows Asynchronous Clear Usage For Shift Register Replacement ; On                 ; On                 ;
; Analysis & Synthesis Message Level                             ; Medium             ; Medium             ;
+----------------------------------------------------------------+--------------------+--------------------+


+------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Source Files Read                                                                                                               ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; File Name with User-Entered Path ; Used in Netlist ; File Type                    ; File Name with Absolute Path                                     ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+
; ../rtl/top_control.v             ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/top_control.v                          ;
; ../rtl/bcd_to_segment.v          ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/bcd_to_segment.v                       ;
; ../rtl/count.v                   ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/count.v                                ;
; ../rtl/delay.v                   ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/delay.v                                ;
; ../rtl/display.v                 ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/display.v                              ;
; ../rtl/random.v                  ; yes             ; User Verilog HDL File        ; G:/reaction_time_test/rtl/random.v                               ;
; lpm_divide.tdf                   ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/lpm_divide.tdf      ;
; abs_divider.inc                  ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/abs_divider.inc     ;
; sign_div_unsign.inc              ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/sign_div_unsign.inc ;
; aglobal90.inc                    ; yes             ; Megafunction                 ; c:/altera/90/quartus/libraries/megafunctions/aglobal90.inc       ;
; db/lpm_divide_v6m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/lpm_divide_v6m.tdf                  ;
; db/sign_div_unsign_rlh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/sign_div_unsign_rlh.tdf             ;
; db/alt_u_div_6re.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/alt_u_div_6re.tdf                   ;
; db/add_sub_3dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_3dc.tdf                     ;
; db/add_sub_4dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_4dc.tdf                     ;
; db/add_sub_adc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_adc.tdf                     ;
; db/add_sub_5dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_5dc.tdf                     ;
; db/add_sub_6dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_6dc.tdf                     ;
; db/add_sub_7dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_7dc.tdf                     ;
; db/add_sub_8dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_8dc.tdf                     ;
; db/add_sub_9dc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_9dc.tdf                     ;
; db/lpm_divide_vul.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/lpm_divide_vul.tdf                  ;
; db/sign_div_unsign_olh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/sign_div_unsign_olh.tdf             ;
; db/alt_u_div_0re.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/alt_u_div_0re.tdf                   ;
; db/lpm_divide_98m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/lpm_divide_98m.tdf                  ;
; db/sign_div_unsign_5nh.tdf       ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/sign_div_unsign_5nh.tdf             ;
; db/alt_u_div_qte.tdf             ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/alt_u_div_qte.tdf                   ;
; db/add_sub_kec.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_kec.tdf                     ;
; db/add_sub_bdc.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_bdc.tdf                     ;
; db/add_sub_jec.tdf               ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/add_sub_jec.tdf                     ;
; db/lpm_divide_s6m.tdf            ; yes             ; Auto-Generated Megafunction  ; G:/reaction_time_test/par/db/lpm_divide_s6m.tdf                  ;
+----------------------------------+-----------------+------------------------------+------------------------------------------------------------------+


+-----------------------------------------------------+
; Analysis & Synthesis Resource Usage Summary         ;
+---------------------------------------------+-------+
; Resource                                    ; Usage ;
+---------------------------------------------+-------+
; Total logic elements                        ; 728   ;
;     -- Combinational with no register       ; 635   ;
;     -- Register only                        ; 4     ;
;     -- Combinational with a register        ; 89    ;
;                                             ;       ;
; Logic element usage by number of LUT inputs ;       ;
;     -- 4 input functions                    ; 144   ;
;     -- 3 input functions                    ; 141   ;
;     -- 2 input functions                    ; 293   ;
;     -- 1 input functions                    ; 145   ;
;     -- 0 input functions                    ; 1     ;
;                                             ;       ;
; Logic elements by mode                      ;       ;
;     -- normal mode                          ; 435   ;
;     -- arithmetic mode                      ; 293   ;
;     -- qfbk mode                            ; 0     ;
;     -- register cascade mode                ; 0     ;
;     -- synchronous clear/load mode          ; 54    ;
;     -- asynchronous clear/load mode         ; 32    ;
;                                             ;       ;
; Total registers                             ; 93    ;
; Total logic cells in carry chains           ; 371   ;
; I/O pins                                    ; 17    ;
; Maximum fan-out node                        ; clk   ;
; Maximum fan-out                             ; 89    ;
; Total fan-out                               ; 1965  ;
; Average fan-out                             ; 2.64  ;
+---------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Analysis & Synthesis Resource Utilization by Entity                                                                                                                                                                                                                                                                                                                            ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; Compilation Hierarchy Node                     ; Logic Cells ; LC Registers ; Memory Bits ; Pins ; Virtual Pins ; LUT-Only LCs ; Register-Only LCs ; LUT/Register LCs ; Carry Chain LCs ; Packed LCs ; Full Hierarchy Name                                                                                                                                      ; Library Name ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
; |top_control                                   ; 728 (14)    ; 93           ; 0           ; 17   ; 0            ; 635 (14)     ; 4 (0)             ; 89 (0)           ; 371 (14)        ; 0 (0)      ; |top_control                                                                                                                                             ; work         ;
;    |count:inst_count|                          ; 34 (34)     ; 25           ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 25 (25)          ; 23 (23)         ; 0 (0)      ; |top_control|count:inst_count                                                                                                                            ; work         ;
;    |delay:inst_delay|                          ; 53 (45)     ; 39           ; 0           ; 0    ; 0            ; 14 (14)      ; 4 (0)             ; 35 (31)          ; 24 (24)         ; 0 (0)      ; |top_control|delay:inst_delay                                                                                                                            ; work         ;
;       |random:inst_random|                     ; 8 (8)       ; 8            ; 0           ; 0    ; 0            ; 0 (0)        ; 4 (4)             ; 4 (4)            ; 0 (0)           ; 0 (0)      ; |top_control|delay:inst_delay|random:inst_random                                                                                                         ; work         ;
;    |display:inst_display|                      ; 627 (43)    ; 29           ; 0           ; 0    ; 0            ; 598 (14)     ; 0 (0)             ; 29 (29)          ; 310 (20)        ; 0 (0)      ; |top_control|display:inst_display                                                                                                                        ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_100| ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_100                                                                                 ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_10|  ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_10                                                                                  ; work         ;
;       |bcd_to_segment:inst_bcd_to_segment_1|   ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 0 (0)           ; 0 (0)      ; |top_control|display:inst_display|bcd_to_segment:inst_bcd_to_segment_1                                                                                   ; work         ;
;       |lpm_divide:Div0|                        ; 110 (0)     ; 0            ; 0           ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0                                                                                                        ; work         ;
;          |lpm_divide_98m:auto_generated|       ; 110 (0)     ; 0            ; 0           ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_5nh:divider|      ; 110 (0)     ; 0            ; 0           ; 0    ; 0            ; 110 (0)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider                                              ; work         ;
;                |alt_u_div_qte:divider|         ; 110 (58)    ; 0            ; 0           ; 0    ; 0            ; 110 (58)     ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider                        ; work         ;
;                   |add_sub_jec:add_sub_9|      ; 10 (10)     ; 0            ; 0           ; 0    ; 0            ; 10 (10)      ; 0 (0)             ; 0 (0)            ; 10 (10)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_jec:add_sub_9  ; work         ;
;                   |add_sub_kec:add_sub_10|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_10 ; work         ;
;                   |add_sub_kec:add_sub_11|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_11 ; work         ;
;                   |add_sub_kec:add_sub_12|     ; 11 (11)     ; 0            ; 0           ; 0    ; 0            ; 11 (11)      ; 0 (0)             ; 0 (0)            ; 11 (11)         ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_12 ; work         ;
;                   |add_sub_kec:add_sub_13|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div0|lpm_divide_98m:auto_generated|sign_div_unsign_5nh:divider|alt_u_div_qte:divider|add_sub_kec:add_sub_13 ; work         ;
;       |lpm_divide:Div1|                        ; 141 (0)     ; 0            ; 0           ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1                                                                                                        ; work         ;
;          |lpm_divide_v6m:auto_generated|       ; 141 (0)     ; 0            ; 0           ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_rlh:divider|      ; 141 (0)     ; 0            ; 0           ; 0    ; 0            ; 141 (0)      ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider                                              ; work         ;
;                |alt_u_div_6re:divider|         ; 141 (72)    ; 0            ; 0           ; 0    ; 0            ; 141 (72)     ; 0 (0)             ; 0 (0)            ; 69 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider                        ; work         ;
;                   |add_sub_9dc:add_sub_6|      ; 8 (8)       ; 0            ; 0           ; 0    ; 0            ; 8 (8)        ; 0 (0)             ; 0 (0)            ; 8 (8)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_9dc:add_sub_6  ; work         ;
;                   |add_sub_adc:add_sub_10|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_10 ; work         ;
;                   |add_sub_adc:add_sub_11|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_11 ; work         ;
;                   |add_sub_adc:add_sub_12|     ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_12 ; work         ;
;                   |add_sub_adc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_13 ; work         ;
;                   |add_sub_adc:add_sub_7|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_7  ; work         ;
;                   |add_sub_adc:add_sub_8|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_8  ; work         ;
;                   |add_sub_adc:add_sub_9|      ; 9 (9)       ; 0            ; 0           ; 0    ; 0            ; 9 (9)        ; 0 (0)             ; 0 (0)            ; 9 (9)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div1|lpm_divide_v6m:auto_generated|sign_div_unsign_rlh:divider|alt_u_div_6re:divider|add_sub_adc:add_sub_9  ; work         ;
;       |lpm_divide:Div2|                        ; 136 (0)     ; 0            ; 0           ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2                                                                                                        ; work         ;
;          |lpm_divide_s6m:auto_generated|       ; 136 (0)     ; 0            ; 0           ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 136 (0)     ; 0            ; 0           ; 0    ; 0            ; 136 (0)      ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 136 (62)    ; 0            ; 0           ; 0    ; 0            ; 136 (62)     ; 0 (0)             ; 0 (0)            ; 74 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_6dc:add_sub_3|      ; 6 (6)       ; 0            ; 0           ; 0    ; 0            ; 6 (6)        ; 0 (0)             ; 0 (0)            ; 6 (6)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_6dc:add_sub_3  ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_4|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_4  ; work         ;
;                   |add_sub_7dc:add_sub_5|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_5  ; work         ;
;                   |add_sub_7dc:add_sub_6|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6  ; work         ;
;                   |add_sub_7dc:add_sub_7|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7  ; work         ;
;                   |add_sub_7dc:add_sub_8|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8  ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Div2|lpm_divide_s6m:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
;       |lpm_divide:Mod0|                        ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 19 (0)      ; 0            ; 0           ; 0    ; 0            ; 19 (0)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 19 (9)      ; 0            ; 0           ; 0    ; 0            ; 19 (9)       ; 0 (0)             ; 0 (0)            ; 10 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod0|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;       |lpm_divide:Mod1|                        ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 60 (0)      ; 0            ; 0           ; 0    ; 0            ; 60 (0)       ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 60 (27)     ; 0            ; 0           ; 0    ; 0            ; 60 (27)      ; 0 (0)             ; 0 (0)            ; 33 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 5 (5)       ; 0            ; 0           ; 0    ; 0            ; 5 (5)        ; 0 (0)             ; 0 (0)            ; 5 (5)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod1|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
;       |lpm_divide:Mod2|                        ; 97 (0)      ; 0            ; 0           ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2                                                                                                        ; work         ;
;          |lpm_divide_vul:auto_generated|       ; 97 (0)      ; 0            ; 0           ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated                                                                          ; work         ;
;             |sign_div_unsign_olh:divider|      ; 97 (0)      ; 0            ; 0           ; 0    ; 0            ; 97 (0)       ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider                                              ; work         ;
;                |alt_u_div_0re:divider|         ; 97 (45)     ; 0            ; 0           ; 0    ; 0            ; 97 (45)      ; 0 (0)             ; 0 (0)            ; 52 (0)          ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider                        ; work         ;
;                   |add_sub_7dc:add_sub_10|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_10 ; work         ;
;                   |add_sub_7dc:add_sub_11|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_11 ; work         ;
;                   |add_sub_7dc:add_sub_12|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_12 ; work         ;
;                   |add_sub_7dc:add_sub_13|     ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_13 ; work         ;
;                   |add_sub_7dc:add_sub_6|      ; 3 (3)       ; 0            ; 0           ; 0    ; 0            ; 3 (3)        ; 0 (0)             ; 0 (0)            ; 3 (3)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_6  ; work         ;
;                   |add_sub_7dc:add_sub_7|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_7  ; work         ;
;                   |add_sub_7dc:add_sub_8|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_8  ; work         ;
;                   |add_sub_7dc:add_sub_9|      ; 7 (7)       ; 0            ; 0           ; 0    ; 0            ; 7 (7)        ; 0 (0)             ; 0 (0)            ; 7 (7)           ; 0 (0)      ; |top_control|display:inst_display|lpm_divide:Mod2|lpm_divide_vul:auto_generated|sign_div_unsign_olh:divider|alt_u_div_0re:divider|add_sub_7dc:add_sub_9  ; work         ;
+------------------------------------------------+-------------+--------------+-------------+------+--------------+--------------+-------------------+------------------+-----------------+------------+----------------------------------------------------------------------------------------------------------------------------------------------------------+--------------+
Note: For table entries with two numbers listed, the numbers in parentheses indicate the number of resources of the given type used by the specific entity alone. The numbers listed outside of parentheses indicate the total resources of the given type used by the specific entity and all of its sub-entities in the hierarchy.


+------------------------------------------------------+
; General Register Statistics                          ;
+----------------------------------------------+-------+
; Statistic                                    ; Value ;
+----------------------------------------------+-------+
; Total registers                              ; 93    ;
; Number of registers using Synchronous Clear  ; 54    ;
; Number of registers using Synchronous Load   ; 0     ;
; Number of registers using Asynchronous Clear ; 32    ;
; Number of registers using Asynchronous Load  ; 0     ;
; Number of registers using Clock Enable       ; 39    ;
; Number of registers using Preset             ; 0     ;
+----------------------------------------------+-------+


+--------------------------------------------------------------------------------------------------------------------------------------------------------+
; Multiplexer Restructuring Statistics (Restructuring Performed)                                                                                         ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; Multiplexer Inputs ; Bus Width ; Baseline Area ; Area if Restructured ; Saving if Restructured ; Registered ; Example Multiplexer Output               ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+
; 4:1                ; 7 bits    ; 14 LEs        ; 14 LEs               ; 0 LEs                  ; Yes        ; |top_control|display:inst_display|seg[3] ;
+--------------------+-----------+---------------+----------------------+------------------------+------------+------------------------------------------+


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 7              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_v6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod1 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_vul ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 10             ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_98m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod0 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_vul ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Div2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_s6m ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+---------------------------------------------------------------------------------------+
; Parameter Settings for Inferred Entity Instance: display:inst_display|lpm_divide:Mod2 ;
+------------------------+----------------+---------------------------------------------+
; Parameter Name         ; Value          ; Type                                        ;
+------------------------+----------------+---------------------------------------------+
; LPM_WIDTHN             ; 14             ; Untyped                                     ;
; LPM_WIDTHD             ; 4              ; Untyped                                     ;
; LPM_NREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_DREPRESENTATION    ; UNSIGNED       ; Untyped                                     ;
; LPM_PIPELINE           ; 0              ; Untyped                                     ;
; LPM_REMAINDERPOSITIVE  ; TRUE           ; Untyped                                     ;
; MAXIMIZE_SPEED         ; 5              ; Untyped                                     ;
; CBXI_PARAMETER         ; lpm_divide_vul ; Untyped                                     ;
; CARRY_CHAIN            ; MANUAL         ; Untyped                                     ;
; OPTIMIZE_FOR_SPEED     ; 5              ; Untyped                                     ;
; AUTO_CARRY_CHAINS      ; ON             ; AUTO_CARRY                                  ;
; IGNORE_CARRY_BUFFERS   ; OFF            ; IGNORE_CARRY                                ;
; AUTO_CASCADE_CHAINS    ; ON             ; AUTO_CASCADE                                ;
; IGNORE_CASCADE_BUFFERS ; OFF            ; IGNORE_CASCADE                              ;
+------------------------+----------------+---------------------------------------------+
Note: In order to hide this table in the UI and the text report file, please set the "Show Parameter Settings Tables in Synthesis Report" option in "Analysis and Synthesis Settings -> More Settings" to "Off".


+----------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port Connectivity Checks: "display:inst_display"                                                                                                                                                               ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; Port   ; Type  ; Severity ; Details                                                                                                                                                                            ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+
; en     ; Input ; Warning  ; Input port expression (32 bits) is wider than the input port (1 bits) it drives.  The 31 most-significant bit(s) in the expression will be dangling if they have no other fanouts. ;
; en[-1] ; Input ; Info     ; Stuck at VCC                                                                                                                                                                       ;
+--------+-------+----------+------------------------------------------------------------------------------------------------------------------------------------------------------------------------------------+


+-------------------------------+
; Analysis & Synthesis Messages ;
+-------------------------------+
Info: *******************************************************************
Info: Running Quartus II Analysis & Synthesis
    Info: Version 9.0 Build 132 02/25/2009 SJ Web Edition
    Info: Processing started: Sun May 15 05:20:35 2022
Info: Command: quartus_map --read_settings_files=on --write_settings_files=off reaction_time_test -c reaction_time_test
Info: Found 1 design units, including 1 entities, in source file ../rtl/top_control.v
    Info: Found entity 1: top_control
Info: Found 1 design units, including 1 entities, in source file ../rtl/bcd_to_segment.v
    Info: Found entity 1: bcd_to_segment
Info: Found 1 design units, including 1 entities, in source file ../rtl/count.v
    Info: Found entity 1: count
Info: Found 1 design units, including 1 entities, in source file ../rtl/delay.v
    Info: Found entity 1: delay
Info: Found 1 design units, including 1 entities, in source file ../rtl/display.v
    Info: Found entity 1: display
Info: Found 1 design units, including 1 entities, in source file ../rtl/random.v
    Info: Found entity 1: random
Info: Elaborating entity "top_control" for the top level hierarchy
Info: Elaborating entity "delay" for hierarchy "delay:inst_delay"
Warning (10230): Verilog HDL assignment warning at delay.v(33): truncated value with size 32 to match size of target (4)
Info: Elaborating entity "random" for hierarchy "delay:inst_delay|random:inst_random"
Info: Elaborating entity "count" for hierarchy "count:inst_count"
Info: Elaborating entity "display" for hierarchy "display:inst_display"
Warning (10230): Verilog HDL assignment warning at display.v(19): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(20): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(21): truncated value with size 14 to match size of target (4)
Warning (10230): Verilog HDL assignment warning at display.v(39): truncated value with size 24 to match size of target (20)
Info: Elaborating entity "bcd_to_segment" for hierarchy "display:inst_display|bcd_to_segment:inst_bcd_to_segment_100"
Info: Inferred 6 megafunctions from design logic
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Div1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Mod1"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Div0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Mod0"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Div2"
    Info: Inferred divider/modulo megafunction ("lpm_divide") from the following logic: "display:inst_display|Mod2"
Info: Elaborated megafunction instantiation "display:inst_display|lpm_divide:Div1"
Info: Instantiated megafunction "display:inst_display|lpm_divide:Div1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "7"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_v6m.tdf
    Info: Found entity 1: lpm_divide_v6m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_rlh.tdf
    Info: Found entity 1: sign_div_unsign_rlh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_6re.tdf
    Info: Found entity 1: alt_u_div_6re
Info: Found 1 design units, including 1 entities, in source file db/add_sub_3dc.tdf
    Info: Found entity 1: add_sub_3dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_4dc.tdf
    Info: Found entity 1: add_sub_4dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_adc.tdf
    Info: Found entity 1: add_sub_adc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_5dc.tdf
    Info: Found entity 1: add_sub_5dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_6dc.tdf
    Info: Found entity 1: add_sub_6dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_7dc.tdf
    Info: Found entity 1: add_sub_7dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_8dc.tdf
    Info: Found entity 1: add_sub_8dc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_9dc.tdf
    Info: Found entity 1: add_sub_9dc
Info: Elaborated megafunction instantiation "display:inst_display|lpm_divide:Mod1"
Info: Instantiated megafunction "display:inst_display|lpm_divide:Mod1" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_vul.tdf
    Info: Found entity 1: lpm_divide_vul
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_olh.tdf
    Info: Found entity 1: sign_div_unsign_olh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_0re.tdf
    Info: Found entity 1: alt_u_div_0re
Info: Elaborated megafunction instantiation "display:inst_display|lpm_divide:Div0"
Info: Instantiated megafunction "display:inst_display|lpm_divide:Div0" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "10"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_98m.tdf
    Info: Found entity 1: lpm_divide_98m
Info: Found 1 design units, including 1 entities, in source file db/sign_div_unsign_5nh.tdf
    Info: Found entity 1: sign_div_unsign_5nh
Info: Found 1 design units, including 1 entities, in source file db/alt_u_div_qte.tdf
    Info: Found entity 1: alt_u_div_qte
Info: Found 1 design units, including 1 entities, in source file db/add_sub_kec.tdf
    Info: Found entity 1: add_sub_kec
Info: Found 1 design units, including 1 entities, in source file db/add_sub_bdc.tdf
    Info: Found entity 1: add_sub_bdc
Info: Found 1 design units, including 1 entities, in source file db/add_sub_jec.tdf
    Info: Found entity 1: add_sub_jec
Info: Elaborated megafunction instantiation "display:inst_display|lpm_divide:Div2"
Info: Instantiated megafunction "display:inst_display|lpm_divide:Div2" with the following parameter:
    Info: Parameter "LPM_WIDTHN" = "14"
    Info: Parameter "LPM_WIDTHD" = "4"
    Info: Parameter "LPM_NREPRESENTATION" = "UNSIGNED"
    Info: Parameter "LPM_DREPRESENTATION" = "UNSIGNED"
Info: Found 1 design units, including 1 entities, in source file db/lpm_divide_s6m.tdf
    Info: Found entity 1: lpm_divide_s6m
Warning: 1 hierarchies have connectivity warnings - see the Connectivity Checks report folder
Warning: Output pins are stuck at VCC or GND
    Warning (13410): Pin "acom" is stuck at VCC
Info: Generated suppressed messages file G:/reaction_time_test/par/reaction_time_test.map.smsg
Info: Implemented 745 device resources after synthesis - the final resource count might be different
    Info: Implemented 3 input pins
    Info: Implemented 14 output pins
    Info: Implemented 728 logic cells
Info: Quartus II Analysis & Synthesis was successful. 0 errors, 8 warnings
    Info: Peak virtual memory: 176 megabytes
    Info: Processing ended: Sun May 15 05:20:51 2022
    Info: Elapsed time: 00:00:16
    Info: Total CPU time (on all processors): 00:00:04


+------------------------------------------+
; Analysis & Synthesis Suppressed Messages ;
+------------------------------------------+
The suppressed messages can be found in G:/reaction_time_test/par/reaction_time_test.map.smsg.


