$version Generated by VerilatedVcd $end
$timescale 1ps $end
 $scope module TOP $end
  $scope module tb $end
   $var wire 4 # A [3:0] $end
   $var wire 4 $ B [3:0] $end
   $var wire 4 < Y [3:0] $end
   $var wire 3 % S [2:0] $end
   $scope module dut $end
    $var wire 4 # A [3:0] $end
    $var wire 4 $ B [3:0] $end
    $var wire 3 % S [2:0] $end
    $var wire 4 < Y [3:0] $end
    $var wire 4 = YA [3:0] $end
    $var wire 4 & YB [3:0] $end
    $var wire 4 > SB [3:0] $end
    $var wire 4 z B_CONST [3:0] $end
    $scope module as $end
     $var wire 4 # A [3:0] $end
     $var wire 4 & B [3:0] $end
     $var wire 1 ' SUB $end
     $var wire 4 > S [3:0] $end
     $var wire 1 ? COUT $end
     $var wire 4 Y YB [3:0] $end
     $scope module fa4 $end
      $var wire 4 # A [3:0] $end
      $var wire 4 Y B [3:0] $end
      $var wire 1 ' CIN $end
      $var wire 4 > S [3:0] $end
      $var wire 1 ? COUT $end
      $var wire 5 @ carry [4:0] $end
      $scope module genblk1[0] $end
       $scope module fa $end
        $var wire 1 ( A $end
        $var wire 1 Z B $end
        $var wire 1 ' CIN $end
        $var wire 1 [ COUT $end
        $var wire 1 A S $end
        $var wire 1 B COUT1 $end
        $var wire 1 C COUT2 $end
        $var wire 1 \ SUM1 $end
        $scope module ha1 $end
         $var wire 1 ( A $end
         $var wire 1 Z B $end
         $var wire 1 \ S $end
         $var wire 1 B C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 \ A $end
         $var wire 1 ' B $end
         $var wire 1 A S $end
         $var wire 1 C C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[1] $end
       $scope module fa $end
        $var wire 1 ) A $end
        $var wire 1 ] B $end
        $var wire 1 [ CIN $end
        $var wire 1 ^ COUT $end
        $var wire 1 _ S $end
        $var wire 1 D COUT1 $end
        $var wire 1 ` COUT2 $end
        $var wire 1 a SUM1 $end
        $scope module ha1 $end
         $var wire 1 ) A $end
         $var wire 1 ] B $end
         $var wire 1 a S $end
         $var wire 1 D C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 a A $end
         $var wire 1 [ B $end
         $var wire 1 _ S $end
         $var wire 1 ` C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[2] $end
       $scope module fa $end
        $var wire 1 * A $end
        $var wire 1 b B $end
        $var wire 1 ^ CIN $end
        $var wire 1 c COUT $end
        $var wire 1 d S $end
        $var wire 1 E COUT1 $end
        $var wire 1 e COUT2 $end
        $var wire 1 f SUM1 $end
        $scope module ha1 $end
         $var wire 1 * A $end
         $var wire 1 b B $end
         $var wire 1 f S $end
         $var wire 1 E C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 f A $end
         $var wire 1 ^ B $end
         $var wire 1 d S $end
         $var wire 1 e C $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module genblk1[3] $end
       $scope module fa $end
        $var wire 1 + A $end
        $var wire 1 g B $end
        $var wire 1 c CIN $end
        $var wire 1 ? COUT $end
        $var wire 1 h S $end
        $var wire 1 F COUT1 $end
        $var wire 1 i COUT2 $end
        $var wire 1 j SUM1 $end
        $scope module ha1 $end
         $var wire 1 + A $end
         $var wire 1 g B $end
         $var wire 1 j S $end
         $var wire 1 F C $end
        $upscope $end
        $scope module ha2 $end
         $var wire 1 j A $end
         $var wire 1 c B $end
         $var wire 1 h S $end
         $var wire 1 i C $end
        $upscope $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module inverter $end
      $var wire 4 & A [3:0] $end
      $var wire 1 ' C $end
      $var wire 4 Y Y [3:0] $end
     $upscope $end
    $upscope $end
    $scope module core_alu $end
     $var wire 4 # A [3:0] $end
     $var wire 4 $ B [3:0] $end
     $var wire 2 , S [1:0] $end
     $var wire 4 = Y [3:0] $end
     $var wire 4 - MUX_A [3:0] $end
     $var wire 4 k MUX_B [3:0] $end
     $var wire 4 l MUX_C [3:0] $end
     $var wire 4 m MUX_D [3:0] $end
     $scope module and_inp $end
      $var wire 4 # A [3:0] $end
      $var wire 4 $ B [3:0] $end
      $var wire 4 l OUT [3:0] $end
     $upscope $end
     $scope module mux $end
      $var wire 4 - A [3:0] $end
      $var wire 4 k B [3:0] $end
      $var wire 4 l C [3:0] $end
      $var wire 4 m D [3:0] $end
      $var wire 2 , S [1:0] $end
      $var wire 4 = Y [3:0] $end
      $var wire 4 G A2 [3:0] $end
      $var wire 4 H B2 [3:0] $end
      $scope module mux1 $end
       $var wire 4 - A [3:0] $end
       $var wire 4 k B [3:0] $end
       $var wire 1 . S $end
       $var wire 4 G Y [3:0] $end
       $scope module gen_muxes[0] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 / A $end
         $var wire 1 n B $end
         $var wire 1 I Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[1] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 0 A $end
         $var wire 1 o B $end
         $var wire 1 J Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[2] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 1 A $end
         $var wire 1 p B $end
         $var wire 1 K Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[3] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 2 A $end
         $var wire 1 q B $end
         $var wire 1 L Y $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module mux2 $end
       $var wire 4 l A [3:0] $end
       $var wire 4 m B [3:0] $end
       $var wire 1 . S $end
       $var wire 4 H Y [3:0] $end
       $scope module gen_muxes[0] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 r A $end
         $var wire 1 s B $end
         $var wire 1 M Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[1] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 t A $end
         $var wire 1 u B $end
         $var wire 1 N Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[2] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 v A $end
         $var wire 1 w B $end
         $var wire 1 O Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[3] $end
        $scope module mux $end
         $var wire 1 . S $end
         $var wire 1 x A $end
         $var wire 1 y B $end
         $var wire 1 P Y $end
        $upscope $end
       $upscope $end
      $upscope $end
      $scope module mux3 $end
       $var wire 4 G A [3:0] $end
       $var wire 4 H B [3:0] $end
       $var wire 1 ' S $end
       $var wire 4 = Y [3:0] $end
       $scope module gen_muxes[0] $end
        $scope module mux $end
         $var wire 1 ' S $end
         $var wire 1 I A $end
         $var wire 1 M B $end
         $var wire 1 Q Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[1] $end
        $scope module mux $end
         $var wire 1 ' S $end
         $var wire 1 J A $end
         $var wire 1 N B $end
         $var wire 1 R Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[2] $end
        $scope module mux $end
         $var wire 1 ' S $end
         $var wire 1 K A $end
         $var wire 1 O B $end
         $var wire 1 S Y $end
        $upscope $end
       $upscope $end
       $scope module gen_muxes[3] $end
        $scope module mux $end
         $var wire 1 ' S $end
         $var wire 1 L A $end
         $var wire 1 P B $end
         $var wire 1 T Y $end
        $upscope $end
       $upscope $end
      $upscope $end
     $upscope $end
     $scope module not_inp $end
      $var wire 4 # A [3:0] $end
      $var wire 4 - OUT [3:0] $end
     $upscope $end
     $scope module or_inp $end
      $var wire 4 # A [3:0] $end
      $var wire 4 $ B [3:0] $end
      $var wire 4 k OUT [3:0] $end
     $upscope $end
     $scope module xor_inp $end
      $var wire 4 # A [3:0] $end
      $var wire 4 $ B [3:0] $end
      $var wire 4 m OUT [3:0] $end
     $upscope $end
    $upscope $end
    $scope module mux2_1 $end
     $var wire 4 $ A [3:0] $end
     $var wire 4 z B [3:0] $end
     $var wire 1 . S $end
     $var wire 4 & Y [3:0] $end
     $scope module gen_muxes[0] $end
      $scope module mux $end
       $var wire 1 . S $end
       $var wire 1 3 A $end
       $var wire 1 { B $end
       $var wire 1 4 Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[1] $end
      $scope module mux $end
       $var wire 1 . S $end
       $var wire 1 5 A $end
       $var wire 1 | B $end
       $var wire 1 6 Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[2] $end
      $scope module mux $end
       $var wire 1 . S $end
       $var wire 1 7 A $end
       $var wire 1 | B $end
       $var wire 1 8 Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[3] $end
      $scope module mux $end
       $var wire 1 . S $end
       $var wire 1 9 A $end
       $var wire 1 | B $end
       $var wire 1 : Y $end
      $upscope $end
     $upscope $end
    $upscope $end
    $scope module mux2_2 $end
     $var wire 4 = A [3:0] $end
     $var wire 4 > B [3:0] $end
     $var wire 1 ; S $end
     $var wire 4 < Y [3:0] $end
     $scope module gen_muxes[0] $end
      $scope module mux $end
       $var wire 1 ; S $end
       $var wire 1 Q A $end
       $var wire 1 A B $end
       $var wire 1 U Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[1] $end
      $scope module mux $end
       $var wire 1 ; S $end
       $var wire 1 R A $end
       $var wire 1 _ B $end
       $var wire 1 V Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[2] $end
      $scope module mux $end
       $var wire 1 ; S $end
       $var wire 1 S A $end
       $var wire 1 d B $end
       $var wire 1 W Y $end
      $upscope $end
     $upscope $end
     $scope module gen_muxes[3] $end
      $scope module mux $end
       $var wire 1 ; S $end
       $var wire 1 T A $end
       $var wire 1 h B $end
       $var wire 1 X Y $end
      $upscope $end
     $upscope $end
    $upscope $end
   $upscope $end
  $upscope $end
 $upscope $end
$enddefinitions $end


#0
b0110 #
b1101 $
b000 %
b1101 &
0'
0(
1)
1*
0+
b00 ,
b1001 -
0.
1/
00
01
12
13
14
05
06
17
18
19
1:
0;
b1001 <
b1001 =
b0011 >
1?
b11000 @
1A
0B
0C
0D
1E
0F
b1001 G
b0100 H
1I
0J
0K
1L
0M
0N
1O
0P
1Q
0R
0S
1T
1U
0V
0W
1X
b1101 Y
1Z
0[
1\
0]
0^
1_
0`
1a
1b
1c
0d
0e
0f
1g
0h
1i
1j
b1111 k
b0100 l
b1011 m
1n
1o
1p
1q
0r
1s
0t
1u
1v
0w
0x
1y
b0001 z
1{
0|
#1
b001 %
b0001 &
b01 ,
1.
08
0:
b1111 <
b1111 =
b0111 >
0?
b00000 @
0E
b1111 G
b1011 H
1J
1K
1M
1N
0O
1P
1R
1S
1V
1W
b0001 Y
0b
0c
1d
1f
0g
0i
0j
#2
b010 %
b1101 &
1'
b10 ,
0.
18
1:
b0100 <
b0100 =
b1001 >
b01101 @
1D
b1001 G
b0100 H
0J
0K
0M
0N
1O
0P
0Q
0R
0T
0U
0V
0X
b0010 Y
0Z
0\
1]
1^
0_
0a
1c
0d
1e
1h
#3
b011 %
b0001 &
b11 ,
1.
08
0:
b1011 <
b1011 =
b0101 >
1?
b11101 @
1E
b1111 G
b1011 H
1J
1K
1M
1N
0O
1P
1Q
1R
0S
1T
1U
1V
0W
1X
b1110 Y
1b
1d
0e
0f
1g
0h
1i
1j
#4
b1001 #
b0011 $
b100 %
b0011 &
0'
1(
0)
0*
1+
b00 ,
b0110 -
0.
0/
10
11
02
15
16
07
09
1;
b1100 <
b0110 =
b1100 >
0?
b00110 @
0A
1B
0D
0E
b0110 G
b0001 H
0I
0L
0N
0P
0Q
1S
0T
0U
0V
1W
b0011 Y
1Z
1[
1`
1a
0b
0c
0g
1h
0i
b1011 k
b0001 l
b1010 m
0p
1r
0s
0v
#5
b101 %
b0001 &
b01 ,
1.
06
b1010 <
b1011 =
b1010 >
b00010 @
b1011 G
b1010 H
1I
0K
1L
0M
1N
1P
1Q
0S
1T
1V
0W
b0001 Y
0]
0^
1_
0`
0a
0d
#6
b110 %
b0011 &
1'
b10 ,
0.
16
b0110 <
b0001 =
b0110 >
1?
b10011 @
0B
1C
1F
b0110 G
b0001 H
0I
1K
0L
1M
0N
0P
0R
0T
1W
0X
b1100 Y
0Z
1\
1b
1d
1f
1g
0h
0j
#7
b111 %
b0001 &
b11 ,
1.
06
b1000 <
b1010 =
b1000 >
b11111 @
b1011 G
b1010 H
1I
0K
1L
0M
1N
1P
0Q
1R
1T
0V
0W
1X
b1110 Y
1]
1^
0_
1`
1a
1c
0d
1e
1h
#8
