# ðŸ“˜ UART Controller RTL-to-GDS

## ðŸ”¹ Overview
This project implements a **UART (Universal Asynchronous Receiver/Transmitter)** including TX, RX, and baud generator modules. The design is taken from RTL to layout.

## ðŸ”¹ Objectives
- Write UART RTL modules in Verilog.
- Functionally verify transmission & reception.
- Perform synthesis & place and route.
- Generate final GDSII.

## ðŸ”¹ Tools Used
- Icarus Verilog, GTKWave
- Yosys
- OpenLANE, Magic
- OpenSTA, Netgen
- PDK: Sky130

## ðŸ”¹ Design Details
- Top Module: `uart_top.v`
- Inputs: `clk`, `reset`, `rx`
- Outputs: `tx`, `data_out`

## ðŸ”¹ Workflow
1. RTL coding for TX, RX, Baud generator.  
2. Testbench simulation.  
3. Synthesis & reports.  
4. OpenLANE flow for layout.  
5. DRC/LVS clean GDSII.  

## ðŸ”¹ Results
- Simulation waveforms âœ…  
- Correct serial data exchange âœ…  
- GDSII layout âœ…  

## ðŸ”¹ Learnings
- Protocol-level RTL design.  
- Handling async signals.  

## ðŸ”¹ Future Improvements
- Add parity/error detection.  
- Implement FIFO buffer.  

## ðŸ”¹ References
- [UART Protocol Basics](https://en.wikipedia.org/wiki/Universal_asynchronous_receiver-transmitter)  
