# Reading pref.tcl
# do CPUVectorial_run_msim_rtl_verilog.do
# if {[file exists rtl_work]} {
# 	vdel -lib rtl_work -all
# }
# vlib rtl_work
# vmap work rtl_work
# Model Technology ModelSim - Intel FPGA Edition vmap 2020.1 Lib Mapping Utility 2020.02 Feb 28 2020
# vmap work rtl_work 
# Copying C:/intelFPGA_lite/20.1/modelsim_ase/win32aloem/../modelsim.ini to modelsim.ini
# Modifying modelsim.ini
# 
# vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs {C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:07 on Nov 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv 
# -- Compiling module TestBenchLECDataMemory
# 
# Top level modules:
# 	TestBenchLECDataMemory
# End time: 21:50:07 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria {C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv}
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:50:08 on Nov 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv 
# -- Compiling module LECDataMemory1
# 
# Top level modules:
# 	LECDataMemory1
# End time: 21:50:08 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
# 
vsim work.TestBenchLECDataMemory
# vsim work.TestBenchLECDataMemory 
# Start time: 21:50:14 on Nov 20,2020
# Loading sv_std.std
# Loading work.TestBenchLECDataMemory
# Loading work.LECDataMemory1
add wave -position end  sim:/TestBenchLECDataMemory/CLK
add wave -position end  sim:/TestBenchLECDataMemory/A
add wave -position end  sim:/TestBenchLECDataMemory/RD
add wave -position end  sim:/TestBenchLECDataMemory/memory
# ** Warning: (vsim-WLF-5000) WLF file currently in use: vsim.wlf
#           File in use by: mary1  Hostname: LAPTOP-7F241RE4  ProcessID: 19172
#           Attempting to use alternate WLF file "./wlftm4bz3t".
# ** Warning: (vsim-WLF-5001) Could not open WLF file: vsim.wlf
#           Using alternate file: ./wlftm4bz3t
run
restart
# ** Note: (vsim-12125) Error and warning message counts have been reset to '0' because of 'restart'.
run
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:56:17 on Nov 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv 
# -- Compiling module LECDataMemory1
# 
# Top level modules:
# 	LECDataMemory1
# End time: 21:56:18 on Nov 20,2020, Elapsed time: 0:00:01
# Errors: 0, Warnings: 0
restart
# Loading work.LECDataMemory1
run
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:57:24 on Nov 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/Memoria/LECDataMemory1.sv 
# -- Compiling module LECDataMemory1
# 
# Top level modules:
# 	LECDataMemory1
# End time: 21:57:24 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
vlog -sv -work work +incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv
# Model Technology ModelSim - Intel FPGA Edition vlog 2020.1 Compiler 2020.02 Feb 28 2020
# Start time: 21:57:24 on Nov 20,2020
# vlog -reportprogress 300 -sv -work work "+incdir+C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs" C:/Users/mary1/Documents/II_SEMESTRE_2020/Arqui2/Proyecto2/CPUVectorial/TestBenchs/TestBenchLECDataMemory.sv 
# -- Compiling module TestBenchLECDataMemory
# 
# Top level modules:
# 	TestBenchLECDataMemory
# End time: 21:57:24 on Nov 20,2020, Elapsed time: 0:00:00
# Errors: 0, Warnings: 0
restart
# Loading work.TestBenchLECDataMemory
# Loading work.LECDataMemory1
run
# End time: 21:57:40 on Nov 20,2020, Elapsed time: 0:07:26
# Errors: 0, Warnings: 0
