// Seed: 1327262752
module module_0;
  wire id_1;
  assign module_3.id_1 = 0;
  wire id_2;
  wire id_3;
endmodule
module module_1 (
    output supply1 id_0,
    output supply0 id_1,
    input supply1 id_2,
    output supply1 id_3,
    input supply0 id_4,
    input wor id_5,
    output wire id_6,
    output wand id_7,
    input wand id_8
);
  module_0 modCall_1 ();
  integer id_10;
endmodule
module module_2;
  logic id_1 = 1;
  wire  id_2;
  wire  id_3;
  module_0 modCall_1 ();
endmodule
module module_3 (
    output tri0 id_0,
    output supply1 id_1,
    output supply0 id_2,
    input tri0 id_3,
    input tri id_4
);
  assign {id_3, id_4, 1, id_3, id_3} = (-1);
  module_0 modCall_1 ();
endmodule
