/* SPDX-License-Identifier: GPL-2.0 */
/*
 * Copyright (c) 2023 MediaTek Inc.
 */

/dts-v1/;
#include <dt-bindings/clock/mt6991-clk.h>
#include <dt-bindings/clock/mmdvfs-clk.h>
#include <dt-bindings/interrupt-controller/arm-gic.h>
#include <dt-bindings/interrupt-controller/irq.h>
#include <dt-bindings/iio/adc/mediatek,mt6379_auxadc.h>
#include <dt-bindings/iio/adc/mediatek,mt6379_adc.h>
#include <dt-bindings/iio/mt635x-auxadc.h>
#include <dt-bindings/leds/common.h>
#include <dt-bindings/mfd/mt6379.h>
#include <dt-bindings/pinctrl/mt6991-pinfunc.h>
#include <dt-bindings/phy/phy.h>
#include <dt-bindings/power/mt6991-power.h>
#include <dt-bindings/power/mt6375-gauge.h>
#include <dt-bindings/power/mtk-charger.h>
#include <dt-bindings/gce/mt6991-gce.h>
#include <dt-bindings/reset/ti-syscon.h>
#include <dt-bindings/soc/mediatek,boot-mode.h>
#include <dt-bindings/spmi/spmi.h>
#include <dt-bindings/interconnect/mtk,emi.h>
#include <dt-bindings/mml/mml-mt6991.h>
#include <dt-bindings/memory/mtk-smi-user.h>
#include <dt-bindings/memory/mt6991-larb-port.h>
#include <dt-bindings/interconnect/mtk,mmqos.h>
#include <dt-bindings/clock/mt6991-ivi-clk.h>
#include <dt-bindings/power/mt6991-ivi-power.h>

/ {
	model = "MT6991";
	compatible = "mediatek,MT6991";
	interrupt-parent = <&gic>;
	#address-cells = <2>;
	#size-cells = <2>;

	aliases {
			i2c0 = &i2c0;
			i2c1 = &i2c1;
			i2c2 = &i2c2;
			i2c3 = &i2c3;
			i2c4 = &i2c4;
			i2c5 = &i2c5;
			i2c6 = &i2c6;
			i2c7 = &i2c7;
			i2c8 = &i2c8;
			i2c9 = &i2c9;
			i2c10 = &i2c10;
			i2c11 = &i2c11;
			i2c12 = &i2c12;
			i2c13 = &i2c13;
			i2c14 = &i2c14;
			scp-i2c1 = &scp_i2c1;
			exdma2 = &disp_ovl0_exdma2;
			exdma3 = &disp_ovl0_exdma3;
			blender0 = &disp_ovl0_blender0;
			blender1 = &disp_ovl0_blender1;
			dsi0 = &dsi0;
			mutex0 = &disp1_mutex0;
			mml-wrot0 = &mml1_wrot0;
			mml-wrot1 = &mml1_wrot2;
			mml-wrot2 = &mml0_wrot0;
			mml-wrot3 = &mml0_wrot2;
	};

	aov: aov {
		compatible = "mediatek,aov";
		status = "okay";
		op-mode = <1>;
		mediatek,larbs-uisp = <&smi_larb27>;
		mediatek,larbs-mae = <&smi_larb12>;
		mae = <&mae>;
		scp-dvfs-supply = <&scp_dvfs>;
		ulposc-support;
		vlp-base = <0x1c016000>;
		ulposc-cali-register = <0x2c0 0x2c4 0x2c8>;
		ulposc-cali-config = <0x0d233340 0x10000800 0x0000484a>;
		ulposc-cali-result = <0x0 0x42000800 0x0000484a>;
		ulposc-cali-config-num = <3>;
		ulposc-cali-target = <260>;
		ulposc-result-target = <26>;
		ulposc-cali-fmeter-id = <50>;
		ulposc-result-fmeter-id = <63>;
	};

	cache-parity {
		compatible = "mediatek,mt6985-cache-parity";
		ecc-irq-support = <1>;
		arm-dsu-ecc-hwirq = <48>;
		interrupts = <GIC_SPI 0 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 0 Fault IRQ */
				<GIC_SPI 1 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 1 Fault IRQ */
				<GIC_SPI 2 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 2 Fault IRQ */
				<GIC_SPI 3 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 3 Fault IRQ */
				<GIC_SPI 4 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 4 Fault IRQ */
				<GIC_SPI 5 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 5 Fault IRQ */
				<GIC_SPI 6 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 6 Fault IRQ */
				<GIC_SPI 7 IRQ_TYPE_LEVEL_HIGH 0>, /* Core 7 Fault IRQ */
				<GIC_SPI 16 IRQ_TYPE_LEVEL_HIGH 0>; /* DSU Fault IRQ */
	};

	/* chosen */
	chosen: chosen {
		bootargs = "console=tty0 root=/dev/ram \
			    nosoftlockup kasan.page_alloc.sample=1 \
			    8250.nr_uarts=4 \
			    androidboot.hardware=mt6991 \
			    vmalloc=400M swiotlb=noforce cma=64M \
			    firmware_class.path=/vendor/firmware";
			    mkp_panic="on";
		kaslr-seed = <0 0>;
	};

	cpus {
		/*TODO: add cpus node here*/
		#address-cells = <1>;
		#size-cells = <0>;
		cpu0: cpu@0 {
			device_type = "cpu";
			reg = <0x0000>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <744>;
			cpu-idle-states = <&cpuoff_l &mcusysoff_l
						&system_vcore &s2idle>;
		};

		cpu1: cpu@1 {
			device_type = "cpu";
			reg = <0x0100>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <744>;
			cpu-idle-states = <&cpuoff_l &mcusysoff_l
						&system_vcore &s2idle>;
		};

		cpu2: cpu@2 {
			device_type = "cpu";
			reg = <0x0200>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <744>;
			cpu-idle-states = <&cpuoff_l &mcusysoff_l
						&system_vcore &s2idle>;
		};

		cpu3: cpu@3 {
			device_type = "cpu";
			reg = <0x0300>;
			performance-domains = <&performance 0>;
			enable-method = "psci";
			capacity-dmips-mhz = <744>;
			cpu-idle-states = <&cpuoff_l &mcusysoff_l
						&system_vcore &s2idle>;
		};

		cpu4: cpu@100 {
			device_type = "cpu";
			reg = <0x0400>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpuoff_m &mcusysoff_m
						&system_vcore &s2idle>;
		};

		cpu5: cpu@101 {
			device_type = "cpu";
			reg = <0x0500>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpuoff_m &mcusysoff_m
						&system_vcore &s2idle>;
		};

		cpu6: cpu@102 {
			device_type = "cpu";
			reg = <0x0600>;
			performance-domains = <&performance 1>;
			enable-method = "psci";
			capacity-dmips-mhz = <1024>;
			cpu-idle-states = <&cpuoff_m &mcusysoff_m
						&system_vcore &s2idle>;
		};

		cpu7: cpu@200 {
			device_type = "cpu";
			reg = <0x0700>;
			performance-domains = <&performance 2>;
			enable-method = "psci";
			capacity-dmips-mhz = <971>;
			cpu-idle-states = <&cpuoff_b &mcusysoff_b
						&system_vcore &s2idle>;
		};

		cpu-map {
			cluster0 {
				core0 {
					cpu = <&cpu0>;
				};
				core1 {
					cpu = <&cpu1>;
				};
				core2 {
					cpu = <&cpu2>;
				};
				core3 {
					cpu = <&cpu3>;
				};
			};

			cluster1 {
				core0 {
					cpu = <&cpu4>;
				};
				core1 {
					cpu = <&cpu5>;
				};
				core2 {
					cpu = <&cpu6>;
				};
			};

			cluster2 {
				core0 {
					cpu = <&cpu7>;
				};
			};
		};

		idle-states {
			entry-method = "arm,psci";
			cpuoff_l: cpuoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <97>;
				exit-latency-us = <252>;
				min-residency-us = <8160>;
			};
			cpuoff_m: cpuoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <53>;
				exit-latency-us = <143>;
				min-residency-us = <3860>;
			};
			cpuoff_b: cpuoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x00010000>;
				local-timer-stop;
				entry-latency-us = <40>;
				exit-latency-us = <107>;
				min-residency-us = <3180>;
			};
			clusteroff_l: clusteroff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <109>;
				exit-latency-us = <325>;
				min-residency-us = <8160>;
			};
			clusteroff_m: clusteroff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <59>;
				exit-latency-us = <188>;
				min-residency-us = <3860>;
			};
			clusteroff_b: clusteroff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x01010001>;
				local-timer-stop;
				entry-latency-us = <43>;
				exit-latency-us = <138>;
				min-residency-us = <4120>;
			};
			mcusysoff_l: mcusysoff-l {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1357>;
				exit-latency-us = <835>;
				min-residency-us = <8160>;
			};
			mcusysoff_m: mcusysoff-m {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1202>;
				exit-latency-us = <679>;
				min-residency-us = <3860>;
			};
			mcusysoff_b: mcusysoff-b {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x02010007>;
				local-timer-stop;
				entry-latency-us = <1143>;
				exit-latency-us = <611>;
				min-residency-us = <4570>;
			};
			system_vcore: system-vcore {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020100ff>;
				local-timer-stop;
				entry-latency-us = <940>;
				exit-latency-us = <3500>;
				min-residency-us = <35200>;
			};
			s2idle: s2idle {
				compatible = "arm,idle-state";
				arm,psci-suspend-param = <0x020180ff>;
				local-timer-stop;
				entry-latency-us = <10000>;
				exit-latency-us = <10000>;
				min-residency-us = <4294967295>;
			};
		};
	};

	psci {
		compatible = "arm,psci-1.0";
		method = "smc";
	};

	dbg-error-flag {
		compatible = "mediatek,dbg-error-flag";
		mediatek,error-flag = <&soc_dbg_error_flag>,
					<&vlp_dbg_error_flag>;
	};

	clk_ao: clk-ao {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkitg: clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	disable_unused: disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
	};

	clkchk {
		compatible = "mediatek,mt6991-clkchk";
	};

	pdchk {
		compatible = "mediatek,mt6991-pdchk";
	};

	clocks {
		compatible = "clk-ftrace";
		clk_null: clk-null {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <0>;
		};
		clk32k: clk32k {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <32000>;
		};
		clk26m: clk26m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk13m: clk13m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <13000000>;
		};
		ulposc: ulposc {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <520000000>;
		};
		ulposc3: ulposc3 {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <26000000>;
		};
		clk104m: clk104m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <104000000>;
		};
		clk208m: clk208m {
			compatible = "fixed-clock";
			#clock-cells = <0>;
			clock-frequency = <208000000>;
		};
	};

	hwv: syscon@14500000 {
		compatible = "mediatek,mt6991-hwv", "syscon";
		reg = <0 0x14500000 0 0x3000>;
	};

	mm_hwv: syscon@31b00000 {
		compatible = "mediatek,mt6991-mm_hwv", "syscon";
		reg = <0 0x31b00000 0 0x3000>;
	};

	mminfra_hwv: syscon@31a80000 {
		compatible = "mediatek,mt6991-mminfra_hwv", "syscon";
		reg = <0 0x31a80000 0 0x1000>;
	};

	cksys_clk: syscon@10000000 {
		compatible = "mediatek,mt6991-cksys", "syscon";
		reg = <0 0x10000000 0 0x0800>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	apmixedsys_clk: syscon@10000800 {
		compatible = "mediatek,mt6991-apmixedsys", "syscon";
		reg = <0 0x10000800 0 0x1000>;
		#clock-cells = <1>;
	};

	cksys_gp2_clk: syscon@1000c000 {
		compatible = "mediatek,mt6991-cksys_gp2", "syscon";
		reg = <0 0x1000c000 0 0x0800>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	apmixedsys_gp2_clk: syscon@1000c800 {
		compatible = "mediatek,mt6991-apmixedsys_gp2", "syscon";
		reg = <0 0x1000c800 0 0x1000>;
		#clock-cells = <1>;
	};

	ifr_bus: syscon@1002c000 {
		compatible = "mediatek,mt6991-ifr_bus", "syscon";
		reg = <0 0x1002c000 0 0x1000>;
	};

	imp_iic_wrap_e_clk: syscon@120c0000 {
		compatible = "mediatek,mt6991-imp_iic_wrap_e", "syscon";
		reg = <0 0x120c0000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_w_clk: syscon@131b0000 {
		compatible = "mediatek,mt6991-imp_iic_wrap_w", "syscon";
		reg = <0 0x131b0000 0 0x1000>;
		#clock-cells = <1>;
	};

	efuse: efuse@13260000 {
		compatible = "mediatek,devinfo";
		#address-cells = <1>;
		#size-cells = <1>;

		efuse_segment: segment@78 {
			reg = <0x78 0x4>;
		};

		efuse_spare5: spare5@20 {
			reg = <0x20 0x4>;
		};

		lvts_e_data1: data1@304 {
			reg = <0x304 0xc>;
		};

		lvts_e_data2: data2@350 {
			reg = <0x350 0x14>;
		};

		lvts_e_data3: data3@43c {
			reg = <0x43c 0x20>;
		};

		lvts_e_data4: data4@478 {
			reg = <0x478 0x20>;
		};
	};

	imp_iic_wrap_n_clk: syscon@13c30000 {
		compatible = "mediatek,mt6991-imp_iic_wrap_n", "syscon";
		reg = <0 0x13c30000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	apifrbus_ao_mem_reg_clk: syscon@14126000 {
		compatible = "mediatek,mt6991-apifrbus_ao_mem_reg", "syscon";
		reg = <0 0x14126000 0 0x1000>;
		#clock-cells = <1>;
	};

	imp_iic_wrap_c_clk: syscon@16300000 {
		compatible = "mediatek,mt6991-imp_iic_wrap_c", "syscon";
		reg = <0 0x16300000 0 0x1000>;
		#clock-cells = <1>;
	};

	pericfg_ao_clk: syscon@16640000 {
		compatible = "mediatek,mt6991-pericfg_ao", "syscon";
		reg = <0 0x16640000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	usbcfg_ao_clk: syscon@16790000 {
		compatible = "mediatek,mt6991-usbcfg-ao", "syscon";
		reg = <0 0x16790000 0 0x100>;
	};

	ufscfg_ao_sec_clk: syscon@16890000 {
		compatible = "mediatek,mt6991-ufscfg_ao_sec", "syscon";
		reg = <0 0x16890000 0 0x1000>;
		#clock-cells = <1>;
	};

	ufscfg_ao_clk: syscon@168a0000 {
		compatible = "mediatek,mt6991-ufscfg_ao", "syscon";
		reg = <0 0x168a0000 0 0x1000>;
		#clock-cells = <1>;
	};

	ssr_top_clk: syscon@18000000 {
		compatible = "mediatek,mt6991-ssr_top", "syscon";
		reg = <0 0x18000000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	vlp_cksys_clk: syscon@1c016000 {
		compatible = "mediatek,mt6991-vlp_cksys", "syscon";
		reg = <0 0x1c016000 0 0x1000>;
		hw-voter-regmap = <&hwv>;
		#clock-cells = <1>;
	};

	scp_i3c_clk: syscon@1ce80000 {
		compatible = "mediatek,mt6991-scp_i3c", "syscon";
		reg = <0 0x1ce80000 0 0x1000>;
		#clock-cells = <1>;
	};

	scp_fast_i3c_clk: syscon@1ced0000 {
		compatible = "mediatek,mt6991-scp_fast_i3c", "syscon";
		reg = <0 0x1ced0000 0 0x1000>;
		#clock-cells = <1>;
	};

	afe_clk: syscon@1a110000 {
		compatible = "mediatek,mt6991-audiosys", "syscon";
		reg = <0 0x1a110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dispsys_config_clk: syscon@32000000 {
		compatible = "mediatek,mt6991-mmsys0", "syscon";
		reg = <0 0x32000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	dispsys1_config_clk: syscon@32400000 {
		compatible = "mediatek,mt6991-mmsys1", "syscon";
		reg = <0 0x32400000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	ovlsys_config_clk: syscon@32800000 {
		compatible = "mediatek,mt6991-ovlsys_config", "syscon";
		reg = <0 0x32800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	ovlsys1_config_clk: syscon@32c00000 {
		compatible = "mediatek,mt6991-ovlsys1_config", "syscon";
		reg = <0 0x32c00000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	imgsys_main_clk: syscon@34000000 {
		compatible = "mediatek,mt6991-imgsys_main", "syscon";
		reg = <0 0x34000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	dip_top_dip1_clk: syscon@34110000 {
		compatible = "mediatek,mt6991-dip_top_dip1", "syscon";
		reg = <0 0x34110000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr1_dip1_clk: syscon@34130000 {
		compatible = "mediatek,mt6991-dip_nr1_dip1", "syscon";
		reg = <0 0x34130000 0 0x1000>;
		#clock-cells = <1>;
	};

	dip_nr2_dip1_clk: syscon@34170000 {
		compatible = "mediatek,mt6991-dip_nr2_dip1", "syscon";
		reg = <0 0x34170000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe1_dip1_clk: syscon@34220000 {
		compatible = "mediatek,mt6991-wpe1_dip1", "syscon";
		reg = <0 0x34220000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe2_dip1_clk: syscon@34520000 {
		compatible = "mediatek,mt6991-wpe2_dip1", "syscon";
		reg = <0 0x34520000 0 0x1000>;
		#clock-cells = <1>;
	};

	wpe3_dip1_clk: syscon@34620000 {
		compatible = "mediatek,mt6991-wpe3_dip1", "syscon";
		reg = <0 0x34620000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_dip1_clk: syscon@34710000 {
		compatible = "mediatek,mt6991-traw_dip1", "syscon";
		reg = <0 0x34710000 0 0x1000>;
		#clock-cells = <1>;
	};

	traw_cap_dip1_clk: syscon@34740000 {
		compatible = "mediatek,mt6991-traw_cap_dip1", "syscon";
		reg = <0 0x34740000 0 0x1000>;
		#clock-cells = <1>;
	};

	img_vcore_d1a_clk: syscon@34780000 {
		compatible = "mediatek,mt6991-img_vcore_d1a", "syscon";
		reg = <0 0x34780000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	vdec_soc_gcon_base_clk: syscon@3600f000 {
		compatible = "mediatek,mt6991-vdecsys_soc", "syscon";
		reg = <0 0x3600f000 0 0x1000>;
		#clock-cells = <1>;
	};

	vdec_gcon_base_clk: syscon@3602f000 {
		compatible = "mediatek,mt6991-vdecsys", "syscon";
		reg = <0 0x3602f000 0 0x1000>;
		#clock-cells = <1>;
	};

	venc_gcon_clk: syscon@38000000 {
		compatible = "mediatek,mt6991-vencsys", "syscon";
		reg = <0 0x38000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	venc_gcon_core1_clk: syscon@38800000 {
		compatible = "mediatek,mt6991-vencsys_c1", "syscon";
		reg = <0 0x38800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	venc_gcon_core2_clk: syscon@38c00000 {
		compatible = "mediatek,mt6991-vencsys_c2", "syscon";
		reg = <0 0x38c00000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	cam_main_r1a_clk: syscon@3a000000 {
		compatible = "mediatek,mt6991-cam_main_r1a", "syscon";
		reg = <0 0x3a000000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	camsys_mraw_clk: syscon@3a740000 {
		compatible = "mediatek,mt6991-camsys_mraw", "syscon";
		reg = <0 0x3a740000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_ipe_clk: syscon@3a7a0000 {
		compatible = "mediatek,mt6991-camsys_ipe", "syscon";
		reg = <0 0x3a7a0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawa_clk: syscon@3a8c0000 {
		compatible = "mediatek,mt6991-camsys_rawa", "syscon";
		reg = <0 0x3a8c0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsa_clk: syscon@3a8d0000 {
		compatible = "mediatek,mt6991-camsys_rmsa", "syscon";
		reg = <0 0x3a8d0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuva_clk: syscon@3a8e0000 {
		compatible = "mediatek,mt6991-camsys_yuva", "syscon";
		reg = <0 0x3a8e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawb_clk: syscon@3a9c0000 {
		compatible = "mediatek,mt6991-camsys_rawb", "syscon";
		reg = <0 0x3a9c0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsb_clk: syscon@3a9d0000 {
		compatible = "mediatek,mt6991-camsys_rmsb", "syscon";
		reg = <0 0x3a9d0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvb_clk: syscon@3a9e0000 {
		compatible = "mediatek,mt6991-camsys_yuvb", "syscon";
		reg = <0 0x3a9e0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rawc_clk: syscon@3aac0000 {
		compatible = "mediatek,mt6991-camsys_rawc", "syscon";
		reg = <0 0x3aac0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_rmsc_clk: syscon@3aad0000 {
		compatible = "mediatek,mt6991-camsys_rmsc", "syscon";
		reg = <0 0x3aad0000 0 0x1000>;
		#clock-cells = <1>;
	};

	camsys_yuvc_clk: syscon@3aae0000 {
		compatible = "mediatek,mt6991-camsys_yuvc", "syscon";
		reg = <0 0x3aae0000 0 0x1000>;
		#clock-cells = <1>;
	};

	ccu_main_clk: syscon@3c800000 {
		compatible = "mediatek,mt6991-ccu", "syscon";
		reg = <0 0x3c800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	cam_vcore_r1a_clk: syscon@3c805000 {
		compatible = "mediatek,mt6991-cam_vcore_r1a", "syscon";
		reg = <0 0x3c805000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys_config_clk: syscon@3e000000 {
		compatible = "mediatek,mt6991-mdpsys", "syscon";
		reg = <0 0x3e000000 0 0x1000>;
		#clock-cells = <1>;
	};

	mdpsys1_config_clk: syscon@3e400000 {
		compatible = "mediatek,mt6991-mdpsys1", "syscon";
		reg = <0 0x3e400000 0 0x1000>;
		#clock-cells = <1>;
	};

	disp_vdisp_ao_config_clk: syscon@3e800000 {
		compatible = "mediatek,mt6991-disp_vdisp_ao_config", "syscon";
		reg = <0 0x3e800000 0 0x1000>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		#clock-cells = <1>;
	};

	scpsys_bus: syscon@1c00d000 {
		compatible = "mediatek,mt6991-scpsys-bus", "syscon";
		reg = <0 0x1c00d000 0 0x1000>;
	};

	scpsys: power-controller@1c004000 {
		compatible = "mediatek,mt6991-scpsys", "syscon";
		reg = <0 0x1c004000 0 0x1000>;
		#power-domain-cells = <1>;
		apifrbus-ao-io-reg-bus = <&ifr_bus>;
		spm = <&scpsys_bus>;
		hw-voter-regmap = <&hwv>;
	};

	hfrpsys: power-controller@31b50000 {
		compatible = "mediatek,mt6991-hfrpsys-hwv", "syscon";
		reg = <0 0x31b50000 0 0x1000>;
		#power-domain-cells = <1>;
		mmpc = <&hfrpsys>;
		mm-hw-ccf-regmap = <&mm_hwv>;
		mminfra-hwv-regmap = <&mminfra_hwv>;
	};

	mfgpll_pll_ctrl_clk: syscon@4b810000 {
		compatible = "mediatek,mt6991-mfgpll_pll_ctrl", "syscon";
		reg = <0 0x4b810000 0 0x0400>;
		#clock-cells = <1>;
	};

	mfgpll_sc0_pll_ctrl_clk: syscon@4b810400 {
		compatible = "mediatek,mt6991-mfgpll_sc0_pll_ctrl", "syscon";
		reg = <0 0x4b810400 0 0x0400>;
		#clock-cells = <1>;
	};

	mfgpll_sc1_pll_ctrl_clk: syscon@4b810800 {
		compatible = "mediatek,mt6991-mfgpll_sc1_pll_ctrl", "syscon";
		reg = <0 0x4b810800 0 0x1000>;
		#clock-cells = <1>;
	};

	ccipll_pll_ctrl_clk: syscon@c1e0000 {
		compatible = "mediatek,mt6991-ccipll_pll_ctrl", "syscon";
		reg = <0 0xc1e0000 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_ll_pll_ctrl_clk: syscon@c1e0400 {
		compatible = "mediatek,mt6991-armpll_ll_pll_ctrl", "syscon";
		reg = <0 0xc1e0400 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_bl_pll_ctrl_clk: syscon@c1e0800 {
		compatible = "mediatek,mt6991-armpll_bl_pll_ctrl", "syscon";
		reg = <0 0xc1e0800 0 0x0400>;
		#clock-cells = <1>;
	};

	armpll_b_pll_ctrl_clk: syscon@c1e0c00 {
		compatible = "mediatek,mt6991-armpll_b_pll_ctrl", "syscon";
		reg = <0 0xc1e0c00 0 0x1000>;
		#clock-cells = <1>;
	};

	ptppll_pll_ctrl_clk: syscon@c1e4000 {
		compatible = "mediatek,mt6991-ptppll_pll_ctrl", "syscon";
		reg = <0 0xc1e4000 0 0x1000>;
		#clock-cells = <1>;
	};

	ivi_clkitg: ivi-clkitg {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	ivi_disable_unused: ivi-disable-unused {
		compatible = "simple-bus";
		#address-cells = <1>;
		#size-cells = <0>;
		status = "disabled";
	};

	ivi_cksys_clk: ivi-cksys@10000000 {
		compatible = "mediatek,mt6991-ivi-cksys", "syscon";
		reg = <0 0x10000000 0 0x0800>;
		#clock-cells = <1>;
		status = "disabled";
	};

	ivi_cksys2_clk: ivi-cksys2@1000c000 {
		compatible = "mediatek,mt6991-ivi-cksys2", "syscon";
		reg = <0 0x1000c000 0 0x0800>;
		#clock-cells = <1>;
		status = "disabled";
	};

	ivi_apmixedsys_clk: ivi-apmixedsys@10000800 {
		compatible = "mediatek,mt6991-ivi-apmixedsys", "syscon";
		reg = <0 0x10000800 0 0x1000>;
		#clock-cells = <1>;
		status = "disabled";
	};

	ivi_scpsys: ivi-scpsys@1c004000 {
		compatible = "mediatek,mt6991-ivi-scpsys", "syscon";
		reg = <0 0x1c004000 0 0x1000>;
		#power-domain-cells = <1>;
		spm = <&scpsys_bus>;
		mmpc = <&hfrpsys>;
		clocks = <&ivi_cksys_clk CLK_CK_GMAC_125M_SEL>;
		clock-names = "gmac125";
		status = "disabled";
	};

	lastbus: lastbus {
		compatible = "mediatek,lastbus";
		enabled = <1>;
		sw-version = <1>;
		timeout-ms = <200>;
		timeout-type = <0>;
		timeout-warning = <0>;
		monitors {
			monitor1 {
				monitor-name = "debug_ctrl_ao_DBGSYS_AO";
				base = <0x10031000>;
				num-ports = <1>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <26>;
			};
			monitor2 {
				monitor-name = "debug_ctrl_ao_APINFRA_IO_AO";
				base = <0x10155000>;
				num-ports = <37>;
				bus-status-offset = <0x14>;
				bus-status-num = <5>;
				bus-freq-mhz = <26>;
			};
			monitor3 {
				monitor-name = "debug_ctrl_ao_APINFRA_IO_CTRL_AO";
				base = <0x10157000>;
				num-ports = <3>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor4 {
				monitor-name = "debug_ctrl_ao_APINFRA_DRAMC_AO";
				base = <0x102f1000>;
				num-ports = <11>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor5 {
				monitor-name = "debug_ctrl_ao_APINFRA_EMI_AO";
				base = <0x10611000>;
				num-ports = <15>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor6 {
				monitor-name = "debug_ctrl_ao_APINFRA_BIG4_AO";
				base = <0x10691000>;
				num-ports = <13>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor7 {
				monitor-name = "debug_ctrl_ao_APINFRA_IO_INTF_AO";
				base = <0x14011000>;
				num-ports = <33>;
				bus-status-offset = <0x14>;
				bus-status-num = <4>;
				bus-freq-mhz = <26>;
			};
			monitor8 {
				monitor-name = "debug_ctrl_ao_APINFRA_MEM_INTF_AO";
				base = <0x14031000>;
				num-ports = <42>;
				bus-status-offset = <0x14>;
				bus-status-num = <5>;
				bus-freq-mhz = <26>;
			};
			monitor9 {
				monitor-name = "debug_ctrl_ao_APINFRA_INT_AO";
				base = <0x14051000>;
				num-ports = <7>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor10 {
				monitor-name = "debug_ctrl_ao_APINFRA_MMU_AO";
				base = <0x14071000>;
				num-ports = <8>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <26>;
			};
			monitor11 {
				monitor-name = "debug_ctrl_ao_APINFRA_SLB_AO";
				base = <0x14091000>;
				num-ports = <8>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor12 {
				monitor-name = "debug_ctrl_ao_APINFRA_MEM_AO";
				base = <0x14116000>;
				num-ports = <26>;
				bus-status-offset = <0x10>;
				bus-status-num = <4>;
				bus-freq-mhz = <26>;
			};
			monitor13 {
				monitor-name = "debug_ctrl_ao_APINFRA_MEM_CTRL_AO";
				base = <0x14125000>;
				num-ports = <2>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor14 {
				monitor-name = "debug_ctrl_ao_APINFRA_SSR_AO";
				base = <0x180f1000>;
				num-ports = <5>;
				bus-status-offset = <0x8>;
				bus-status-num = <2>;
				bus-freq-mhz = <26>;
			};
			monitor15 {
				monitor-name = "debug_ctrl_ao_NEMI_AO";
				base = <0x10416000>;
				num-ports = <18>;
				bus-status-offset = <0x14>;
				bus-status-num = <4>;
				bus-freq-mhz = <800>;
			};
			monitor16 {
				monitor-name = "debug_ctrl_ao_SEMI_AO";
				base = <0x10516000>;
				num-ports = <18>;
				bus-status-offset = <0x14>;
				bus-status-num = <4>;
				bus-freq-mhz = <800>;
			};
			monitor17 {
				monitor-name = "debug_ctrl_ao_EMI_INFRA_AO";
				base = <0x10644000>;
				num-ports = <70>;
				bus-status-offset = <0x30>;
				bus-status-num = <12>;
				bus-freq-mhz = <800>;
			};
			monitor18 {
				monitor-name = "debug_ctrl_ao_PERI_PAR_AO";
				base = <0x16680000>;
				num-ports = <27>;
				bus-status-offset = <0x18>;
				bus-status-num = <6>;
				bus-freq-mhz = <78>;
			};
			monitor19 {
				monitor-name = "debug_ctrl_ao_VLP_AO";
				base = <0x1c031000>;
				num-ports = <17>;
				bus-status-offset = <0xc>;
				bus-status-num = <3>;
				bus-freq-mhz = <156>;
			};
		};
	};

	memory: memory {
		device_type = "memory";
		reg = <0 0x80000000 0 0x40000000>;
	};

	reserved-memory {
		/*TODO: add reserved memory node here*/
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;

		dpmaif_resv_cache_mem: ccci-dpmaif-cache-memory {
			compatible = "mediatek,dpmaif-resv-cache-mem";
			size = <0 0x00190000>; /* 1638400 Bytes for 1rxq */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};

		dpmaif_resv_nocache_mem: ccci-dpmaif-nocache-memory {
			compatible = "mediatek,dpmaif-resv-nocache-mem";
			no-map;
			size = <0 0x0050000>; /* 327680 Bytes */
			alignment = <0 0x10000>;
			alloc-ranges = <0 0x40000000 0 0xf0000000>;
		};
		ssmr_cma_mem: ssmr-reserved-cma-memory {
			compatible = "shared-dma-pool";
			reusable;
			size = <0 0x10000000>;
			alignment = <0 0x1000000>;
		};
	};

	memory_ssmr_features: memory-ssmr-features {
		compatible = "mediatek,memory-ssmr-features";
		svp-region-based-size = <0 0x6000000>;
		tui-size = <0 0x4000000>;
		wfd-region-based-size = <0 0x2000000>;
		prot-region-based-size = <0 0x2000000>;
		sapu-data-shm-size = <0 0x0>;
	};

	ssmr {
		compatible = "mediatek,trusted_mem";
		memory-region = <&ssmr_cma_mem>;
	};

	ffa: memory-ffa-enabled {
		compatible = "mediatek,memory-ffa-enabled";
	};

	page_based_v2: page-based-v2-enabled {
		compatible = "mediatek,page-based-v2-enabled";
	};

	timer: timer {
		compatible = "arm,armv8-timer";
		interrupt-parent = <&gic>;
		interrupts = <GIC_PPI 13 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 14 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 11 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_PPI 10 IRQ_TYPE_LEVEL_HIGH 0>;
		clock-frequency = <13000000>;
	};

	hwrng: hwrng {
		compatible = "arm,sec-rng";
		methods = "smc";
		method-fid = /bits/ 16 <0x26a>;
		quality = /bits/ 16 <900>;
	};

	cpuhvfs: cpuhvfs@c2c2310 {
		compatible = "mediatek,cpufreq-hybrid";
		reg = <0 0x0c2c2310 0 0xc00>,
			<0 0x0c2c0f10 0 0x1400>,
			<0 0x0c2c4850 0 0x800>,
			<0 0x0c2c2e50 0 0xc0>;
		reg-names = "USRAM", "CSRAM", "ESRAM";
		cslog-range = <0x03d0>, <0x0fa0>;
		tbl-off = <4>, <76>, <148>, <220>;

		/* pll mcucfg */
		mcucfg-ver = <0>;
		apmixedsys = <&cpu_pll>;
		clk-div-base = <&cpu_mcucfg>;
		pll-con = <0x40c>, <0x80c>, <0xc0c>, <0x00c>;
		clk-div = <0x10c>, <0x118>, <0x124>, <0x100>;

		/* regulator */
		proc1-supply = <&mt6316_8_vbuck3>; //L
		proc2-supply = <&mt6316_6_vbuck1>; //M
		proc3-supply = <&mt6316_15_vbuck1>; //B
		proc4-supply = <&mt6316_15_vbuck1>; //DSU

		/* csram sysram base */
		csram-sys-base = <&csram_sys>;

		/* curve adjustment */
		curve-adj-base = <&curve_adj>;

		/* wl support */
		// wl-support = <1>;

		/* leakage info */
		// nvmem-cells = <&lkginfo>;
		// nvmem-cell-names = "lkginfo";
	};

	infracfg_ao_clk: syscon@10001000 {
		compatible = "mediatek,mt6991-infracfg_ao", "syscon";
		reg = <0 0x10001000 0 0x1000>;
		#clock-cells = <1>;
	};

	eas_info: eas-info {
		compatible = "mediatek,eas-info";
		csram-base = <0x0c2c0f10>;
		share-buck = <2>;
		/* EAS_5_5 : 550, EAS_5_5_1 : 551, EAS_6_1 : 600, EAS_6_5 : 650 */
		version = <650>;
	};

	wl_info: wl-info@c2bf090 {
		compatible = "mediatek,wl-info";
		wl-support = <0>;
		reg = <0 0x0c2bf090 0 0x10>, /*tcm sram base*/
			<0 0x0c2c2f10 0 0x1520>; /*tcm wl-base sram*/
		reg-names = "wl_sram_base",
			"wl_tbl_base";
	 };

	flt: flt@c2c0100 {
		compatible = "mediatek,flt";
		reg = <0 0xc2c0100 0 0x5f0>;
		mode = <4>;
		version = <0x100>;
	};

	firmware: firmware {
		scmi: scmi {
			compatible = "arm,scmi";
			mboxes = <&tinysys_mbox 0>, <&tinysys_mbox 1>;
			shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
			mbox-names = "tx", "rx";
			#address-cells = <1>;
			#size-cells = <0>;

			scmi_tinysys: protocol@80 {
				reg = <0x80>;
				scmi-qos = <1>;
				scmi-dispplatdbg = <2>;
				scmi-met = <3>;
				scmi-apmcupm = <4>;
				scmi-mminfra = <5>;
				scmi-gpupm = <6>;
				scmi-plt = <7>;
				scmi-smi = <8>;
				scmi-cm = <9>;
				scmi-slbc = <10>;
				scmi-ssc = <11>;
				scmi-ise = <12>;
			};
		};
	};

	sspm: sspm@1c300000 {
		compatible = "mediatek,sspm";
		reg = <0 0x1c300000 0 0x40000>,
			<0 0x1c340000 0 0x10000>,
			<0 0x1c380000 0 0x80>;

		reg-names = "sspm_base",
				"cfgreg",
				"mbox_share";

		interrupts = <GIC_SPI 812 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc";
		sspm-res-ram-start = <0x0>;
		sspm-res-ram-size = <0x110000>; /* 1M + 64K, shared mem size*/

		/*  reserved memory ID need to align sspm_resrvedmem_define.h */
		/* <reserved memory ID, size> */
		sspm-mem-tbl = <0 0x100100>, /* logger */
				<1 0x0>, /* pwarp */
				<2 0x0>, /* pmic */
				<3 0x1800>, /* upd */
				<4 0x1000>, /* qos */
				<5 0x2000>, /* swpm */
				<6 0x9000>, /* smi */
				<7 0x1000>, /* gpu */
				<8 0x1000>; /* slbc */

		sspm-share-region-base = <0x38000>; /* 224K */
		sspm-share-region-size = <0x8000>; /* 32K */
	};

	ssram1@1c350000 {
		compatible = "mmio-sram_1";
		reg = <0x0 0x1c350000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c350000 0x80>;

		scmi_tx_shmem: tiny-mbox@0 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	ssram2@1c360000 {
		compatible = "mmio-sram_2";
		reg = <0x0 0x1c360000 0x0 0x80>;

		#address-cells = <1>;
		#size-cells = <1>;
		ranges = <0 0x0 0x1c360000 0x80>;

		scmi_rx_shmem: tiny-mbox@1 {
			compatible = "arm,scmi-shmem";
			reg = <0x0 0x80>;
		};
	};

	tinysys_mbox: tinysys-mbox@1c351000 {
		compatible = "mediatek,tinysys_mbox";
		reg = <0 0x1c351000 0 0x1000>,
			  <0 0x1c361000 0 0x1000>;
		/* for profiling */
		shmem = <&scmi_tx_shmem>, <&scmi_rx_shmem>;
		interrupts = <GIC_SPI 417 IRQ_TYPE_LEVEL_HIGH 0>,
			     <GIC_SPI 418 IRQ_TYPE_LEVEL_HIGH 0>;
		#mbox-cells = <1>;
	};

	mcupm: mcupm@c240000 {
		compatible = "mediatek,mcupm";
		mbox-extend = <16>;
		reg = <0 0x0c240000 0 0x50000>,
			<0 0x0c2cf600 0 0xa0>,
			<0 0x0c242004 0 0x4>,
			<0 0x0c242018 0 0x4>,
			<0 0x0c242000 0 0x4>,
			<0 0x0c242010 0 0x4>;
		reg-names = "mcupm_base",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv";
		interrupts = <GIC_SPI 48 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 49 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 50 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 51 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 52 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 53 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 54 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 55 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 56 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 57 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 58 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 59 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 60 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 61 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 62 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 63 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5",
				  "mbox6",
				  "mbox7",
				  "mbox8",
				  "mbox9",
				  "mbox10",
				  "mbox11",
				  "mbox12",
				  "mbox13",
				  "mbox14",
				  "mbox15";
		};

	logstore: logstore {
		enabled = <1>;
		pmic-register = <0xa0d>;
	};

	gic: interrupt-controller {
		compatible = "arm,gic-v3";
		#interrupt-cells = <4>;
		#address-cells = <2>;
		#size-cells = <2>;
		#redistributor-regions = <1>;
		interrupt-parent = <&gic>;
		interrupt-controller;
		 reg = <0 0xc400000 0 0x40000>, /* distributor */
			<0 0xc440000 0 0x200000>; /* redistributor */
		interrupts = <GIC_PPI 9 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	gic_ram_parity: gic-ram-parity {
		compatible = "mediatek,gic-ram-parity";
		interrupts = <GIC_SPI 148 IRQ_TYPE_EDGE_RISING 0>,
				<GIC_SPI 140 IRQ_TYPE_EDGE_RISING 0>;
		interrupt-names = "fault_handling_interrupt",
				"error_recovery_interrupt";
	};

	spmi: spmi@1c01a000 {
		compatible = "mediatek,mt6991-spmi";
		reg = <0 0x1c01a000 0 0x0008ff>,
		      <0 0x1c01c000 0 0x000100>,
		      <0 0x1c018000 0 0x0008ff>,
		      <0 0x1c01c800 0 0x000100>;
		reg-names = "pmif", "spmimst","pmif-p","spmimst-p";
		interrupts-extended = <&pio 291 IRQ_TYPE_LEVEL_HIGH>,
				<&pio 292 IRQ_TYPE_LEVEL_HIGH>,
				<&gic GIC_SPI 412 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 691 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 413 IRQ_TYPE_LEVEL_HIGH 0>,
				<&gic GIC_SPI 692 IRQ_TYPE_LEVEL_HIGH 0>;
		interrupt-names = "rcs_irq","rcs_irq_p","pmif_irq","spmi_nack_irq","pmif_p_irq","spmi_p_nack_irq";
		interrupt-controller;
		#interrupt-cells = <1>;
		irq-event-en = <0x0 0x0 0x0 0x0 0x0>;
		spmi-dev-mask = <0x85c0>;
		#address-cells = <2>;
		#size-cells = <0>;
	};

	spmi_pmif_mpu: spmi-pmif-mpu@1c01a900 {
		compatible = "mediatek,mt6991-spmi-pmif-mpu";
		reg = <0 0x1c01a900 0 0x000500>,
			  <0 0x1c018900 0 0x000500>;
		reg-names = "pmif_mpu", "pmif_p_mpu";
		mediatek,pmic-all-rgn-en = <0x0>;
		mediatek,pmic-all-rgn-en-2 = <0x0>;
		mediatek,pmic-all-rgn-en-p = <0x0>;
		mediatek,pmic-all-rgn-en-p-2 = <0x0>;
		mediatek,kernel-enable-time = <0x3c>;
		disable = <0>;
	};

	met {
		met_emi: met-emi {
			compatible = "mediatek,met_emi";
			emi-num = <2>;
			dram-num = <2>;
			dramc-ver = <2>;
			slc-ver = <3>;
			/* 0: dram ebg, 1:emi_freq, 2: DRAMC_DCM_CTRL 3:chn_emi_low_effi */
			/* 4: SLC, 5: DRAMC BUS MON trigger, 6: SSPM register write */
			/* 7: EMI_RESUME_DISABLE 8: Disable SLC DCM for BMEN*/
			met-emi-support-list = <0x1f3>;
			cen-emi-reg-base = <0x10429000 0x10529000>;
			cen-emi-reg-size = <0x1000>;
			chn-emi-reg-base = <0x10201000 0x10205000 0x10209000 0x1020d000>;
			chn-emi-reg-size = <0xa90>;
			dramc-nao-reg-base = <0x10234000 0x10244000 0x10254000 0x10264000>;
			dramc-nao-reg-size = <0xf08>;
			dramc-ao-reg-base = <0x10230000 0x10240000 0x10250000 0x10260000>;
			dramc-ao-reg-size = <0x2000>;
			dramc-ao-bus-mon1 = <0x118>;
			ddrphy-ao-reg-base = <0x10238000 0x10248000 0x10258000 0x10268000>;
			ddrphy-ao-reg-size = <0x1650>;
			ddrphy-ao-misc-cg-ctrl0 = <0x0>;
			ddrphy-ao-misc-cg-ctrl2 = <0xad4>;
			dram-freq-default = <6400>;
			ddr-ratio-default = <8>;
			dram-type-default = <8>;
			apmixedsys-reg-base = <0x10000800>;
			apmixedsys-reg-size = <0x1000>;
			apmixedsys-emipll-con1 = <0xaa4>;
			slc-pmu-reg-base = <0x1042e000 0x1052e000>;
			slc-pmu-reg-size = <0x1000>;
			slc-pmu-2nd-reg-base = <0x10400000 0x10500000>;
			slc-pmu-2nd-reg-size = <0x1000>;
			slc-pmu-ch-num = <1>;
		};

		met-res-ram {
			compatible = "mediatek,met_res_ram";
			met-res-ram-sspm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-mcupm {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
			met-res-ram-gpueb {
				size = <0x400000>; /* 4M: only reserve on userdebug/eng load */
				start = <0x0>; /* start addr of reserved ram */
			};
		};

		met-config {
			compatible = "mediatek,met_config";
			/* 0: resource ctrl */
			met-config-list = <0x1>;
		};

		mcupm_rts_header:mcupm-rts-header {
			node-0 = "MCUPM_MET_UNIT_TEST", "test";

			node-1 = "__MCUPM_MET_L3CTL__", "op_policy,ct_portion,nct_portion,\
cpuqos_mode,dnth0,dnth1,upth0,upth1,\
hit0,hit1,hit2,hit3,mis0,mis1,mis2,mis3,\
l3_hit,l3_mis,pmu_cyc_cnt";

			node-2 = "__MCUPM_MET_TEST__", "taskId,isrId,dvfs";

			node-3 = "MCUPM_DSU_DVFS_ACTIVE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-4 = "MCUPM_DSU_DVFS_L3_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-5 = "MCUPM_DSU_DVFS_EMI_STALL",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-6 = "MCUPM_DSU_DVFS_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-7 = "MCUPM_DSU_DVFS_OPP",
					"CPU_L_opp,CPU_M_opp,CPU_B_opp,DSU_opp";

			node-8 = "MCUPM_PMU_MGR_L3_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-9 = "MCUPM_PMU_MGR_EMI_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-10 = "MCUPM_PMU_MGR_CPU_STALL_RATIO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-11 = "MCUPM_PMU_MGR_NON_WFX",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-12 = "MCUPM_WLC_TYPE",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,sys_type";
			node-13 = "MCUPM_WLC_PMU0",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-14 = "MCUPM_WLC_PMU1",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-15 = "MCUPM_WLC_PMU2",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-16 = "MCUPM_WLC_PMU3",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-17 = "MCUPM_WLC_PMU4",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-18 = "MCUPM_WLC_PMU5",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-19 = "MCUPM_WLC_PMU6",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-20 = "MCUPM_WLC_PMU7",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-21 = "MCUPM_WLC_PMU8",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-22 = "MCUPM_WLC_PMU9",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-23 = "MCUPM_WLC_PMU10",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "MCUPM_CPUCOOLER_LDRO",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-25 = "MCUPM_CPUCOOLER_FREQ_IN",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-26 = "MCUPM_CPUCOOLER_TARGET_SCALE_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-27 = "MCUPM_CPUCOOLER_FREQ_OUT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
			node-28 = "MCUPM_CPUCOOLER_CTT_ENABLE",
					"L,M,B";
			node-29 = "MCUPM_CPUCOOLER_DSU_MAX_FREQ",
					"max_freq";
			node-30 = "MCUPM_PMU_MGR_CPU_STALL_COUNT",
					"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";
		};

		sspm_rts_header: sspm-rts-header {
			node-0 = "SSPM_PTPOD",
			"_id,voltage";

			node-1 = "SSPM_MET_UNIT_TEST",
				"test";

			node-2 = "SSPM_QOS_BOUND_STATE",
				"ver,apu_num,idx,state,num,event,emibw_mon_total,",
				"emibw_mon_cpu,emibw_mon_gpu,emibw_mon_mm,",
				"emibw_mon_md,smibw_mon_gpu,smibw_mon_apu,",
				"apubw_mon_vpu0,apubw_mon_vpu1,apubw_mon_mdla0,",
				"apubw_mon_mdla1,apubw_mon_mdla2,apubw_mon_mdla3,",
				"apubw_mon_edma0,apubw_mon_edma1,",
				"apulat_mon_vpu0,apulat_mon_vpu1,apulat_mon_mdla0,",
				"apulat_mon_mdla1,apulat_mon_mdla2,apulat_mon_mdla3,",
				"apulat_mon_edma0,apulat_mon_edma1,",
				"ddr_lv,",
				"PMQOS_BW0,PMQOS_BW1,PMQOS_BW2,PMQOS_BW3,PMQOS_BW4,PMQOS_BW_TOTAL,",
				"EMI_Occupy_TOTAL,",
				"EMI_data_CPU,EMI_data_GPU,EMI_data_MM,EMI_data_MD,EMI_data_TOTAL";

			node-3 = "SSPM_CM_MGR_NON_WFX",
				"non_wfx_0,non_wfx_1,non_wfx_2,non_wfx_3,",
				"non_wfx_4,non_wfx_5,non_wfx_6,non_wfx_7";

			node-4 = "SSPM_CM_MGR_LOADING",
				"ratio,cps";

			node-5 = "SSPM_CM_MGR_POWER",
				"c_up_array_0,c_up_array_1,c_up_array_2,c_down_array_0,c_down_array_1,",
				"c_down_array_2,c_up_0,c_up_1,c_up_2,c_down_0,c_down_1,c_down_2,c_up,",
				"c_down,v_up,v_down,v2f_0,v2f_1,v2f_2";

			node-6 = "SSPM_CM_MGR_OPP",
				"v_dram_opp,v_dram_opp_cur,c_eas_opp_cur_0,c_eas_opp_cur_1,c_eas_opp_cur_2,",
				"c_opp_cur_0,c_opp_cur_1,c_opp_cur_2,d_times_up,d_times_down,",
				"c_map_dram_enable,perf_mode_enable,perf_mode_ceiling_opp,",
				"perf_mode_thd,mode";

			node-7 = "SSPM_CM_MGR_RATIO",
				"stall_0,stall_1,stall_2,stall_3,stall_4,",
				"stall_5,stall_6,stall_7,",
				"active_0,active_1,active_2,active_3,active_4,",
				"active_5,active_6,active_7";

			node-8 = "SSPM_CM_MGR_BW",
				"total_bw";

			node-9 = "SSPM_CM_MGR_CP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-10 = "SSPM_CM_MGR_VP_RATIO",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5";

			node-11 = "SSPM_CM_MGR_DE_TIMES",
				"up0,up1,up2,up3,up4,up5,",
				"down0,down1,down2,down3,down4,down5,reset";

			node-12 = "SSPM_CM_MGR_DSU_DVFS_PWR",
				"up_L,up_B,up_BB,up_DSU,cur_L,cur_B,cur_BB,cur_DSU,down_L,down_B,",
				"down_BB,down_DSU,total_up,total_cur,total_down";

			node-13 = "SSPM_CM_MGR_DSU_DVFS_ACT_STALL_PWR",
				"up_L_a,up_B_a,up_BB_a,cur_L_a,cur_B_a,",
				"cur_BB_a,down_L_a,down_B_a,down_BB_a,",
				"up_L_s,up_B_s,up_BB_s,cur_L_s,cur_B_s,",
				"cur_BB_s,down_L_s,down_B_s,down_BB_s";

			node-14 = "SSPM_CM_MGR_DSU_DVFS_STALL",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,l3_bw_val";

			node-15 = "SSPM_CM_MGR_DSU_DVFS_ACTIVE",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-16 = "SSPM_CM_MGR_DSU_DVFS_OPP",
				"map_opp_50,map_opp_70,final,",
				"orig,L3_vote_opp,debounce_up,debounce_down";

			node-17 = "SSPM_CM_MGR_DSU_DVFS_THRESHOLD_FLAG",
				"up_L,up_B,up_BB,down_L,down_B,down_BB,",
				"up_L_flag,up_B_flag,up_BB_flag,",
				"down_L_flag,down_B_flag,down_BB_flag";

			node-18 = "SSPM_SWPM_CPU__CORE_ACTIVE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-19 = "SSPM_SWPM_CPU__CORE_IDLE_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-20 = "SSPM_SWPM_CPU__CORE_OFF_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-21 = "SSPM_SWPM_CPU__CORE_STALL_RATIO",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-22 = "SSPM_SWPM_CPU__CORE_PMU_L3DC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-23 = "SSPM_SWPM_CPU__CORE_PMU_INST_SPEC",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-24 = "SSPM_SWPM_CPU__CORE_PMU_CYCLES",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-25 = "SSPM_SWPM_CPU__CORE_NON_WFX_CTR",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7";

			node-26 = "SSPM_SWPM_CPU__DSU_STATE_RATIO",
				"active,idle,dormant,off";

			node-27 = "SSPM_SWPM_CPU__DSU_L3_BW",
				"L3_BW";

			node-28 = "SSPM_SWPM_CPU__MCUSYS_STATE_RATIO",
				"active,idle,off";

			node-29 = "SSPM_SWPM_CPU__MCUSYS_EMI_BW",
				"cpu_emi_bw";

			node-30 = "SSPM_SWPM_CPU__DVFS",
				"vproc3,vproc2,vproc1,cpuL_freq,cpuBL_freq,cpuB_freq,cpu_L_opp,",
				"cpu_BL_opp,cpu_B_opp,cci_volt,cci_freq,cci_opp";

			node-31 = "SSPM_SWPM_CPU__LKG_POWER",
				"cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,dsu";

			node-32 = "SSPM_SWPM_CPU__POWER",
				"cpu_L,cpu_B,cpu_BB,dsu,mcusys";

			node-33 = "SSPM_SWPM_GPU__GPU_STATE_RATIO",
				"active,idle,off";

			node-34 = "SSPM_SWPM_GPU__LOADING",
				"top_loading,stack_loading,iterator_loading";

			node-35 = "SSPM_SWPM_GPU__DVFS",
				"top_freq,stack_freq,vgpu,vstack,core_num";

			node-36 = "SSPM_SWPM_GPU__URATE",
				"alu_fma,alu_cvt,alu_sfu,tex,lsc,l2c,vary,tiler,rast";

			node-37 = "SSPM_SWPM_GPU__THERMAL",
				"thermal,top_lkg,stack_lkg";

			node-38 = "SSPM_SWPM_GPU__COUNTER",
				"GPU_ACTIVE,EXEC_CORE_ACTIVE,EXEC_INSTR_FMA,EXEC_INSTR_CVT,EXEC_INSTR_SFU,",
				"TEX,VARY_SLOT,L20,L21,ITER_TILER_ACTIVE,ITER_COMPUTE_ACTIVE,",
				"ITER_FRAG_ACTIVE,VARY16_SLOT,ITERATOR_ACTIVE";

			node-39 = "SSPM_SWPM_GPU__POWER",
				"gpu";
			node-40 = "SSPM_SWPM_CORE__CAM_STATE_RATIO",
				"RAW_A_active,RAW_B_active,RAW_C_active,idle,off";

			node-41 = "SSPM_SWPM_CORE__IMG_STATE_RATIO",
				"P2_active,P2_idle,MFB_active,WPE_active,off";

			node-42 = "SSPM_SWPM_CORE__IPE_STATE_RATIO",
				"FDVT_active,DVP_active,DVS_active,DV_idle,off";

			node-43 = "SSPM_SWPM_CORE__MDP_STATE_RATIO",
				"active,off";

			node-44 = "SSPM_SWPM_CORE__DISP_STATE_RATIO",
				"active,off";

			node-45 = "SSPM_SWPM_CORE__ADSP_STATE_RATIO",
				"active,off";

			node-46 = "SSPM_SWPM_CORE__VENC_STATE_RATIO",
				"active,idle,off";

			node-47 = "SSPM_SWPM_CORE__VDEC_STATE_RATIO",
				"active,idle,off";

			node-48 = "SSPM_SWPM_CORE__INFRA_STATE_RATIO",
				"dact,cact,idle,dcm";

			node-49 = "SSPM_SWPM_CORE__VDO_CODING_TYPE",
				"venc,vdec";

			node-50 = "SSPM_SWPM_CORE__DVFS",
				"vcore,ddr_freq,vcore_opp,ddr_opp";

			node-51 = "SSPM_SWPM_CORE__POWER",
				"dramc,infra_top,aphy_vcore";

			node-52 = "SSPM_SWPM_CORE__LKG_POWER",
				 "infra_top,dramc,thermal";

			node-53 = "SSPM_SWPM_DRAM__MEM_IDX",
				"read_bw_0,read_bw_1,write_bw_0,write_bw_1,",
				"dramc_read_bw_0,dramc_read_bw_1,dramc_write_bw_0,dramc_write_bw_1,",
				"srr_pct,ssr_pct,pdir_pct_0,pdir_pct_1,",
				"phr_pct_0,phr_pct_1,util_0,util_1,",
				"trans_0,trans_1,mr4,ddr_freq,ddr_opp,",
				"predir_pct_0,predir_pct_1";

			node-54 = "SSPM_SWPM_DRAM__DVFS",
				"ddr_freq";

			node-55 = "SSPM_SWPM_DRAM__POWER",
				"aphy_vddq_0p6v,aphy_vm_0p75v,aphy_vio_1p2v,dram_vddq_0p6v,",
				"dram_vdd2l_0p9v,dram_vdd2h_1p05v,dram_vdd1_1p8v";

			node-56 = "SSPM_SWPM_ME__POWER",
				"disp,mdp,venc,vdec";

			node-57 = "SSPM_SWPM_ME__IDX",
				"vdec_fps,venc_fps,disp_fps,disp_resolution";

			node-58 = "SSPM_SWPM_VPU__VPU0_STATE_RATIO",
				"active,idle,off";

			node-59 = "SSPM_SWPM_VPU__VPU1_STATE_RATIO",
				"active,idle,off";

			node-60 = "__SSPM_GPU_APU_SSC_CNT__",
				"N_APU_0_R,N_APU_0_W,N_GPU_0_R,N_GPU_0_W,",
				"N_APU_1_R,N_APU_1_W,N_GPU_1_R,",
				"N_GPU_1_W,S_APU_0_R,S_APU_0_W,S_GPU_0_R,",
				"S_GPU_0_W,S_APU_1_R,S_APU_1_W,",
				"S_GPU_1_R,S_GPU_1_W";
			node-61 = "SSPM_SLBC_SLOT",
				"buffer_used,cached_used";
			node-62 = "SSPM_SLBC_REF",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu";
			node-63 = "SSPM_SLBC_BW",
				"mm,apu,mm_est";
			node-64 = "SSPM_SLBC_PMU",
				"hit,miss,apu_r,apu_w,mm_r,mm_w";
			node-65 = "SSPM_SLBC_WAY",
				"aov_dc,sh_p1,sh_apu,mml,disp,venc,venc_sl,sensor,aov_apu,ainr,",
				"apu,slb,slc,left";
			node-66 = "SSPM_SWPM_CPU__DSU_PMU",
				 "dsu_cycles";
			node-67 = "SSPM_SWPM_CPU__CORE_TEMP",
				 "cpu0,cpu1,cpu2,cpu3,cpu4,cpu5,cpu6,cpu7,DSU";
			node-68 = "SSPM_SWPM_SOC__SMAP",
				 "i2max,imax";
			node-69 = "SSPM_SWPM_CPU__PMU_TIMES",
				 "idx_cnt,lock,idx_rechk,lock_rechk,valid,off_hint,diff_us";
			node-70 = "SSPM_SWPM_CORE__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bcnt_0,bcnt_1,",
				"dcm_ctrl_0,dcm_ctrl_1,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"pd_0_0,pd_0_1,pd_1_0,pd_1_1,",
				"pd_2_0,pd_2_1,pd_3_0,pd_3_1";
			node-71 = "SSPM_SPM_RES__DDREN_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-72 = "SSPM_SPM_RES__APSRC_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-73 = "SSPM_SPM_DBG__PWR_OFF",
				"cam_ccu_ao,cam_ccu,cam_main,cam_subc,cam_subb,cam_suba,cam_mraw,isp_main,isp_dip1,",
				"isp_traw,infra,ufs_phy,peri_usb,pextp_mac1,pextp_mac0,south_emi,north_emi,adsp_infra,",
				"scp,mm_proc,mminfra,ufs,peri_audio,peri,ovl1,ovl0,mml1,mml0,cam_vcore,isp_vcore,",
				"venc2,venc1,venc0,vdec1,vdec0,dis1,dis0,dpm,mcu";
			node-74 = "SSPM_SPM_DBG__PWR_ACT",
				"scp,adsp,venc0,venc1,audio,cam,img,mminfra,",
				"sspm,disp0,disp1,ovl0,ovl1,md0,md1,conn";
			node-75 = "SSPM_SPM_DBG__SYS_STA",
				"s0_p,s0,s1,spm_res7,spm_res6,spm_res5,",
				"spm_res4,spm_res3,spm_res2,spm_res1,spm_res0";
			node-76 = "SSPM_SWPM_DRAM__MEM_RAW_IDX",
				"diff_us,data_rate,ddr_ratio,emi_freq,s1_ratio,",
				"wact_0,wact_1,bact_0,bact_1,bcnt_0,bcnt_1,tact_0,tact_1,",
				"pgh_0,pgh_1,pgh_2,pgh_3,",
				"pgm_0,pgm_1,pgm_2,pgm_3,",
				"intb_0,intb_1,intb_2,intb_3,",
				"stb_0_0,stb_0_1,stb_1_0,stb_1_1,",
				"stb_2_0,stb_2_1,stb_3_0,stb_3_1,",
				"mr4_idx_0_0,mr4_idx_0_1,mr4_idx_1_0,mr4_idx_1_1,",
				"mr4_idx_2_0,mr4_idx_2_1,mr4_idx_3_0,mr4_idx_3_1";
			node-77 = "SSPM_SWPM_CORE__SLC_IDX",
				"pmu_17,pmu_18,pmu_19,pmu_20,pmu_21,pmu_22,pmu_23,pmu_24,",
				"pmu_25,pmu_26,pmu_27,pmu_28,pmu_29";
			node-78 = "SSPM_GPU_BM",
				"bw,bw_max,predict,ctx,freq,frame,job_id";
			node-79 = "SSPM_SPM_RES__EMI_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,dpm,",
				"ccif,emisys,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-80 = "SSPM_SPM_RES__MAINPLL_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-81 = "SSPM_SPM_RES__INFRA_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,ipic,infrasys,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-82 = "SSPM_SPM_RES__26M_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,connb,conna,md2,md1,md";
			node-83 = "SSPM_SPM_RES__VCORE_REQ",
				"cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,uart_hub,dpm,",
				"pcie0,audio,scp,conn,md";
			node-84 = "SSPM_SPM_RES__PMIC_REQ",
				"srcclkeni,cg_check,vlpcfg_rsv1,vlpcfg_rsv0,hwccf,mcu,spu_hwrot,spu_ise,ssrsys,uart_hub,dpm,",
				"ccif,perisys,dpmaif,pcie0,venc,vdec,img,cam,ccu,gce,mm_proc,",
				"disp1,disp0,ufs,gpueb,cpu,apu,audio,scp,sspm,conn,md";
			node-85 = "WLA_NTH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-86 = "WLA_STH_IDLE_CNT",
				"wla0,wla1,wla2,wla3,wla4,wla5,wla6,wla7,wla8,wla9,wla10,",
				"wla11,wla12,wla13,wla14,wla15";
			node-87 = "SSPM_SWPM_APU__MDLA",
				"mdla_pdx0,mdla_pdx1,mdla_pdx2,mdla_pdx3,",
				"mdla_freq0,mdla_freq1,mdla_freq2,mdla_freq3,",
				"mdla_on_ratio0,mdla_on_ratio1,mdla_on_ratio2,mdla_on_ratio3";
			node-88 = "SSPM_SWPM_APU__MVPU",
				"mvpu_pdx0,mvpu_pdx1,",
				"mvpu_freq0,mvpu_freq1,",
				"mvpu_on_ratio0,mvpu_on_ratio1";
			node-89 = "SSPM_SWPM_APU__TOP_FRQ_AND_RATIO",
				"top_freq,top_on_ratio,idle_ratio_noc,wfi_ratio";
			node-90 = "SSPM_SWPM_APU__TOP_BW",
				"top_bw,eDPAbw,tcmbw,rcxbw,acx0bw,acx1bw,acx2bw";
			node-91 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP0",
				"0x04_c0,0x04_c1,0x04_c2,0x04_c3,0x04_c4,0x04_c5,0x04_c6,0x04_c7,",
				"0x10_c0,0x10_c1,0x10_c2,0x10_c3,0x10_c4,0x10_c5,0x10_c6,0x10_c7,",
				"0x14_c0,0x14_c1,0x14_c2,0x14_c3,0x14_c4,0x14_c5,0x14_c6,0x14_c7,",
				"0x16_c0,0x16_c1,0x16_c2,0x16_c3,0x16_c4,0x16_c5,0x16_c6,0x16_c7,";
			node-92 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP1",
				"0x17_c0,0x17_c1,0x17_c2,0x17_c3,0x17_c4,0x17_c5,0x17_c6,0x17_c7,",
				"0x18_c0,0x18_c1,0x18_c2,0x18_c3,0x18_c4,0x18_c5,0x18_c6,0x18_c7,",
				"0x21_c0,0x21_c1,0x21_c2,0x21_c3,0x21_c4,0x21_c5,0x21_c6,0x21_c7,",
				"0x3B_c0,0x3B_c1,0x3B_c2,0x3B_c3,0x3B_c4,0x3B_c5,0x3B_c6,0x3B_c7,";
			node-93 = "SSPM_SWPM_CPU__CORE_PMU_AI_GROUP2",
				"0x3D_c0,0x3D_c1,0x3D_c2,0x3D_c3,0x3D_c4,0x3D_c5,0x3D_c6,0x3D_c7,",
				"80C1_c0,80C1_c1,80C1_c2,80C1_c3,80C1_c4,80C1_c5,80C1_c6,80C1_c7,",
				"80EF_c0,80EF_c1,80EF_c2,80EF_c3,80EF_c4,80EF_c5,80EF_c6,80EF_c7,";
			/* SLBC */
			node-94 = "SSPM_SLBC_GID_USED",
				"gid_00_to_03,gid_04_to_07,gid_08_to_11,gid_12_to_15,",
				"gid_16_to_19,gid_20_to_23,gid_24_to_27,gid_28_to_31,",
				"gid_32_to_35,gid_36_to_39,gid_40_to_43,gid_44_to_47,",
				"gid_48_to_51,gid_52_to_55,gid_56_to_59,gid_60_to_63,";
			node-95 = "SSPM_SLBC_GID_VALID",
				"gid_00_to_03,gid_04_to_07,gid_08_to_11,gid_12_to_15,",
				"gid_16_to_19,gid_20_to_23,gid_24_to_27,gid_28_to_31,",
				"gid_32_to_35,gid_36_to_39,gid_40_to_43,gid_44_to_47,",
				"gid_48_to_51,gid_52_to_55,gid_56_to_59,gid_60_to_63,";
			node-96 = "SSPM_SLBC_CACHE_QUOTA",
				"gid0,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov";
			node-97 = "SSPM_SLBC_CACHE_HIT",
				"gid0,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov";
			node-98 = "SSPM_SLBC_CACHE_TOTAL",
				"gid0,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov";
			node-99 = "SSPM_SLBC_CACHE_STATUS",
				"pd,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov";
			node-100 = "SSPM_SLBC_CACHE_SIZE",
				"pd,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov,total,valid";
			node-101 = "SSPM_SLBC_CACHE_WAY",
				"pd,cpu,md,adsp,gpu,vdec_frame,vdec_ube,gpu_ovl,smmu,aov,total,buf_unused";
			node-102 = "SSPM_VCORE_DVFS__DDR_DETAIL",
				"EMI_MON,QOS_B,HR_BW,SW_R1,SW_R2,",
				"SW_R3,MD,MD2,ADSP";
			node-103 = "SSPM_VCORE_DVFS__VCORE_DETAIL",
				"SW_R3,SW_R4,SW_R7";
			node-104 = "SSPM_VCORE_DVFS__MISC_DETAIL",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL,MD_SCE,MD_STA,EMI_OPP,",
				"HR_DB,HR_IB,HR_MB,HR_BASE,",
				"CEIL_MISC";
			node-105 = "SSPM_SWPM_GPU__STATE_RATIO",
				"gpueb_active,gpueb_idle,gpueb_off,",
				"top_active,top_idle_1,top_idle_2,top_off,",
				"smmu_active,smmu_idle,smmu_off,",
				"stack_active,stack_idle,stack_off,",
				"other_exec_core_active,other_gpu_active_2,other_gpu_active_3";
			node-106 = "SSPM_VCORE_DVFS__DDR",
				"EMI_MON,QOS_B,HR_BW";
			node-107 = "SSPM_VCORE_DVFS__VCORE",
				"SW_R3";
			node-108 = "SSPM_VCORE_DVFS__OPP",
				"FREQ,VOLT";
			node-109 = "SSPM_VCORE_DVFS__MISC",
				"PS_B0,PS_B1,PS_B2,PS_B3,",
				"PS_B4,PS_B5,PS_B6,PS_DPC,",
				"PS_TOTAL";
			node-110 = "SSPM_SWPM_AUDIO__SCENARIO_IDX",
				"afe_on,user_case,output_device,input_device,adda_mode,sample_rate,",
				"channel_num,freq_clock,D0_ratio";
			node-111 = "SSPM_SWPM_ADSP__CORE_STATE_RATIO",
				"active_0_1,active_0_wfi_1,wfi_0_active_1,wfi_0_1,active_0_off_1,",
				"wfi_0_off_1,off_0_1,core_freq";
			node-112 = "SSPM_SWPM_TSFDC__POWER_STATE",
				"active_ratio10,active_ratio9,active_ratio8,active_ratio7,",
				"active_ratio6,active_ratio5,active_ratio4,active_ratio3,",
				"active_ratio2,active_ratio1,active_ratio0,Freq";
			node-113 = "SSPM_SWPM_DISP__PWR_STA",
				"off,act,disp_clk,time,dsi_off,dsi_lp_pll_on,dsi_act,dsi_lane_num,",
				"dsi_phy_type,dsi_clk";
			node-114 = "SSPM_SWPM_USB",
				"sspxtp_active,sspxtp_d11_powerdown_b1,sspxtp_d10_powerdown_b0,",
				"sspxtp_d9_G1U3,sspxtp_d8_G2U3,sspxtp_d7_G1U2,sspxtp_d6_G1U1,",
				"sspxtp_d5_G2U2,sspxtp_d4_G2U1,sspxtp_d3_G1UXEXIT,sspxtp_d2_G2UXEXIT,",
				"sspxtp_d1_G1U0,sspxtp_d0_G2U0,ssusb_u2_phy_l0_fsrx_ip1,ssusb_u2_phy_l0_fstx_ip1,",
				"ssusb_u2_phy_l0_hsrx_ip1,ssusb_u2_phy_l0_hstx_ip1,ssusb_u2_phy_l0_idle_ip1,",
				"ssusb_u2_phy_l0_ip1,ssusb_u2_phy_l1_ip1,ssusb_u2_phy_l2_ip1,",
				"ssusb_usb2_l2_ip1,ssusb_usb2_l1_ip1,ssusb_usb2_l0_ip1,",
				"ssusb_u2_phy_l0_fsrx_ip0,ssusb_u2_phy_l0_fstx_ip0,",
				"ssusb_u2_phy_l0_hsrx_ip0,ssusb_u2_phy_l0_hstx_ip0,ssusb_u2_phy_l0_idle_ip0,",
				"ssusb_u2_phy_l0_ip0,ssusb_u2_phy_l1_ip0,ssusb_u2_phy_l2_ip0,",
				"ssusb_usb2_l2_ip0,ssusb_usb2_l1_ip0,ssusb_usb2_l0_ip0,ssusb_usb3_u3_ip0,ssusb_usb3_u2_ip0,",
				"ssusb_usb3_u1_ip0,ssusb_usb3_u0_ip0,usb_ck_freq";
			node-115 = "SSPM_SWPM_INFRA",
				"socsys_freq,socsys_bw,socsys_d0_ratio,socsys_d2_ratio,",
				"peri_freq,peri_m0_busy_ratio,peri_m1_busy_ratio,peri_d1_ratio,peri_d2_ratio";
			node-116 = "SSPM_SWPM_VCP__POWER_STATE", "hfrp_active,hfrp_sleep,hfrp_wfi,",
				"hfrp_pwr,hfrp_frequency";
			node-117 = "SSPM_SWPM_MML__ENG_ACTIVE",
				"MML_ACTIVE,MML_FREQ,",
				"WROT0_ACTIVE,WROT1_ACTIVE,WROT2_ACTIVE,WROT3_ACTIVE,",
				"RROT0,RROT0_2ND,RDMA0,RDMA1,RDMA2,RDMA3,FG0,HDR0,HDR1,AAL0,AAL1,C3D0,",
				"RSZ0,RSZ1,RSZ2,RSZ3,BIRSZ0,BIRSZ1,THSHP0,TDSHP1,COLOR0,COLOR1,",
				"WROT0,WROT1,WROT2,WROT3";
			node-118 = "SSPM_SWPM_PCIE__SCENARIO_IDX",
				"p0_G4_L0_BUSY,p0_IDLE,p0_G1_L0_BUSY,p0_L0S_TX,",
				"p0_L0S_RX,p0_L0S_TRX,p0_L1,p0_L1_1,",
				"p0_L1_2,p0_L1_2_DEEP,p0_L2,p0_L1_2_EXIT,",
				"p0_RECOVER_A_1,p0_RECOVER_A_2,p0_RECOVER_B,p0_RECOVER_C,",
				"p1_G4_L0_BUSY,p1_IDLE,p1_G1_L0_BUSY,p1_L0S_TX,",
				"p1_L0S_RX,p1_L0S_TRX,p1_L1,p1_L1_1,",
				"p1_L1_2,p1_L1_2_DEEP,p1_L2,p1_L1_2_EXIT,",
				"p1_RECOVER_A_1,p1_RECOVER_A_2,p1_RECOVER_B,p1_RECOVER_C,",
				"pcie_ck_freq";
			node-119 = "SSPM_SWPM_VDEC__STATE_RATIO",
				"vdec_core_active,vdec_core_idle,vdec_core_off,",
				"vdec_soc_active,vdec_soc_idle,vdec_soc_off,vdec_frequency";
			node-120 = "SSPM_SWPM_MMINFRA__INDEX",
				"vcore,freq,emi_read_bw,emi_write_bw,slb_read_bw,slb_write_bw,active";
			node-121 = "SSPM_SWPM_UFS__STATE_RATIO",
				"g4_txrx,g4_tx,g4_rx,g4_idle,g5_txrx,g5_tx,g5_rx,g5_idle,",
				"h8_ckoff,h8_ckon,off,frequency";
			node-122 = "SSPM_SWPM_SOCPLL__ACTIVE_RATIO",
				"APLL2_EN,APLL1_EN,EMIPLL2_EN,UNIVPLL_EN,TVDPLL_EN,MSDCPLL_EN,",
				"MMPLL_EN,MAINPLL_EN,EMIPLL_EN,IMGPLL_EN,MMPLL2_EN,UNIVPLL2_EN,",
				"MAINPLL2_EN,ADSPPLL_EN,",
				"APLL2_PD,APLL1_PD,EMIPLL2_PD,UNIVPLL_PD,TVDPLL_PD,MSDCPLL_PD,",
				"MMPLL_PD,MAINPLL_PD,EMIPLL_PD,IMGPLL_PD,MMPLL2_PD,UNIVPLL2_PD,",
				"MAINPLL2_PD,ADSPPLL_PD,",
				"APLL2_PCW,APLL1_PCW,EMIPLL2_PCW,UNIVPLL_PCW,TVDPLL_PCW,",
				"MSDCPLL_PCW,MMPLL_PCW,MAINPLL_PCW,EMIPLL_PCW,IMGPLL_PCW,",
				"MMPLL2_PCW,UNIVPLL2_PCW,MAINPLL2_PCW,",
				"ADSPPLL_PCW,freq,dvdd_sys_voltage";
			node-123 = "SSPM_SWPM_VENC__INFO",
				"venc0_hevc_active,venc0_h264_active,venc0_off,",
				"venc1_hevc_active,venc1_h264_active,venc1_off,",
				"venc2_hevc_active,venc2_h264_active,venc2_off,",
				"spec,resolution,fps,frequency,",
				"vcore_voltage,venc_frequency";
		};

		gpueb_rts_header:gpueb-rts-header {
			node-0 = "GPUEB_MET_UNIT_TEST", "test";
			node-1 = "GPUEB_PTP3_CC_FC_PING",
				"cc0_ping,cc1_ping,cc4_ping,cc5_ping,cc6_ping,\
fc0_ping,fc1_ping,fc4_ping,fc5_ping,fc6_ping";
			node-2 = "GPUEB_PTP3_CC_FC_SW", "CC_TOP,FC_TOP,CC_STACK,FC_STACK";
			node-3 = "GPUEB_PTP3_FSM", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-4 = "GPUEB_PTP3_FLL_ENABLE", "FLL0,FLL1,FLL4,FLL5,FLL6";
			node-5 = "GPUEB_PTP3_FREQ", "gpu_cur_freq,stack_cur_freq";
			node-6 = "GPUEB_PTP3_VOLT", "gpu_work_volt,gpu_cur_volt,stack_work_volt,stack_cur_volt";
			node-7 = "GPUEB_PTP3_INVALID_FMETER", "val";
			node-8 = "GPUEB_PTP3_FREQ_MONITOR", "ST0_in,ST1_in,ST3_in,ST4_in,ST5_in,ST6_in,\
TOP_in,ST0_out,ST1_out,ST3_out,ST4_out,ST5_out,ST6_out,TOP_out";
			node-9 = "GPUEB_PTP3_VOLT_MONITOR", "inVolt,outVolt";
			node-10 = "GPUEB_MET_LOADING", "taskId,isrId";
			node-11 = "GPUFREQ_CMD", "cmdId";
			node-12 = "GPUEB__GPUFREQ_enter", "cmdId";
			node-13 = "GPUEB__GPUFREQ_leave", "cmdId";
			node-14 = "GPUEB__TASK_enter", "taskId";
			node-15 = "GPUEB__TASK_leave", "taskId";
			node-16 = "GPUEB__ISR_enter", "isrId";
			node-17 = "GPUEB__ISR_leave", "isrId";
			node-18 = "GPUEB__BUSY_enter", "isBusy";
			node-19 = "GPUEB__BUSY_leave", "isBusy";
			node-20 = "GPUEB__GPUON_enter", "isGpuOn";
			node-21 = "GPUEB__GPUON_leave", "isGpuOn";
			node-22 = "GPUEB__GPUON_busy_enter", "isGpuOnBusy";
			node-23 = "GPUEB__GPUON_busy_leave", "isGpuOnBusy";
			node-24 = "GPUEB_PTP3_CPMETER", "ST0_POWER,ST1_POWER,ST3_POWER,ST4_POWER,ST5_POWER,\
ST6_POWER,TOP_POWER,ST0_CURRENT,ST1_CURRENT,ST3_CURRENT,ST4_CURRENT,ST5_CURRENT,ST6_CURRENT,\
TOP_CURRENT";
			node-25 = "GPUEB_PTP3_VOLTMETER", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-26 = "GPUEB_PTP3_TEMPMETER", "ST0_MAX,ST1_MAX,ST3_MAX,ST4_MAX,ST5_MAX,ST6_MAX,\
TOP_MAX,ST0_MIN,ST1_MIN,ST3_MIN,ST4_MIN,ST5_MIN,ST6_MIN,TOP_MIN";
			node-27 = "GPUEB_PTP3_CC_FC_PS", "ST0_CC,ST1_CC,ST3_CC,ST4_CC,ST5_CC,\
ST6_CC,TOP_CC,ST0_FC,ST1_FC,ST3_FC,ST4_FC,ST5_FC,ST6_FC,TOP_FC,ST0_PS,ST1_PS,ST3_PS,ST4_PS,\
ST5_PS,ST6_PS,TOP_PS";
			node-28 = "GPUEB_PTP3_AUTOMINFC", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-29 = "GPUEB_PTP3_MINFC", "ST0_CC0,ST1_CC0,ST3_CC0,ST4_CC0,ST5_CC0,ST6_CC0,\
TOP_CC0,ST0_CC1,ST1_CC1,ST3_CC1,ST4_CC1,ST5_CC1,ST6_CC1,TOP_CC1,ST0_CC2,ST1_CC2,ST3_CC2,ST4_CC2,\
ST5_CC2,ST6_CC2,TOP_CC2,ST0_CC3,ST1_CC3,ST3_CC3,ST4_CC3,ST5_CC3,ST6_CC3,TOP_CC3,ST0_CC4,ST1_CC4,\
ST3_CC4,ST4_CC4,ST5_CC4,ST6_CC4,TOP_CC4";
			node-30 = "GPUEB_GPU_FREQ", "real_top,real_stack,virtual_stack";
			node-31 = "GPUEB_LOADING", "gpu_loading,mcu_loading,iter_loading,avg_loading";
			node-32 = "GPUEB_COUNTER", "gpu_active,mcu_active,iter_active";
			node-33 = "GPUEB_COMMIT_TYPE", "commit_type,policy_state";
			node-34 = "GPUEB_DCS_INFO", "max_core_num,core_num";
			node-35 = "GPUEB_MARGIN_INFO", "ceil,current,floor";
			node-36 = "GPUEB_BOUND_INFO", "high,low,ultra_high,ultra_low";
			node-37 = "GPUEB_GPU_TIME", "complete,cur,target,target_hd,uncomplete";
			node-38 = "GPUEB_PTP3_TMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-39 = "GPUEB_PTP3_IMAX", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-40 = "GPUEB_PTP3_TARGET_SCALE", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-41 = "GPUEB_PTP3_INC_DEC_SIGNAL", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-42 = "GPUEB_PTP3_TEMPMETER__detail", "ST0_LDRO0,ST0_LDRO1,ST0_LDRO2,ST0_LDRO3,\
ST0_LDRO4,ST0_LDRO5,ST0_LDRO6,ST0_LDRO7,ST0_LDRO8,ST0_LDRO9,ST0_LDRO10,ST0_LDRO11,ST0_LDRO12,\
ST0_LDRO13,ST0_LDRO14,ST0_LDRO15,ST1_LDRO0,ST1_LDRO1,ST1_LDRO2,ST1_LDRO3,ST1_LDRO4,ST1_LDRO5,\
ST1_LDRO6,ST1_LDRO7,ST1_LDRO8,ST1_LDRO9,ST1_LDRO10,ST1_LDRO11,ST1_LDRO12,ST1_LDRO13,ST1_LDRO14,\
ST1_LDRO15,ST3_LDRO0,ST3_LDRO1,ST3_LDRO2,ST3_LDRO3,ST3_LDRO4,ST3_LDRO5,ST3_LDRO6,ST3_LDRO7,\
ST3_LDRO8,ST3_LDRO9,ST3_LDRO10,ST3_LDRO11,ST3_LDRO12,ST3_LDRO13,ST3_LDRO14,ST3_LDRO15,ST4_LDRO0,\
ST4_LDRO1,ST4_LDRO2,ST4_LDRO3,ST4_LDRO4,ST4_LDRO5,ST4_LDRO6,ST4_LDRO7,ST4_LDRO8,ST4_LDRO9,\
ST4_LDRO10,ST4_LDRO11,ST4_LDRO12,ST4_LDRO13,ST4_LDRO14,ST4_LDRO15,ST5_LDRO0,ST5_LDRO1,ST5_LDRO2,\
ST5_LDRO3,ST5_LDRO4,ST5_LDRO5,ST5_LDRO6,ST5_LDRO7,ST5_LDRO8,ST5_LDRO9,ST5_LDRO10,ST5_LDRO11,\
ST5_LDRO12,ST5_LDRO13,ST5_LDRO14,ST5_LDRO15,ST6_LDRO0,ST6_LDRO1,ST6_LDRO2,ST6_LDRO3,ST6_LDRO4,\
ST6_LDRO5,ST6_LDRO6,ST6_LDRO7,ST6_LDRO8,ST6_LDRO9,ST6_LDRO10,ST6_LDRO11,ST6_LDRO12,ST6_LDRO13,\
ST6_LDRO14,ST6_LDRO15,TOP_LDRO0,TOP_LDRO1,TOP_LDRO2,TOP_LDRO3,TOP_LDRO4,TOP_LDRO5,TOP_LDRO6,\
TOP_LDRO7,TOP_LDRO8,TOP_LDRO9,TOP_LDRO10,TOP_LDRO11,TOP_LDRO12,TOP_LDRO13,TOP_LDRO14,TOP_LDRO15";
			node-43 = "GPUEB_PTP3_Cerr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-44 = "GPUEB_PTP3_Ferr", "ST0,ST1,ST3,ST4,ST5,ST6,TOP";
			node-45 = "GPUEB_PTP3_HBVC_VOLT", "gpu_Vc,stack_Vc,gpu_Vt,stack_Vt";
			node-46 = "GPUEB_PTP3_HBVC_VOLT__detail", "ST0_Vt,ST1_Vt,ST3_Vt,ST4_Vt,ST5_Vt,ST6_Vt,TOP_Vt";
			node-47 = "GPUEB_POWER_STATE", "power_state";
			node-48 = "GPUEB_OPP", "pow_restore,desire_sys,desire_opp,virtual_min,cur";
		};
	};

	sleep@1c004000 {
		compatible = "mediatek,sleep";
		reg = <0 0x1c004000 0 0xa000>;
		interrupts = <GIC_SPI 797 IRQ_TYPE_LEVEL_HIGH 0>;
	};

	mtk_lpm: mtk-lpm {
		compatible = "mediatek,mtk-lpm";
		#address-cells = <2>;
		#size-cells = <2>;
		ranges;
		lpm-kernel-suspend = <0>;
		suspend-method = "disable";
		common-sodi = <0>;

		logger-enable-states = "mcusysoff_l", "mcusysoff_m", "mcusysoff_b", "system_vcore";

		irq-remain = <&edge_keypad>;

		resource-ctrl = <&bus26m &infra &syspll>,
				<&dram_s0 &dram_s1 &spm_emi>,
				<&spm_pmic &spm_vcore>;
		constraints = <&rc_vcore &rc_bus26m &rc_syspll>;
		cg-shift = <0>; // cg blocking index
		pll-shift = <0>; // pll blocking index

		mcusys-cnt-chk = <0>;

		hwreq = "hw_cg", "peri_req";

		cpupm_sysram: cpupm-sysram@11b000 {
			compatible = "mediatek,cpupm-sysram";
			reg = <0 0x0011b000 0 0x500>;
		};

		mcusys_ctrl: mcusys-ctrl@c040000 {
			compatible = "mediatek,mcusys-ctrl";
			reg = <0 0x0c040000 0 0x1000>;
		};

		lpm_sysram: lpm-sysram@11b500 {
			compatible = "mediatek,lpm-sysram";
			reg = <0 0x0011b500 0 0x300>;
		};

		irq-remain-list {
			edge_keypad: edge-keypad {
				target = <&keypad>;
				value = <1 0 0 0x04>;
			};
		};

		resource-ctrl-list {
			bus26m: bus26m {
				id = <0x00000000>;
				value = <1>;
			};
			infra: infra {
				id = <0x00000001>;
				value = <1>;
			};
			syspll: syspll {
				id = <0x00000002>;
				value = <1>;
			};
			dram_s0: dram-s0 {
				id = <0x00000003>;
				value = <1>;
			};
			dram_s1: dram-s1 {
				id = <0x00000004>;
				value = <1>;
			};
			spm_vcore: spm-vcore {
				id = <0x00000005>;
				value = <1>;
			};
			spm_emi: spm-emi {
				id = <0x00000006>;
				value = <1>;
			};
			spm_pmic: spm-pmic {
				id = <0x00000007>;
				value = <1>;
			};
		};
		constraint-list {
			rc_syspll: rc-syspll {
				rc-name = "syspll";
				id = <0x00000002>;
				value = <1>;
				cond-info = <1>;
			};
			rc_bus26m: rc-bus26m {
				rc-name = "bus26m";
				id = <0x00000001>;
				value = <0>;
				cond-info = <1>;
			};
			rc_vcore: rc-vcore {
				rc-name = "vcore";
				id = <0x00000000>;
				value = <0>;
				cond-info = <1>;
			};
		};

	};

	nfc:nfc {
	};

	rt-pd-manager {
		compatible = "mediatek,rt-pd-manager";
		nr-port = <1>;
		//en-wd0-port0;
	};

	pd_adapter: pd-adapter {
		compatible = "mediatek,pd_adapter";
		nr-port = <1>;
		force-cv;
		adapter-name = "pd_adapter";
	};

	mtk_ctd: mtk-ctd {
		compatible = "mediatek,mtk_ctd";
		nr-port = <1>;
		chg-name-port0 = "primary_chg";
		bc12-sel-port0 = <MTK_CTD_BY_SUBPMIC>;
		bc12-psy-port0 = <&mt6379_chg>;
	};

	ufcs_adapter: ufcs-adapter {
		compatible = "mediatek,ufcs-adapter";
		status = "okay";
	};

	subpmic_pmu_eint: subpmic-pmu-eint {

	};

	odm: odm {
		compatible = "simple-bus";
		/* reserved for overlay by odm */
	};

	rt5133_eint: rt5133-eint {
	};

	rt5133_gpio1: rt5133-gpio1 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio1";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 0 0x0>;
	};

	rt5133_gpio2: rt5133-gpio2 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio2";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 1 0x0>;
	};

	rt5133_gpio3: rt5133-gpio3 {
		compatible = "regulator-fixed";
		regulator-name = "rt5133-gpio3";
		regulator-min-microvolt = <2800000>;
		regulator-max-microvolt = <2800000>;
		vin-supply = <&rt5133_ldo1>;
		enable-active-high;
		gpio = <&rt5133 2 0x0>;
	};

	mgm: mgm {
		compatible = "arm,physical-memory-group-manager";
	};

	ged: ged {
		compatible = "mediatek,ged";
		gpufreq-supply = <&gpufreq>;
	};

	gpufreq_wrapper: gpufreq-wrapper {
		compatible = "mediatek,gpufreq_wrapper";
		gpufreq-version = <2>;
		dual-buck = <1>;
		gpueb-support = <1>;
		gpufreq-bringup = <0>;
	};

	pextp0cfg_ao_clk: syscon@169b0000 {
		compatible = "mediatek,mt6991-pextp0cfg_ao", "syscon", "simple-mfd";
		reg = <0 0x169b0000 0 0x1000>;
		#clock-cells = <1>;

		pextp0ao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* 0: PCIe0 MAC reset */
				0x8  0 0xc  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: PCIe0 PHY reset */
				0x8  1 0xc  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	pextp1cfg_ao_clk: syscon@169e0000 {
		compatible = "mediatek,mt6991-pextp1cfg_ao", "syscon", "simple-mfd";
		reg = <0 0x169e0000 0 0x1000>;
		#clock-cells = <1>;

		pextp1ao_rst: reset-controller {
			compatible = "ti,syscon-reset";
			#reset-cells = <1>;

			ti,reset-bits = <
				/* 0: PCIe1 MAC reset */
				0x8  0 0xc  0 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 1: PCIe1 PHY reset */
				0x8  1 0xc  1 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 2: PCIe2 MAC reset */
				0x8  8 0xc  8 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				/* 3: PCIe2 PHY reset */
				0x8  9 0xc  9 0 0
				(ASSERT_SET | DEASSERT_SET | STATUS_NONE)
				>;
		};
	};

	mtk_leds: mtk-leds {
		backlight {
			label = "lcd-backlight";
			max-brightness = <2047>;
			min-brightness = <4>;
			max-hw-brightness = <2047>;
		};
	};

	gpio_keys: gpio-keys {
		compatible = "gpio-keys";
		status = "okay";
		pinctrl-names = "default";
		pinctrl-0 = <&key_gpio_default>;
		volumedown {
			label = "Volume_Down";
			linux,code = <114>;
			linux,input-type = <1>;
			gpios = <&pio 60 1>;
			wakeup-source;
			debounce-interval = <30>;
		};
	};

	connv3: connv3 {
		compatible = "mediatek,mt6991-connv3";
		/* BT, WIFI, GPS, FM */
		radio-support = "wifi", "bt", "md";
		/* radio-off-mode: 0 means turn off pmic when all radio off */
		radio-off-mode = <0>;
		co-clock = <0>;
		ext-32k-ticks = <32500>;
		pinctrl-names = "connsys-pin-pmic-en-default",
			"connsys-pin-pmic-en-set",
			"connsys-pin-pmic-en-clr",
			"connsys-pin-pmic-faultb-default",
			"connsys-pin-pmic-faultb-enable",
			"connsys-combo-gpio-init",
			"connsys-combo-gpio-pre-on",
			"connsys-combo-gpio-on",
			"connsys-pin-dfd-init",
			"connsys-pin-dfd-trigger",
			"connsys-pin-dfd-release",
			"connsys-pin-por-reset-trigger",
			"connsys-pin-por-reset-done";
		pinctrl-0 = <&connsys_pin_pmic_en_default>;
		pinctrl-1 = <&connsys_pin_pmic_en_set>;
		pinctrl-2 = <&connsys_pin_pmic_en_clr>;
		pinctrl-3 = <&connsys_pin_pmic_faultb_default>;
		pinctrl-4 = <&connsys_pin_pmic_faultb_enable>;
		pinctrl-5 = <&connsys_combo_gpio_init>;
		pinctrl-6 = <&connsys_combo_gpio_pre_on>;
		pinctrl-7 = <&connsys_combo_gpio_on>;
		pinctrl-8 = <&connsys_pin_dfd_init>;
		pinctrl-9 = <&connsys_pin_dfd_trigger>;
		pinctrl-10 = <&connsys_pin_dfd_release>;
		pinctrl-11 = <&connsys_pin_por_reset_trigger>;
		pinctrl-12 = <&connsys_pin_por_reset_done>;
		interrupt-parent = <&pio>;
		interrupts = <245 IRQ_TYPE_EDGE_FALLING>;
	};

	ise_lpm: ise-lpm {
		 compatible = "mediatek,ise-lpm";
		 ise-wakelock = <1>;
		 ise-lpm-freerun = <0>;
	};

	ise_trusty: ise-trusty {
		#size-cells = <0x02>;
		#address-cells = <0x02>;
		ranges;
		compatible = "android,ise-trusty-smc-v1";
		mediatek,real-drv = <0>;

		ise-log {
			compatible = "android,ise-trusty-log-v1";
		};

		ise-virtio@10001000 {
			compatible = "android,ise-trusty-virtio-v1";
			reg = <0 0x10001000 0 0x1000>;
			interrupts = <GIC_SPI 929 IRQ_TYPE_LEVEL_HIGH 0>;
			apmcu-offset = <0x000>;
			apmcu-ack = <0x10000>;
		};
	};

	disp_ssc0_smi_2x1_sub_comm: disp-ssc0-smi-2x1-sub-comm@30a30000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30a30000 0 0x1000>;
		mediatek,common-id = <3>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	disp_ssc1_smi_2x1_sub_comm: disp-ssc1-smi-2x1-sub-comm@30a31000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30a31000 0 0x1000>;
		mediatek,common-id = <4>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mdp_ssc4_smi_2x1_sub_comm: mdp-ssc4-smi-2x1-sub-comm@30a32000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30a32000 0 0x1000>;
		mediatek,common-id = <5>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mdp_ssc5_smi_2x1_sub_comm: mdp-ssc5-smi-2x1-sub-comm@30a33000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30a33000 0 0x1000>;
		mediatek,common-id = <6>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mmsram_smi_2x1_sub_comm3: mmsram-smi-2x1-sub-comm3@30023000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30023000 0 0x1000>;
		mediatek,common-id = <7>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	mmsram_smi_2x1_sub_comm4: mmsram-smi-2x1-sub-comm4@30024000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x30024000 0 0x1000>;
		mediatek,common-id = <8>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
		skip-rpm-cb;
		mediatek,vcp-supply = <&vcp>;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_disp_common: smi-disp-comm@30020000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x30020000 0 0x1000>;
		mediatek,smi-supply = <&disp_ssc0_smi_2x1_sub_comm 0 &disp_ssc1_smi_2x1_sub_comm 0>;
		mediatek,common-id = <0>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_mdp_common: smi-mdp-comm@30021000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x30021000 0 0x1000>;
		mediatek,smi-supply = <&mdp_ssc4_smi_2x1_sub_comm 0 &mdp_ssc5_smi_2x1_sub_comm 0>;
		mediatek,common-id = <1>;
		mmdvfs-dvfsrc-vcore-supply = <&dvfsrc_vcore>;
		operating-points-v2 = <&opp_table_mminfra>;
		smi-common;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_sysram_common: smi-sysram-comm@30022000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon";
		reg = <0 0x30022000 0 0x1000>;
		mediatek,smi-supply = <&mmsram_smi_2x1_sub_comm3 0 &mmsram_smi_2x1_sub_comm4 0>;
		mediatek,common-id = <2>;
		smi-common;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA0>;
		skip-rpm-cb;
		smi-user-id = <MTK_SMI_MMINFRA>;
	};

	smi_disp_dram_sub_comm0: smi-disp-dram-sub-comm0@3e810000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e810000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <9>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML0>;
	};

	smi_disp_dram_sub_comm1: smi-disp-dram-sub-comm1@3e820000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e820000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 1>;
		mediatek,common-id = <10>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_mdp_dram_sub_comm2: smi-mdp-dram-sub-comm2@3e830000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e830000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <11>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_mdp_dram_sub_comm3: smi-mdp-dram-sub-comm3@3e840000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e840000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 1>;
		mediatek,common-id = <12>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_sram_disp_sub_comm0: smi-sram-disp-sub-comm0@3e850000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e850000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <13>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML0>;
	};

	smi_sram_disp_sub_comm1: smi-sram-disp-sub-comm1@3e860000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3e860000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 1>;
		mediatek,common-id = <14>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DISP_VCORE>;
		clocks = <&disp_vdisp_ao_config_clk CLK_MM_V_SMI_SUB_SOMM0_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_larb0: smi-larb0@32a60000 {
		compatible = "mediatek,smi_larb0",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32a60000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <0>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 1 1 0 0 0 0 1 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb1: smi-larb1@32a70000 {
		compatible = "mediatek,smi_larb1",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32a70000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <1>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb20: smi-larb20@32a80000 {
		compatible = "mediatek,smi_larb20",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32a80000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <20>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 0 1 0 0 0 0 0 0 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb21: smi-larb21@32a90000 {
		compatible = "mediatek,smi_larb21",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32a90000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <21>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL0_DORMANT>;
		clocks = <&ovlsys_config_clk CLK_OVL_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb32: smi-larb32@32240000 {
		compatible = "mediatek,smi_larb32",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32240000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <32>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS0_DORMANT>;
		clocks = <&dispsys_config_clk CLK_MM_SMI_SUB_COMM0_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <1 1 1 1 0 0 0 0 1 0>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb33: smi-larb33@32600000 {
		compatible = "mediatek,smi_larb33",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32600000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <33>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_DIS1_DORMANT>;
		clocks = <&dispsys1_config_clk CLK_MM1_SMI_LARB0_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 1 1 1 0 0 0 1 0 0 0 0 0 0 0 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb34: smi-larb34@32e60000 {
		compatible = "mediatek,smi_larb34",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32e60000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <34>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 1 1 0 0 0 0 1 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb35: smi-larb35@32e70000 {
		compatible = "mediatek,smi_larb35",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32e70000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm2 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <35>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 1 0 0 0 0 0 0 1 1 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb36: smi-larb36@32e80000 {
		compatible = "mediatek,smi_larb36",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32e80000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm1 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <36>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 0 1 0 0 0 0 0 0 1 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb37: smi-larb37@32e90000 {
		compatible = "mediatek,smi_larb37",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x32e90000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <37>;
		init-power-on;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_OVL1_DORMANT>;
		clocks = <&ovlsys1_config_clk CLK_OVL1_SMI_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 0 1 0 0 0 0 0 0 0 0 0 0 1>;
		smi-user-id = <MTK_SMI_DISP>;
	};

	smi_larb2: smi-larb2@3e030000 {
		compatible = "mediatek,smi_larb2",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3e030000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_dram_sub_comm0 0 &smi_sram_disp_sub_comm0 0>;
		mediatek,larb-id = <2>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MML0_SHUTDOWN>;
		clocks = <&mdpsys_config_clk CLK_MDP_SMI0_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_MML0>;
	};

	smi_larb3: smi-larb3@3e430000 {
		compatible = "mediatek,smi_larb3",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3e430000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_dram_sub_comm3 0 &smi_sram_disp_sub_comm1 0>;
		mediatek,larb-id = <3>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MML1_SHUTDOWN>;
		clocks = <&mdpsys1_config_clk CLK_MDP1_SMI0_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 1 2 2 2 2 2 2 2 1 2>;
		smi-user-id = <MTK_SMI_DISP MTK_SMI_MML1>;
	};

	smi_larb4: smi-larb4@3602e000 {
		compatible = "mediatek,smi_larb4",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3602e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,larb-id = <4>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE1>;
		skip-busy-check;
		skip-rpm-cb;
		skip-tcms-check;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_VDEC_CORE>;
	};

	smi_larb5: smi-larb5@3600d000 {
		compatible = "mediatek,smi_larb5",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3600d000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,larb-id = <5>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE0>;
		skip-busy-check;
		skip-rpm-cb;
		skip-tcms-check;
		larb-port-real-time-type = <1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_VDEC_CORE MTK_SMI_VDEC_LAT>;
	};

	smi_larb6: smi-larb6@3600e000 {
		compatible = "mediatek,smi_larb6",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3600e000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,larb-id = <6>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VDE0>;
		skip-busy-check;
		skip-rpm-cb;
		skip-tcms-check;
		larb-port-real-time-type = <1 1 1>;
		smi-user-id = <MTK_SMI_VDEC_CORE>;
	};

	smi_disp_venc_sub_comm0: smi-disp-venc-sub-comm0@38070000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x38070000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <15>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		smi-user-id = <MTK_SMI_VENC0 MTK_SMI_JPEGDEC0 MTK_SMI_JPEGENC0>;
	};

	smi_mdp_venc_sub_comm1: smi-mdp-venc-sub-comm1@38870000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x38870000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <16>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		smi-user-id = <MTK_SMI_VENC1 MTK_SMI_JPEGDEC1 MTK_SMI_JEPGENC1
					   MTK_SMI_VENC2>;
	};

	smi_sram_venc_sub_comm: smi-sram-venc-sub-comm@38880000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x38880000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 0>;
		mediatek,common-id = <17>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		smi-user-id = <MTK_SMI_VENC1 MTK_SMI_VENC2>;
	};

	smi_mdp_venc_sub_comm2: smi-mdp-venc-sub-comm2@38c70000 {
		compatible = "mediatek,mt6991-smi-common",
			"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x38c70000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0>;
		mediatek,common-id = <18>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
		clocks = <&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		smi-user-id = <MTK_SMI_VENC2>;
	};

	smi_larb7: smi-larb7@38010000 {
		compatible = "mediatek,smi_larb7",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38010000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_venc_sub_comm0 0 &smi_sysram_common 0>;
		mediatek,larb-id = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC0 MTK_SMI_JPEGDEC0 MTK_SMI_JPEGENC0>;
	};

	smi_larb8: smi-larb8@38810000 {
		compatible = "mediatek,smi_larb8",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38810000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0 &smi_sram_venc_sub_comm 0>;
		mediatek,larb-id = <8>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC1 MTK_SMI_JPEGDEC1 MTK_SMI_JEPGENC1>;
	};

	smi_larb24: smi-larb24@38c10000 {
		compatible = "mediatek,smi_larb24",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38c10000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm2 0 &smi_sram_venc_sub_comm 0>;
		mediatek,larb-id = <24>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
		clocks = <&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC2>;
	};

	smi_larb41: smi-larb41@38090000 {
		compatible = "mediatek,smi_larb41",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38090000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_venc_sub_comm0 0>;
		mediatek,larb-id = <41>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN0>;
		clocks = <&venc_gcon_clk CLK_VEN1_CKE0_LARB_SMI>,
			<&venc_gcon_clk CLK_VEN1_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC0>;
	};

	smi_larb42: smi-larb42@38890000 {
		compatible = "mediatek,smi_larb42",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38890000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm1 0>;
		mediatek,larb-id = <42>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN1>;
		clocks = <&venc_gcon_core1_clk CLK_VEN2_CKE0_LARB_SMI>,
			<&venc_gcon_core1_clk CLK_VEN2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC1>;
	};

	smi_larb47: smi-larb47@38c90000 {
		compatible = "mediatek,smi_larb47",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x38c90000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_venc_sub_comm2 0>;
		mediatek,larb-id = <47>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_VEN2>;
		clocks = <&venc_gcon_core2_clk CLK_VEN_C2_CKE0_LARB_SMI>,
			<&venc_gcon_core2_clk CLK_VEN_C2_CKE1_VENC_SMI>;
		clock-names = "apb", "smi";
		skip-busy-check;
		larb-port-real-time-type = <3 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 1 1 1 3 3 3 3 3 3 3 3 1 1 1 1 3>;
		smi-user-id = <MTK_SMI_VENC2>;
	};

	smi_img_vcore_sub_comm0: smi-img-vcore-sub-comm0@34781000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34781000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <19>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_VCORE>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_SMI>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		smi-user-id = <MTK_SMI_IMG_WPE_EIS MTK_SMI_IMG_TRAW MTK_SMI_IMG_DIP MTK_SMI_IMG_AOV MTK_SMI_IMG_FW>;
	};

	smi_img_vcore_sub_comm1: smi-img-vcore-sub-comm1@34782000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34782000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <20>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_VCORE>;
		clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_SMI>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0";
		smi-user-id = <MTK_SMI_IMG_FW MTK_SMI_IMG_DIP MTK_SMI_IMG_WPE_TNR MTK_SMI_IMG_WPE_LITE>;
	};

	smi_img_sub_comm0: smi-img-sub-comm0@34002000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34002000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <21>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON0_SMI>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>;
		clock-names = "apb", "smi";
		smi-user-id = <MTK_SMI_IMG_WPE_EIS MTK_SMI_IMG_DIP MTK_SMI_IMG_TRAW>;
	};

	smi_img_sub_comm3: smi-img-sub-comm3@34009000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34009000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm0 0>;
		mediatek,common-id = <22>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON3_SMI>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>;
		clock-names = "apb", "smi";
		smi-user-id = <MTK_SMI_IMG_AOV MTK_SMI_IMG_FW MTK_SMI_IMG_DIP MTK_SMI_IMG_TRAW>;
	};

	smi_img_sub_comm2: smi-img-sub-comm2@34008000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34008000 0 0x1000>;
		mediatek,smi-supply = <&smi_sysram_common 0>;
		mediatek,common-id = <25>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON2_SMI>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>;
		clock-names = "apb", "smi";
		smi-user-id = <MTK_SMI_IMG_AOV MTK_SMI_IMG_FW>;
	};

	smi_img_sub_comm1: smi-img-sub-comm1@34003000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x34003000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <23>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON1_SMI>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>;
		clock-names = "apb", "smi";
		smi-user-id = <MTK_SMI_IMG_FW MTK_SMI_IMG_DIP MTK_SMI_IMG_WPE_TNR>;
	};

	smi_img_sub_comm4: smi-img-sub-comm4@3400a000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3400a000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_vcore_sub_comm1 0>;
		mediatek,common-id = <24>;
		master-ostd-bits = <7>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_SUB_COMMON4_SMI>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>;
		clock-names = "apb", "smi";
		smi-user-id = <MTK_SMI_IMG_FW MTK_SMI_IMG_DIP MTK_SMI_IMG_WPE_LITE>;
	};

	smi_larb9: smi-larb9@34001000 {
		compatible = "mediatek,smi_larb9",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34001000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <9>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
			<&imgsys_main_clk CLK_IMG_LARB9_SMI>;
		clock-names = "apb", "smi";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_FW>;
	};

	smi_larb10: smi-larb10@34120000 {
		compatible = "mediatek,smi_larb10",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34120000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <10>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_DIP>;
		clocks = <&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_DIP>;
	};

	smi_larb11: smi-larb11@34230000 {
		compatible = "mediatek,smi_larb11",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34230000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <11>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_EIS>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0_CAMERA_P2>,
			<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_WPE_EIS>;
	};

	smi_larb22: smi-larb22@34530000 {
		compatible = "mediatek,smi_larb22",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34530000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <22>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_TNR>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0_CAMERA_P2>,
			<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_WPE_TNR>;
	};

	smi_larb23: smi-larb23@34630000 {
		compatible = "mediatek,smi_larb23",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34630000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <23>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_WPE_LITE>;
		clocks = <&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0_CAMERA_P2>,
			<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_WPE_LITE>;
	};

	smi_larb12: smi-larb12@34320000 {
		compatible = "mediatek,smi_larb12",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34320000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm2 0 &smi_img_sub_comm3 0>;
		mediatek,larb-id = <12>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks = <&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_FDVT_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_LARB12_SMI>;
		clock-names = "apb", "smi", "gals0";
		larb-port-real-time-type = <1 1 1>;
		smi-user-id = <MTK_SMI_IMG_AOV MTK_SMI_IMG_FW>;
	};

	smi_larb15: smi-larb15@34140000 {
		compatible = "mediatek,smi_larb15",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34140000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0>;
		mediatek,larb-id = <15>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_DIP>;
		clocks = <&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_SMI>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
			<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_DIP>;
	};

	smi_larb18: smi-larb18@34006000 {
		compatible = "mediatek,smi_larb18",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34006000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm1 0 &smi_img_sub_comm2 0>;
		mediatek,larb-id = <18>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_MAIN>;
		clocks =  <&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADL_LARB_SMI>;
		clock-names = "apb", "smi";
		larb-port-real-time-type = <1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_FW>;
	};

	smi_larb28: smi-larb28@34720000 {
		compatible = "mediatek,smi_larb28",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34720000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm0 0>;
		mediatek,larb-id = <28>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_TRAW>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
			<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_TRAW>;
	};

	smi_larb38: smi-larb38@34190000 {
		compatible = "mediatek,smi_larb38",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34190000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0>;
		mediatek,larb-id = <38>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_DIP>;
		clocks = <&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2>,
			<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_DIP>;
	};

	smi_larb39: smi-larb39@34180000 {
		compatible = "mediatek,smi_larb39",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34180000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm4 0>;
		mediatek,larb-id = <39>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_DIP>;
		clocks = <&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
		<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
		 <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2>,
		 <&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_SMI>,
		 <&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
		 <&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2>;
		clock-names = "apb", "smi", "gals0", "gals1", "gals2", "gals3";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_DIP>;
	};

	smi_larb40: smi-larb40@34730000 {
		compatible = "mediatek,smi_larb40",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x34730000 0 0x1000>;
		mediatek,smi-supply = <&smi_img_sub_comm3 0>;
		mediatek,larb-id = <40>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_ISP_TRAW>;
		clocks = <&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
		<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
		<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
		<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_TRAW>;
	};

	smi_cam_sub_comm0: smi-cam-sub-comm0@3a005000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3a005000 0 0x1000>;
		mediatek,smi-supply = <&smi_disp_common 0>;
		mediatek,common-id = <26>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_DPE>,
			<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_SUB_COMMON_DCM_DIS_SMI>;
		clock-names = "apb", "smi", "gals0", "gals1";
		smi-user-id = <MTK_SMI_CAMSV1 MTK_SMI_CAMSV2 MTK_SMI_CAMSV3
					   MTK_SMI_PDA1 MTK_SMI_MRAW1 MTK_SMI_CAM_RAWA
					   MTK_SMI_CAM_RAWC MTK_SMI_CAM_YUVB MTK_SMI_IMG_DPE>;
	};

	smi_cam_sub_comm2: smi-cam-sub-comm2@3a006000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3a006000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <27>;
		power-domains =<&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_SUB_COMMON_DCM_DIS_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_CAMSV2 MTK_SMI_PDA2 MTK_SMI_MRAW2
					   MTK_SMI_CAMSV3 MTK_SMI_CAM_YUVA MTK_SMI_CAM_RAWB
					   MTK_SMI_CAM_YUVC MTK_SMI_CAM_AOV MTK_SMI_CAM_RAW>;
	};

	smi_cam_vcore_sub_comm: smi-cam-vcore-sub-comm@3c804000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3c804000 0 0x1000>;
		mediatek,smi-supply = <&smi_mdp_common 0>;
		mediatek,common-id = <28>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_VCORE>;
		clocks = <&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CAMRAW>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_CAMSV1 MTK_SMI_CCU>;
	};

	smi_ccu_sub_comm1: smi-ccu-sub-comm1@3c803000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3c803000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_sub_comm 0>;
		mediatek,common-id = <30>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
		clocks =  <&ccu_main_clk CLK_CCUSYS_CCU0_CON_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_CCU>;
	};

	smi_ccu_sub_comm0: smi-ccu-sub-comm0@3c802000 {
		compatible = "mediatek,mt6991-smi-common",
		"mediatek,smi-common", "syscon", "mediatek,smi-sub-common";
		reg = <0 0x3c802000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_vcore_sub_comm 0 &smi_ccu_sub_comm1 0>;
		mediatek,common-id = <29>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
		clocks =  <&ccu_main_clk CLK_CCUSYS_CCU0_CON_SMI>;
		clock-names = "apb";
		smi-user-id = <MTK_SMI_CCU>;
	};

	smi_larb13: smi-larb13@3a001000 {
		compatible = "mediatek,smi_larb13",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a001000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <13>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 1 1 0 0>;
		smi-user-id = <MTK_SMI_CAMSV2>;
	};

	smi_larb14: smi-larb14@3a002000 {
		compatible = "mediatek,smi_larb14",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a002000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_vcore_sub_comm 0>;
		mediatek,larb-id = <14>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 1 0 0>;
		smi-user-id = <MTK_SMI_CAMSV1>;
	};

	smi_larb16: smi-larb16@3a010000 {
		compatible = "mediatek,smi_larb16",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a010000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <16>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
		clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_RAWA>;
	};

	smi_larb43: smi-larb43@3a012000 {
		compatible = "mediatek,smi_larb43",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a012000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <43>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
		clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_RAWB>;
	};

	smi_larb44: smi-larb44@3a013000 {
		compatible = "mediatek,smi_larb44",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a013000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <44>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
		clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_RAWC>;
	};

	smi_larb17: smi-larb17@3a011000 {
		compatible = "mediatek,smi_larb17",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a011000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <17>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
		clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_YUVA>;
	};

	smi_larb45: smi-larb45@3a014000 {
		compatible = "mediatek,smi_larb45",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a014000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <45>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
		clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_YUVB>;
	};

	smi_larb46: smi-larb46@3a015000 {
		compatible = "mediatek,smi_larb46",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a015000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <46>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
		clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 2 2 2 2 2 2>;
		smi-user-id = <MTK_SMI_CAM_YUVC>;
	};

	smi_larb19: smi-larb19@3a018000 {
		compatible = "mediatek,smi_larb19",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a018000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <19>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <1 1 1 1 1 1 1 1 1 1 1 1 1>;
		smi-user-id = <MTK_SMI_IMG_DPE>;
	};

	smi_larb25: smi-larb25@3a016000 {
		compatible = "mediatek,smi_larb25",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a016000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0>;
		mediatek,larb-id = <25>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 1 1 1 1 1 1 1 0 0>;
		smi-user-id = <MTK_SMI_PDA1 MTK_SMI_MRAW1>;
	};

	smi_larb26: smi-larb26@3a017000 {
		compatible = "mediatek,smi_larb26",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a017000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0>;
		mediatek,larb-id = <26>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
		clocks = <&camsys_mraw_clk CLK_CAM_MR_LARBX_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 1 1 1 1 1 1 1 0 0>;
		smi-user-id = <MTK_SMI_PDA2 MTK_SMI_MRAW2>;
	};

	smi_larb27: smi-larb27@3a003000 {
		compatible = "mediatek,smi_larb27",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a003000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm2 0 &smi_sysram_common 0>;
		mediatek,larb-id = <27>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB27_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <2 0 2 3 3 0 0 3 3>;
		smi-user-id = <MTK_SMI_CAM_AOV MTK_SMI_CAM_RAW>;
	};

	smi_larb29: smi-larb29@3a004000 {
		compatible = "mediatek,smi_larb29",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3a004000 0 0x1000>;
		mediatek,smi-supply = <&smi_cam_sub_comm0 0 &smi_cam_sub_comm2 0>;
		mediatek,larb-id = <29>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
		clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <0 0 0 0 0 0 0 0 1 1 0 0 0 0>;
		smi-user-id = <MTK_SMI_CAMSV3>;
	};

	smi_larb30: smi-larb30@3c801000 {
		compatible = "mediatek,smi_larb30",
			"mediatek,mt6991-smi-larb", "mediatek,smi-larb";
		reg = <0 0x3c801000 0 0x1000>;
		mediatek,smi-supply = <&smi_ccu_sub_comm0 0>;
		mediatek,larb-id = <30>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_CCU>;
		clocks = <&ccu_main_clk CLK_CCLARB30_CON_SMI>;
		clock-names = "apb";
		larb-port-real-time-type = <1 1 1 1>;
		smi-user-id = <MTK_SMI_CCU>;
	};

	mm_m0_rsi_regs: smi-mm-m0-rsi-regs@30a36000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x30a36000 0 0x1000>;
		mediatek,rsi-id = <0>;
		mediatek,dump-with-comm = <0>;
	};

	mm_m1_rsi_regs: smi-mm-m1-rsi-regs@30a37000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x30a37000 0 0x1000>;
		mediatek,rsi-id = <1>;
		mediatek,dump-with-comm = <0>;
	};

	mdp_m0_rsi_regs: smi-mdp-m0-rsi-regs@30a34000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x30a34000 0 0x1000>;
		mediatek,rsi-id = <2>;
		mediatek,dump-with-comm = <1>;
	};

	mdp_m1_rsi_regs: smi-mdp-m1-rsi-regs@30a35000 {
		compatible = "mediatek,smi-rsi";
		reg = <0 0x30a35000 0 0x1000>;
		mediatek,rsi-id = <3>;
		mediatek,dump-with-comm = <1>;
	};

	smi_dbg: smi-dbg {
		compatible = "mediatek,mtk-smi-dbg";
		mediatek-larb-supply = <&smi_larb0 &smi_larb1 &smi_larb20 &smi_larb21 &smi_larb32
					&smi_larb33 &smi_larb2 &smi_larb3 &smi_larb4 &smi_larb5 &smi_larb6
					&smi_larb7 &smi_larb8 &smi_larb9 &smi_larb10 &smi_larb11
					&smi_larb22 &smi_larb23 &smi_larb24 &smi_larb12 &smi_larb15
					&smi_larb18 &smi_larb28 &smi_larb38 &smi_larb13 &smi_larb14
					&smi_larb16 &smi_larb36 &smi_larb39 &smi_larb37 &smi_larb17
					&smi_larb34 &smi_larb35 &smi_larb19 &smi_larb40 &smi_larb25
					&smi_larb26 &smi_larb27 &smi_larb29 &smi_larb30 &smi_larb41
					&smi_larb42 &smi_larb43 &smi_larb44 &smi_larb45 &smi_larb46
					&smi_larb47>;
		mediatek-common-supply = <&disp_ssc0_smi_2x1_sub_comm &disp_ssc1_smi_2x1_sub_comm
					&mdp_ssc4_smi_2x1_sub_comm &mdp_ssc5_smi_2x1_sub_comm
					&mmsram_smi_2x1_sub_comm3 &mmsram_smi_2x1_sub_comm4
					&smi_disp_common &smi_mdp_common &smi_sysram_common
					&smi_disp_dram_sub_comm0 &smi_disp_dram_sub_comm1
					&smi_mdp_dram_sub_comm2 &smi_mdp_dram_sub_comm3
					&smi_sram_disp_sub_comm0 &smi_sram_disp_sub_comm1
					&smi_disp_venc_sub_comm0 &smi_mdp_venc_sub_comm1
					&smi_sram_venc_sub_comm &smi_mdp_venc_sub_comm2
					&smi_img_vcore_sub_comm0 &smi_img_vcore_sub_comm1
					&smi_img_sub_comm0 &smi_img_sub_comm3 &smi_img_sub_comm2
					&smi_img_sub_comm1 &smi_img_sub_comm4 &smi_cam_sub_comm0
					&smi_cam_sub_comm2 &smi_cam_vcore_sub_comm
					&smi_ccu_sub_comm1 &smi_ccu_sub_comm0>;
		dbg-version = <2>;
	};

	mminfra_debug: mminfra-debug@30070000 {
		compatible = "mediatek,mminfra-debug";
		reg = <0 0x30070000 0 0x104>;
		power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
		interrupts = <GIC_SPI 479 IRQ_TYPE_LEVEL_HIGH 0>;
		mminfra-bkrs = <0>;
		init-clk-on;
		//mminfra-gals-sel = <5 9 10 14 15 16 17 18 19 28>;
		//bkrs-reg = <0x1e800250>;
		//vlp-base = <0x1c000000>;
		//spm-base = <0x1c001000>;
		//mm-voter-base = <0x1ec45130>;
		//mm-mtcmos-base = <0x1c001ea8>;
		//mm-mtcmos-mask = <0xc0000000>;
		//mminfra-ao-base;
		mmup-gipc-in-set = <0x31bd0028>;
		mediatek,vcp-supply = <&vcp>;
		vcp-gipc;
		no-sleep-pd-cb;
		skip-apsrc;
		mm-no-scmi;
		mm-no-cg-ctrl;
		mm-pwr-ver = <3>;
		mm-cfg-base = <0x30000000 0x30a00000 0x30080000>; /* <mm0 mm1 mm_ao> */
		mm-dbg-out-sel-nr = <35 4 0>;
	};

	mmqos-wrapper {
			compatible = "mediatek,mt6991-mmqos-wrapper";
	};

	mmqos: interconnect {
		compatible = "mediatek,mt6991-mmqos";
		#mtk-interconnect-cells = <1>;
		mediatek,larbs-supply = <&smi_larb0 &smi_larb1 &smi_larb2
					&smi_larb3  &smi_larb4  &smi_larb5 &smi_larb6
					&smi_larb7  &smi_larb8  &smi_larb9 &smi_larb10
					&smi_larb11 &smi_larb12 &smi_larb13 &smi_larb14
					&smi_larb15 &smi_larb16 &smi_larb17 &smi_larb18
					&smi_larb19 &smi_larb20 &smi_larb21 &smi_larb22
					&smi_larb23 &smi_larb24 &smi_larb25 &smi_larb26
					&smi_larb27 &smi_larb28 &smi_larb29 &smi_larb30
					&smi_larb32 &smi_larb33 &smi_larb34 &smi_larb35
					&smi_larb36 &smi_larb37 &smi_larb38 &smi_larb39
					&smi_larb40 &smi_larb41 &smi_larb42 &smi_larb43
					&smi_larb44 &smi_larb45 &smi_larb46 &smi_larb47>;
		mediatek,commons-supply = <&smi_disp_common>, <&smi_mdp_common>;
		mmqos-state = <0x0>;
		mmqos-log-level = <0>;
		clocks = <&cksys_gp2_clk CLK_CK2_MMINFRA_SEL>,
			<&cksys_gp2_clk CLK_CK2_MMINFRA_SEL>;
		clock-names = "mm", "mdp";
		interconnects = <&dvfsrc MT6873_MASTER_MMSYS &dvfsrc MT6873_SLAVE_DDR_EMI>,
				<&dvfsrc MT6873_MASTER_HRT_MMSYS
				&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
		interconnect-names = "icc-bw", "icc-hrt-bw";
	};

	soc {
				compatible = "simple-bus";
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;
		dma-ranges = <0x0 0x0 0x0 0x0 0x10 0x0>;

		lkg: lkg@c2c2310 {
			compatible = "mediatek,mtk-lkg";
			reg = <0 0x0c2c2310 0 0xc00>;
		};

		ccu_rproc: ccu_rproc@3c080000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc";
			reg = <0 0x3c080000 0 0x4000>;
			interrupts = <GIC_SPI 558 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
			power-domains = <&scpsys MT6991_POWER_DOMAIN_CAM_CCU>;
			mediatek,larbs = <&smi_larb30>;
			clocks = <&topckgen_clk CLK_TOP_CAM_SEL_CCU>,
					<&topckgen_clk CLK_TOP_CCUSYS_SEL_CCU>,
					<&topckgen_clk CLK_TOP_CCUTM_SEL_CCU>,
					<&ccu_main_clk CLK_CCU2MM0_GALS_CON_CCU>,
					<&ccu_main_clk CLK_CCU_LARB30_CON_CCU>,
					<&ccu_main_clk CLK_CCU_CCU2INFRA_CON_CCU>,
					<&ccu_main_clk CLK_CCUSYS_CCU0_CON_CCU0>,
					<&ccu_main_clk CLK_CCUSYS_CCU1_CON_CCU1>,
					<&camsys_main_clk CLK_CAM_MAIN_CAM_CCU>,
					<&cam_vcore_clk CLK_CAM_V_MM0_SUBCOMM_CCU>;
			clock-names = "TOP_CAM",
					"VLP_CCUSYS",
					"VLP_CCUTM",
					"CCU2MM0_GALS",
					"CCU_LARB",
					"CCU_INFRA",
					"CCUSYS_CCU0",
					"CCUSYS_CCU1",
					"CAM_CG",
					"CAM_VCORE_CG";
#endif
			mediatek,ccu_rproc1 = <&ccu_rproc1>;
			// mediatek,cammainpwr = <&ccucammain>;
			mtk,smmu-shared = <&mm_smmu_ccu_inst>;
#if 0
			interconnects =
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P1_CCUO)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P0_CCUI)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
#endif
			secured = "yes";
			ccu_version = <80>;
			ccu_sramSize = <0x00010000>;
			ccu_sramOffset = <0x00040000>;
			ccu_dramSize = <0x00200000>;
			ccu_dramAddr = <0xc0000000>;
			ccu_emiRegion = <20>;
			ccu-sramcon-offset = <0x00000eb0>;
			ccu-resource-offset = <0x000082c>;
			ccu-resource-bits = <0x0b000000>;
			ccu-exch-base = <0x3c0b0000>;
			ccu-cores = <2>;
			compact-ipc = <1>;
		};

		ccu_rproc1: ccu_rproc1@3c180000 {
			#address-cells = <2>;
			#size-cells = <2>;
			compatible = "mediatek,ccu_rproc1";
			reg = <0 0x3c180000 0 0x4000>;
			mtk,smmu-shared = <&mm_smmu_ccu_data_protected>;
#if 0
			interconnects =
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P3_CCUO2)
				&mmqos SLAVE_COMMON(1)>,
			<&mmqos MASTER_LARB_PORT(SMMU_L30_P2_CCUI2)
				&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"ccu_o",
				"ccu_i";
#endif
			ccu-exch-base = <0x3c1b0000>;
			ccu-cores = <2>;
			compact-ipc = <1>;
		};

		performance: performance-controller@c2c0f20 {
			compatible = "mediatek,cpufreq-hw";
			reg = <0 0x0c2c0f20 0 0x120>,
					<0 0x0c2c1040 0 0x120>,
					<0 0x0c2c1160 0 0x120>;
			reg-names = "performance-domain0",
						"performance-domain1",
						"performance-domain2";
			#performance-domain-cells = <1>;
		};

		cpu_mcucfg: mcusys-ao-cfg@c000000 {
			reg = <0 0x0c000000 0 0x10000>; /* 64KB */
		};

		cpu_pll: mcusys-pll1u-top@c030000 {
			reg = <0 0x0c030000 0 0x1000>; /* 4KB */
		};

		csram_sys: csram-sysram@11bc00 {
			reg = <0 0x0011bc00 0 0x1400>; /* 5KB */
		};

		curve_adj: curve-adjust@c2c4430 {
			reg = <0 0x0c2c4430 0 0x420>;
		};

		fhctl: fhctl@10000c00 {

			gpueb-supply = <&gpueb>;
			mcupm-supply = <&mcupm>;
			compatible = "mediatek,mt6991-fhctl";
			reg = <0 0x10000c00 0 0x200>, //AP FHCTL base
				<0 0x10000800 0 0xe00>, //APMIX base

				<0 0x1000cc00 0 0x200>, //AP FHCTL base
				<0 0x1000c800 0 0xe00>, //APMIX base

				<0 0x4b810100 0 0x030>, //GPU0 HP_EN
				<0 0x4b810000 0 0x100>, //GPU APMIX
				<0 0x4b810500 0 0x030>,
				<0 0x4b810400 0 0x100>,
				<0 0x4b810900 0 0x030>,
				<0 0x4b810800 0 0x100>,

				<0 0x0c1e0100 0 0x030>,//mcupm non secure HP_EN
				<0 0x0c1e0000 0 0x100>,//mcupm non secure APMIX
				<0 0x0c1e0500 0 0x030>,
				<0 0x0c1e0400 0 0x100>,
				<0 0x0c1e0900 0 0x030>,
				<0 0x0c1e0800 0 0x100>,
				<0 0x0c1e0d00 0 0x030>,
				<0 0x0c1e0c00 0 0x100>,
				<0 0x0c1e4100 0 0x030>,
				<0 0x0c1e4000 0 0x100>;


			map0 {
				domain = "top0"; //PLL_GP1
				method = "fhctl-ap";
				mainpll {
					fh-id = <0>;
					perms = <0x1e>;
				};
				msdcpll {
					fh-id = <1>;
					perms = <0x1e>;
				};
				adsppll {
					fh-id = <2>;
					perms = <0x1e>;
				};
				net1pll {
					fh-id = <5>;
					perms = <0x1e>;
				};
				sgmiipll {
					fh-id = <6>;
					perms = <0x1e>;
				};

			};

			map1 {
				domain = "top1"; //PLL_GP2
				method = "fhctl-ap";
				mainpll2 {
					fh-id = <0>;
					perms = <0x1e>;
				};
				mmpll2 {
					fh-id = <1>;
					perms = <0x1e>;
				};
				tvdpll1 {
					fh-id = <3>;
					perms = <0x1e>;
				};
				tvdpll2 {
					fh-id = <4>;
					perms = <0x1e>;
				};
				tvdpll3 {
					fh-id = <5>;
					perms = <0x1e>;
				};
			};

			map3 {
				domain = "gpu0";
				method = "fhctl-gpueb";
				mfgpll {
					fh-id = <0>;
				};
			};

			map4 {
				domain = "gpu1";
				method = "fhctl-gpueb";
				mfgpll-sc0 {
					fh-id = <0>;
				};
			};

			map5 {
				domain = "gpu2";
				method = "fhctl-gpueb";
				mfgpll-sc1 {
					fh-id = <0>;
				};
			};

			map6 {
				domain = "mcu0";
				method = "fhctl-mcupm";
				ccipll {
					fh-id = <0>;
				};
			};
			map7 {
				domain = "mcu1";
				method = "fhctl-mcupm";
				armpll-ll {
					fh-id = <0>;
				};
			};
			map8 {
				domain = "mcu2";
				method = "fhctl-mcupm";
				armpll-bl {
					fh-id = <0>;
				};
			};
			map9 {
				domain = "mcu3";
				method = "fhctl-mcupm";
				armpll-b {
					fh-id = <0>;
				};
			};
			map10 {
				domain = "mcu4";
				method = "fhctl-mcupm";
				ptppll {
					fh-id = <0>;
				};
			};

		};

		gpio: gpio@1002d000 {
			compatible = "mediatek,gpio";
			reg = <0 0x1002d000 0 0x1000>;
		};

		pio: pinctrl@1002d000 {
			compatible = "mediatek,mt6991-pinctrl";
			reg = <0 0x1002d000 0 0x1000>,
				<0 0x12000000 0 0x1000>,
				<0 0x12020000 0 0x1000>,
				<0 0x12040000 0 0x1000>,
				<0 0x12060000 0 0x1000>,
				<0 0x12820000 0 0x1000>,
				<0 0x12840000 0 0x1000>,
				<0 0x12860000 0 0x1000>,
				<0 0x13000000 0 0x1000>,
				<0 0x13020000 0 0x1000>,
				<0 0x13040000 0 0x1000>,
				<0 0x130f0000 0 0x1000>,
				<0 0x13110000 0 0x1000>,
				<0 0x13800000 0 0x1000>,
				<0 0x13820000 0 0x1000>,
				<0 0x13860000 0 0x1000>;
			reg-names = "gpio",
				"iocfg_rt",
				"iocfg_rm1",
				"iocfg_rm2",
				"iocfg_rb",
				"iocfg_bm1",
				"iocfg_bm2",
				"iocfg_bm3",
				"iocfg_lt",
				"iocfg_lm1",
				"iocfg_lm2",
				"iocfg_lb1",
				"iocfg_lb2",
				"iocfg_tm1",
				"iocfg_tm2",
				"iocfg_tm3";
			gpio-controller;
			#gpio-cells = <2>;
			gpio-ranges = <&pio 0 0 271>;
			interrupt-controller;
			#interrupt-cells = <2>;
			mediatek,eint = <&eint>;
		};

		dcm: dcm@c1b0000 {
			compatible = "mediatek,mt6991-dcm";
			reg = <0 0xc1b0000 0 0x410>,
				<0 0x10156000 0 0x10>,
				<0 0x14012000 0 0x10>,
				<0 0x14032000 0 0x10>,
				<0 0x14124000 0 0x30>,
				<0 0x16610000 0 0x40>,
				<0 0x1c030000 0 0x60>;
			reg-names = "mcusys_par_wrap",
				"bcrm_apinfra_io_ctrl_ao",
				"bcrm_apinfra_io_noc_ao",
				"bcrm_apinfra_mem_intf_noc_ao",
				"bcrm_apinfra_mem_ctrl_ao",
				"peri_ao_bcrm",
				"vlp_ao_bcrm";
		};

		dfd_soc: dfd-soc {
			compatible = "mediatek,dfd_soc";
			enabled = <1>;
			dfd-timeout = <0x1000>;
			dfd-timeout-debug = <0x1000>;
			buf-length = <0xe00000>;
			buf-length-debug = <0x1c00000>;
			buf-addr-align = <0x400000>;
			buf-addr-max = <0xffffffff>;
		};

		mtkfb: mtkfb@0 {
			compatible = "mediatek,mtkfb";
		};

		dramc: dramc@10230000 {
			compatible = "mediatek,mt6991-dramc",
					"mediatek,common-dramc";
			reg = <0 0x10230000 0 0x2000>, /* DRAMC AO CHA */
				<0 0x10240000 0 0x2000>, /* DRAMC AO CHB */
				<0 0x10250000 0 0x2000>, /* DRAMC AO CHC */
				<0 0x10260000 0 0x2000>, /* DRAMC AO CHD */
				<0 0x10234000 0 0x1000>, /* DRAMC NAO CHA */
				<0 0x10244000 0 0x1000>, /* DRAMC NAO CHB */
				<0 0x10254000 0 0x1000>, /* DRAMC NAO CHC */
				<0 0x10264000 0 0x1000>, /* DRAMC NAO CHD */
				<0 0x10238000 0 0x2000>, /* DDRPHY AO CHA */
				<0 0x10248000 0 0x2000>, /* DDRPHY AO CHB */
				<0 0x10258000 0 0x2000>, /* DDRPHY AO CHC */
				<0 0x10268000 0 0x2000>, /* DDRPHY AO CHD */
				<0 0x10236000 0 0x2000>, /* DDRPHY NAO CHA */
				<0 0x10246000 0 0x2000>, /* DDRPHY NAO CHB */
				<0 0x10256000 0 0x2000>, /* DDRPHY NAO CHC */
				<0 0x10266000 0 0x2000>, /* DDRPHY NAO CHD */
				<0 0x10006000 0 0x1000>; /* SLEEP BASE */
			mr4-version = <0>;
			mr4-rg = <0x0090 0x0000ffff 0>;
			fmeter-version = <3>;
			use-real-freq = <1>;
			crystal-freq = <26>;
			pll-id = <0x0e98 0x02000000 25>;
			shu-lv = <0x0e98 0x0000c000 14>;
			shu-of = <0x700>;
			sdmpcw = <0x0908 0x0007fff8 3>,
					<0x0928 0x0007fff8 3>;
			posdiv = <0x090c 0x00003800 11>,
					<0x092c 0x00003800 11>;
			fbksel = <0x0910 0x00000040 6>,
					<0x0910 0x00000040 6>;
			dqsopen = <0x0d94 0x04000000 26>,
					<0x0d94 0x04000000 26>;
			async-ca = <0x0d08 0x00000001 0>,
					<0x0d08 0x00000001 0>;
			dq-ser-mode = <0x0dc4 0x00000018 3>,
					<0x0dc4 0x00000018 3>;
			fmeter-v3-update = <1>;
		};

		emichn: emichn@10235000 {
			compatible = "mediatek,common-emichn";
			reg = <0 0x10235000 0 0x1000>,
				<0 0x10245000 0 0x1000>,
				<0 0x10255000 0 0x1000>,
				<0 0x10265000 0 0x1000>;
		};

		emicen: emicen@10469000 {
			compatible = "mediatek,mt6877-emicen";
			reg = <0 0x10469000 0 0x1000>,
				<0 0x10569000 0 0x1000>;
			mediatek,emi-reg = <&emichn>;
		};
		emiisu {
			compatible = "mediatek,common-emiisu";
			ctrl-intf = <1>;
		};

		emimpu: emimpu@10226000 {
			compatible = "mediatek,common-emimpu";
			reg = <0 0x10468000 0 0x1000>,
				  <0 0x10568000 0 0x1000>;
			mediatek,emi-reg = <&emicen>;
			interrupts = <GIC_SPI 858 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0x1f0 0x1f8 0x1fc>;
			clear = <0x1f0 0x80000000 1>,
				<0x160 0xffffffff 16>,
				<0x200 0x00000003 16>;
			clear-md = <0x1fc 0x80000000 1>;
			smc-clear = <1>;
		};

		emi-fake-eng@1026c000 {
			compatible = "mediatek,emi-fake-engine";
			reg = <0 0x1064a000 0 0x1000>,   /* FAKE_ENG_0 */
					<0 0x10649000 0 0x1000>, /* FAKE_ENG_1 */
					<0 0x1064c000 0 0x1000>, /* FAKE_ENG_2 */
					<0 0x1064b000 0 0x1000>; /* FAKE_ENG_3 */
			mediatek,emi-reg = <&emicen>;
			pre-setting {
				setting1 {
					reg-name = "MEM_IDLE_BIT_EN_1";
					addr = <0x10646204>;
					mask-value = <0xf000000>;
					set-value = <0x0>;
				};
				setting2 {
					reg-name = "DRAMC_IDLE_BIT_EN_0";
					addr = <0x10646240>;
					mask-value = <0xf000000>;
					set-value = <0x0>;
				};
			};
		};

		emislb: emislb@1046e000 {
			compatible = "mediatek,common-emislb";
			reg = <0 0x1046e000 0 0x1000>,
				  <0 0x1056e000 0 0x1000>;
			interrupts = <GIC_SPI 853 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xd14 0xd18 0xd1c 0xd20 0xd24 0xd60 0xd64 0xd68 0xd6c>;
			clear = <0x540 0x1 1>,
				<0x540 0x0 1>;
			mpu-base-clear = <1>;
		};

		slc-parity@1046e000 {
			compatible = "mediatek,common-slc-parity";
			reg = <0 0x1046e000 0 0x1000>,
				<0 0x1056e000 0 0x1000>;
			interrupts = <GIC_SPI 852 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xd80 0xc04 0xd70>;
			port-num = <10>;
			cs-num = <2>;
			chn-num = <2>;
			clear = <0x014>;
		};

		ktf-emislc-test {
			compatible = "mediatek,ktf-emislc-test";
		};

		nsmpu: nsmpu@1046f000 {
			compatible = "mediatek,smpu";
			name = "nsmpu";
			reg = <0 0x1046f000 0 0x1000>;
			interrupts = <GIC_SPI 371 IRQ_TYPE_LEVEL_HIGH 0>;
			sr-cnt = <63>;
			aid-cnt = <256>;
			aid-num-per-set = <32>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			mask = <0xe00 0x2 1>,
				<0xe80 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			mediatek,slc-b-mode;
		};
		ssmpu: ssmpu@1056f000{
			compatible = "mediatek,smpu";
			name = "ssmpu";
			reg = <0 0x1056f000 0 0x1000>;
			interrupts = <GIC_SPI 373 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xe00 0xe08 0xe0c 0xe10 0xe14 0xe18 0xe1c 0xe20 0xe28
				0xe80 0xe88 0xe8c 0xe90 0xe94 0xe98 0xe9c 0xea0 0xea8>;
			clear = <0xe00 0x1 1>,
				<0xe00 0x0 1>,
				<0xe80 0x1 1>,
				<0xe80 0x0 1>;
			mask = <0xe00 0x2 1>,
				<0xe80 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x0 0x2 0x9 0x2>;
			bypass = <0xe1c 0xe9c 0xe28 0xea8>;
			bypass-axi = <0x6 0xff80 0x4000 0x7 0xff01 0x4001>;
			bypass-wce = <0x5 0xf3 0x7 0x16>;
			mediatek,slc-b-mode;
		};
		nkp: nkp@1046f000 {
			compatible = "mediatek,smpu";
			name = "nkp";
			reg = <0 0x1046f000 0 0x1000>;
			interrupts = <GIC_SPI 372 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			mask = <0x410 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
			mediatek,slc-b-mode;
		};
		skp: skp@1056f000 {
			compatible = "mediatek,smpu";
			name = "skp";
			reg = <0 0x1056f000 0 0x1000>;
			interrupts = <GIC_SPI 374 IRQ_TYPE_LEVEL_HIGH 0>;
			dump = <0xc00 0xc04 0xc10 0xc14>;
			clear = <0x410 0x1 1>,
				<0x410 0x0 1>;
			mask = <0x410 0x2 1>,
				<0xe40 0x2 1>,
				<0xec0 0x2 1>;
			clear-md = <0xe40 0x1 1>,
				   <0xe40 0x0 1>,
				   <0xec0 0x1 1>,
				   <0xec0 0x0 1>;
			vio-info = <0x1 0xf 0x3 0xf>;
			mediatek,slc-b-mode;
		};

		eint: apirq@12080000 {
			compatible = "mediatek,mt6983-eint";
			reg = <0 0x12080000 0 0x1000>,
				<0 0x12880000 0 0x1000>,
				<0 0x13080000 0 0x1000>,
				<0 0x13880000 0 0x1000>,
				<0 0x1c54a000 0 0x1000>;
			reg-name = "eint-e", "eint-s", "eint-w", "eint-n", "eint-c";
			interrupts = <GIC_SPI 396 IRQ_TYPE_LEVEL_HIGH 0>;
			mediatek,instance-num = <5>;
			mediatek,total-pin-number = <293>;
			mediatek,pins = <0 2 0 1>,<1 2 1 1>,<2 2 16 0>,<3 2 17 0>,
				<4 2 2 1>,<5 2 3 1>,<6 2 4 1>,<7 2 5 1>,
				<8 2 6 1>,<9 2 18 0>,<10 2 7 1>,<11 2 8 1>,
				<12 2 9 1>,<13 1 4 0>,<14 0 0 1>,<15 1 5 0>,
				<16 1 6 0>,<17 1 7 0>,<18 1 8 0>,<19 1 9 0>,
				<20 0 1 1>,<21 0 10 0>,<22 0 11 0>,<23 0 12 0>,
				<24 0 13 0>,<25 0 14 0>,<26 0 15 0>,<27 0 2 1>,
				<28 0 16 0>,<29 0 17 0>,<30 0 18 0>,<31 0 3 1>,
				<32 0 19 0>,<33 0 20 0>,<34 0 21 0>,<35 0 22 0>,
				<36 0 23 0>,<37 0 24 0>,<38 0 25 0>,<39 2 10 1>,
				<40 2 11 1>,<41 2 12 1>,<42 2 13 1>,<43 2 14 1>,
				<44 2 19 0>,<45 2 20 0>,<46 2 21 0>,<47 2 22 0>,
				<48 2 23 0>,<49 2 24 0>,<50 2 25 0>,<51 2 26 0>,
				<60 2 27 0>,<61 2 28 0>,<62 2 29 0>,<63 2 30 0>,
				<64 2 31 0>,<65 2 32 0>,<70 2 33 0>,<71 2 34 0>,
				<72 2 35 0>,<73 2 36 0>,<74 2 37 0>,<79 2 38 0>,
				<80 2 39 0>,<81 2 40 0>,<82 2 41 0>,<83 2 42 0>,
				<84 2 43 0>,<85 2 44 0>,<86 2 45 0>,<87 2 46 0>,
				<88 2 47 0>,<89 2 48 0>,<90 2 49 0>,<91 2 50 0>,
				<92 2 15 1>,<93 2 51 0>,<94 2 52 0>,<95 2 53 0>,
				<96 2 54 0>,<97 2 55 0>,<98 2 56 0>,<103 2 57 0>,
				<106 1 10 0>,<107 1 11 0>,<108 1 12 0>,<109 1 13 0>,
				<110 1 0 1>,<111 1 1 1>,<112 1 2 1>,<113 1 3 1>,
				<114 1 14 0>,<115 1 15 0>,<116 1 16 0>,<117 1 17 0>,
				<118 1 18 0>,<119 1 19 0>,<120 1 20 0>,<121 1 21 0>,
				<122 1 22 0>,<125 1 23 0>,<126 1 24 0>,<127 1 25 0>,
				<128 1 26 0>,<129 1 27 0>,<130 1 28 0>,<137 0 26 0>,
				<138 0 27 0>,<139 0 28 0>,<140 0 29 0>,<141 0 30 0>,
				<142 0 31 0>,<143 0 32 0>,<144 0 33 0>,<145 0 34 0>,
				<146 0 35 0>,<147 0 36 0>,<148 0 4 1>,<149 0 37 0>,
				<150 0 5 1>,<151 0 38 0>,<152 0 39 0>,<153 0 40 0>,
				<154 0 41 0>,<155 0 42 0>,<156 0 43 0>,<157 0 44 0>,
				<158 0 45 0>,<159 0 46 0>,<160 0 47 0>,<161 0 48 0>,
				<162 0 49 0>,<163 0 50 0>,<164 0 51 0>,<165 0 52 0>,
				<166 0 53 0>,<167 0 54 0>,<168 0 55 0>,<169 0 56 0>,
				<170 0 57 0>,<171 0 58 0>,<172 0 6 1>,<173 0 7 1>,
				<174 0 8 1>,<175 0 9 1>,<178 0 59 0>,<179 0 60 0>,
				<180 0 61 0>,<181 0 62 0>,<182 0 63 0>,<183 0 64 0>,
				<184 0 65 0>,<185 0 66 0>,<186 3 6 0>,<187 3 7 0>,
				<192 3 8 0>,<193 3 9 0>,<196 3 10 0>,<197 3 11 0>,
				<204 3 12 0>,<205 3 13 0>,<206 3 14 0>,<207 3 0 1>,
				<208 3 1 1>,<209 3 2 1>,<210 3 15 0>,<211 3 3 1>,
				<212 3 4 1>,<213 3 5 1>,<216 3 16 0>,<217 3 17 0>,
				<218 3 18 0>,<219 3 19 0>,<220 3 20 0>,<221 3 21 0>,
				<222 3 22 0>,<223 3 23 0>,<224 3 24 0>,<225 3 25 0>,
				<226 3 26 0>,<227 3 27 0>,<228 3 28 0>,<229 3 29 0>,
				<241 3 30 0>,<242 3 31 0>,<243 3 32 0>,<245 3 45 0>,
				<251 0 67 0>,<252 0 68 0>,<253 0 69 0>,<254 0 70 0>,
				<255 0 71 0>,<256 0 72 0>,<257 0 73 0>,<258 0 74 0>,
				<259 3 33 0>,<260 3 34 0>,<261 3 35 0>,<262 3 36 0>,
				<263 3 37 0>,<264 3 38 0>,<265 3 39 0>,<266 3 40 0>,
				<267 3 41 0>,<268 3 42 0>,<269 3 43 0>,<270 3 44 0>,
				<271 4 0 0>,<272 4 1 0>,<273 4 2 0>,<274 4 3 0>,
				<275 4 4 0>,<276 4 5 0>,<277 4 6 0>,<278 4 7 0>,
				<279 4 8 0>,<280 4 9 0>,<281 4 10 0>,<282 4 11 0>,
				<283 4 12 0>,<284 4 13 0>,<285 4 14 0>,<286 4 15 0>,
				<287 4 16 0>,<288 4 17 0>,<289 4 18 0>,<290 4 19 0>,
				<291 4 20 0>,<292 4 21 0>;
		};

		apdma: dma-controller@16510000 {
			compatible = "mediatek,mt6985-uart-dma";
			reg = <0 0x16510000 0 0x80>,
				<0 0x16510080 0 0x80>,
				<0 0x16520000 0 0x80>,
				<0 0x16520080 0 0x80>,
				<0 0x16530000 0 0x80>,
				<0 0x16530080 0 0x80>,
				<0 0x16540000 0 0x80>,
				<0 0x16540080 0 0x80>;
			interrupts = <GIC_SPI 299 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 300 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 301 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 778 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 779 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 780 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 781 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 782 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_UART>;
			clock-names = "apdma";
			dma-requests = <8>;
			support-hub = <0xc0>;  /*bit 0~7 to ch 0~7*/
			#dma-cells = <1>;
			wakeup-irq-support = <1>;
		};

		ise_mbox: ise-mbox@18021000 {
			compatible = "mediatek,ise-mbox";
			reg = <0 0x18021000 0 0x1000>;
			mediatek,real-drv = <0>;
		};

		uart0: serial@16000000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x16000000 0 0x1000>;
			interrupts = <GIC_SPI 311 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAO_UART0_BCLK_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 0 &apdma 1>;
			dma-names = "tx", "rx";
			uart-line = <0>;
		};

		uart1: serial@16010000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x16010000 0 0x1000>;
			interrupts = <GIC_SPI 312 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAO_UART1_BCLK_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 2 &apdma 3>;
			dma-names = "tx", "rx";
			uart-line = <1>;
		};

		uart2: serial@16020000 {
			compatible = "mediatek,mt6577-uart";
			reg = <0 0x16020000 0 0x1000>;
			interrupts = <GIC_SPI 313 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&clk26m>, <&pericfg_ao_clk CLK_PERAO_UART2_BCLK_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 4 &apdma 5>;
			dma-names = "tx", "rx";
			uart-line = <2>;
		};

		uart3: serial@16030000 {
			compatible = "mediatek,mt6985-uart";
			reg = <0 0x16030000 0 0x1000>;
			interrupts = <GIC_SPI 314 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 824 IRQ_TYPE_LEVEL_HIGH 0>;    /*uart3 wakeup irq*/
			clocks = <&clk208m>, <&pericfg_ao_clk CLK_PERAO_UART3_BCLK_UART>;
			clock-names = "baud", "bus";
			dmas = <&apdma 6 &apdma 7>;
			dma-names = "tx", "rx";
			peri-clock-con = <0x16640020 0xf 0x8>;    /*UART ClOCK SEL*/
			peri-wakeup = <0x16640050 0x2 0x2 0x1>;   /*reg* mask* val* toggal*/
			peri-wakeup-sta = <0x16640054>;
			peri-reset = <0x16640000>;
			peri-reset-set = <0x16640004 0x400000 0x400000>;	/*reg* mask* val*/
			peri-reset-clr = <0x16640008 0x400000 0x400000>;	/*reg* mask* val*/
			uart-line = <3>;
			hub-baud = <24000000>;
			wakeup-irq-support = <1>;
		};

		spi0: spi0@16110000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x16110000 0 0x100>;
			interrupts = <GIC_SPI 303 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI0_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI0_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi1: spi1@16130000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x16130000 0 0x100>;
			interrupts = <GIC_SPI 304 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI1_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI1_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi2: spi2@16150000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x16150000 0 0x100>;
			interrupts = <GIC_SPI 305 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI2_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI2_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi3: spi3@16170000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <3>, <3>;
			reg = <0 0x16170000 0 0x100>;
			interrupts = <GIC_SPI 306 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI3_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI3_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi4: spi4@16190000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <3>;
			reg = <0 0x16190000 0 0x100>;
			interrupts = <GIC_SPI 307 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI4_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI4_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi5: spi5@161b0000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <0>;
			reg = <0 0x161b0000 0 0x100>;
			interrupts = <GIC_SPI 308 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI5_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI5_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi6: spi6@161d0000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <1>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x161d0000 0 0x100>;
			interrupts = <GIC_SPI 309 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI6_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI6_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		spi7: spi7@161f0000 {
			compatible = "mediatek,mt6989-spi";
			mediatek,pad-select = <0>;
			mediatek,tickdly = <2>, <2>;
			reg = <0 0x161f0000 0 0x100>;
			interrupts = <GIC_SPI 310 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_SPI7_BCLK_SEL>,
				<&pericfg_ao_clk CLK_PERAO_SPI7_BCLK_SPI>;
			clock-names = "parent-clk", "sel-clk", "spi-clk";
			clock-source-type = "univpll";
		};

		i2c0: i2c@13130000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13130000 0 0x20000>,
				<0 0x16370000 0 0x10000>;
			interrupts = <GIC_SPI 342 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C0_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <99>;
			sda-gpio-id = <100>;
		};

		i2c1: i2c@13930000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13930000 0 0x80000>,
				<0 0x16380000 0 0x10000>;
			interrupts = <GIC_SPI 345 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C1_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <200>;
			sda-gpio-id = <201>;
		};

		i2c2: i2c@139b0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x139b0000 0 0x80000>,
				<0 0x16390000 0 0x30000>;
			interrupts = <GIC_SPI 346 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C2_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <188>;
			sda-gpio-id = <189>;
		};

		i2c3: i2c@13150000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13150000 0 0x20000>,
				<0 0x163c0000 0 0x10000>;
			interrupts = <GIC_SPI 340 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C3_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <123>;
			sda-gpio-id = <124>;
		};

		i2c4: i2c@13a30000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13a30000 0 0x80000>,
				<0 0x163d0000 0 0x30000>;
			interrupts = <GIC_SPI 347 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C4_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <190>;
			sda-gpio-id = <191>;
		};

		i2c5: i2c@120a0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x120a0000 0 0x20000>,
				<0 0x16400000 0 0x10000>;
			interrupts = <GIC_SPI 341 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_e_clk CLK_IMPE_I2C5_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <176>;
			sda-gpio-id = <177>;
		};

		i2c6: i2c@13170000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13170000 0 0x20000>,
				<0 0x16410000 0 0x10000>;
			interrupts = <GIC_SPI 343 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C6_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			#address-cells = <1>;
			#size-cells = <0>;
			scl-gpio-id = <104>;
			sda-gpio-id = <105>;
		};

		i2c7: i2c@13ab0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13ab0000 0 0x80000>,
				<0 0x16420000 0 0x30000>;
			interrupts = <GIC_SPI 348 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C7_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			ch-offset-i2c = <0x10000>;
			ch-offset-scp = <0x30000>;
			ch-offset-ccu = <0x20000>;
			i2c-offset-ap = <0x10000>;
			scl-gpio-id = <194>;
			sda-gpio-id = <195>;
		};

		i2c8: i2c@13b30000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13b30000 0 0x80000>,
				<0 0x16450000 0 0x30000>;
			interrupts = <GIC_SPI 349 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C8_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <198>;
			sda-gpio-id = <199>;
		};

		i2c9: i2c@13bb0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13bb0000 0 0x80000>,
				<0 0x16480000 0 0x30000>;
			interrupts = <GIC_SPI 350 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_n_clk CLK_IMPN_I2C9_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			ch-offset-i2c = <0x10000>;
			ch-offset-scp = <0x30000>;
			ch-offset-ccu = <0x20000>;
			i2c-offset-ap = <0x10000>;
			scl-gpio-id = <202>;
			sda-gpio-id = <203>;
		};

		i2c10: i2c@13190000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x13190000 0 0x20000>,
				<0 0x164b0000 0 0x10000>;
			interrupts = <GIC_SPI 344 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_w_clk CLK_IMPW_I2C10_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <101>;
			sda-gpio-id = <102>;
		};

		i2c11: i2c@16200000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x16200000 0 0x40000>,
				<0 0x164c0000 0 0x10000>;
			interrupts = <GIC_SPI 270 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C11_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <182>;
			sda-gpio-id = <183>;
		};

		i2c12: i2c@16240000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x16240000 0 0x40000>,
				<0 0x164d0000 0 0x20000>;
			interrupts = <GIC_SPI 271 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C12_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <184>;
			sda-gpio-id = <185>;
		};

		i2c13: i2c@16280000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x16280000 0 0x40000>,
				<0 0x164f0000 0 0x10000>;
			interrupts = <GIC_SPI 272 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C13_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <204>;
			sda-gpio-id = <205>;
		};

		i2c14: i2c@162c0000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x162c0000 0 0x40000>,
				<0 0x16500000 0 0x10000>;
			interrupts = <GIC_SPI 900 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&imp_iic_wrap_c_clk CLK_IMPC_I2C14_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			scl-gpio-id = <215>;
			sda-gpio-id = <214>;
		};

		scp_i2c1: i2c@1cc40000 {
			compatible = "mediatek,mt6989-i2c";
			reg = <0 0x1cc40000 0 0x40000>,
				<0 0x1c640000 0 0x20000>;
			interrupts = <GIC_SPI 690 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&scp_i3c_clk CLK_SCP_I3C_I2C1_SCP_I2C>,
				<&pericfg_ao_clk CLK_PERAO_AP_DMA_X32W_BCLK_I2C>;
			clock-names = "main", "dma";
			clock-div = <1>;
			clk-src-in-hz = <130000000>;
			ch-offset-i2c = <0x20000>;
			ch-offset-dma = <0x10000>;
			i2c-offset-scp = <0x20000>;
			scl-gpio-id = <52>;
			sda-gpio-id = <53>;
			scp-wake-en = <1>;
			vlpcfg-base = <0x1c001000>;
			vlp-scp-sleep = <0x92c 0x1 0x4>;
			vlp-scp-sleep-stat = <0x934 0xf0000 0x1f00>;
			mediatek,wake-scp-check-en;
			mediatek,use-l2-slp-stat;
		};

		soc_dbg_error_flag: soc-dbg-error-flag@d01a000 {
			compatible = "mediatek, soc-dbg-error-flag";
			reg = <0 0x0d01a000 0 0x1000>;
			interrupts = <GIC_SPI 798 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "soc-dbg-error-flag";
			/* soc error flag mask description */
			vlp-trace-halt-irq-mask = <0x1>;
			infra-lastbus-timeout-mask = <0x2>;
			peri-lastbus-timeout-mask = <0x4>;
			dram-md32-wdt-event-ch-a-mask = <0x8>;
			dram-md32-wdt-event-ch-b-mask = <0x10>;
			dram-md32-wdt-event-ch-c-mask = <0x20>;
			dram-md32-wdt-event-ch-d-mask = <0x40>;
			ap-tracker-timeout-mask = <0x100>;
			slow-infra-tracker-timeout-mask = <0x200>;
			fast-infra-tracker-timeout-mask = <0x400>;
			apu-smmu-irq-mask = <0x800>;
			mfg-to-soc-dfd-event-mask = <0x1000>;
			mminfra-smmu-irq-mask = <0x2000>;
			mfg-to-emi-slv-parity-mask = <0x4000>;
			mcu2sub-emi-m1-parity-mask = <0x8000>;
			mcu2sub-emi-m0-parity-mask = <0x10000>;
			mcu2emi-m1-parity-mask = <0x20000>;
			mcu2emi-m0-parity-mask = <0x40000>;
			mcu2infra-reg-parity-mask = <0x80000>;
			infra-l3-cache2mcu-parity-mask = <0x100000>;
			gpueb-parity-fail-mask = <0x200000>;
			emi-parity-cen-mask = <0x400000>;
			emi-parity-sub-cen-mask = <0x800000>;
			emi-parity-chan1-mask = <0x1000000>;
			emi-parity-chan2-mask = <0x2000000>;
			emi-parity-chan3-mask = <0x4000000>;
			emi-parity-chan4-mask = <0x8000000>;
			dramc-error-flag-ch-a-mask = <0x10000000>;
			dramc-error-flag-ch-b-mask = <0x20000000>;
			dramc-error-flag-ch-c-mask = <0x40000000>;
			dramc-error-flag-ch-d-mask = <0x80000000>;
		};

		vlp_dbg_error_flag: vlp-dbg-error-flag@1c02a000 {
			compatible = "mediatek, vlp-dbg-error-flag";
			reg = <0 0x1c02a000 0 0x1000>;
			interrupts = <GIC_SPI 743 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "vlp-dbg-error-flag";
			/* vlp error flag mask description */
			soc-dbg-err-flag-wdt-irq-mask = <0x1>;
			mmu-to-soc-dfd-trigger-event-mask = <0x2>;
			mfg2soc-dfd-smmu-trigger-event-mask = <0x4>;
			vlp-tracker-timeout-mask = <0x100>;
		};

				eth0: ethernet@16570000 {
					compatible = "mediatek,mt8678-gmac0", "snps,dwmac-5.10a";
					reg = <0 0x16570000 0 0x4000>;
					interrupts = <GIC_SPI 913 IRQ_TYPE_LEVEL_HIGH 0>;
					interrupt-names = "macirq";
					clock-names = "mac_main",
								"ptp_ref",
								"rmii_internal";
					/*clocks = <&clk26m>,
							<&clk26m>,
							<&clk26m>;
					assigned-clocks = <&clk26m>,
								<&clk26m>,
								<&clk26m>;
					assigned-clock-parents = <&clk26m>,
									<&clk26m>,
									<&clk26m>;
			*/
					/*power-domains = <&spm MT8195_POWER_DOMAIN_ETHER>;*/
			/*mediatek,pericfg = <&infracfg_ao>;*/
					snps,axi-config = <&stmmac_axi_setup_mac0>;
					snps,mtl-rx-config = <&mtl_rx_setup_mac0>;
					snps,mtl-tx-config = <&mtl_tx_setup_mac0>;
					snps,txpbl = <16>;
					snps,rxpbl = <16>;
					clk-csr = <0>;
					status = "disabled";

					stmmac_axi_setup_mac0: stmmac-axi-config-mac0 {
						snps,wr-osr-lmt = <0x7>;
						snps,rd-osr-lmt = <0x7>;
						snps,blen = <0 0 0 0 16 8 4>;
					};

					mtl_rx_setup_mac0: rx-queues-config-mac0 {
						snps,rx-queues-to-use = <4>;
						snps,rx-sched-sp;
						queue0 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue1 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue2 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue3 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
					};

					mtl_tx_setup_mac0: tx-queues-config-mac0 {
						snps,tx-queues-to-use = <4>;
						snps,tx-sched-wrr;
						queue0 {
							snps,weight = <0x10>;
							snps,dcb-algorithm;
							snps,priority = <0x0>;
						};
						queue1 {
							snps,weight = <0x11>;
							snps,dcb-algorithm;
							snps,priority = <0x1>;
						};
						queue2 {
							snps,weight = <0x12>;
							snps,dcb-algorithm;
							snps,priority = <0x2>;
						};
						queue3 {
							snps,weight = <0x13>;
							snps,dcb-algorithm;
							snps,priority = <0x3>;
						};
					};
				};

				eth1: ethernet@16580000 {
					compatible = "mediatek,mt8678-gmac1", "snps,dwmac-5.10a";
					reg = <0 0x16580000 0 0x4000>;
					interrupts = <GIC_SPI 920 IRQ_TYPE_LEVEL_HIGH 0>;
					interrupt-names = "macirq";
					clock-names = "mac_main",
								"ptp_ref",
								"rmii_internal";
					/*clocks = <&clk26m>,
							<&clk26m>,
							<&clk26m>;
					assigned-clocks = <&clk26m>,
								<&clk26m>,
								<&clk26m>;
					assigned-clock-parents = <&clk26m>,
									<&clk26m>,
									<&clk26m>;
					*/
					/*power-domains = <&spm MT8195_POWER_DOMAIN_ETHER>;*/
			/*mediatek,pericfg = <&infracfg_ao>;*/
					snps,axi-config = <&stmmac_axi_setup_mac1>;
					snps,mtl-rx-config = <&mtl_rx_setup_mac1>;
					snps,mtl-tx-config = <&mtl_tx_setup_mac1>;
					snps,txpbl = <16>;
					snps,rxpbl = <16>;
					clk-csr = <0>;
					status = "disabled";

					stmmac_axi_setup_mac1: stmmac-axi-config-mac1 {
						snps,wr-osr-lmt = <0x7>;
						snps,rd-osr-lmt = <0x7>;
						snps,blen = <0 0 0 0 16 8 4>;
					};

					mtl_rx_setup_mac1: rx-queues-config-mac1 {
						snps,rx-queues-to-use = <4>;
						snps,rx-sched-sp;
						queue0 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue1 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue2 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
						queue3 {
							snps,dcb-algorithm;
							snps,map-to-dma-channel = <0x0>;
						};
					};

					mtl_tx_setup_mac1: tx-queues-config-mac1 {
						snps,tx-queues-to-use = <4>;
						snps,tx-sched-wrr;
						queue0 {
							snps,weight = <0x10>;
							snps,dcb-algorithm;
							snps,priority = <0x0>;
						};
						queue1 {
							snps,weight = <0x11>;
							snps,dcb-algorithm;
							snps,priority = <0x1>;
						};
						queue2 {
							snps,weight = <0x12>;
							snps,dcb-algorithm;
							snps,priority = <0x2>;
						};
						queue3 {
							snps,weight = <0x13>;
							snps,dcb-algorithm;
							snps,priority = <0x3>;
						};
					};
				};

		adspsys: adspsys@1a000000 {
			compatible = "mediatek,mt6991-adspsys";
			status = "okay";
			reg = <0 0x1a000000 0 0x5000>, /* CFG */
				<0 0x1a00b000 0 0x5000>, /* CFG 2 */
				<0 0x1a350000 0 0x100>, /* MBOX0 base */
				<0 0x1a350100 0 0x4>, /* MBOX0 set */
				<0 0x1a35010c 0 0x4>, /* MBOX0 clr */
				<0 0x1a360000 0 0x100>, /* MBOX1 base */
				<0 0x1a360100 0 0x4>, /* MBOX1 set */
				<0 0x1a36010c 0 0x4>, /* MBOX1 clr */
				<0 0x1a370000 0 0x100>, /* MBOX2 base */
				<0 0x1a370100 0 0x4>, /* MBOX2 set */
				<0 0x1a37010c 0 0x4>, /* MBOX2 clr */
				<0 0x1a380000 0 0x100>, /* MBOX3 base */
				<0 0x1a380100 0 0x4>, /* MBOX3 set */
				<0 0x1a38010c 0 0x4>, /* MBOX3 clr */
				<0 0x10001000 0 0x8>; /* INFRACFG_AO ADSP_RSV */
			reg-names = "cfg", "cfg2",
				"mbox0_base", "mbox0_set", "mbox0_clr",
				"mbox1_base", "mbox1_set", "mbox1_clr",
				"mbox2_base", "mbox2_set", "mbox2_clr",
				"mbox3_base", "mbox3_set", "mbox3_clr",
				"infracfg_rsv";

			interrupts = <GIC_SPI 709 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX0 */
				<GIC_SPI 710 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX1 */
				<GIC_SPI 711 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX2 */
				<GIC_SPI 712 IRQ_TYPE_LEVEL_HIGH 0>, /* MBOX3 */
				<GIC_SPI 716 IRQ_TYPE_LEVEL_HIGH 0>; /* DEBUG_CTRL */
			interrupt-names = "mbox0",
				"mbox1",
				"mbox2",
				"mbox3",
				"debug_ctrl";
			#mbox-cells = <1>;

			power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_TOP_DORMANT>;
			clocks = <&cksys_clk CLK_CK_ADSP_SEL>,
				 <&cksys_clk CLK_CK_TCK_26M_MX9>,
				 <&cksys_clk CLK_CK_ADSPPLL>;
			clock-names = "clk_top_adsp_sel",
				      "clk_top_clk26m",
				      "clk_top_adsppll";
			slp-prot-ctrl = <1>;

			system-l2sram = <1>;
			core-num = <2>;    /* core number */
			adsp-rsv-ipidma-a = <0x100000>;
			adsp-rsv-ipidma-b = <0x100000>;
			adsp-rsv-logger-a = <0x80000>;
			adsp-rsv-logger-b = <0x80000>;
			adsp-rsv-c2c = <0x40000>;
			adsp-rsv-dbg-dump-a = <0x80000>;
			adsp-rsv-dbg-dump-b = <0x80000>;
			adsp-rsv-core-dump-a = <0x400>;
			adsp-rsv-core-dump-b = <0x400>;
			adsp-rsv-pcie = <0x0>;
			adsp-rsv-l2sram = <0x80>;
			adsp-rsv-xhci = <0x80000>;
			adsp-rsv-audio = <0x5c0000>;
		};

		adsp_core0: adsp-core0@1a060000 {
			compatible = "mediatek,mt6991-adsp_core_0";
			status = "okay";
			reg = <0 0x1a060000 0 0x9000>, /* ITCM */
				<0 0x1a030000 0 0x8000>, /* DTCM */
				<0 0x1a210000 0 0x4000>; /* L2SRAM */
			system = <0 0x50000000 0 0xc00000>;
			interrupts = <GIC_SPI 703 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 705 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 707 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 0>, /*channel 0*/
				<&adspsys 1>; /*channel 1*/
			feature-control-bits = /bits/ 64 <0x00000000a8e78fff>;
		};

		adsp_core1: adsp-core1@1a0d0000 {
			compatible = "mediatek,mt6991-adsp_core_1";
			status = "okay";
			reg = <0 0x1a0d0000 0 0x9000>, /* ITCM */
				<0 0x1a0a0000 0 0x8000>, /* DTCM */
				<0 0x1a214000 0 0x4000>; /* L2SRAM */
			system = <0 0x50c00000 0 0xa00000>;
			interrupts = <GIC_SPI 704 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 706 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 708 IRQ_TYPE_LEVEL_HIGH 0>;
			mboxes = <&adspsys 2>, /*channel 2*/
				<&adspsys 3>; /*channel 3*/
			feature-control-bits = /bits/ 64 <0x000000005118700f>;
		};

		adsp_slp_prot: adsp-slp-prot {
			compatible = "mediatek,mt6991-adsp-slp-prot";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_ADSP_INFRA>;
		};

		uarthub: uarthub@16060000 {
			compatible = "mediatek,mt6991-uarthub";
			reg = <0 0x16060000 0 0x1000>;
			interrupts = <GIC_SPI 302 IRQ_TYPE_LEVEL_HIGH 0>; /*uarthub irq*/
			clocks = <&cksys_clk CLK_CK_UARTHUB_BCLK_SEL>,
				<&cksys_clk CLK_CK_UART_SEL>,
				<&cksys_clk CLK_CK_ADSP_UARTHUB_BCLK_SEL>,
				<&cksys_clk CLK_CK_UNIVPLL_D6_D2>,
				<&cksys_clk CLK_CK_UNIVPLL_D6_D4>,
				<&cksys_clk CLK_CK_TCK_26M_MX9>;
			clock-names = "clk_top_uarthub_bclk_sel",
				"clk_top_uart_sel",
				"clk_top_adsp_uarthub_bclk_sel",
				"clk_top_univpll_d6_d2_208m",
				"clk_top_univpll_d6_d4_104m",
				"clk_top_tck_26m_mx9";
		};

		ssusb: usb0@16701000 {
			compatible = "mediatek,mtu3";
			reg = <0 0x16701000 0 0x2e00>,
				<0 0x16703e00 0 0x0100>;
			reg-names = "mac", "ippc";
			vusb33-supply = <&mt6373_vusb>;
			interrupts = <GIC_SPI 599 IRQ_TYPE_LEVEL_HIGH 0>;
			phy-cells = <1>;
			phys = <&u2port0 PHY_TYPE_USB2>,
				   <&u3port0 PHY_TYPE_USB3>;
			clocks = <&vlp_cksys_clk CLK_VLP_CK_USB_TOP_SEL>,
				<&vlp_cksys_clk CLK_VLP_CK_USB_XHCI_SEL>,
				<&cksys_clk CLK_CK_USB_FMCNT_P1_SEL>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P0>,
					<&scpsys MT6991_POWER_DOMAIN_SSUSB_DP_PHY_P0>;
			power-domain-names = "u2", "u3";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			dr_mode = "otg";
			maximum-speed = "high-speed";
			mediatek,force-vbus;
			mediatek,clk-mgr;
			mediatek,usb3-drd;
			mediatek,noise-still-tr;
			mediatek,gen1-txdeemph;
			mediatek,hwrscs-vers = <2>;
			mediatek,clkgate = <&usbcfg_ao_clk 0x13>;
			mediatek,eusb2-cm-l1 = <0x474>;
			usb-role-switch;
			cdp-block;
			port {
				mtu3_drd_switch: endpoint {
					remote-endpoint = <&usb_role>;
				};
			};

			usb_host: xhci0@16700000 {
				compatible = "mediatek,mtk-xhci";
				reg = <0 0x16700000 0 0x1000>;
				reg-names = "mac";
				interrupts = <GIC_SPI 600 IRQ_TYPE_LEVEL_HIGH 0>;
				clocks = <&clk26m>;
				clock-names = "sys_ck";
				mediatek,usb-offload = <&usb_offload>;
				status = "okay";
			};
		};

		ssusb1: usb1@16711000 {
			compatible = "mediatek,mt6991-mtu3", "mediatek,mtu3";
			reg = <0 0x16711000 0 0x2e00>,
			      <0 0x16713e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 602 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&u2port1 PHY_TYPE_USB2>;
			clocks = <&cksys_clk CLK_CK_USB_TOP_1P_SEL>,
				<&cksys_clk CLK_CK_USB_XHCI_1P_SEL>,
				<&cksys_clk CLK_CK_USB_FMCNT_P1_SEL>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P1>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			mediatek,hwrscs-vers = <2>;
			mediatek,noise-still-tr;
			cdp-block;
			status = "disabled";

			usb_host1: xhci1@16710000 {
				compatible = "mediatek,mt6991-xhci",
					     "mediatek,mtk-xhci-p1";
				reg = <0 0x16710000 0 0x1000>;
				reg-names = "mac";
				clocks = <&cksys_clk CLK_CK_USB_XHCI_1P_SEL>;
				clock-names = "xhci_ck";
				interrupts = <GIC_SPI 603 IRQ_TYPE_LEVEL_HIGH 0>;
				status = "disabled";
			};
		};

		ssusb2: usb2@16721000 {
			compatible = "mediatek,mt6991-mtu3", "mediatek,mtu3";
			reg = <0 0x16721000 0 0x2e00>,
			      <0 0x16723e00 0 0x0100>;
			reg-names = "mac", "ippc";
			interrupts = <GIC_SPI 670 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&u2port2 PHY_TYPE_USB2>,
			       <&u2port3 PHY_TYPE_USB2>;
			clocks = <&cksys_clk CLK_CK_USB_TOP_1P_SEL>,
				<&cksys_clk CLK_CK_USB_XHCI_1P_SEL>,
				<&cksys_clk CLK_CK_USB_FMCNT_P1_SEL>;
			clock-names = "sys_ck", "host_ck", "frmcnt_ck";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_P23>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			mediatek,hwrscs-vers = <2>;
			mediatek,noise-still-tr;
			cdp-block;
			status = "disabled";

			usb_host2: xhci2@16720000 {
				compatible = "mediatek,mt6991-xhci",
					     "mediatek,mtk-xhci-p2";
				reg = <0 0x16720000 0 0x1000>;
				reg-names = "mac";
				clocks = <&cksys_clk CLK_CK_USB_XHCI_1P_SEL>;
				clock-names = "xhci_ck";
				interrupts = <GIC_SPI 671 IRQ_TYPE_LEVEL_HIGH 0>;
				status = "disabled";
			};
		};

		u2phy0: usb-phy0@16730000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x16730000 0 0x400>;
			reg-names = "u2_port_base";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			phy-cells = <1>;
			phys = <&nxp_eusb2_repeater>,
				<&mt6379_eusb2_repeater>;

			u2port0: usb2-phy0@16730000 {
				reg = <0 0x16730000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,lpm-parameter = <0x19 0x1e 0x1e>;
				mediatek,refclk-sel;
			};
		};

		u2phy1: usb-phy1@16740000 {
			compatible = "mediatek,mt6991-xsphy", "mediatek,xsphy";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;
			status = "disabled";

			u2port1: usb2-phy1@16740000 {
				reg = <0 0x16740000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,refclk-sel;
				status = "disabled";
			};
		};

		u2phy2: usb-phy2@16750000 {
			compatible = "mediatek,mt6991-xsphy", "mediatek,xsphy";
			#address-cells = <2>;
			#size-cells = <2>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_SSUSB_PHY_P2>;
			ranges;
			status = "disabled";

			u2port2: usb2-phy2@16750000 {
				reg = <0 0x16750000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,refclk-sel;
				status = "disabled";
			};

			u2port3: usb2-phy3@16760000 {
				reg = <0 0x16760000 0 0x400>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,refclk-sel;
				status = "disabled";
			};
		};

		u3phy0: usb3-phy0@16773000 {
			compatible = "mediatek,xsphy";
			reg = <0 0x16773000 0 0x200>;
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			u3port0: usb3-phy0@16773400 {
				reg = <0 0x16773400 0 0x500>;
				clocks = <&clk26m>;
				clock-names = "ref";
				#phy-cells = <1>;
				mediatek,u3-sw-efuse;
			};
		};

		touch: touch {
			compatible = "mediatek,touch";
		};

		typec_mux_switch: typec-mux-switch {
			compatible = "mediatek,typec_mux_switch";
			status = "okay";
		};

		usb_dp_selector: usb-dp-selector@1002d600 {
			compatible = "mediatek,usb_dp_selector";
			reg = <0 0x1002d600 0 0x4>;
			reg-names = "usb_dp_reg";
			mediatek,uds-ver = <2>;
			status = "okay";
		};

		pwm@16330000 {
			compatible = "mediatek,pwm";
			reg = <0 0x16330000 0 0x1000>;
			interrupts = <GIC_SPI 319 IRQ_TYPE_LEVEL_HIGH 0>;

			clocks = <&pericfg_ao_clk CLK_PERAO_PWM_PWM_BCLK0_PWM>,
				<&pericfg_ao_clk CLK_PERAO_PWM_PWM_BCLK1_PWM>,
				<&pericfg_ao_clk CLK_PERAO_PWM_PWM_BCLK2_PWM>,
				<&pericfg_ao_clk CLK_PERAO_PWM_PWM_BCLK3_PWM>,
				<&pericfg_ao_clk CLK_PERAO_PWM_X16W_HCLK_PWM>,
				<&pericfg_ao_clk CLK_PERAO_PWM_X16W_BCLK_PWM>;

			clock-names = "PWM1-main",
				"PWM2-main",
				"PWM3-main",
				"PWM4-main",
				"PWM-HCLK-main",
				"PWM-main";

			/* 1. pwm periclk control reg offset */
			mediatek,pwm-topclk-ctl-reg = <0x20>;
			/* 2. pwm bclk sw ctrl offset */
			mediatek,pwm-bclk-sw-ctrl-offset = <6>;
			/* 3. pwm_x bclk sw ctrl offset */
			mediatek,pwm1-bclk-sw-ctrl-offset = <8>;
			mediatek,pwm2-bclk-sw-ctrl-offset = <10>;
			mediatek,pwm3-bclk-sw-ctrl-offset = <12>;
			mediatek,pwm4-bclk-sw-ctrl-offset = <14>;
			/* 4. pwm version */
			mediatek,pwm-version = <0x3>;

			pwmsrcclk = <&pericfg_ao_clk>;
		};

		irtx_pwm:irtx-pwm {
			compatible = "mediatek,irtx-pwm";
			pwm-ch = <0>; /* GPIO 110 */
			pwm-data-invert = <0>;
			pwm-supply = "mt6373_vio28";
		};

		mmc1: mmc@16310000 {
			compatible = "mediatek,mt6991-mmc";
			reg = <0 0x16310000 0 0x1000>,
				<0 0x12a10000 0 0x1000>;
			interrupts = <GIC_SPI 267 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_MSDC30_1_SEL>,
					<&pericfg_ao_clk CLK_PERAO_MSDC1_AXI_MSDC1>,
					<&pericfg_ao_clk CLK_PERAO_MSDC1_HCLK_MSDC1>,
					<&pericfg_ao_clk CLK_PERAO_MSDC1_MSDC_SRC_MSDC1>,
					<&pericfg_ao_clk CLK_PERAO_MSDC1_HCLK_WRAP_MSDC1>;
			clock-names = "source", "axi_cg", "hclk", "source_cg", "macro";
			status = "disabled";
		};

		mmc2: mmc@16320000 {
			compatible = "mediatek,mt6991-mmc";
			reg = <0 0x16320000 0 0x1000>,
				<0 0x138a0000 0 0x1000>;
			interrupts = <GIC_SPI 268 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks = <&cksys_clk CLK_CK_MSDC30_2_SEL>,
					<&pericfg_ao_clk CLK_PERAO_MSDC2_AXI_MSDC2>,
					<&pericfg_ao_clk CLK_PERAO_MSDC2_HCLK_MSDC2>,
					<&pericfg_ao_clk CLK_PERAO_MSDC2_MSDC_SRC_MSDC2>,
					<&pericfg_ao_clk CLK_PERAO_MSDC2_HCLK_WRAP_MSDC2>;
			clock-names = "source", "axi_cg", "hclk", "source_cg", "macro";
			status = "disabled";
		};

		ufsphy: ufsphy@16800000 {
			compatible = "mediatek,mt8183-ufsphy";
			#phy-cells = <0>;
			mphy-ver = <1>;
			ranges;
			reg = <0 0x16800000 0 0x10000>;
			bootmode = <&chosen>;
		};

		ufshci: ufshci@16810000 {
			compatible = "mediatek,mt8183-ufshci";
			reg = <0 0x16810000 0 0x2a00>;
			phys = <&ufsphy>;
			interrupts = <GIC_SPI 320 IRQ_TYPE_LEVEL_HIGH 0>;
#if 0
				     <GIC_SPI 329 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 330 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 331 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 332 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 333 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 334 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 335 IRQ_TYPE_LEVEL_HIGH 0>,
				     <GIC_SPI 336 IRQ_TYPE_LEVEL_HIGH 0>;
			clocks =;

			clock-names =
				"ufs_sel",
				"ufs_sel_min_src",
				"ufs_sel_max_src",
				"ufs_fde",
				"ufs_fde_min_src",
				"ufs_fde_max_src";

			freq-table-hz =
				<273000000 499200000>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>,
				<0 0>;

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/* 0.65V for clock scale up */
			clk-scale-up-vcore-min = <650000>;

			vcc-supply = <&mt6363_vemc>;

			resets =	<&ufscfgpdn_rst 0>,
					<&ufscfgpdn_rst 1>,
					<&ufscfgpdn_rst 2>;
			reset-names =	"unipro_rst",
					"crypto_rst",
					"hci_rst";

			/*
			 * Control mtcmos with rtff flow by ufs driver,
			 * Instead of scpsys by PM flow.
			 */
			mediatek,ufs-rtff-mtcmos;
#endif
			mediatek,ufs-qos;
			mediatek,ufs-pmc-via-fastauto;

			/* Should be removed after SB */
			mediatek,ufs-disable-ah8;
			mediatek,ufs-disable-mcq;

			bootmode = <&chosen>;
		};

		mrdump_ext_rst:mrdump_ext_rst {
			compatible = "mediatek, mrdump_ext_rst-eint";
			mode = "IRQ";
			status = "okay";
		};

		dsi_te: dsi-te {
			compatible = "mediatek, dsi_te-eint";
			status = "disabled";
		};

		gce: gce@300c0000 {
			compatible = "mediatek,mt6991-gce";
			reg = <0 0x300c0000 0 0x80000>;
			interrupts = <GIC_SPI 483 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			mboxes = <&gce 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&smi_disp_common &mmsram_smi_2x1_sub_comm4>;
			mtk,smmu-shared = <&mm_smmu_gce_d>;
			mtk,iommu-dma-axid = <SMMU_L49_GCE_D>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>,
				<&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA_AO>;
			ao-ctrl-by-mminfra;
			cmdq-log-perf-off;
			dma-mask-bit = <35>;
			support-gce-vm;
			support-spr3-timer;
			cmdq-tfa-read-dbg;
			smmu-tbu = <2>;
			axid = <0x1801>;
			mminfra-ao-base = <0x30080000>;
			gce-ddr-sel-wla;
		};

		gce_m: gce@30140000 {
			compatible = "mediatek,mt6991-gce";
			reg = <0 0x30140000 0 0x80000>;
			interrupts = <GIC_SPI 482 IRQ_TYPE_LEVEL_HIGH 0>;
			#mbox-cells = <3>;
			#gce-event-cells = <1>;
			#gce-subsys-cells = <2>;
			default-tokens = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_0>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_1>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_2>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_3>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>,
					/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT0>,
					/bits/ 16 <CMDQ_SYNC_RESOURCE_WROT1>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MDP_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_MML_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_VFMT_LOCK>,
					/bits/ 16 <CMDQ_SYNC_TOKEN_PREBUILT_DISP_LOCK>;
			mboxes = <&gce_m 13 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
			mediatek,smi = <&smi_disp_common &mmsram_smi_2x1_sub_comm4>;
			mtk,smmu-shared = <&mm_smmu_gce_m>;
			mtk,iommu-dma-axid = <SMMU_L49_GCE_M>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>,
				<&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA_AO>;
			ao-ctrl-by-mminfra;
			cmdq-log-perf-off;
			dma-mask-bit = <35>;
			support-gce-vm;
			support-spr3-timer;
			cmdq-tfa-read-dbg;
			smmu-tbu = <2>;
			axid = <0x1802>;
			mminfra-ao-base = <0x30080000>;
			gce-ddr-sel-wla;
		};

		cmdq-test {
			compatible = "mediatek,cmdq-test";
			mediatek,gce = <&gce>;
			mediatek,gce-subsys = <99>, <SUBSYS_1400XXXX>;
			mboxes = <&gce 14 0 CMDQ_THR_PRIO_1>,
				<&gce_m 14 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
				//<&gce_m_sec 9 0 CMDQ_THR_PRIO_1>;
			token-user0 = /bits/ 16 <CMDQ_SYNC_TOKEN_USER_0>;
			token-gpr-set4 = /bits/ 16 <CMDQ_SYNC_TOKEN_GPR_SET_4>;
		};

		mminfra-imax {
			compatible = "mediatek,mminfra-imax";
			reg = <0 0x32800000 0 0x1000>, /* dispsys */
				<0 0x32c00000 0 0x1000>, /* dispsys1 */
				<0 0x3e000000 0 0x1000>, /* mdpsys */
				<0 0x3e400000 0 0x1000>, /* mdpsys1 */
				<0 0x32a60000 0 0x1000>, /* disp_larb_0 */
				<0 0x32a70000 0 0x1000>, /* disp_larb_1 */
				<0 0x32e60000 0 0x1000>, /* disp_larb_2 */
				<0 0x32e70000 0 0x1000>, /* disp_larb_3 */
				<0 0x3e030000 0 0x1000>, /* mdp_larb_0 */
				<0 0x3e430000 0 0x1000>; /* mdp_larb_1 */
			disp-larb0-fake-port = <12>;
			disp-larb1-fake-port = <15>;
			disp-larb2-fake-port = <12>;
			disp-larb3-fake-port = <15>;
			mdp-larb0-fake-port = <17>;
			mdp-larb1-fake-port = <17>;

			mm-sram-base = <0x0f000000>;

			reg-names = "dispsys",
				"dispsys1",
				"mdpsys",
				"mdpsys1",
				"disp_larb_0",
				"disp_larb_1",
				"disp_larb_2",
				"disp_larb_3",
				"mdp_larb_0",
				"mdp_larb_1";

			mtk,smmu-shared = <&mm_smmu_disp>;
		};

		mmlsys0_config: mmlsys0-config@3e000000 {
			compatible = "mediatek,mt6991-mmlsys0";
			reg = <0 0x3e000000 0 0x1000>;

			/* !!Following code generate by topology parser (tpparser.py)!! */
			/* as mmlsys */
			comp-ids = <MML0_MMLSYS>,
				<MML0_DMA0_SEL>, <MML0_DLI0_SEL>,
				<MML0_PQ_AAL0_SEL>, <MML0_C3D0_SEL>,
				<MML0_WROT0_SEL>, <MML0_DLO2>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dma0_sel", "dli0_sel",
				"pq_aal0_sel", "c3d0_sel",
				"wrot0_sel", "dlo2";
			/* as sys component */
			mux-pins = /bits/ 16 <
				3 MML0_DMA0_SEL MML0_DLI0_SEL MML_MUX_SLIN MML_DLI0_SEL_IN
				2 MML0_DLI0_SEL MML0_FG0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				4 MML0_DLI0_SEL MML0_RSZ0     MML_MUX_MOUT MML_RDMA0_MOUT_EN
				2 MML0_FG0      MML0_HDR0     MML_MUX_SLIN MML_HDR0_SEL_IN
				2 MML0_HDR0     MML0_C3D0_SEL MML_MUX_MOUT MML_HDR_MOUT_EN
				4 MML0_HDR0     MML0_AAL0     MML_MUX_MOUT MML_HDR_MOUT_EN
				0 MML0_RSZ0     MML0_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				2 MML0_COLOR0   MML0_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				2 MML0_WROT0_SEL MML0_WROT0    MML_MUX_SOUT MML_DLO0_SOUT_SEL
				0 MML0_WROT0_SEL MML0_WROT0    MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML0_DMA0_SEL MML0_WROT0    MML_MUX_SLIN MML_BYP0_SEL_IN
				0 MML0_DMA0_SEL MML0_DLI0_SEL MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML0_DMA0_SEL MML0_RSZ2     MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML0_DMA0_SEL MML0_WROT0    MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML0_RROT0    MML0_DLO2     MML_MUX_SOUT MML_MERGE_SOUT_SEL
				0 MML0_HDR0     MML0_AAL0     MML_MUX_SLIN MML_AAL0_SEL_IN
				2 MML0_C3D0     MML0_AAL0     MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML0_AAL0     MML0_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				0 MML0_AAL0     MML0_C3D0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML0_AAL0     MML0_PQ_AAL0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				2 MML0_PQ_AAL0_SEL MML0_RSZ0     MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML0_AAL0     MML0_C3D0_SEL MML_MUX_SLIN MML_C3D0_SEL_IN
				1 MML0_HDR0     MML0_C3D0_SEL MML_MUX_SLIN MML_C3D0_SEL_IN
				0 MML0_C3D0     MML0_AAL0     MML_MUX_SOUT MML_C3D0_SOUT_SEL
				4 MML0_C3D0     MML0_RSZ0     MML_MUX_SOUT MML_C3D0_SOUT_SEL
				1 MML0_RSZ0     MML0_TDSHP0   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				3 MML0_COLOR0   MML0_WROT0_SEL MML_MUX_MOUT MML_COLOR0_MOUT_EN
				2 MML0_DLI0_SEL MML0_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				3 MML0_C3D0     MML0_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				4 MML0_PQ_AAL0_SEL MML0_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				1 MML0_DMA0_SEL MML0_RSZ2     MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML0_RDMA0    MML0_DMA0_SEL MML_MUX_SLIN MML_DMA0_SEL_IN
				1 MML0_RDMA0    MML0_DMA0_SEL MML_MUX_SOUT MML_RDMA0_SOUT_SEL
				4 MML0_RSZ0     MML0_WROT0_SEL MML_MUX_MOUT MML_RSZ0_MOUT_EN
				5 MML0_RSZ0     MML0_TDSHP0   MML_MUX_MOUT MML_RSZ0_MOUT_EN
				0 MML0_DLI0_SEL MML0_FG0      MML_MUX_SLIN MML_FG0_SEL_IN
				0 MML0_FG0      MML0_HDR0     MML_MUX_MOUT MML_FG0_MOUT_EN
				>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			/* as stand alone mmlsys */
			mmlsys-config-supply = <&mmlsys1_config>;
			mediatek,mml = <&mmlsys1_config>;
			gce-supply = <&gce>;

			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_CON1",
				"CG_CON2", "CG_CON3", "CG_CON4",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST",
				"SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"MML_DLI0_SEL_IN", "MML_RDMA0_MOUT_EN", "MML_HDR0_SEL_IN",
				"MML_HDR_MOUT_EN", "MML_WROT0_SEL_IN", "MML_DLOUT0_SEL_IN",
				"MML_DLO0_SOUT_SEL", "MML_BYP0_SEL_IN", "MML_PQ0_SOUT_SEL",
				"MML_BYP0_MOUT_EN", "MML_MERGE_SOUT_SEL", "MML_AAL0_SEL_IN",
				"MML_PQ_AAL0_SEL_IN", "MML_AAL0_SOUT_SEL", "MML_AAL0_MOUT_EN",
				"MML_C3D0_SEL_IN", "MML_C3D0_SOUT_SEL", "MML_TDSHP0_SOUT_SEL",
				"MML_TDSHP0_SEL_IN", "MML_COLOR0_MOUT_EN", "MML_COLOR0_SEL_IN",
				"MML_RSZ0_SEL_IN", "MML_RSZ2_SEL_IN", "MML_DMA0_SEL_IN",
				"MML_RDMA0_SOUT_SEL", "MML_RSZ0_MOUT_EN", "MML_FG0_SEL_IN",
				"MML_FG0_MOUT_EN", "MML_DLOUT0_MOUT_EN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DDREN_DEBUG",
				"GCE_FRAME_DONE_SEL0", "GCE_FRAME_DONE_SEL1",
				"GCE_FRAME_DONE_SEL2", "GCE_FRAME_DONE_SEL3",
				"GCE_FRAME_DONE_SEL4", "GCE_FRAME_DONE_SEL5",
				"GCE_FRAME_DONE_SEL6", "GCE_FRAME_DONE_SEL7",

				"DL_IN_RELAY2_SIZE ",
				"DLI_ASYNC2_STATUS0", "DLI_ASYNC2_STATUS1",
				"DL_OUT_RELAY5_SIZE",
				"DLO_ASYNC5_STATUS0", "DLO_ASYNC5_STATUS1",

				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",

				"RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_CON1>,
				<MML_CG_CON2>, <MML_CG_CON3>, <MML_CG_CON4>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>,
				<MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>, <MML_HDR0_SEL_IN>,
				<MML_HDR_MOUT_EN>, <MML_WROT0_SEL_IN>, <MML_DLOUT0_SEL_IN>,
				<MML_DLO0_SOUT_SEL>, <MML_BYP0_SEL_IN>, <MML_PQ0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_MERGE_SOUT_SEL>, <MML_AAL0_SEL_IN>,
				<MML_PQ_AAL0_SEL_IN>, <MML_AAL0_SOUT_SEL>, <MML_AAL0_MOUT_EN>,
				<MML_C3D0_SEL_IN>, <MML_C3D0_SOUT_SEL>, <MML_TDSHP0_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_COLOR0_MOUT_EN>, <MML_COLOR0_SEL_IN>,
				<MML_RSZ0_SEL_IN>, <MML_RSZ2_SEL_IN>, <MML_DMA0_SEL_IN>,
				<MML_RDMA0_SOUT_SEL>, <MML_RSZ0_MOUT_EN>, <MML_FG0_SEL_IN>,
				<MML_FG0_MOUT_EN>, <MML_DLOUT0_MOUT_EN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DDREN_DEBUG>,

				<GCE_FRAME_DONE_SEL0>, <GCE_FRAME_DONE_SEL1>,
				<GCE_FRAME_DONE_SEL2>, <GCE_FRAME_DONE_SEL3>,
				<GCE_FRAME_DONE_SEL4>, <GCE_FRAME_DONE_SEL5>,
				<GCE_FRAME_DONE_SEL6>, <GCE_FRAME_DONE_SEL7>,

				<MML_DL_IN_RELAY2_SIZE>,
				<MML_DLI_ASYNC2_STATUS0>, <MML_DLI_ASYNC2_STATUS1>,
				<MML_DL_OUT_RELAY5_SIZE>,
				<MML_DLO_ASYNC5_STATUS0>, <MML_DLO_ASYNC5_STATUS1>,

				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,

				<MML_RDMA0_AIDSEL>, <MML_WROT0_AIDSEL>;

			aid-sel-engine = <
				MML0_RDMA0 MML_RDMA0_AIDSEL 0x1 0x3
				MML0_RDMA2 MML_RDMA2_AIDSEL 0x1 0x3
				MML0_RROT0 MML_RDMA0_AIDSEL 0x4 0xc
				MML0_FG0 MML_RDMA0_AIDSEL 0x100 0x1c0
				MML0_WROT0 MML_WROT0_AIDSEL 0x1 0x3
				MML0_WROT2 MML_WROT2_AIDSEL 0x1 0x3>;

			gce-event-sel-offset = /bits/ 16 <GCE_FRAME_DONE_SEL0>;
			gce-merged-event = /bits/ 16 <CMDQ_EVENT_MML0_FRAME_DONE_SEL0>;
			gce-event-sels = /bits/ 16 <
				MML0_RDMA0 MML_EVENT_SEL_RDMA0
				MML0_RDMA2 MML_EVENT_SEL_RDMA2
				MML0_RROT0 MML_EVENT_SEL_RROT0
				MML0_FG0 MML_EVENT_SEL_FG0
				MML0_WROT0 MML_EVENT_SEL_WROT0
				MML0_WROT2 MML_EVENT_SEL_WROT2
				MML0_HDR0 MML_EVENT_SEL_HDR0
				MML0_AAL0 MML_EVENT_SEL_AAL0>;

			/* as dl component */
			dlo2-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY2_SIZE>;

			mtk,smmu-shared = <&mm_smmu_disp>;
			mtk,smmu-shared-sec = <&mm_smmu_svp_disp>;

			clocks = <&mdpsys_config_clk CLK_MDP_APB_BUS_MML>,
				<&mdpsys_config_clk CLK_MDP_APB_DB_MML>,
				<&mdpsys_config_clk CLK_MDP_MDP_DLO_ASYNC2_MML>,
				<&mdpsys_config_clk CLK_MDP_F26M_MML>;
			clock-names = "apb_bus", "apb_db", "dlo2", "mmlsys_26m_clk";
			mmlsys-clock-names = "apb_bus", "apb_db";
			dlo2-clock-names = "dlo2";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P17_MDP_FAKE_ENG0)>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
			/* dvfs */
			operating-points-v2 = <&opp_table_disp>;
			mmqos-supply = <&mmqos>;
		};

		mml0_mutex0: mml0-mutex0@3e020000 {
			compatible = "mediatek,mt6991-mml_mutex";
			reg = <0 0x3e020000 0 0x1000>;
			comp-ids = <MML0_MUTEX>;
			comp-names = "mml0_mutex0";

			/* !!Following code generate by topology parser (tpparser.py)!! */
			mutex-comps = "rdma0", "rdma2", "birsz0", "hdr0",
				"aal0", "rsz0", "rsz2", "tdshp0",
				"color0", "wrot0", "wrot2", "dlo2",
				"rrot0", "c3d0", "fg0";
			rdma0 = <MML0_RDMA0 0 0>;
			rdma2 = <MML0_RDMA2 0 2>;
			birsz0 = <MML0_BIRSZ0 0 3>;
			hdr0 = <MML0_HDR0 0 4>;
			aal0 = <MML0_AAL0 0 5>;
			rsz0 = <MML0_RSZ0 0 6>;
			rsz2 = <MML0_RSZ2 0 7>;
			tdshp0 = <MML0_TDSHP0 0 8>;
			color0 = <MML0_COLOR0 0 9>;
			wrot0 = <MML0_WROT0 0 10>;
			wrot2 = <MML0_WROT2 0 12>;
			dlo2 = <MML0_DLO2 0 18>;
			rrot0 = <MML0_RROT0 0 21>;
			c3d0 = <MML0_C3D0 0 23>;
			fg0 = <MML0_FG0 0 24>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			mutex-ids = <MML0_RDMA0 0 MML0_RROT0 1>;
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_MUTEX0_MML>;
			clock-names = "mutex0";
		};

		mml0_rdma0: mml0-rdma0@3e050000 {
			compatible = "mediatek,mt6991-mml0_rdma";
			reg = <0 0x3e050000 0 0x1000>;
			comp-ids = <MML0_RDMA0>;
			comp-names = "mml0_rdma0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_RDMA0_MML>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P4_MDP_RDMA0)>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L2_P4_MDP_RDMA0)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_rdma2: mml0-rdma2@3e070000 {
			compatible = "mediatek,mt6991-mml_pq_rdma";
			reg = <0 0x3e070000 0 0x1000>;
			comp-ids = <MML0_RDMA2>;
			comp-names = "mml0_rdma2";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_RDMA2_MML>;
			clock-names = "rdma2";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P0_MDP_RDMA2)>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L2_P0_MDP_RDMA2)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_birsz0: mml0-birsz0@3e080000 {
			compatible = "mediatek,mt6991-mml0_birsz";
			reg = <0 0x3e080000 0 0x1000>;
			comp-ids = <MML0_BIRSZ0>;
			comp-names = "mml0_birsz0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_BIRSZ0_MML>;
			clock-names = "birsz0";
		};

		mml0_hdr0: mml0-hdr0@3e090000 {
			compatible = "mediatek,mt6991-mml0_hdr";
			reg = <0 0x3e090000 0 0x1000>;
			comp-ids = <MML0_HDR0>;
			comp-names = "mml0_hdr0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_HDR0_MML>;
			clock-names = "hdr0";
		};

		mml0_aal0: mml0-aal0@3e0a0000 {
			compatible = "mediatek,mt6991-mml0_aal";
			reg = <0 0x3e0a0000 0 0x1000>;
			comp-ids = <MML0_AAL0>;
			comp-names = "mml0_aal0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_AAL0_MML>;
			clock-names = "aal0";
		};

		mml0_rsz0: mml0-rsz0@3e0b0000 {
			compatible = "mediatek,mt6991-mml0_rsz";
			reg = <0 0x3e0b0000 0 0x1000>;
			comp-ids = <MML0_RSZ0>;
			comp-names = "mml0_rsz0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_RSZ0_MML>;
			clock-names = "rsz0";
		};

		mml0_rsz2: mml0-rsz2@3e0c0000 {
			compatible = "mediatek,mt6991-mml0_rsz";
			reg = <0 0x3e0c0000 0 0x1000>;
			comp-ids = <MML0_RSZ2>;
			comp-names = "mml0_rsz2";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_RSZ2_MML>;
			clock-names = "rsz2";
		};

		mml0_tdshp0: mml0-tdshp0@3e0d0000 {
			compatible = "mediatek,mt6991-mml0_tdshp";
			reg = <0 0x3e0d0000 0 0x1000>;
			comp-ids = <MML0_TDSHP0>;
			comp-names = "mml0_tdshp0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_TDSHP0_MML>;
			clock-names = "tdshp0";
		};

		mml0_color0: mml0-color0@3e0e0000 {
			compatible = "mediatek,mt6991-mml_color";
			reg = <0 0x3e0e0000 0 0x1000>;
			comp-ids = <MML0_COLOR0>;
			comp-names = "mml0_color0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_COLOR0_MML>;
			clock-names = "color0";
		};

		mml0_wrot0: mml0-wrot0@3e0f0000 {
			compatible = "mediatek,mt6991-mml0_wrot";
			reg = <0 0x3e0f0000 0 0x1000>;
			comp-ids = <MML0_WROT0>;
			comp-names = "mml0_wrot0";

			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_WROT0_MML>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P5_MDP_WROT0)>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L2_P5_MDP_WROT0)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_wrot2: mml0-wrot2@3e110000 {
			compatible = "mediatek,mt6991-mml0_wrot";
			reg = <0 0x3e110000 0 0x1000>;
			comp-ids = <MML0_WROT2>;
			comp-names = "mml0_wrot2";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_WROT2_MML>;
			clock-names = "wrot2";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P1_MDP_WROT2)>;
			interconnects = <&mmqos MASTER_LARB_PORT(SMMU_L2_P1_MDP_WROT2)
				&mmqos SLAVE_COMMON(0)>;
			interconnect-names = "mml_dma";
			mmqos-supply = <&mmqos>;
		};

		mml0_rrot0: mml0-rrot0@3e120000 {
			compatible = "mediatek,mt6991-mml_rrot";
			reg = <0 0x3e120000 0 0x1000>;
			comp-ids = <MML0_RROT0>;
			comp-names = "mml0_rrot0";
			pipe = /bits/ 8 <1>;

			clocks = <&mdpsys_config_clk CLK_MDP_MDP_RROT0_MML>;
			clock-names = "rrot0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P6_MDP_RROT0)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L2_P6_MDP_RROT0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(49, 6))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml0_c3d0: mml0-c3d0@3e140000 {
			compatible = "mediatek,mt6991-mml0_c3d0";
			reg = <0 0x3e140000 0 0x1000>;
			comp-ids = <MML0_C3D0>;
			comp-names = "mml0_c3d0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_C3D0_MML>;
			clock-names = "c3d0";
		};

		mml0_fg0: mml0-fg0@3e150000 {
			compatible = "mediatek,mt6991-mml0_fg";
			reg = <0 0x3e150000 0 0x1000>;
			comp-ids = <MML0_FG0>;
			comp-names = "mml0_fg0";
			clocks = <&mdpsys_config_clk CLK_MDP_MDP_FG0_MML>;
			clock-names = "fg0";
			mediatek,larb = <&smi_larb2 MTK_M4U_TO_PORT(SMMU_L2_P7_MDP_FG0)>;
		};

		mmlsys1_config: mmlsys1-config@3e400000 {
			compatible = "mediatek,mt6991-mml1";
			reg = <0 0x3e400000 0 0x1000>;

			/* !!Following code generate by topology parser (tpparser.py)!! */
			/* as mmlsys1 */
			comp-ids = <MML1_MMLSYS>,
				<MML1_DLI2>, <MML1_DMA0_SEL>,
				<MML1_DLI0_SEL>, <MML1_PQ_AAL0_SEL>,
				<MML1_C3D0_SEL>, <MML1_WROT0_SEL>,
				<MML1_DLOUT0_SEL>, <MML1_DLO5>;
			comp-types = <MML_CT_SYS>,
				<MML_CT_DL_IN>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_PATH>,
				<MML_CT_PATH>, <MML_CT_DL_OUT>;
			comp-names = "mmlsys",
				"dli2", "dma0_sel",
				"dli0_sel", "pq_aal0_sel",
				"c3d0_sel", "wrot0_sel",
				"dlout0_sel", "dlo5";
			/* as sys component */
			mux-pins = /bits/ 16 <
				3 MML1_DMA0_SEL MML1_DLI0_SEL MML_MUX_SLIN MML_DLI0_SEL_IN
				1 MML1_DLI0_SEL MML1_WROT0_SEL MML_MUX_MOUT MML_RDMA0_MOUT_EN
				2 MML1_DLI0_SEL MML1_FG0      MML_MUX_MOUT MML_RDMA0_MOUT_EN
				4 MML1_DLI0_SEL MML1_RSZ0     MML_MUX_MOUT MML_RDMA0_MOUT_EN
				1 MML1_RSZ0     MML1_HDR0     MML_MUX_SLIN MML_HDR0_SEL_IN
				2 MML1_FG0      MML1_HDR0     MML_MUX_SLIN MML_HDR0_SEL_IN
				2 MML1_HDR0     MML1_C3D0_SEL MML_MUX_MOUT MML_HDR_MOUT_EN
				4 MML1_HDR0     MML1_AAL0     MML_MUX_MOUT MML_HDR_MOUT_EN
				0 MML1_RSZ0     MML1_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML1_DLI0_SEL MML1_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				2 MML1_COLOR0   MML1_WROT0_SEL MML_MUX_SLIN MML_WROT0_SEL_IN
				1 MML1_WROT0_SEL MML1_DLOUT0_SEL MML_MUX_SLIN MML_DLOUT0_SEL_IN
				0 MML1_WROT0_SEL MML1_DLOUT0_SEL MML_MUX_SOUT MML_DLO0_SOUT_SEL
				2 MML1_WROT0_SEL MML1_WROT0    MML_MUX_SOUT MML_DLO0_SOUT_SEL
				0 MML1_WROT0_SEL MML1_WROT0    MML_MUX_SLIN MML_BYP0_SEL_IN
				1 MML1_DMA0_SEL MML1_WROT0    MML_MUX_SLIN MML_BYP0_SEL_IN
				0 MML1_DMA0_SEL MML1_DLI0_SEL MML_MUX_MOUT MML_BYP0_MOUT_EN
				1 MML1_DMA0_SEL MML1_RSZ2     MML_MUX_MOUT MML_BYP0_MOUT_EN
				2 MML1_DMA0_SEL MML1_WROT0    MML_MUX_MOUT MML_BYP0_MOUT_EN
				0 MML1_RROT0    MML1_DMA0_SEL MML_MUX_SOUT MML_MERGE_SOUT_SEL
				1 MML1_RROT0    MML1_MERGE0   MML_MUX_SOUT MML_MERGE_SOUT_SEL
				0 MML1_HDR0     MML1_AAL0     MML_MUX_SLIN MML_AAL0_SEL_IN
				2 MML1_C3D0     MML1_AAL0     MML_MUX_SLIN MML_AAL0_SEL_IN
				0 MML1_AAL0     MML1_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				1 MML1_C3D0     MML1_PQ_AAL0_SEL MML_MUX_SLIN MML_PQ_AAL0_SEL_IN
				0 MML1_AAL0     MML1_C3D0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML1_AAL0     MML1_PQ_AAL0_SEL MML_MUX_SOUT MML_AAL0_SOUT_SEL
				1 MML1_PQ_AAL0_SEL MML1_TDSHP0   MML_MUX_MOUT MML_AAL0_MOUT_EN
				2 MML1_PQ_AAL0_SEL MML1_RSZ0     MML_MUX_MOUT MML_AAL0_MOUT_EN
				0 MML1_AAL0     MML1_C3D0_SEL MML_MUX_SLIN MML_C3D0_SEL_IN
				1 MML1_HDR0     MML1_C3D0_SEL MML_MUX_SLIN MML_C3D0_SEL_IN
				0 MML1_C3D0     MML1_AAL0     MML_MUX_SOUT MML_C3D0_SOUT_SEL
				1 MML1_C3D0     MML1_PQ_AAL0_SEL MML_MUX_SOUT MML_C3D0_SOUT_SEL
				4 MML1_C3D0     MML1_RSZ0     MML_MUX_SOUT MML_C3D0_SOUT_SEL
				0 MML1_PQ_AAL0_SEL MML1_TDSHP0   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				1 MML1_RSZ0     MML1_TDSHP0   MML_MUX_SLIN MML_TDSHP0_SEL_IN
				3 MML1_COLOR0   MML1_WROT0_SEL MML_MUX_MOUT MML_COLOR0_MOUT_EN
				2 MML1_DLI0_SEL MML1_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				3 MML1_C3D0     MML1_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				4 MML1_PQ_AAL0_SEL MML1_RSZ0     MML_MUX_SLIN MML_RSZ0_SEL_IN
				1 MML1_DMA0_SEL MML1_RSZ2     MML_MUX_SLIN MML_RSZ2_SEL_IN
				0 MML1_RDMA0    MML1_DMA0_SEL MML_MUX_SLIN MML_DMA0_SEL_IN
				1 MML1_RROT0    MML1_DMA0_SEL MML_MUX_SLIN MML_DMA0_SEL_IN
				2 MML1_MERGE0   MML1_DMA0_SEL MML_MUX_SLIN MML_DMA0_SEL_IN
				1 MML1_RDMA0    MML1_DMA0_SEL MML_MUX_SOUT MML_RDMA0_SOUT_SEL
				1 MML1_RSZ0     MML1_HDR0     MML_MUX_MOUT MML_RSZ0_MOUT_EN
				4 MML1_RSZ0     MML1_WROT0_SEL MML_MUX_MOUT MML_RSZ0_MOUT_EN
				5 MML1_RSZ0     MML1_TDSHP0   MML_MUX_MOUT MML_RSZ0_MOUT_EN
				0 MML1_DLI0_SEL MML1_FG0      MML_MUX_SLIN MML_FG0_SEL_IN
				0 MML1_FG0      MML1_HDR0     MML_MUX_MOUT MML_FG0_MOUT_EN
				0 MML1_DLOUT0_SEL MML1_DLO5     MML_MUX_MOUT MML_DLOUT0_MOUT_EN
				>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			/* as mml device */
			comp-count = <MML_ENGINE_TOTAL>;
			topology = "mt6991";
			mboxes = <&gce 16 400 CMDQ_THR_PRIO_1>,
				<&gce 17 500 CMDQ_THR_PRIO_1>,
				<&gce 18 400 CMDQ_THR_PRIO_1>,
				<&gce 19 500 CMDQ_THR_PRIO_1>;
			gce-supply = <&gce>;

			/* sys register offset */
			ready-sel = /bits/ 16 <MML_IN_LINE_READY_SEL>;

			/* as mmlsys component */
			dbg-reg-names =
				"MMLSYS_MISC", "CG_CON0", "CG_CON1",
				"CG_CON2", "CG_CON3", "CG_CON4",
				"SW0_RST_B", "SW1_RST_B", "MOUT_RST",
				"IN_LINE_READY_SEL", "SMI_LARB_GREQ",
				"BYPASS_MUX_SHADOW",
				"MML_DLI0_SEL_IN", "MML_RDMA0_MOUT_EN", "MML_HDR0_SEL_IN",
				"MML_HDR_MOUT_EN", "MML_WROT0_SEL_IN", "MML_DLOUT0_SEL_IN",
				"MML_DLO0_SOUT_SEL", "MML_BYP0_SEL_IN", "MML_PQ0_SOUT_SEL",
				"MML_BYP0_MOUT_EN", "MML_MERGE_SOUT_SEL", "MML_AAL0_SEL_IN",
				"MML_PQ_AAL0_SEL_IN", "MML_AAL0_SOUT_SEL", "MML_AAL0_MOUT_EN",
				"MML_C3D0_SEL_IN", "MML_C3D0_SOUT_SEL", "MML_TDSHP0_SOUT_SEL",
				"MML_TDSHP0_SEL_IN", "MML_COLOR0_MOUT_EN", "MML_COLOR0_SEL_IN",
				"MML_RSZ0_SEL_IN", "MML_RSZ2_SEL_IN", "MML_DMA0_SEL_IN",
				"MML_RDMA0_SOUT_SEL", "MML_RSZ0_MOUT_EN", "MML_FG0_SEL_IN",
				"MML_FG0_MOUT_EN", "MML_DLOUT0_MOUT_EN",
				"MOUT_MASK0", "MOUT_MASK1", "MOUT_MASK2",
				"DDREN_DEBUG",
				"GCE_FRAME_DONE_SEL0", "GCE_FRAME_DONE_SEL1",
				"GCE_FRAME_DONE_SEL2", "GCE_FRAME_DONE_SEL3",
				"GCE_FRAME_DONE_SEL4", "GCE_FRAME_DONE_SEL5",
				"GCE_FRAME_DONE_SEL6", "GCE_FRAME_DONE_SEL7",

				"DL_IN_RELAY2_SIZE ",
				"DLI_ASYNC2_STATUS0", "DLI_ASYNC2_STATUS1",
				"DL_OUT_RELAY5_SIZE",
				"DLO_ASYNC5_STATUS0", "DLO_ASYNC5_STATUS1",

				"DL_VALID0", "DL_VALID1", "DL_VALID2", "DL_VALID3",
				"DL_READY0", "DL_READY1", "DL_READY2", "DL_READY3",

				"RDMA0_AIDSEL", "WROT0_AIDSEL";
			dbg-reg-offsets =
				<MMLSYS_MISC>, <MML_CG_CON0>, <MML_CG_CON1>,
				<MML_CG_CON2>, <MML_CG_CON3>, <MML_CG_CON4>,
				<MML_SW0_RST_B>, <MML_SW1_RST_B>, <MML_MOUT_RST>,
				<MML_IN_LINE_READY_SEL>, <MML_SMI_LARB_GREQ>,
				<MML_BYPASS_MUX_SHADOW>,
				<MML_DLI0_SEL_IN>, <MML_RDMA0_MOUT_EN>, <MML_HDR0_SEL_IN>,
				<MML_HDR_MOUT_EN>, <MML_WROT0_SEL_IN>, <MML_DLOUT0_SEL_IN>,
				<MML_DLO0_SOUT_SEL>, <MML_BYP0_SEL_IN>, <MML_PQ0_SOUT_SEL>,
				<MML_BYP0_MOUT_EN>, <MML_MERGE_SOUT_SEL>, <MML_AAL0_SEL_IN>,
				<MML_PQ_AAL0_SEL_IN>, <MML_AAL0_SOUT_SEL>, <MML_AAL0_MOUT_EN>,
				<MML_C3D0_SEL_IN>, <MML_C3D0_SOUT_SEL>, <MML_TDSHP0_SOUT_SEL>,
				<MML_TDSHP0_SEL_IN>, <MML_COLOR0_MOUT_EN>, <MML_COLOR0_SEL_IN>,
				<MML_RSZ0_SEL_IN>, <MML_RSZ2_SEL_IN>, <MML_DMA0_SEL_IN>,
				<MML_RDMA0_SOUT_SEL>, <MML_RSZ0_MOUT_EN>, <MML_FG0_SEL_IN>,
				<MML_FG0_MOUT_EN>, <MML_DLOUT0_MOUT_EN>,
				<MML_MOUT_MASK0>, <MML_MOUT_MASK1>, <MML_MOUT_MASK2>,
				<MML_DDREN_DEBUG>,

				<GCE_FRAME_DONE_SEL0>, <GCE_FRAME_DONE_SEL1>,
				<GCE_FRAME_DONE_SEL2>, <GCE_FRAME_DONE_SEL3>,
				<GCE_FRAME_DONE_SEL4>, <GCE_FRAME_DONE_SEL5>,
				<GCE_FRAME_DONE_SEL6>, <GCE_FRAME_DONE_SEL7>,

				<MML_DL_IN_RELAY2_SIZE>,
				<MML_DLI_ASYNC2_STATUS0>, <MML_DLI_ASYNC2_STATUS1>,
				<MML_DL_OUT_RELAY5_SIZE>,
				<MML_DLO_ASYNC5_STATUS0>, <MML_DLO_ASYNC5_STATUS1>,

				<MML_DL_VALID0>, <MML_DL_VALID1>, <MML_DL_VALID2>, <MML_DL_VALID3>,
				<MML_DL_READY0>, <MML_DL_READY1>, <MML_DL_READY2>, <MML_DL_READY3>,

				<MML_RDMA0_AIDSEL>, <MML_WROT0_AIDSEL>;

			aid-sel-engine = <
				MML1_RDMA0 MML_RDMA0_AIDSEL 0x1 0x3
				MML1_RDMA2 MML_RDMA2_AIDSEL 0x1 0x3
				MML1_RROT0 MML_RDMA0_AIDSEL 0x4 0xc
				MML1_WROT0 MML_WROT0_AIDSEL 0x1 0x3
				MML1_WROT2 MML_WROT2_AIDSEL 0x1 0x3>;

			gce-event-sel-offset = /bits/ 16 <GCE_FRAME_DONE_SEL0>;
			gce-merged-event = /bits/ 16 <CMDQ_EVENT_MML1_FRAME_DONE_SEL0>;
			gce-event-sels = /bits/ 16 <
				MML1_RDMA0 MML_EVENT_SEL_RDMA0
				MML1_RDMA2 MML_EVENT_SEL_RDMA2
				MML1_RROT0 MML_EVENT_SEL_RROT0
				MML1_FG0 MML_EVENT_SEL_FG0
				MML1_WROT0 MML_EVENT_SEL_WROT0
				MML1_WROT2 MML_EVENT_SEL_WROT2
				MML1_HDR0 MML_EVENT_SEL_HDR0
				MML1_AAL0 MML_EVENT_SEL_AAL0>;

			/* couple mode events */
			event-ir-mml-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_MML_READY>;
			event-ir-disp-ready = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_IR_DISP_READY>;
			event-ir-mml-stop = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_MML_STOP>;
			event-racing-pipe0 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE0>;
			event-racing-pipe1 = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1>;
			event-racing-pipe1-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_PIPE1_NEXT>;

			/* as dl component */
			dli2-dl-relay = /bits/ 16 <MML_DL_IN_RELAY2_SIZE>;
			dlo5-dl-relay = /bits/ 16 <MML_DL_OUT_RELAY5_SIZE>;

			mtk,smmu-shared = <&mm_smmu_disp>;
			mtk,smmu-shared-sec = <&mm_smmu_svp_disp>;

			clocks = <&mdpsys1_config_clk CLK_MDP1_APB_BUS_MML>,
				<&mdpsys1_config_clk CLK_MDP1_APB_DB_MML>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLI_ASYNC2_MML>,
				<&mdpsys1_config_clk CLK_MDP1_MDP_DLO_ASYNC5_MML>,
				<&mdpsys1_config_clk CLK_MDP1_F26M_MML>;
			clock-names = "apb_bus", "apb_db", "dli2", "dlo5", "mmlsys_26m_clk";
			mmlsys-clock-names = "apb_bus", "apb_db";
			dli2-clock-names = "dli2";
			dlo5-clock-names = "dlo5";
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_MM_INFRA1>;
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P17_MDP_FAKE_ENG0)>;
			/* dvfs */
			operating-points-v2 = <&opp_table_disp>;
			mmqos-supply = <&mmqos>;
		};

		mml1_mutex0: mml1-mutex0@3e420000 {
			compatible = "mediatek,mt6991-mml_mutex";
			reg = <0 0x3e420000 0 0x1000>;
			comp-ids = <MML1_MUTEX>;
			comp-names = "mml1_mutex0";

			/* !!Following code generate by topology parser (tpparser.py)!! */
			mutex-comps = "rdma0", "rdma2", "birsz0", "hdr0",
				"aal0", "rsz0", "rsz2", "tdshp0",
				"color0", "wrot0", "wrot2", "dli2",
				"rrot0", "merge0", "c3d0", "fg0",
				"dlo5";
			rdma0 = <MML1_RDMA0 0 0>;
			rdma2 = <MML1_RDMA2 0 2>;
			birsz0 = <MML1_BIRSZ0 0 3>;
			hdr0 = <MML1_HDR0 0 4>;
			aal0 = <MML1_AAL0 0 5>;
			rsz0 = <MML1_RSZ0 0 6>;
			rsz2 = <MML1_RSZ2 0 7>;
			tdshp0 = <MML1_TDSHP0 0 8>;
			color0 = <MML1_COLOR0 0 9>;
			wrot0 = <MML1_WROT0 0 10>;
			wrot2 = <MML1_WROT2 0 12>;
			dli2 = <MML1_DLI2 0 17>;
			rrot0 = <MML1_RROT0 0 21>;
			merge0 = <MML1_MERGE0 0 22>;
			c3d0 = <MML1_C3D0 0 23>;
			fg0 = <MML1_FG0 0 24>;
			dlo5 = <MML1_DLO5 0 29>;
			/* !!Above code generate by topology parser (tpparser.py)!! */

			mutex-ids = <MML1_RDMA0 0 MML1_RROT0 1>;
			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MUTEX0_MML>;
			clock-names = "mutex0";
		};

		mml1_rdma0: mml1-rdma0@3e450000 {
			compatible = "mediatek,mt6991-mml1_rdma";
			reg = <0 0x3e450000 0 0x1000>;
			comp-ids = <MML1_RDMA0>;
			comp-names = "mml1_rdma0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA0_MML>;
			clock-names = "rdma0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P4_MDP_RDMA0)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P4_MDP_RDMA0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 4))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_rdma2: mml1-rdma2@3e470000 {
			compatible = "mediatek,mt6991-mml_pq_rdma";
			reg = <0 0x3e470000 0 0x1000>;
			comp-ids = <MML1_RDMA2>;
			comp-names = "mml1_rdma2";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RDMA2_MML>;
			clock-names = "rdma2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P0_MDP_RDMA2)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P0_MDP_RDMA2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 0))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_birsz0: mml1-birsz0@3e480000 {
			compatible = "mediatek,mt6991-mml1_birsz";
			reg = <0 0x3e480000 0 0x1000>;
			comp-ids = <MML1_BIRSZ0>;
			comp-names = "mml1_birsz0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_BIRSZ0_MML>;
			clock-names = "birsz0";
		};

		mml1_hdr0: mml1-hdr0@3e490000 {
			compatible = "mediatek,mt6991-mml1_hdr";
			reg = <0 0x3e490000 0 0x1000>;
			comp-ids = <MML1_HDR0>;
			comp-names = "mml1_hdr0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_HDR0_MML>;
			clock-names = "hdr0";
		};

		mml1_aal0: mml1-aal0@3e4a0000 {
			compatible = "mediatek,mt6991-mml1_aal";
			reg = <0 0x3e4a0000 0 0x1000>;
			comp-ids = <MML1_AAL0>;
			comp-names = "mml1_aal0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_AAL0_MML>;
			clock-names = "aal0";
		};

		mml1_rsz0: mml1-rsz0@3e4b0000 {
			compatible = "mediatek,mt6991-mml1_rsz";
			reg = <0 0x3e4b0000 0 0x1000>;
			comp-ids = <MML1_RSZ0>;
			comp-names = "mml1_rsz0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ0_MML>;
			clock-names = "rsz0";
		};

		mml1_rsz2: mml1-rsz2@3e4c0000 {
			compatible = "mediatek,mt6991-mml1_rsz";
			reg = <0 0x3e4c0000 0 0x1000>;
			comp-ids = <MML1_RSZ2>;
			comp-names = "mml1_rsz2";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RSZ2_MML>;
			clock-names = "rsz2";
		};

		mml1_tdshp0: mml1-tdshp0@3e4d0000 {
			compatible = "mediatek,mt6991-mml1_tdshp";
			reg = <0 0x3e4d0000 0 0x1000>;
			comp-ids = <MML1_TDSHP0>;
			comp-names = "mml1_tdshp0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_TDSHP0_MML>;
			clock-names = "tdshp0";
		};

		mml1_color0: mml1-color0@3e4e0000 {
			compatible = "mediatek,mt6991-mml_color";
			reg = <0 0x3e4e0000 0 0x1000>;
			comp-ids = <MML1_COLOR0>;
			comp-names = "mml1_color0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_COLOR0_MML>;
			clock-names = "color0";
		};

		mml1_wrot0: mml1-wrot0@3e4f0000 {
			compatible = "mediatek,mt6991-mml1_wrot";
			reg = <0 0x3e4f0000 0 0x1000>;
			comp-ids = <MML1_WROT0>;
			comp-names = "mml1_wrot0";

			event-bufa = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFA>;
			event-bufb = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUFB>;
			event-buf-next = /bits/ 16 <CMDQ_SYNC_TOKEN_MML_BUF_NEXT>;

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT0_MML>;
			clock-names = "wrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P5_MDP_WROT0)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P5_MDP_WROT0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 5))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_wrot2: mml1-wrot2@3e510000 {
			compatible = "mediatek,mt6991-mml1_wrot";
			reg = <0 0x3e510000 0 0x1000>;
			comp-ids = <MML1_WROT2>;
			comp-names = "mml1_wrot2";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_WROT2_MML>;
			clock-names = "wrot2";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P1_MDP_WROT2)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P1_MDP_WROT2)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 1))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_rrot0: mml1-rrot0@3e520000 {
			compatible = "mediatek,mt6991-mml_rrot";
			reg = <0 0x3e520000 0 0x1000>;
			comp-ids = <MML1_RROT0>;
			comp-names = "mml1_rrot0";
			pipe = /bits/ 8 <0>;

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_RROT0_MML>;
			clock-names = "rrot0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P6_MDP_RROT0)>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L3_P6_MDP_RROT0)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(MTK_SMMU_PORT_ID(48, 6))
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names = "mml_dma", "mml_dma_dpc";
			mmqos-supply = <&mmqos>;
		};

		mml1_merge0: mml1-merge0@3e530000 {
			compatible = "mediatek,mt6991-mml1_merge";
			reg = <0 0x3e530000 0 0x1000>;
			comp-ids = <MML1_MERGE0>;
			comp-names = "mml1_merge0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_MERGE0_MML>;
			clock-names = "merge0";
		};

		mml1_c3d0: mml1-c3d0@3e540000 {
			compatible = "mediatek,mt6991-mml1_c3d0";
			reg = <0 0x3e540000 0 0x1000>;
			comp-ids = <MML1_C3D0>;
			comp-names = "mml1_c3d0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_C3D0_MML>;
			clock-names = "c3d0";
		};

		mml1_fg0: mml1-fg0@3e550000 {
			compatible = "mediatek,mt6991-mml1_fg";
			reg = <0 0x3e550000 0 0x1000>;
			comp-ids = <MML1_FG0>;
			comp-names = "mml1_fg0";

			clocks = <&mdpsys1_config_clk CLK_MDP1_MDP_FG0_MML>;
			clock-names = "fg0";
			mediatek,larb = <&smi_larb3 MTK_M4U_TO_PORT(SMMU_L3_P7_MDP_FG0)>;
		};

		consys: consys@40000000 {
			compatible = "mediatek,mt6991-consys";
			reg = <0 0x40000000 0 0x480>, /* 0 conn_infra_rgu_on */
				<0 0x40001000 0 0x658>,   /* 1 conn_infra_cfg_on */
				<0 0x40003000 0 0x204>,   /* 2 conn_wt_slp_ctl_reg */
				<0 0x4000e000 0 0x124>,   /* 3 conn_infra_bus_cr_on */
				<0 0x40011000 0 0x138>,   /* 4 conn_infra_cfg*/
				<0 0x40012000 0 0xbc>,    /* 5 conn_infra_clkgen_top */
				<0 0x40023000 0 0x1000>,  /* 6 conn_dbg_ctl */
				<0 0x40041000 0 0x128>,   /* 7 conn_afe_ctl */
				<0 0x40042000 0 0x324>,   /* 8 conn_rf_spi_mst_reg */
				<0 0x4004b000 0 0x414>,   /* 9 conn_infra_bus_cr */
				<0 0x4004d000 0 0x41c>,   /* 10 conn_infra_off_debug_ctrl_ao */
				<0 0x40050000 0 0x2000>,  /* 11 conn_infra_sysram */
				<0 0x40060000 0 0xbf8>,   /* 12 conn_host_csr_top */
				<0 0x40070000 0 0x7004>,  /* 13 conn_semaphore */
				<0 0x1002c000 0 0xb04>,   /* 14 ifrbus_ao_reg */
				<0 0x1c004000 0 0x1000>,  /* 15 spm */
				<0 0x1c011000 0 0x918>;   /* 16 SRCLKENRC */
			radio-support = "gps", "mawd";
			interrupts = <GIC_SPI 806 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_CONN>;

			gps-emi-offset = <0x4f0000>;
			gps-emi-size = <0x140000>;
		};

		gpu_protected_memory_allocator: protected-memory-allocator@4b09f000 {
			compatible = "arm,protected-memory-allocator";
			reg = <0 0x4b09f000 0 0x1000>;
			reg-names = "gpueb_base";
			gpr-offset = <0xd00>;
			gpr-id = <6>;
			gmpu-table-size = <0x0>;
			protected-reserve-size = <0x200000>;
#if 0
			gpu-iommu {
				compatible = "mediatek,gpu-iommu";
				iommus = <&gpu_smmu 0x01>; /* SID=1 */
				mtk,smmu-dma-mode = "disable";
			};
			gpu-iommu-protected {
				compatible = "mediatek,gpu-iommu";
				iommus = <&gpu_smmu 0x02>; /* SID=2 */
				mtk,smmu-dma-mode = "disable";
			};
#endif
		};

		mali: mali@48000000 {
			compatible = "mediatek,mali", "arm,mali-valhall";
			reg = <0 0x48000000 0 0x480000>;
			physical-memory-group-manager = <&mgm>;
			interrupts =
				<GIC_SPI 606 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 605 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 604 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 607 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names =
				"JOB",
				"MMU",
				"GPU",
				"EVENT",
				"PWR";
			protected-memory-allocator = <&gpu_protected_memory_allocator>;
			#cooling-cells = <2>;
			ged-supply = <&ged>;
			sleep-mode-enable = <1>;
			firmware-idle-hysteresis-time-us = <0>;
			default-glb-pwroff-timeout-us = <10>;
			autosuspend-delay-ms = <10>;
			adaptive-power-policy = <2>;
			exception-mask = <0x5>;
		};

		gpu_mali_opp: opp-table0 {
			compatible = "operating-points-v2";
			opp00 {
				opp-hz = /bits/ 64 <1352000000>;
				opp-microvolt = <850000>;
			};
			opp01 {
				opp-hz = /bits/ 64 <1326000000>;
				opp-microvolt = <840000>;
			};
			opp02 {
				opp-hz = /bits/ 64 <1300000000>;
				opp-microvolt = <830000>;
			};
			opp03 {
				opp-hz = /bits/ 64 <1274000000>;
				opp-microvolt = <820000>;
			};
			opp04 {
				opp-hz = /bits/ 64 <1248000000>;
				opp-microvolt = <810000>;
			};
			opp05 {
				opp-hz = /bits/ 64 <1222000000>;
				opp-microvolt = <800000>;
			};
			opp06 {
				opp-hz = /bits/ 64 <1196000000>;
				opp-microvolt = <795000>;
			};
			opp07 {
				opp-hz = /bits/ 64 <1170000000>;
				opp-microvolt = <785000>;
			};
			opp08 {
				opp-hz = /bits/ 64 <1144000000>;
				opp-microvolt = <775000>;
			};
			opp09 {
				opp-hz = /bits/ 64 <1118000000>;
				opp-microvolt = <770000>;
			};
			opp10 {
				opp-hz = /bits/ 64 <1092000000>;
				opp-microvolt = <760000>;
			};
			opp11 {
				opp-hz = /bits/ 64 <1066000000>;
				opp-microvolt = <750000>;
			};
			opp12 {
				opp-hz = /bits/ 64 <1040000000>;
				opp-microvolt = <745000>;
			};
			opp13 {
				opp-hz = /bits/ 64 <1014000000>;
				opp-microvolt = <735000>;
			};
			opp14 {
				opp-hz = /bits/ 64 <988000000>;
				opp-microvolt = <725000>;
			};
			opp15 {
				opp-hz = /bits/ 64 <962000000>;
				opp-microvolt = <720000>;
			};
			opp16 {
				opp-hz = /bits/ 64 <936000000>;
				opp-microvolt = <710000>;
			};
			opp17 {
				opp-hz = /bits/ 64 <910000000>;
				opp-microvolt = <700000>;
			};
			opp18 {
				opp-hz = /bits/ 64 <884000000>;
				opp-microvolt = <695000>;
			};
			opp19 {
				opp-hz = /bits/ 64 <858000000>;
				opp-microvolt = <685000>;
			};
			opp20 {
				opp-hz = /bits/ 64 <832000000>;
				opp-microvolt = <675000>;
			};
			opp21 {
				opp-hz = /bits/ 64 <806000000>;
				opp-microvolt = <670000>;
			};
			opp22 {
				opp-hz = /bits/ 64 <780000000>;
				opp-microvolt = <660000>;
			};
			opp23 {
				opp-hz = /bits/ 64 <754000000>;
				opp-microvolt = <650000>;
			};
			opp24 {
				opp-hz = /bits/ 64 <728000000>;
				opp-microvolt = <645000>;
			};
			opp25 {
				opp-hz = /bits/ 64 <702000000>;
				opp-microvolt = <635000>;
			};
			opp26 {
				opp-hz = /bits/ 64 <676000000>;
				opp-microvolt = <625000>;
			};
			opp27 {
				opp-hz = /bits/ 64 <650000000>;
				opp-microvolt = <620000>;
			};
			opp28 {
				opp-hz = /bits/ 64 <624000000>;
				opp-microvolt = <610000>;
			};
			opp29 {
				opp-hz = /bits/ 64 <598000000>;
				opp-microvolt = <600000>;
			};
			opp30 {
				opp-hz = /bits/ 64 <572000000>;
				opp-microvolt = <595000>;
			};
			opp31 {
				opp-hz = /bits/ 64 <546000000>;
				opp-microvolt = <585000>;
			};
			opp32 {
				opp-hz = /bits/ 64 <520000000>;
				opp-microvolt = <575000>;
			};
			opp33 {
				opp-hz = /bits/ 64 <494000000>;
				opp-microvolt = <570000>;
			};
			opp34 {
				opp-hz = /bits/ 64 <468000000>;
				opp-microvolt = <560000>;
			};
			opp35 {
				opp-hz = /bits/ 64 <442000000>;
				opp-microvolt = <550000>;
			};
			opp36 {
				opp-hz = /bits/ 64 <416000000>;
				opp-microvolt = <550000>;
			};
			opp37 {
				opp-hz = /bits/ 64 <390000000>;
				opp-microvolt = <550000>;
			};
			opp38 {
				opp-hz = /bits/ 64 <364000000>;
				opp-microvolt = <550000>;
			};
			opp39 {
				opp-hz = /bits/ 64 <338000000>;
				opp-microvolt = <550000>;
			};
			opp40 {
				opp-hz = /bits/ 64 <338000000>;
				opp-microvolt = <550000>;
			};
			opp41 {
				opp-hz = /bits/ 64 <338000000>;
				opp-microvolt = <550000>;
			};
		};

		gpueb: gpueb@4b000000 {
			compatible = "mediatek,gpueb";
			gpueb-support = <1>;
			ghpm-support = <0>;
			gpueb-logger-support = <0>;
			mbox-count = <1>;
			mbox-size = <160>; /* 160 slot * 4 = 640 byte */
			slot-size = <4>;   /* 1 slot = 4 bytes */
			ts-mbox = <0>; /* mbox for timersync */

			/* id, mbox, send_size */
			send-table =
				<0 0 4>,
				<1 0 8>,
				<2 0 3>,
				<3 0 6>,
				<4 0 9>,
				<5 0 4>,
				<6 0 6>,
				<7 0 6>,
				<8 0 1>,
				<9 0 4>,
				<10 0 3>;
			send-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			/* id, mbox, recv_size, recv_opt, cb_ctx_opt */
			recv-table =
				<0 0 4 0 0>,
				<1 0 8 1 1>,
				<2 0 1 0 1>,
				<3 0 1 0 1>,
				<4 0 1 1 1>,
				<5 0 4 1 1>,
				<6 0 1 1 1>,
				<7 0 6 1 1>,
				<8 0 4 0 1>,
				<9 0 1 1 1>,
				<10 0 3 1 1>;
			recv-name-table =
				"IPI_ID_FAST_DVFS_EVENT",
				"IPI_ID_GPUFREQ",
				"IPI_ID_SLEEP",
				"IPI_ID_TIMER",
				"IPI_ID_FHCTL",
				"IPI_ID_CCF",
				"IPI_ID_GPUMPU",
				"IPI_ID_FAST_DVFS",
				"CH_IPIR_C_MET", /* = IPIS_C_MET on gpueb side */
				"CH_IPIS_C_MET", /* = IPIR_C_MET on gpueb side */
				"IPI_ID_BRISKET";

			reg =
				<0 0x4b000000 0 0xa0000>,
				<0 0x4b09fd00 0 0x80>,
				<0 0x4b140100 0 0x200>,
				<0 0x4b120000 0 0x100>,
				<0 0x4b09fd80 0 0x280>,
				<0 0x4b170008 0 0x4>,  /* arbitrary addr to avoid error msg */
				<0 0x4b170004 0 0x4>,
				<0 0x4b170074 0 0x4>,
				<0 0x4b170000 0 0x4>,
				<0 0x4b170078 0 0x4>,
				<0 0x4b800000 0 0x1000>;
			reg-names =
				"gpueb_base",
				"gpueb_gpr_base",
				"gpueb_cfgreg_base",
				"gpueb_intc_base",
				"mbox0_base",
				"mbox0_init", /* dummy input for mtk_mbox_probe */
				"mbox0_set",
				"mbox0_clr",
				"mbox0_send",
				"mbox0_recv",
				"mfg_rpc";

			interrupts = <GIC_SPI 608 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "mbox0";

			gpueb-mem-table =
				<0 0x4000>,   /* 16KB */
				<1 0x180000>; /* 1.5MB */

			gpueb-mem-name-table =
				"MEM_ID_GPUFREQ", /* GPUFREQ */
				"MEM_ID_LOG";     /* LOGGER */

			gpueb-diagnosis-mode = <0>;
		};

		drm: drm@1000d000 {
			compatible = "mediatek,dbgtop-drm";
			reg = <0 0x1000d000 0 0x1000>;
			ver = <2>;
			sec-write = <1>;
		};

		tracker: tracker@14780000 {
			compatible = "mediatek,tracker";
			reg = <0 0x14780000 0 0x20000>;
			timer-sep = <1>;
			no-w-valid-chk = <1>;
			subsys {
				tracker1 {
					sys-name = "AP";
					sys-base = <0x14780000>;
					entry-num = <64>;
					interrupts = <GIC_SPI 383 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "ap_tracker_irq";
				};
				tracker2 {
					sys-name = "INFRA";
					sys-base = <0x147a0000>;
					entry-num = <32>;
					interrupts = <GIC_SPI 382 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "infra_tracker_irq";
				};
				tracker3 {
					sys-name = "VLP";
					sys-base = <0x1c4e0000>;
					entry-num = <4>;
					interrupts = <GIC_SPI 693 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "vlp_tracker_irq";
				};
				tracker4 {
					sys-name = "INFRA_LOWSPEED";
					sys-base = <0x147c0000>;
					entry-num = <32>;
					interrupts = <GIC_SPI 381 IRQ_TYPE_LEVEL_HIGH 0>;
					irq-name = "infra_tracker_lowspeed_irq";
				};
			};
		};

		gpufreq: gpufreq@48500000 {
			compatible = "mediatek,gpufreq";
			reg =
				<0 0x48500000 0 0x1000>,   /* MFG_TOP_CONFIG */
				<0 0x48600000 0 0x200000>, /* MFG_SMMU */
				<0 0x4b800000 0 0x10000>,  /* MFG_RPC */
				<0 0x4b810000 0 0x400>,    /* MFG_PLL */
				<0 0x4b810400 0 0x400>,    /* MFG_PLL_SC0 */
				<0 0x4b810800 0 0x400>,    /* MFG_PLL_SC1 */
				<0 0x4b840000 0 0x1000>,   /* MFG_HBVC */
				<0 0x4b860000 0 0x1000>,   /* MFG_VCORE_AO_CFG */
				<0 0x0c000000 0 0x1000>,   /* MCUSYS_PAR_WRAP */
				<0 0x10000000 0 0x1000>,   /* CKSYS */
				<0 0x10404000 0 0x1000>,   /* NTH_EMICFG_AO_MEM */
				<0 0x10416000 0 0x1000>,   /* NTH_EMI_AO_DEBUG_CTRL */
				<0 0x10425000 0 0x1000>,   /* NTH_EMICFG */
				<0 0x10469000 0 0x1000>,   /* EMI */
				<0 0x10504000 0 0x1000>,   /* STH_EMICFG_AO_MEM */
				<0 0x10516000 0 0x1000>,   /* STH_EMI_AO_DEBUG_CTRL */
				<0 0x10525000 0 0x1000>,   /* STH_EMICFG */
				<0 0x10569000 0 0x1000>,   /* SUB_EMI */
				<0 0x10621000 0 0x1000>,   /* SEMI_MI32_SMI */
				<0 0x10622000 0 0x1000>,   /* NEMI_MI32_SMI */
				<0 0x10623000 0 0x1000>,   /* SEMI_MI33_SMI */
				<0 0x10624000 0 0x1000>,   /* NEMI_MI33_SMI */
				<0 0x10644000 0 0x1000>,   /* INFRA_AO_DEBUG_CTRL */
				<0 0x10645000 0 0x1000>,   /* EMI_INFRA_AO_BCRM */
				<0 0x10646000 0 0x1000>,   /* EMI_INFRA_AO_MEM */
				<0 0x10648000 0 0x1000>,   /* EMI_INFRA_CFG */
				<0 0x1c004000 0 0x10000>;  /* SLEEP */
			reg-names =
				"mfg_top_config",
				"mfg_smmu",
				"mfg_rpc",
				"mfg_pll",
				"mfg_pll_sc0",
				"mfg_pll_sc1",
				"mfg_hbvc",
				"mfg_vcore_ao_cfg",
				"mcusys_par_wrap",
				"cksys",
				"nth_emicfg_ao_mem",
				"nth_emi_ao_debug_ctrl",
				"nth_emicfg",
				"emi",
				"sth_emicfg_ao_mem",
				"sth_emi_ao_debug_ctrl",
				"sth_emicfg",
				"sub_emi",
				"semi_mi32_smi",
				"nemi_mi32_smi",
				"semi_mi33_smi",
				"nemi_mi33_smi",
				"infra_ao_debug_ctrl",
				"emi_infra_ao_bcrm",
				"emi_infra_ao_mem",
				"emi_infra_cfg",
				"sleep";
			gpufreq-wrapper-supply = <&gpufreq_wrapper>;
		};

		devapc@14401000 {
			compatible = "mediatek,mt6991-devapc";
			reg = <0 0x14401000 0 0x1000>, /* apinfra_io pd */
				<0 0x14400000 0 0x1000>, /* apinfra_io_ctrl pd */
				<0 0x140a0000 0 0x1000>, /* apinfra_io_intf pd */
				<0 0x10693000 0 0x1000>, /* apinfra_big4 pd */
				<0 0x102f3000 0 0x1000>, /* apinfra_dramc pd */
				<0 0x10613000 0 0x1000>, /* apinfra_emi pd */
				<0 0x180f3000 0 0x1000>, /* apinfra_ssr pd */
				<0 0x14130000 0 0x1000>, /* apinfra_mem pd */
				<0 0x14131000 0 0x1000>, /* apinfra_mem_ctrl pd */
				<0 0x140c0000 0 0x1000>, /* apinfra_mem_intf pd */
				<0 0x142f4000 0 0x1000>, /* apinfra_int pd */
				<0 0x14800000 0 0x1000>, /* apinfra_mmu pd */
				<0 0x140e0000 0 0x1000>, /* apinfra_slb pd */
				<0 0x16670000 0 0x1000>, /* peri pd */
				<0 0x1c032000 0 0x1000>, /* vlp pd */
				<0 0x1a019000 0 0x1000>, /* adsp pd */
				<0 0x30040000 0 0x1000>, /* mminfra pd */
				<0 0x31ad5000 0 0x1000>, /* mmup pd */
				<0 0x4b890000 0 0x1000>, /* gpu pd */
				<0 0x4b8b0000 0 0x1000>, /* gpu1 pd */
				<0 0x101c4000 0 0x1000>, /* apinfra_io ao */
				<0 0x101c0000 0 0x1000>, /* apinfra_io_ctrl ao */
				<0 0x14000000 0 0x1000>, /* apinfra_io_intf ao */
				<0 0x10680000 0 0x1000>, /* apinfra_big4 ao */
				<0 0x102e0000 0 0x1000>, /* apinfra_dramc ao */
				<0 0x10600000 0 0x1000>, /* apinfra_emi ao */
				<0 0x180e0000 0 0x1000>, /* apinfra_ssr ao */
				<0 0x141f0000 0 0x1000>, /* apinfra_mem ao */
				<0 0x141f4000 0 0x1000>, /* apinfra_mem_ctrl ao */
				<0 0x14020000 0 0x1000>, /* apinfra_mem_intf ao */
				<0 0x14040000 0 0x1000>, /* apinfra_int ao */
				<0 0x14060000 0 0x1000>, /* apinfra_mmu ao */
				<0 0x14080000 0 0x1000>, /* apinfra_slb ao */
				<0 0x16660000 0 0x1000>, /* peri ao */
				<0 0x1c550000 0 0x1000>, /* vlp ao */
				<0 0x1a340000 0 0x1000>, /* adsp ao */
				<0 0x30050000 0 0x1000>, /* mminfra ao */
				<0 0x31ad0000 0 0x1000>, /* mmup ao */
				<0 0x4b880000 0 0x1000>, /* gpu ao */
				<0 0x14411000 0 0x1000>, /* infracfg */
				<0 0x10033000 0 0x1000>, /* swp */
				<0 0x0010c000 0 0x1000>; /* sramrom */
			interrupts = <GIC_SPI 867 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_io irq */
				<GIC_SPI 868 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_io_ctrl irq */
				<GIC_SPI 865 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_io_intf irq */
				<GIC_SPI 863 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_big4 irq */
				<GIC_SPI 870 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_dramc irq */
				<GIC_SPI 869 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_emi irq */
				<GIC_SPI 866 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_ssr irq */
				<GIC_SPI 835 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_mem irq */
				<GIC_SPI 836 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_mem_ctrl irq */
				<GIC_SPI 837 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_mem_intf irq */
				<GIC_SPI 864 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_int irq */
				<GIC_SPI 834 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_mmu irq */
				<GIC_SPI 833 IRQ_TYPE_LEVEL_HIGH 0>, /* apinfra_slb irq */
				<GIC_SPI 265 IRQ_TYPE_EDGE_RISING 0>, /* peri irq */
				<GIC_SPI 694 IRQ_TYPE_LEVEL_HIGH 0>, /* vlp irq */
				<GIC_SPI 715 IRQ_TYPE_LEVEL_HIGH 0>, /* adsp irq */
				<GIC_SPI 478 IRQ_TYPE_LEVEL_HIGH 0>, /* mminfra irq */
				<GIC_SPI 794 IRQ_TYPE_LEVEL_HIGH 0>, /* mmup irq */
				<GIC_SPI 613 IRQ_TYPE_LEVEL_HIGH 0>; /* gpu irq */
		};

		dispsys_config: dispsys-config@32000000 {
			compatible = "mediatek,mt6991-disp";
	//		mediatek,mml = <&mmlsys_config>;
	//		interrupts = <GIC_SPI 440 IRQ_TYPE_LEVEL_HIGH 0>;
			dispsys-num = <2>;
			ovlsys-num = <2>;
			reg = <0 0x32000000 0 0x1000>,
				  <0 0x32400000 0 0x1000>,
				  <0 0x32800000 0 0x1000>,
				  <0 0x32c00000 0 0x1000>;
			#address-cells = <2>;
			#size-cells = <2>;
	//		mmqos-supply = <&mmqos>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
	//		mtk,smmu-shared = <&mm_smmu_hrt_normal>;
	//		mediatek,larb = <&smi_larb0>;
	//		fake-engine = <&smi_larb0 M4U_PORT_L0_DISP_FAKE0>,
	//				<&smi_larb1 M4U_PORT_L1_DISP_FAKE1>;
			#clock-cells = <1>;
	//		power-domains = <&scpsys MT6989_POWER_DOMAIN_DIS1_SHUTDOWN>;
			pd-others = <&disp1_mutex0>, <&disp_ovl0_exdma2>;//, <&disp1_ovl0_2l>, <&disp_dpc>;
	//		pd-names = "side_dispsys", "ovlsys", "side_ovlsys", "mminfra_in_dpc";
	//		clocks = <&dispsys_config_clk CLK_MM_CONFIG>,
	//			 <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC0>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC1>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC2>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC3>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC4>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC5>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC6>,
	//			 <&dispsys_config_clk CLK_MM_DLI_ASYNC7>,
	//			 <&dispsys_config_clk CLK_MM_DLO_ASYNC0>,
	//			 <&dispsys_config_clk CLK_MM_DLO_ASYNC1>,
	//			 <&dispsys_config_clk CLK_MM_DLO_ASYNC2>,
	//			 <&dispsys_config_clk CLK_MM_DLO_ASYNC3>,
	//			 <&dispsys_config_clk CLK_MM_DLO_ASYNC4>,
	//			 <&dispsys1_config_clk CLK_MM1_DISPSYS1_CONFIG>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC0>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC1>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC2>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC3>,
	//			 <&dispsys1_config_clk CLK_MM1_DISP_DLI_ASYNC4>,
	//			 <&dispsys1_config_clk CLK_MM1_F26M>,
	//			 <&ovlsys_config_clk CLK_OVLSYS_CONFIG>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_MUTEX0>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC0>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC1>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DLI_ASYNC2>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC0>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC1>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC2>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC3>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC4>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC5>,
	//			 <&ovlsys_config_clk CLK_OVL_DISP_DL0_ASYNC6>,
	//			 <&ovlsys1_config_clk CLK_OVL1_OVLSYS_CONFIG>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_MUTEX0>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC0>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC1>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DLI_ASYNC2>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC0>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC1>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC2>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC3>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC4>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC5>,
	//			 <&ovlsys1_config_clk CLK_OVL1_DISP_DL0_ASYNC6>,
	//			 <&mmdvfs_mux MMDVFS_USER_DISP>;
			clock-num = <48>;
			condition-num = <2>;
	//		operating-points-v2 = <&opp_table_disp>;
	//		vdisp-dvfs-opp = /bits/ 8 <3>;
	//		interconnects = <&mmqos SLAVE_LARB(51) &mmqos SLAVE_COMMON(0)>,
	//				<&mmqos SLAVE_LARB(52) &mmqos SLAVE_COMMON(1)>,
	//				<&mmqos SLAVE_LARB(53) &mmqos SLAVE_COMMON(1)>;
	//		interconnect-names = "disp_hrt_qos",
	//				"disp_hrt_by_larb",
	//				"disp_dp_hrt_by_larb";
	//		pre-define-bw = <0xffffffff>, <4200>, <0>, <2700>;
	//		crtc-ovl-usage = <0xe0>, <0x2>, <0x2>, <0x4>;

	//		default-emi-eff = <8500>;
	//		emi-eff-lp5-table =
	//			<2964 3648 5110 5795 6388 7066 7215 7849
	//			7774 8264 7937 8330 7920 8344 7811 8257>;

			/* define threads, see mt6991-gce.h */
	//		mediatek,mailbox-gce = <&gce>;
			mboxes = <&gce 0 0 CMDQ_THR_PRIO_4>,
				<&gce 1 0 CMDQ_THR_PRIO_4>,
				<&gce 2 0 CMDQ_THR_PRIO_4>,
				<&gce 24 0 CMDQ_THR_PRIO_4>,
				<&gce 3 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 5 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 25 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 7 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
				<&gce 4 0 CMDQ_THR_PRIO_4>,
				<&gce 6 0 CMDQ_THR_PRIO_3>,
				<&gce 22 0 CMDQ_THR_PRIO_1>;
				// <&gce_sec 8 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>,
				// <&gce_sec 9 0 CMDQ_THR_PRIO_3>;

			gce-client-names = "CLIENT_CFG0",
				"CLIENT_CFG1",
				"CLIENT_CFG2",
				"CLIENT_CFG3",
				"CLIENT_TRIG_LOOP0",
				"CLIENT_TRIG_LOOP1",
				"CLIENT_TRIG_LOOP3",
				"CLIENT_EVENT_LOOP0",
				"CLIENT_SUB_CFG0",
				"CLIENT_DSI_CFG0",
				"CLIENT_PQ0";
				// "CLIENT_SEC_CFG0",
				// "CLIENT_SEC_CFG1",
				// "CLIENT_SEC_CFG2";

			/* define subsys, see mt6991-gce.h */
			gce-subsys = <&gce 0x14000000 SUBSYS_1400XXXX>,
				<&gce 0x14010000 SUBSYS_1401XXXX>,
				<&gce 0x14020000 SUBSYS_1402XXXX>;

			/* define subsys, see mt6989-gce.h */
			gce-event-names =
				"disp_mutex0_eof",
				"disp_mutex1_eof",
				"disp_token_stream_dirty0",
				"disp_token_stream_dirty1",
				"disp_token_stream_dirty3",
				"disp_wait_dsi0_te",
				"disp_wait_dsi1_te",
				"disp_token_stream_eof0",
				"disp_token_stream_eof1",
				"disp_token_stream_eof3",
				"disp_dsi0_eof",
				"disp_dsi1_eof",
				"disp_token_esd_eof0",
				"disp_token_esd_eof1",
				"disp_token_esd_eof3",
				"disp_rdma0_eof0",
				"disp_wdma0_eof0",
				"disp_token_stream_block0",
				"disp_token_stream_block1",
				"disp_token_stream_block3",
				"disp_token_cabc_eof0",
				"disp_token_cabc_eof1",
				"disp_token_cabc_eof3",
				"disp_wdma0_eof2",
//				"disp_wait_dp_intf0_te",
				"disp_dp_intf0_eof",
				"disp_mutex2_eof",
//				"disp_ovlsys_wdma2_eof2",
//				"disp_dsi0_sof0",
				"disp_token_vfp_period0",
				"disp_token_disp_va_start0",
				"disp_token_disp_va_end0",
				"disp_token_disp_va_start2",
				"disp_token_disp_va_end2",
				"disp_token_disp_te0",
				"disp_token_disp_prefetch_te0",
				"disp_gpio_te0",
				"disp_gpio_te1",
				"disp_dsi0_targetline0",
//				"disp_ovlsys_wdma0_eof0",
				"disp_token_disp_v_idle_power_on0",
				"disp_token_disp_check_trigger_merge0",
//				"dpc_disp1_prete",
				"disp_mdp_rdma0_eof3",
				"disp_y2r_eof3";
//				"mml_disp_done_event";

			gce-events =
				<&gce CMDQ_EVENT_DISP1_STREAM_DONE_ENG_EVENT0>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF0>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_1>,
				<&gce CMDQ_SYNC_TOKEN_CONFIG_DIRTY_3>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_ENG_EVENT1>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI1_ENG_EVENT1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF1>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF2>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_ESD_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF3>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF4>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_1>,
				<&gce CMDQ_SYNC_TOKEN_STREAM_BLOCK_3>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_1>,
				<&gce CMDQ_SYNC_TOKEN_CABC_EOF_3>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF5>,
//				<&gce CMDQ_EVENT_DISP1_DISP_DP_INTF0_SOF>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF0>,
				<&gce CMDQ_EVENT_DISP1_STREAM_SOF0>,
//				<&gce CMDQ_EVENT_OVL1_DISP_WDMA0_FRAME_DONE>,
//				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_SOF>,
				<&gce CMDQ_SYNC_TOKEN_VFP_PERIOD>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_START>,
				<&gce CMDQ_SYNC_TOKEN_DISP_VA_END>,
				<&gce CMDQ_SYNC_TOKEN_TE_0>,
				<&gce CMDQ_SYNC_TOKEN_PREFETCH_TE_0>,
				<&gce CMDQ_EVENT_DSI0_TE_I_DSI0_TE_I>,
				<&gce CMDQ_EVENT_DSI1_TE_I_DSI1_TE_I>,
				<&gce CMDQ_EVENT_DISP1_DISP_DSI0_ENG_EVENT2>,
//				<&gce CMDQ_EVENT_OVL0_DISP_WDMA2_FRAME_DONE>,
				<&gce CMDQ_SYNC_TOKEN_VIDLE_POWER_ON>,
				<&gce CMDQ_SYNC_TOKEN_CHECK_TRIGGER_MERGE>,
//				<&gce CMDQ_EVENT_DPC_DT6_DONE>,
				<&gce CMDQ_EVENT_DISP0_STREAM_SOF0>,
				<&gce CMDQ_EVENT_DISP0_STREAM_SOF1>;
//				<&gce CMDQ_SYNC_TOKEN_MML_DISP_DONE_EVENT>;

			helper-name = "MTK_DRM_OPT_STAGE",
				"MTK_DRM_OPT_USE_CMDQ",
				"MTK_DRM_OPT_USE_M4U",
				"MTK_DRM_OPT_MMQOS_SUPPORT",
				"MTK_DRM_OPT_MMDVFS_SUPPORT",
				"MTK_DRM_OPT_SODI_SUPPORT",
				"MTK_DRM_OPT_IDLE_MGR",
				"MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE",
				"MTK_DRM_OPT_IDLEMGR_BY_REPAINT",
				"MTK_DRM_OPT_IDLEMGR_ENTER_ULPS",
				"MTK_DRM_OPT_IDLEMGR_KEEP_LP11",
				"MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING",
				"MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ",
				"MTK_DRM_OPT_IDLEMGR_ASYNC",
				"MTK_DRM_OPT_MET_LOG",
				"MTK_DRM_OPT_USE_PQ",
				"MTK_DRM_OPT_ESD_CHECK_RECOVERY",
				"MTK_DRM_OPT_ESD_CHECK_SWITCH",
				"MTK_DRM_OPT_PRESENT_FENCE",
				"MTK_DRM_OPT_RDMA_UNDERFLOW_AEE",
				"MTK_DRM_OPT_DSI_UNDERRUN_AEE",
				"MTK_DRM_OPT_ODDMR_UNDERRUN_AEE",
				"MTK_DRM_OPT_HRT",
				"MTK_DRM_OPT_HRT_MODE",
				"MTK_DRM_OPT_DELAYED_TRIGGER",
				"MTK_DRM_OPT_OVL_EXT_LAYER",
				"MTK_DRM_OPT_AOD",
				"MTK_DRM_OPT_RPO",
				"MTK_DRM_OPT_DUAL_PIPE",
				"MTK_DRM_OPT_DC_BY_HRT",
				"MTK_DRM_OPT_OVL_WCG",
				"MTK_DRM_OPT_OVL_SBCH",
				"MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK",
				"MTK_DRM_OPT_MET",
				"MTK_DRM_OPT_REG_PARSER_RAW_DUMP",
				"MTK_DRM_OPT_VP_PQ",
				"MTK_DRM_OPT_GAME_PQ",
				"MTK_DRM_OPT_MMPATH",
				"MTK_DRM_OPT_HBM",
				"MTK_DRM_OPT_VDS_PATH_SWITCH",
				"MTK_DRM_OPT_LAYER_REC",
				"MTK_DRM_OPT_CLEAR_LAYER",
				"MTK_DRM_OPT_LFR",
				"MTK_DRM_OPT_SF_PF",
				"MTK_DRM_OPT_DYN_MIPI_CHANGE",
				"MTK_DRM_OPT_PRIM_DUAL_PIPE",
				"MTK_DRM_OPT_MSYNC2_0",
				"MTK_DRM_OPT_MML_PRIMARY",
				"MTK_DRM_OPT_MML_SUPPORT_CMD_MODE",
				"MTK_DRM_OPT_MML_PQ",
				"MTK_DRM_OPT_MML_IR",
				"MTK_DRM_OPT_DUAL_TE",
				"MTK_DRM_OPT_RES_SWITCH",
				"MTK_DRM_OPT_RES_SWITCH_ON_AP",
				"MTK_DRM_OPT_PREFETCH_TE",
				"MTK_DRM_OPT_VIDLE_APSRC_OFF",
				"MTK_DRM_OPT_VIDLE_DSI_PLL_OFF",
				"MTK_DRM_OPT_CHECK_TRIGGER_MERGE",
				"MTK_DRM_OPT_VIRTUAL_DISP",
				"MTK_DRM_OPT_OVL_BW_MONITOR",
				"MTK_DRM_OPT_GPU_CACHE",
				"MTK_DRM_OPT_SPHRT",
				"MTK_DRM_OPT_SDPA_OVL_SWITCH",
				"MTK_DRM_OPT_HRT_BY_LARB",
				"MTK_DRM_OPT_TILE_OVERHEAD",
				"MTK_DRM_OPT_VIDLE_TOP_EN",
				"MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN",
				"MTK_DRM_OPT_VIDLE_DVFS_DT_EN",
				"MTK_DRM_OPT_VIDLE_QOS_DT_EN",
				"MTK_DRM_OPT_VIDLE_GCE_TS_EN",
				"MTK_DRM_OPT_DPC_PRE_TE_EN",
				"MTK_DRM_OPT_PARTIAL_UPDATE",
				"MTK_DRM_OPT_SLC_ALL_CACHE",
				"MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE",
				"MTK_DRM_OPT_OVLSYS_CASCADE";

			helper-value = <1>, /*MTK_DRM_OPT_STAGE*/
				<1>, /*MTK_DRM_OPT_USE_CMDQ*/
				<0>, /*MTK_DRM_OPT_USE_M4U*/
				<0>, /*MTK_DRM_OPT_MMQOS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_MMDVFS_SUPPORT*/
				<0>, /*MTK_DRM_OPT_SODI_SUPPORT*/
				<0>, /*MTK_DRM_OPT_IDLE_MGR*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_SWTCH_DECOUPLE*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_BY_REPAINT*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ENTER_ULPS*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_KEEP_LP11*/
				<0>, /*MTK_DRM_OPT_DYNAMIC_RDMA_GOLDEN_SETTING*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_DISABLE_ROUTINE_IRQ*/
				<0>, /*MTK_DRM_OPT_IDLEMGR_ASYNC*/
				<0>, /*MTK_DRM_OPT_MET_LOG*/
				<0>, /*MTK_DRM_OPT_USE_PQ*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_RECOVERY*/
				<0>, /*MTK_DRM_OPT_ESD_CHECK_SWITCH*/
				<1>, /*MTK_DRM_OPT_PRESENT_FENCE*/
				<0>, /*MTK_DRM_OPT_RDMA_UNDERFLOW_AEE*/
				<0>, /*MTK_DRM_OPT_DSI_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_ODDMR_UNDERRUN_AEE*/
				<0>, /*MTK_DRM_OPT_HRT*/
				<0>, /*MTK_DRM_OPT_HRT_MODE*/
				<0>, /*MTK_DRM_OPT_DELAYED_TRIGGER*/
				<0>, /*MTK_DRM_OPT_OVL_EXT_LAYER*/
				<0>, /*MTK_DRM_OPT_AOD*/
				<0>, /*MTK_DRM_OPT_RPO*/
				<0>, /*MTK_DRM_OPT_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_DC_BY_HRT*/
				<0>, /*MTK_DRM_OPT_OVL_WCG*/
				<0>, /*MTK_DRM_OPT_OVL_SBCH*/
				<1>, /*MTK_DRM_OPT_COMMIT_NO_WAIT_VBLANK*/
				<0>, /*MTK_DRM_OPT_MET*/
				<0>, /*MTK_DRM_OPT_REG_PARSER_RAW_DUMP*/
				<0>, /*MTK_DRM_OPT_VP_PQ*/
				<0>, /*MTK_DRM_OPT_GAME_PQ*/
				<0>, /*MTK_DRM_OPT_MMPATH*/
				<0>, /*MTK_DRM_OPT_HBM*/
				<0>, /*MTK_DRM_OPT_VDS_PATH_SWITCH*/
				<0>, /*MTK_DRM_OPT_LAYER_REC*/
				<0>, /*MTK_DRM_OPT_CLEAR_LAYER*/
				<0>, /*MTK_DRM_OPT_LFR*/
				<0>, /*MTK_DRM_OPT_SF_PF*/
				<0>, /*MTK_DRM_OPT_DYN_MIPI_CHANGE*/
				<0>, /*MTK_DRM_OPT_PRIM_DUAL_PIPE*/
				<0>, /*MTK_DRM_OPT_MSYNC2_0*/
				<0>, /*MTK_DRM_OPT_MML_PRIMARY*/
				<0>, /*MTK_DRM_OPT_MML_SUPPORT_CMD_MODE*/
				<0>, /*MTK_DRM_OPT_MML_PQ*/
				<0>, /*MTK_DRM_OPT_MML_IR*/
				<0>, /*MTK_DRM_OPT_DUAL_TE*/
				<0>, /*MTK_DRM_OPT_RES_SWITCH*/
				<0>, /*MTK_DRM_OPT_RES_SWITCH_ON_AP*/
				<0>, /*MTK_DRM_OPT_PREFETCH_TE*/
				<0>, /*MTK_DRM_OPT_VIDLE_APSRC_OFF*/
				<0>, /*MTK_DRM_OPT_VIDLE_DSI_PLL_OFF*/
				<0>, /*MTK_DRM_OPT_CHECK_TRIGGER_MERGE*/
				<0>, /*MTK_DRM_OPT_VIRTUAL_DISP*/
				<0>, /*MTK_DRM_OPT_OVL_BW_MONITOR*/
				<0>, /*MTK_DRM_OPT_GPU_CACHE*/
				<0>, /*MTK_DRM_OPT_SPHRT*/
				<0>, /*MTK_DRM_OPT_SDPA_OVL_SWITCH*/
				<0>, /*MTK_DRM_OPT_HRT_BY_LARB*/
				<0>, /*MTK_DRM_OPT_TILE_OVERHEAD*/
				<0>, /*MTK_DRM_OPT_VIDLE_TOP_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MTCMOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_MMINFRA_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_DVFS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_QOS_DT_EN*/
				<0>, /*MTK_DRM_OPT_VIDLE_GCE_TS_EN*/
				<0>, /*MTK_DRM_OPT_DPC_PRE_TE_EN*/
				<0>, /*MTK_DRM_OPT_PARTIAL_UPDATE*/
				<0>, /*MTK_DRM_OPT_SLC_ALL_CACHE*/
				<0>, /*MTK_DRM_OPT_OVL_WCG_BY_COLOR_MODE*/
				<0>; /*"MTK_DRM_OPT_OVLSYS_CASCADE"*/
		};

		disp1_mutex0: disp1-mutex0@32020000 {
			compatible = "mediatek,disp_mutex0",
						"mediatek,mt6991-disp-mutex";
//			power-domains = <&scpsys MT6985_POWER_DOMAIN_DIS1_SHUTDOWN>;
//			mediatek,mml = <&mmlsys_config>;
			dispsys-num = <2>;
			ovlsys-num = <1>;
			reg = <0 0x32020000 0 0x1000>,
				  <0 0x32420000 0 0x1000>,
				  <0 0x32820000 0 0x1000>,
				  <0 0x32c20000 0 0x1000>;
			interrupts = <GIC_SPI 451 IRQ_TYPE_LEVEL_HIGH 0>;
//			clocks = <&dispsys_config_clk CLK_MM_DISP_MUTEX0>,
//				 <&dispsys1_config_clk CLK_MM1_DISP_MUTEX0>,
//				 <&dispsys_config_clk CLK_OVL_DISP_MUTEX0>,
//				 <&dispsys1_config_clk CLK_OVL1_DISP_MUTEX0>;
		};

		dispsys1-config@32400000 {
			compatible = "mediatek,dispsys1_config";
			reg = <0 0x32400000 0 0x1000>;
		};

		disp-mutex0@32420000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x32420000 0 0x1000>;
		};

		dsi0: dsi@32490000 {
			compatible = "mediatek,disp1_dsi0",
					"mediatek,mt6991-dsi";
			reg = <0 0x32490000 0 0x1000>;
			interrupts = <GIC_SPI 450 IRQ_TYPE_LEVEL_HIGH 0>;
			phys = <&mipi_tx_config0>;
			phy-names = "dphy";
		};

		ovlsys-config@32800000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x32800000 0 0x1000>;
		};

		disp-mutex0@32820000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x32820000 0 0x1000>;
		};

		disp_ovl0_exdma2: disp-ovl0-exdma2@32850000 {
			compatible = "mediatek,disp_ovl0_exdma2",
				"mediatek,mt6991-disp-ovl-exdma";
			reg = <0 0x32850000 0 0x1000>;
			interrupts = <GIC_SPI 452 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		disp_ovl0_exdma3: disp-ovl0-exdma3@32860000 {
			compatible = "mediatek,disp_ovl0_exdma3",
				"mediatek,mt6991-disp-ovl-exdma";
			reg = <0 0x32860000 0 0x1000>;
		};

		disp_ovl0_blender0: disp-ovl0-blender0@328d0000 {
			compatible = "mediatek,disp_ovl0_blender0",
				"mediatek,mt6991-disp-ovl-blender";
			reg = <0 0x328d0000 0 0x1000>;
		};

		disp_ovl0_blender1: disp-ovl0-blender1@328e0000 {
			compatible = "mediatek,disp_ovl0_blender1",
				"mediatek,mt6991-disp-ovl-blender";
			reg = <0 0x328e0000 0 0x1000>;
		};

		ovlsys-config@32c00000 {
			compatible = "mediatek,ovlsys_config";
			reg = <0 0x32c00000 0 0x1000>;
		};

		disp-mutex0@32c20000 {
			compatible = "mediatek,disp_mutex0";
			reg = <0 0x32c20000 0 0x1000>;
		};

		vdisp_ao: vdisp-ao@3e800000 {
			compatible = "mediatek,mt6991-vdisp-ao";
			reg = <0 0x3e800000 0 0x1000>;
		};

		mipi_tx_config0: mipi-tx-config@130b0000 {
			compatible = "mediatek,mipi_tx_config0",
						"mediatek,mt6991-mipi-tx";
			reg = <0 0x130b0000 0 0x1000>;
			//clocks = <&clk26m>;
			#clock-cells = <0>;
			#phy-cells = <0>;
			clock-output-names = "mipi_tx0_pll";
		};

		soc_smmu: iommu@14900000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6991-soc-smmu";
			reg = <0 0x14900000 0 0x1e0000>,
			      <0 0x14ae0000 0 0x10000>;
			interrupts = <GIC_SPI 831 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			mediatek,axslc;

			iommu-groups {
				soc_iommu_group_0: soc-iommu-group-common {
					label = "soc_common";
					#address-cells = <2>;
					#size-cells = <2>;
					mtk,iommu-dma-range = <0x0 0x0 0x4 0x0>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		pcie0: pcie@16910000 {
			device_type = "pci";
			compatible = "mediatek,mt6991-pcie";
			reg = <0 0x16910000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 337 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x50000000
				  0x0 0x50000000 0 0x8000000>;
			status = "disabled";
			linux,pci-domain = <0>;
			mediatek,peri-reset-dis;
			mediatek,dvfs-req-dis;
			mediatek,suspend-mode-l12;
			pextpcfg = <&pextp0cfg_ao_clk>;

			clocks = <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_REF_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_PL_P_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_TL_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AXI_250_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_MAC_P0_AHB_APB_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_VLP_AO_P0_LP_PCIE>,
				 <&cksys_clk CLK_CK_TL_SEL>;
			resets = <&pextp0ao_rst 0>, <&pextp0ao_rst 1>;
			reset-names = "mac", "phy";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC0>;

			phys = <&pciephy0>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc0 0>,
					<0 0 0 2 &pcie_intc0 1>,
					<0 0 0 3 &pcie_intc0 2>,
					<0 0 0 4 &pcie_intc0 3>;
			pcie_intc0: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pcie1: pcie@16940000 {
			device_type = "pci";
			compatible = "mediatek,mt6991-pcie";
			reg = <0 0x16940000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 338 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x58000000
				  0x0 0x58000000 0 0x18000000>;
			status = "disabled";
			linux,pci-domain = <1>;
			mediatek,peri-reset-dis;
			mediatek,dvfs-req-dis;
			pextpcfg = <&pextp1cfg_ao_clk>;

			clocks = <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_REF_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_PL_P_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_TL_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AXI_250_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P1_AHB_APB_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P1_LP_PCIE>,
				 <&cksys_clk CLK_CK_TL_P1_SEL>;
			resets = <&pextp1ao_rst 0>, <&pextp1ao_rst 1>;
			reset-names = "mac", "phy";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC1>;

			phys = <&pciephy1>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc1 0>,
					<0 0 0 2 &pcie_intc1 1>,
					<0 0 0 3 &pcie_intc1 2>,
					<0 0 0 4 &pcie_intc1 3>;
			pcie_intc1: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pcie2: pcie@16970000 {
			device_type = "pci";
			compatible = "mediatek,mt6991-pcie";
			reg = <0 0x16970000 0 0x4000>;
			reg-names = "pcie-mac";
			#address-cells = <3>;
			#size-cells = <2>;
			interrupts = <GIC_SPI 339 IRQ_TYPE_LEVEL_HIGH 0>;
			bus-range = <0x00 0xff>;
			ranges = <0x82000000 0 0x70000000
				  0x0 0x70000000 0 0x8000000>;
			status = "disabled";
			linux,pci-domain = <2>;
			mediatek,peri-reset-dis;
			mediatek,dvfs-req-dis;
			pextpcfg = <&pextp1cfg_ao_clk>;

			clocks = <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_REF_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_PL_P_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_TL_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AXI_250_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_MAC_P2_AHB_APB_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_VLP_AO_P2_LP_PCIE>,
				 <&cksys_clk CLK_CK_TL_P2_SEL>;
			resets = <&pextp1ao_rst 2>, <&pextp1ao_rst 3>;
			reset-names = "mac", "phy";
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_MAC2>;

			phys = <&pciephy2>;
			phy-names = "pcie-phy";

			#interrupt-cells = <1>;
			interrupt-map-mask = <0 0 0 7>;
			interrupt-map = <0 0 0 1 &pcie_intc2 0>,
					<0 0 0 2 &pcie_intc2 1>,
					<0 0 0 3 &pcie_intc2 2>,
					<0 0 0 4 &pcie_intc2 3>;
			pcie_intc2: interrupt-controller {
				interrupt-controller;
				#address-cells = <0>;
				#interrupt-cells = <1>;
			};
		};

		pciephy0: phy@16900000 {
			compatible = "mediatek,mt6991-pcie-phy";
			#phy-cells = <0>;
			reg = <0 0x16900000 0 0x10000>,
			      <0 0x16920000 0 0x10000>;
			reg-names = "sif", "ckm";
			num-lanes = <1>;
			status = "disabled";

			clocks = <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_PEXTP_REF_PCIE>,
				 <&pextp0cfg_ao_clk CLK_PEXT_PEXTP_PHY_P0_MCU_BUS_PCIE>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY0>;
		};

		pciephy1: phy@16930000 {
			compatible = "mediatek,mt6991-pcie-phy";
			#phy-cells = <0>;
			reg = <0 0x16930000 0 0x10000>,
			      <0 0x16950000 0 0x10000>;
			reg-names = "sif", "ckm";
			num-lanes = <2>;
			status = "disabled";

			clocks = <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_PEXTP_REF_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P1_MCU_BUS_PCIE>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY1>;
		};

		pciephy2: phy@16960000 {
			compatible = "mediatek,mt6991-pcie-phy";
			#phy-cells = <0>;
			reg = <0 0x16960000 0 0x10000>,
			      <0 0x16980000 0 0x10000>;
			reg-names = "sif", "ckm";
			num-lanes = <1>;
			status = "disabled";

			clocks = <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_PEXTP_REF_PCIE>,
				 <&pextp1cfg_ao_clk CLK_PEXT1_PEXTP_PHY_P2_MCU_BUS_PCIE>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_PEXTP_PHY2>;
		};

		infracfg-ao-mem@14126000 {
			compatible = "mediatek,infracfg_ao_mem";
			reg = <0 0x14126000 0 0x1000>;
		};

		infracfg@14136000 {
			compatible = "mediatek,infracfg";
			reg = <0 0x14136000 0 0x1000>;
		};

		dpmaif:dpmaif@14117000 {
			compatible = "mediatek,dpmaif";
			reg = <0 0x14117000 0 0x1000>, /*AO_UL*/
				<0 0x1410d000 0 0x1000>, /*PD_UL*/
				<0 0x1410c000 0 0x1000>, /*PD_MD_MISC*/
				<0 0x1410e000 0 0x1000>; /*SRAM*/
			/* rxq0 irq: 723 851 883 */
			interrupts = <GIC_SPI 851 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 850 IRQ_TYPE_LEVEL_HIGH 0>; /*new rxq1 irq: 722 850 882*/
			mediatek,dpmaif-ver = <3>;
			mediatek,dpmaif-cap = <0x0000004a>;
			mediatek,plat-info = <6991>;
			clocks = <&apifrbus_ao_mem_reg_clk CLK_IFR_MEM_DPMAIF_MAIN_CCCI>,
				<&apifrbus_ao_mem_reg_clk CLK_IFR_MEM_DPMAIF_26M_CCCI>;
			clock-names = "infra-dpmaif-clk",
				"infra-dpmaif-rg-mmw-clk";
			interconnects = <&dvfsrc MT6873_MASTER_NETSYS &dvfsrc MT6873_SLAVE_DDR_EMI>;
			interconnect-names = "icc-mdspd-bw";
			required-opps = <&dvfsrc_freq_opp0>,
					<&dvfsrc_freq_opp1>;
			net-spd-ver = <8>;
			hw-reset-ver = <1>;
			dpmaif-infracfg = <&infracfg_ao_clk>;
		};

		ccifdriver:ccifdriver@142c0000 {
			compatible = "mediatek,ccci_ccif";
			reg = <0 0x142c0000 0 0x1000>, /*AP_CCIF_BASE*/
				  <0 0x142c1000 0 0x1000>, /*MD_CCIF_BASE*/
				  <0 0x14461000 0 0x1000>; /*CCIF_RESET_BASE*/
			mediatek,sram-size = <512>;
			/* ccif hw reset version */
			mediatek,ccif-hw-reset-ver = <2>;
			/* ccif hw reset bit */
			mediatek,ccif-hw-reset-bit = <0>;
			/* no need control ccif0 clk when ccif_clk_free_run = 1 */
			mediatek,ccif-clk-free-run = <1>;
			/* DTS/GIC_ID: CCIF0 257/289; CCIF0 258/290 */
			interrupts = <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH 0>;
		};

		mddriver:mddriver@d180000 {
			compatible = "mediatek,mddriver";
			/* bit0~3: CLDMA|CCIF|DPMAIF */
			mediatek,mdhif-type = <6>;
			mediatek,ap-plat-info = <6991>;
			mediatek,md-generation = <6299>;
			mediatek,md-sub-version = <0>;
			/* 0x44: epon offset; */
			/* 0x06: once a value[1] exist, means in l2sram */
			/* value[1] not exist means in mddbgsys. the value(6) has no meaningful */
			mediatek,offset-epon-md1 = <0x64 0x06>;
			mediatek,cldma-capability = <10>;
			/* bit0:srcclkena|bit1:srclken_o1_on|bit2:revert_sequencer */
			/* bit3:md_pll|bit4:dpsw */
			mediatek,power-flow-config = <0x10>;
			/* srclken_o1 set value |= 1<<14 */
			mediatek,srclken-o1 = <0>;
			reg = <0 0x0d180000 0 0x1400>; /* l2sram base address */
			/* DTS/GIC_ID: MDWDT 365/397; CCIF0 257/289; CCIF0 258/290 */
			interrupts = <GIC_SPI 365 IRQ_TYPE_LEVEL_HIGH  0>,
					 <GIC_SPI 257 IRQ_TYPE_LEVEL_HIGH  0>,
					 <GIC_SPI 258 IRQ_TYPE_LEVEL_HIGH  0>;
			power-domains = <&scpsys MT6991_POWER_DOMAIN_MD>;
			ccci-infracfg = <&infracfg_ao_clk>;
			ccci-topckgen = <&cksys_clk>;
			/* ccci-spmsleep = <&sleep>; */
		};

		ccci_scp:ccci-scp@142c4000 {
			compatible = "mediatek,ccci_md_scp";
			reg = <0 0x142c4000 0 0x1000>, /* AP_CCIF2_BASE */
				  <0 0x142c5000 0 0x1000>; /* MD_CCIF2_BASE */
			/* no need control ccif2 clk when scp-clk-free-run = 1 */
			mediatek,scp-clk-free-run = <1>;
		};

		apu_smmu: iommu@4c000000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6991-apu-smmu";
			reg = <0 0x4c000000 0 0x1e0000>,
			      <0 0x4c1e0000 0 0x10000>;
			interrupts = <GIC_SPI 651 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			tcu-prefetch = <2>;
			mediatek,axslc;

			iommu-groups {
				apu_iommu_group_0: apu-iommu-group-code {
					label = "apu_code";
					mtk,iommu-dma-range = <0x0 0x40000000 0x0 0xc0000000>;
					mtk,smmu-mode = "dma";
				};
				apu_iommu_group_1: apu-iommu-group-data {
					label = "apu_data";
					mtk,iommu-dma-range = <0x1 0x0 0x3 0x0>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		mm_smmu: iommu@30800000 {
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6991-mm-smmu";
			reg = <0 0x30800000 0 0x1e0000>,
			      <0 0x309e0000 0 0x10000>;
			interrupts = <GIC_SPI 477 IRQ_TYPE_EDGE_RISING 0>;
			interrupt-names = "combined";
			#iommu-cells = <1>;
			tcu-prefetch = <2>;
			mediatek,axslc;

			/* global mpam: partid, pmg */
			mtk,gmpam-cfg = <1 0>;
			/* ste mpam: sid, partid, pmg */
			mtk,mpam-cfg = <128 1 0>,
				       <130 1 0>,
				       <131 1 0>,
				       <132 1 0>,
				       <137 1 0>,
				       <138 1 0>,
				       <139 1 0>,
				       <140 1 0>,
				       <144 1 0>,
				       <145 1 0>,
				       <147 1 0>,
				       <160 1 0>,
				       <161 1 0>,
				       <176 1 0>,
				       <177 1 0>,
				       <183 1 0>,
				       <199 1 0>;

			iommu-groups {
				mm_iommu_group_0: mm-iommu-group-common {
					label = "mm_common";
					#address-cells = <2>;
					#size-cells = <2>;
					mtk,iommu-dma-range = <
						0x0 0x0 0x0 0xfe000000
						0x0 0xfffff000 0x3 0x00001000>;
					mtk,smmu-mode = "dma";
				};
				mm_iommu_group_1: mm-iommu-group-hfrp {
					label = "mm_hfrp";
					#address-cells = <2>;
					#size-cells = <2>;
					mtk,iommu-dma-range = <0x1 0x40000000 0x0 0x80000000>;
					mtk,smmu-mode = "dma";
				};
			};
		};

		gpu_smmu: iommu@48600000 {
			#iommu-cells = <1>;
			compatible = "arm,smmu-v3", "mtk,smmu-v700", "mediatek,mt6991-gpu-smmu";
			reg = <0 0x48600000 0 0x1e0000>,
			      <0 0x487e0000 0 0x10000>;
			interrupts = <GIC_SPI 616 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "combined";
#if 0
			dma-coherent;
#endif
		};

		apusys_rv: apusys-rv@4c200000 {
			compatible = "mediatek,mt6991-apusys_rv";
			status = "disabled";
			reg = <0 0x4c200000 0 0xfffff>,
				  <0 0x19001000 0 0x1000>,
				  <0 0x19002000 0 0x10>,
				  <0 0x19050000 0 0x10000>,
				  <0 0x190f2000 0 0x1000>,
				  <0 0x4d000000 0 0x50000>,
				  <0 0x0d2a0000 0 0x10000>,
				  <0 0x190f0000 0 0x1000>;
			reg-names = "apu_mbox",
					"md32_sysctrl",
					"apu_wdt",
					"md32_cache_dump",
					"apu_ao_ctl",
					"md32_tcm",
					"md32_debug_apb",
					"apu_rpc";
			//mtk,iommu-group = <&apu_iommu_group_0>;
			//iommus = <&apu_smmu 9>;
			interrupts = <GIC_SPI 629 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 638 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 639 IRQ_TYPE_LEVEL_HIGH 0>,
					<GIC_SPI 646 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_wdt",
					"mbox0_irq",
					"mbox1_irq",
					"ce_exp_irq";
			up-code-buf-sz = <0x100000>;
			up-coredump-buf-sz = <0x160000>;
			ce-coredump-buf-sz = <0x010000>;
			regdump-buf-sz = <0x10000>;
			mdla-coredump-buf-sz = <0x0>;
			mvpu-coredump-buf-sz = <0x0>;
			mvpu-sec-coredump-buf-sz = <0x0>;
			apu-ctrl {
				compatible = "mediatek,apu-ctrl-rpmsg";
				mtk,rpmsg-name = "apu-ctrl-rpmsg";
			};
			apu-top-rpmsg {
				compatible = "mediatek,aputop-rpmsg";
				mtk,rpmsg-name = "apu_top_3_rpmsg";
			};
			apu-mdw-rpmsg {
				compatible = "mediatek,apu-mdw-rpmsg";
				mtk,rpmsg-name = "apu-mdw-rpmsg";
			};
			apu-apummu {
				compatible = "mediatek,apu-apummu-rpmsg";
				mtk,rpmsg-name = "apu-apummu-rpmsg";
			};
			apu-edma {
				compatible = "mediatek,apu-edma-rpmsg";
				mtk,rpmsg-name = "apu-edma-rpmsg";
			};
			edma-rx {
				compatible = "mediatek,edma-rx-rpmsg";
				mtk,rpmsg-name = "edma-rx-rpmsg";
			};
			apu-mnoc {
				compatible = "mediatek,apu-mnoc-rpmsg";
				mtk,rpmsg-name = "apu-mnoc-rpmsg";
			};
			mdla-tx-rpmsg {
				compatible = "mediatek,mdla-tx-rpmsg";
				mtk,rpmsg-name = "mdla-tx-rpmsg";
			};
			mdla-rx-rpmsg {
				compatible = "mediatek,mdla-rx-rpmsg";
				mtk,rpmsg-name = "mdla-rx-rpmsg";
			};
			mvpu-tx-rpmsg {
				compatible = "mediatek,mvpu-tx-rpmsg";
				mtk,rpmsg-name = "mvpu-tx-rpmsg";
			};
			mvpu-rx-rpmsg {
				compatible = "mediatek,mvpu-rx-rpmsg";
				mtk,rpmsg-name = "mvpu-rx-rpmsg";
			};
			aps-tx-rpmsg {
				compatible = "mediatek,aps-tx-rpmsg";
				mtk,rpmsg-name = "aps-tx-rpmsg";
			};
			aps-rx-rpmsg {
				compatible = "mediatek,aps-rx-rpmsg";
				mtk,rpmsg-name = "aps-rx-rpmsg";
			};
			sapu-lock-rpmsg {
				compatible = "mediatek,apu-lock-rv-rpmsg";
				mtk,rpmsg-name = "apu-lock-rv-rpmsg";
			};
			apu-scp-mdw-rpmsg {
				compatible = "mediatek,apu-scp-mdw-rpmsg";
				mtk,rpmsg-name = "apu-scp-mdw-rpmsg";
			};
			apu-scp-np-recover-rpmsg {
				compatible = "mediatek,apu-scp-np-recover-rpmsg";
				mtk,rpmsg-name = "apu-scp-np-recover-rpmsg";
			};
			apu-ipi-ut-rpmsg {
				compatible = "mediatek,apu-ipi-ut-rpmsg";
				mtk,rpmsg-name = "apu-ipi-ut-rpmsg";
			};
		};

		apusys_hw_logger: apusys-hw-logger@19024000 {
			compatible = "mediatek,apusys_hw_logger";
			status = "disabled";
			reg = <0 0x19024000 0 0x1000>,
				<0 0x190e1000 0 0x2000>;
			reg-names = "apu_logtop",
					"apu_mbox";
			interrupts = <GIC_SPI 632 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "apu_logtop";
			//mtk,iommu-group = <&apu_iommu_group_0>;
			//iommus = <&apu_smmu 12>;
			aov-log-buf-sz = <0x0>;
			enable-interrupt = <0x0>;
			access-rcx-in-atf = <0x0>;
			interrupt-lbc-sz = <0x80000>;
		};

		soc_smmu_tbu_0_pmu: smmu-pmu@14942000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x14942000 0 0x1000>,
			      <0 0x14952000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tbu_1_pmu: smmu-pmu@14962000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x14962000 0 0x1000>,
			      <0 0x14972000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tbu_2_pmu: smmu-pmu@14982000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x14982000 0 0x1000>,
			      <0 0x14992000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		soc_smmu_tcu_pmu: smmu-pmu@14902000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x14902000 0 0x1000>,
			      <0 0x14922000 0 0x1000>;
			mtk,smmu = <&soc_smmu>;
		};

		apu_smmu_tbu_0_pmu: smmu-pmu@4c042000 {
				compatible = "arm,smmu-v3-pmcg";
				reg = <0 0x4c042000 0 0x1000>,
				      <0 0x4c052000 0 0x1000>;
				mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_1_pmu: smmu-pmu@4c062000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x4c062000 0 0x1000>,
			      <0 0x4c072000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_2_pmu: smmu-pmu@4c082000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x4c082000 0 0x1000>,
			      <0 0x4c092000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tbu_3_pmu: smmu-pmu@4c0a2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x4c0a2000 0 0x1000>,
			      <0 0x4c0b2000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		apu_smmu_tcu_pmu: smmu-pmu@4c002000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x4c002000 0 0x1000>,
			      <0 0x4c022000 0 0x1000>;
			mtk,smmu = <&apu_smmu>;
		};

		mm_smmu_tbu_0_pmu: smmu-pmu@30842000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x30842000 0 0x1000>,
			      <0 0x30852000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_1_pmu: smmu-pmu@30862000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x30862000 0 0x1000>,
			      <0 0x30872000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_2_pmu: smmu-pmu@30882000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x30882000 0 0x1000>,
			      <0 0x30892000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tbu_3_pmu: smmu-pmu@308a2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x308a2000 0 0x1000>,
			      <0 0x308b2000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		mm_smmu_tcu_pmu: smmu-pmu@30802000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x30802000 0 0x1000>,
			      <0 0x30822000 0 0x1000>;
			mtk,smmu = <&mm_smmu>;
		};

		gpu_smmu_tbu_0_pmu: smmu-pmu@48642000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x48642000 0 0x1000>,
			      <0 0x48652000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_1_pmu: smmu-pmu@48662000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x48662000 0 0x1000>,
			      <0 0x48672000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_2_pmu: smmu-pmu@48682000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x48682000 0 0x1000>,
			      <0 0x48692000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tbu_3_pmu: smmu-pmu@486a2000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x486a2000 0 0x1000>,
			      <0 0x486b2000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		gpu_smmu_tcu_pmu: smmu-pmu@48602000 {
			compatible = "arm,smmu-v3-pmcg";
			reg = <0 0x48602000 0 0x1000>,
			      <0 0x48622000 0 0x1000>;
			mtk,smmu = <&gpu_smmu>;
		};

		seninf_top: seninf-top@3a300000 {
			compatible = "mediatek,seninf-core";
			#address-cells = <2>;
			#size-cells = <2>;
			ranges;

			reg = <0 0x3a300000 0 0x1000>,
				<0 0x3a301000 0 0x1000>,
				<0 0x3a302000 0 0x1000>;
			reg-names = "seninf-top",
				"seninf-async-top",
				"seninf-tm";

			interrupts = <GIC_SPI 547 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 548 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 549 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 550 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 551 IRQ_TYPE_LEVEL_HIGH 0>;
			interrupt-names = "seninf-top-irq",
				"seninf-dev0-irq",
				"seninf-dev1-irq",
				"seninf-dev2-irq",
				"seninf-dev3-irq";

			/* for clock scaling bind vcore */
			dvfsrc-vcore-supply = <&dvfsrc_vcore>;
			/*
			 * description phy dvfs step <[0] [1]>, <[2] [3]>, <[4]>, <[5] [6]>
			 * step: 0-N, or modification by dvfs table. (N: step maximum)
			 * [0]: cphy-4d1c
			 * [1]: cphy-2d1c
			 * [2]: dphy-4d1c
			 * [3]: dphy-2d1c
			 * [4]: step-csi-clk
			 * [5]: step-voltage-4d1c (lowest)
			 * [6]: step-voltage-2d1c (lowest)
			 */
			cdphy-dvfs-step0 = <7280 5400>, <9000 9000>, <312>, <575000 575000>;
			cdphy-dvfs-step1 = <8000 6000>, <9000 9000>, <364>, <600000 600000>;
			cdphy-dvfs-step2 = <8000 7280>, <9000 9000>, <416>, <650000 650000>;
			cdphy-dvfs-step3 = <8000 8000>, <9000 9000>, <499>, <725000 725000>;

			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_VCORE>,
					<&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>,
					<&hfrpsys MT6991_POWER_DOMAIN_CSI_BS_RX>,
					<&hfrpsys MT6991_POWER_DOMAIN_CSI_LS_RX>;

			clocks = <&cam_vcore_r1a_clk CLK_VCORE>,
				<&cam_vcore_r1a_clk CLK_2MM0_SUBCOMMON_DCM_DIS_CAMRAW>,
				<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CAMRAW>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_SENINF_CAM_SENINF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAM_SENINF>,
				<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAM_SENINF>,
				//<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_ASG_CAM_SENINF>,
				<&cksys_gp2_clk CLK_CK2_SENINF0_SEL>,
				<&cksys_gp2_clk CLK_CK2_SENINF1_SEL>,
				<&cksys_gp2_clk CLK_CK2_SENINF2_SEL>,
				<&cksys_gp2_clk CLK_CK2_SENINF3_SEL>,
				<&cksys_gp2_clk CLK_CK2_SENINF4_SEL>,
				<&cksys_gp2_clk CLK_CK2_SENINF5_SEL>,
				<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>,
				<&cksys_clk CLK_CK_OSC_D4>,
				<&cksys_gp2_clk CLK_CK2_UNIVPLL2_D4_D2>,
				<&cksys_gp2_clk CLK_CK2_MAINPLL2_D6>,
				<&cksys_gp2_clk CLK_CK2_UNIVPLL2_D6>,
				<&cksys_gp2_clk CLK_CK2_UNIVPLL2_D5>;
			clock-names = "clk_cam_vcore_cg0",
				"clk_cam_vcore_cg2",
				"clk_cam_vcore_cg3",
				"clk_cam_seninf",
				"clk_cam_cam",
				"clk_cam_camtg",
				//"clk_cam_asg",
				"clk_top_seninf",
				"clk_top_seninf1",
				"clk_top_seninf2",
				"clk_top_seninf3",
				"clk_top_seninf4",
				"clk_top_seninf5",
				"clk_top_camtm",
				"clk_top_aov_step0",
				"clk_top_ap_step0",
				"clk_top_ap_step1",
				"clk_top_ap_step2",
				"clk_top_ap_step3";

			clk-fmeter-isp {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <9>;
			};

			clk-fmeter-csi0 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <1>;
			};

			clk-fmeter-csi1 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <2>;
			};

			clk-fmeter-csi2 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <3>;
			};

			clk-fmeter-csi3 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <4>;
			};

			clk-fmeter-csi4 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <5>;
			};

			clk-fmeter-csi5 {
				fmeter-type = "CKGEN_CK2";
				fmeter-no = <6>;
			};

			csi-top {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				seninf_csi_0: seninf-csi@12320000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x12320000 0 0xf00>,
						<0 0x12321000 0 0x1000>,
						<0 0x12322000 0 0x1000>,
						<0 0x12323000 0 0x1000>,
						<0 0x12324000 0 0x1000>,
						<0 0x12325000 0 0x1000>,
						<0 0x12326000 0 0x1000>,
						<0 0x12327000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <0>;
					connect-to-seninf-async = <4>;
				};

				seninf_csi_1: seninf-csi@12328000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x12328000 0 0xf00>,
						<0 0x12329000 0 0x1000>,
						<0 0x1232a000 0 0x1000>,
						<0 0x1232b000 0 0x1000>,
						<0 0x1232c000 0 0x1000>,
						<0 0x1232d000 0 0x1000>,
						<0 0x1232e000 0 0x1000>,
						<0 0x1232f000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <1>;
					connect-to-seninf-async = <5>;
				};

				seninf_csi_2: seninf-csi@138b0000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x138b0000 0 0xf00>,
						<0 0x138b1000 0 0x1000>,
						<0 0x138b2000 0 0x1000>,
						<0 0x138b3000 0 0x1000>,
						<0 0x138b4000 0 0x1000>,
						<0 0x138b5000 0 0x1000>,
						<0 0x138b6000 0 0x1000>,
						<0 0x138b7000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <2>;
					connect-to-seninf-async = <0>;
				};

				seninf_csi_3: seninf-csi@138b8000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x138b8000 0 0xf00>,
						<0 0x138b9000 0 0x1000>,
						<0 0x138ba000 0 0x1000>,
						<0 0x138bb000 0 0x1000>,
						<0 0x138bc000 0 0x1000>,
						<0 0x138bd000 0 0x1000>,
						<0 0x138be000 0 0x1000>,
						<0 0x138bf000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <3>;
					connect-to-seninf-async = <1>;
				};

				seninf_csi_4: seninf-csi@138c0000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x138c0000 0 0xf00>,
						<0 0x138c1000 0 0x1000>,
						<0 0x138c2000 0 0x1000>,
						<0 0x138c3000 0 0x1000>,
						<0 0x138c4000 0 0x1000>,
						<0 0x138c5000 0 0x1000>,
						<0 0x138c6000 0 0x1000>,
						<0 0x138c7000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <4>;
					connect-to-seninf-async = <2>;
				};

				seninf_csi_5: seninf-csi@138c8000 {
					compatible = "mediatek,seninf-csi";
					reg = <0 0x138c8000 0 0xf00>,
						<0 0x138c9000 0 0x1000>,
						<0 0x138ca000 0 0x1000>,
						<0 0x138cb000 0 0x1000>,
						<0 0x138cc000 0 0x1000>,
						<0 0x138cd000 0 0x1000>,
						<0 0x138ce000 0 0x1000>,
						<0 0x138cf000 0 0x1000>;
					reg-names = "seninf-csi-rxana-csia",
						"seninf-csi-rxana-csib",
						"seninf-csi-dphy",
						"seninf-csi-cphy",
						"seninf-csi-mac-top",
						"seninf-csi-mac-csia",
						"seninf-csi-mac-csib",
						"seninf-csi-mac-sw-ppi";

					csi-port = <5>;
					connect-to-seninf-async = <3>;
				};
			};

			tsrecs {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				tsrec-no-max = <12>;

				tsrec-top@3a310000 {
					compatible = "mediatek,seninf-tsrec-top";
					reg = <0 0x3a310000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x10000>;
					interrupts = <GIC_SPI 552 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 553 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 554 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 555 IRQ_TYPE_LEVEL_HIGH 0>;
				};

				tsrec-a@3a320000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a320000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x10000>;
					tsrec-no = <0>;
				};
				tsrec-b@3a330000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a330000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x20000>;
					tsrec-no = <1>;
				};
				tsrec-c@3a340000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a340000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x30000>;
					tsrec-no = <2>;
				};
				tsrec-d@3a350000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a350000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x40000>;
					tsrec-no = <3>;
				};
				tsrec-e@3a360000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a360000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x50000>;
					tsrec-no = <4>;
				};
				tsrec-f@3a370000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a370000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x60000>;
					tsrec-no = <5>;
				};
				tsrec-g@3a380000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a380000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x70000>;
					tsrec-no = <6>;
				};
				tsrec-h@3a390000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a390000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x80000>;
					tsrec-no = <7>;
				};
				tsrec-i@3a3a0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a3a0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0x90000>;
					tsrec-no = <8>;
				};
				tsrec-j@3a3b0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a3b0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xa0000>;
					tsrec-no = <9>;
				};
				tsrec-k@3a3c0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a3c0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xb0000>;
					tsrec-no = <10>;
				};
				tsrec-l@3a3d0000 {
					compatible = "mediatek,seninf-tsrec";
					reg = <0 0x3a3d0000 0 0x1000>;
					reg-names = "base";
					base-shift = <0xc0000>;
					tsrec-no = <11>;
				};
			};

			seninf-outmux-top {
				#address-cells = <2>;
				#size-cells = <2>;
				ranges;

				seninf_outmux_0: seninf-outmux@3a100000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a100000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_1: seninf-outmux@3a110000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a110000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_2: seninf-outmux@3a120000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a120000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_3: seninf-outmux@3a130000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a130000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_4: seninf-outmux@3a140000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a140000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_5: seninf-outmux@3a150000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a150000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "camsv";
				};

				seninf_outmux_6: seninf-outmux@3a160000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a160000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "raw";
				};

				seninf_outmux_7: seninf-outmux@3a170000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a170000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "raw";
				};

				seninf_outmux_8: seninf-outmux@3a180000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a180000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "raw";
				};

				seninf_outmux_9: seninf-outmux@3a190000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a190000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "pdp";
				};

				seninf_outmux_10: seninf-outmux@3a1a0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a1a0000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "pdp";
				};

				seninf_outmux_11: seninf-outmux@3a1b0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a1b0000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "pdp";
				};

				seninf_outmux_12: seninf-outmux@3a1c0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a1c0000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "pdp";
				};

				seninf_outmux_13: seninf-outmux@3a1d0000 {
					compatible = "mediatek,seninf-outmux";
					reg = <0 0x3a1d0000 0 0x1000>;
					reg-names = "base";

					connected-cam-type = "uisp";
				};
			};

			seninf-rproc {
				compatible = "mediatek,seninf-rproc";
				mediatek,ccu-rproc = <&ccu_rproc>;
			};
		};

		camera-camsys-ccu {
			compatible = "mediatek,camera-camsys-ccu";
			mediatek,ccu-rproc = <&ccu_rproc>;
		};

		remoteproc_ccd: remoteproc-ccd@3a001000 {
			compatible = "mediatek,ccd";
			reg =	<0 0x3a001000 0 0x10>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			msg-dev {
				mtk,rpmsg-name = "mtk_ccd_msgdev";
			};
		};

		camisp_vcore: camisp-vcore {
			compatible = "mediatek,mt6991-camisp-vcore";
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_VCORE>;
			mtk,smmu-shared = <&mm_smmu_acp_cam>;
			clocks = <&cksys_gp2_clk CLK_CK2_CAM>,
				<&cksys_gp2_clk CLK_CK2_CAMTM>,
				<&vlp_cksys_clk CLK_VLP_CK_CAMTG0_SEL>,
				<&cam_vcore_r1a_clk CLK_VCORE_CAMRAW>,
				<&cam_vcore_r1a_clk CLK_2MM0_SUBCOMMON_DCM_DIS_CAMRAW>,
				<&cam_vcore_r1a_clk CLK_CAM_V_MM0_SUBCOMM_CAMRAW>;
			clock-names = "topckgen_top_cam_sel",
				"topckgen_top_camtm_sel",
				"vlpckgen_vlp_camtg_sel",
				"camsys_vcore",
				"camsys_v_dcm_dis",
				"camsys_v_mm0_subcomm";
		};

		camisp: camisp@3a000000 {
			compatible = "mediatek,mt6991-camisp";
			reg =	<0 0x3a000000 0 0x1000>,
				<0 0x3a430000 0 0x1000>,
				<0 0x3a440000 0 0x1000>,
				<0 0x3a0a0000 0 0x800>,
				<0 0x3a00d000 0 0x950>;
			reg-names = "base", "adlwr", "adlrd", "qof_base", "bwr_base";
			mediatek,ccd = <&remoteproc_ccd>;
			mediatek,camisp-vcore = <&camisp_vcore>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			interrupts =	<GIC_SPI 519 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd_ipui_rdone
					<GIC_SPI 520 IRQ_TYPE_LEVEL_HIGH 0>, // adlrd
					<GIC_SPI 526 IRQ_TYPE_LEVEL_HIGH 0>; // qof
			interrupt-names = "adlrd_rdone", "adlrd", "qoftop";
			operating-points-v2 = <&opp_table_cam>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMTG_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_ADLRD_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_ADLWR_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_QOF_CON_1_CAMRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_BWR_CON_1_CAMBWR>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBA_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBB_CAMRAWB>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_SUBC_CAMRAWC>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMRAWA>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMRAWA>,
				    <&mmdvfs_mux MMDVFS_USER_CAM>;
			clock-names = "camsys_cam_cgpdn",
				"camsys_camtg_cgpdn",
				"camsys_adlrd_cgpdn",
				"camsys_adlwr_cgpdn",
				"camsys_qof_cgpdn",
				"camsys_bwr_cgpdn",
				"camsys_suba_cgpdn",
				"camsys_subb_cgpdn",
				"camsys_subc_cgpdn",
				"camsys_cam2mm0_gals_cgpdn",
				"camsys_cam2mm1_gals_cgpdn",
				"camsys_cam2sys_gals_cgpdn",
				"camsys_cam2mm2_gals_cgpdn",
				"mmdvfs_mux";
			mboxes = <&gce_m 24 0 CMDQ_THR_PRIO_1>;
		};

		cam_raw_a: cam-raw-a@3a800000 {
			compatible = "mediatek,cam-raw";
			reg =	<0 0x3a800000 0 0x8000>,
				<0 0x3a808000 0 0x8000>,
				<0 0x3a810000 0 0x8000>,
				<0 0x3a818000 0 0x8000>,
				<0 0x3a0b0000 0 0x400>;
			reg-names = "base", "inner_base",
				"dmatop_base", "inner_dmatop_base","qof_base";
			mediatek,cam-id = <0>;
			mediatek,larbs = <&smi_larb16>, <&smi_larb27>;
			interrupts = <GIC_SPI 500 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
			clocks = <&camsys_rawa_clk CLK_CAM_RA_LARBX_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_CAM_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_CAMTG_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_RAW2MM_GALS_CAMRAWA>,
				<&camsys_rawa_clk CLK_CAM_RA_YUV2RAW2MM_GALS_CAMRAWA>;
			clock-names = "camsys_rawa_larbx_cgpdn",
					"camsys_rawa_cam_cgpdn",
					"camsys_rawa_camtg_cgpdn",
					"camsys_rawa_raw2mm_gals_cgpdn",
					"camsys_rawa_yuv2raw2mm_gals_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L16_P0_CQI_R1>,
					<SMMU_L16_P1_CQI_R5>,
					<SMMU_L16_P2_RAWI_R2>,
					<SMMU_L16_P3_RAWI_R3>,
					<SMMU_L16_P4_RAWI_R4>,
					<SMMU_L16_P5_RAWI_R5>,
					<SMMU_L16_P6_BPCI_R1>,
					<SMMU_L16_P7_BPCI_R3>,
					<SMMU_L16_P8_GRMGI_R1>,
					<SMMU_L16_P9_LSCI_R1>,
					<SMMU_L16_P10_IMGO_R1>,
					<SMMU_L16_P11_IMGO_R2>,
					<SMMU_L16_P12_DRZB2NO_R1>,
					<SMMU_L16_P13_DRZB2NBO_R1>,
					<SMMU_L16_P14_GMPO_R1>,
					<SMMU_L16_P15_DRZB2NCO_R1>,
					<SMMU_L16_P16_AWBO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P0_CQI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P1_CQI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L16_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1";
		};

		cam-rms-a@3a840000 {
			compatible = "mediatek,cam-rms";
			reg =   <0 0x3a840000 0 0x8000>,
				<0 0x3a848000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSA>;
			clocks = <&camsys_rmsa_clk CLK_CAMSYS_RMSA_LARBX_CAMRAWA>,
					<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAM_CAMRAWA>,
					<&camsys_rmsa_clk CLK_CAMSYS_RMSA_CAMTG_CAMRAWA>;
			clock-names = "camsys_rmsa_larbx_cgpdn",
					"camsys_rmsa_cam_cgpdn",
					"camsys_rmsa_camtg_cgpdn";
		};

		cam-yuv-a@3a880000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x3a880000 0 0x8000>,
				<0 0x3a888000 0 0x8000>,
				<0 0x3a890000 0 0x8000>,
				<0 0x3a898000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWA>;
			mediatek,larbs = <&smi_larb17>;
			clocks = <&camsys_yuva_clk CLK_CAM_YA_LARBX_CAMRAWA>,
				<&camsys_yuva_clk CLK_CAM_YA_CAM_CAMRAWA>,
				<&camsys_yuva_clk CLK_CAM_YA_CAMTG_CAMRAWA>;
			clock-names = "camsys_yuva_larbx_cgpdn",
					"camsys_yuva_cam_cgpdn",
					"camsys_yuva_camtg_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L17_P0_YUVO_R1>,
					<SMMU_L17_P1_YUVO_R3>,
					<SMMU_L17_P2_YUVO_R2>,
					<SMMU_L17_P3_DRZH2NO_R1>,
					<SMMU_L17_P4_YUVO_R4>,
					<SMMU_L17_P5_DRZH1NO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L17_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		cam-raw-b@3a900000 {
			compatible = "mediatek,cam-raw";
			reg =   <0 0x3a900000 0 0x8000>,
				<0 0x3a908000 0 0x8000>,
				<0 0x3a910000 0 0x8000>,
				<0 0x3a918000 0 0x8000>,
				<0 0x3a0c0000 0 0x400>;
			reg-names = "base", "inner_base",
				 "dmatop_base", "inner_dmatop_base", "qof_base";
			mediatek,cam-id = <1>;
			mediatek,larbs = <&smi_larb43>, <&smi_larb27>;
			interrupts = <GIC_SPI 504 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
			clocks = <&camsys_rawb_clk CLK_CAM_RB_LARBX_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_CAM_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_CAMTG_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_RAW2MM_GALS_CAMRAWB>,
					<&camsys_rawb_clk CLK_CAM_RB_YUV2RAW2MM_GALS_CAMRAWB>;
			clock-names = "camsys_rawb_larbx_cgpdn",
					"camsys_rawb_cam_cgpdn",
					"camsys_rawb_camtg_cgpdn",
					"camsys_rawb_raw2mm_gals_cgpdn",
					"camsys_rawb_yuv2raw2mm_gals_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L43_P0_CQI_R1>,
					<SMMU_L43_P1_CQI_R5>,
					<SMMU_L43_P2_RAWI_R2>,
					<SMMU_L43_P3_RAWI_R3>,
					<SMMU_L43_P4_RAWI_R4>,
					<SMMU_L43_P5_RAWI_R5>,
					<SMMU_L43_P6_BPCI_R1>,
					<SMMU_L43_P7_BPCI_R3>,
					<SMMU_L43_P8_GRMGI_R1>,
					<SMMU_L43_P9_LSCI_R1>,
					<SMMU_L43_P10_IMGO_R1>,
					<SMMU_L43_P11_IMGO_R2>,
					<SMMU_L43_P12_DRZB2NO_R1>,
					<SMMU_L43_P13_DRZB2NBO_R1>,
					<SMMU_L43_P14_GMPO_R1>,
					<SMMU_L43_P15_DRZB2NCO_R1>,
					<SMMU_L43_P16_AWBO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P0_CQI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P1_CQI_R5)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L43_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1";
		};

		cam-rms-b@3a940000 {
			compatible = "mediatek,cam-rms";
			reg =	<0 0x3a940000 0 0x8000>,
						<0 0x3a948000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <1>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSB>;
			clocks = <&camsys_rmsb_clk CLK_CAMSYS_RMSB_LARBX_CAMRAWB>,
					<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAM_CAMRAWB>,
					<&camsys_rmsb_clk CLK_CAMSYS_RMSB_CAMTG_CAMRAWB>;
			clock-names = "camsys_rmsb_larbx_cgpdn",
					"camsys_rmsb_cam_cgpdn",
					"camsys_rmsb_camtg_cgpdn";
		};

		cam-yuv-b@3a980000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x3a980000 0 0x8000>,
				<0 0x3a988000 0 0x8000>,
				<0 0x3a990000 0 0x8000>,
				<0 0x3a998000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <1>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWB>;
			mediatek,larbs = <&smi_larb45>;
			clocks = <&camsys_yuvb_clk CLK_CAM_YB_LARBX_CAMRAWB>,
					<&camsys_yuvb_clk CLK_CAM_YB_CAM_CAMRAWB>,
					<&camsys_yuvb_clk CLK_CAM_YB_CAMTG_CAMRAWB>;
			clock-names = "camsys_yuvb_larbx_cgpdn",
					"camsys_yuvb_cam_cgpdn",
					"camsys_yuvb_camtg_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L45_P0_YUVO_R1>,
					<SMMU_L45_P1_YUVO_R3>,
					<SMMU_L45_P2_YUVO_R2>,
					<SMMU_L45_P3_DRZH2NO_R1>,
					<SMMU_L45_P4_YUVO_R4>,
					<SMMU_L45_P5_DRZH1NO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L45_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		cam-raw-c@3aa00000 {
			compatible = "mediatek,cam-raw";
			reg =	<0 0x3aa00000 0 0x8000>,
				<0 0x3aa08000 0 0x8000>,
				<0 0x3aa10000 0 0x8000>,
				<0 0x3aa18000 0 0x8000>,
				<0 0x3a0d0000 0 0x400>;
			reg-names = "base", "inner_base",
				"dmatop_base", "inner_dmatop_base", "qof_base";
			mediatek,cam-id = <2>;
			mediatek,larbs = <&smi_larb44>, <&smi_larb27>;
			interrupts = <GIC_SPI 508 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
			clocks = <&camsys_rawc_clk CLK_CAM_RC_LARBX_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_CAM_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_CAMTG_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_RAW2MM_GALS_CAMRAWC>,
				<&camsys_rawc_clk CLK_CAM_RC_YUV2RAW2MM_GALS_CAMRAWC>;
			clock-names = "camsys_rawc_larbx_cgpdn",
				"camsys_rawc_cam_cgpdn",
				"camsys_rawc_camtg_cgpdn",
				"camsys_rawc_raw2mm_gals_cgpdn",
				"camsys_rawc_yuv2raw2mm_gals_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L44_P0_CQI_R1>,
					<SMMU_L44_P1_CQI_R5>,
					<SMMU_L44_P2_RAWI_R2>,
					<SMMU_L44_P3_RAWI_R3>,
					<SMMU_L44_P4_RAWI_R4>,
					<SMMU_L44_P5_RAWI_R5>,
					<SMMU_L44_P6_BPCI_R1>,
					<SMMU_L44_P7_BPCI_R3>,
					<SMMU_L44_P8_GRMGI_R1>,
					<SMMU_L44_P9_LSCI_R1>,
					<SMMU_L44_P10_IMGO_R1>,
					<SMMU_L44_P11_IMGO_R2>,
					<SMMU_L44_P12_DRZB2NO_R1>,
					<SMMU_L44_P13_DRZB2NBO_R1>,
					<SMMU_L44_P14_GMPO_R1>,
					<SMMU_L44_P15_DRZB2NCO_R1>,
					<SMMU_L44_P16_AWBO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P0_CQI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P1_CQI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P2_RAWI_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P3_RAWI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P4_RAWI_R4)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P5_RAWI_R5)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P6_BPCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P7_BPCI_R3)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P8_GRMGI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P9_LSCI_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P10_IMGO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P11_IMGO_R2)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P12_DRZB2NO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P13_DRZB2NBO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P14_GMPO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P15_DRZB2NCO_R1)
						&mmqos SLAVE_COMMON(0)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L44_P16_AWBO_R1)
						&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
					"cqi_r1", "cqi_r5", "rawi_r2", "rawi_r3",
					"rawi_r4", "rawi_r5", "bpci_r1", "bpci_r3",
					"grmgi_r1", "lsci_r1", "imgo_r1", "imgo_r2",
					"drzb2no_r1", "drzb2nbo_r1", "gmpo_r1", "drzb2nco_r1",
					"awbo_r1";
		};

		cam-rms-c@3aa40000 {
			compatible = "mediatek,cam-rms";
			reg =	<0 0x3aa40000 0 0x8000>,
				<0 0x3aa48000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,cam-id = <2>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RMSC>;
			clocks = <&camsys_rmsc_clk CLK_CAMSYS_RMSC_LARBX_CAMRAWC>,
					<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAM_CAMRAWC>,
					<&camsys_rmsc_clk CLK_CAMSYS_RMSC_CAMTG_CAMRAWC>;
			clock-names = "camsys_rmsc_larbx_cgpdn",
					"camsys_rmsc_cam_cgpdn",
					"camsys_rmsc_camtg_cgpdn";
		};

		cam-yuv-c@3aa80000 {
			compatible = "mediatek,cam-yuv";
			reg =	<0 0x3aa80000 0 0x8000>,
				<0 0x3aa88000 0 0x8000>,
				<0 0x3aa90000 0 0x8000>,
				<0 0x3aa98000 0 0x8000>;
			reg-names = "base", "inner_base", "dmatop_base", "inner_dmatop_base";
			mediatek,cam-id = <2>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_RAWC>;
			mediatek,larbs = <&smi_larb46>;
			clocks = <&camsys_yuvc_clk CLK_CAM_YC_LARBX_CAMRAWC>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAM_CAMRAWC>,
				<&camsys_yuvc_clk CLK_CAM_YC_CAMTG_CAMRAWC>;
			clock-names = "camsys_yuvc_larbx_cgpdn",
				"camsys_yuvc_cam_cgpdn",
				"camsys_yuvc_camtg_cgpdn";
			mediatek,smmu-dma-axid =
					<SMMU_L46_P0_YUVO_R1>,
					<SMMU_L46_P1_YUVO_R3>,
					<SMMU_L46_P2_YUVO_R2>,
					<SMMU_L46_P3_DRZH2NO_R1>,
					<SMMU_L46_P4_YUVO_R4>,
					<SMMU_L46_P5_DRZH1NO_R1>;
			interconnects =
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P0_YUVO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P1_YUVO_R3)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P2_YUVO_R2)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P3_DRZH2NO_R1)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P4_YUVO_R4)
						&mmqos SLAVE_COMMON(1)>,
					<&mmqos MASTER_LARB_PORT(SMMU_L46_P5_DRZH1NO_R1)
						&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
					"yuvo_r1", "yuvo_r3", "yuvo_r2",
					"drzh2no_r1", "yuvo_r4", "drzh1no_r1";
		};

		camsv1@3a500000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a500000 0 0x1000>,
				<0 0x3a501000 0 0x1000>,
				<0 0x3a502000 0 0x1000>,
				<0 0x3a508000 0 0x1000>,
				<0 0x3a509000 0 0x1000>,
				<0 0x3a50a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <0>;
			mediatek,cammux-id = <0>;
			mediatek,larbs = <&smi_larb14>;
			interrupts = <GIC_SPI 529 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 535 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB14_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_A_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb14_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_a_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L14_P0_CAMSV_A_CQI_E1>,
					<SMMU_L14_P1_CAMSV_A0_WDMA>,
					<SMMU_L14_P2_CAMSV_A1_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P0_CAMSV_A_CQI_E1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P4_CAMSV_A0_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P1_CAMSV_A0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P4_CAMSV_A0_STG)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P5_CAMSV_A1_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P2_CAMSV_A1_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L14_P5_CAMSV_A1_STG)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l14_cqi_a",
				"l14_imgo0_disp_a",
				"l14_stg0_disp_a",
				"l14_imgo0_mdp_a",
				"l14_stg0_mdp_a",
				"l14_imgo1_disp_a",
				"l14_stg1_disp_a",
				"l14_imgo1_mdp_a",
				"l14_stg1_mdp_a";
		};

		camsv2@3a510000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a510000 0 0x1000>,
				<0 0x3a511000 0 0x1000>,
				<0 0x3a512000 0 0x1000>,
				<0 0x3a518000 0 0x1000>,
				<0 0x3a519000 0 0x1000>,
				<0 0x3a51a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <1>;
			mediatek,cammux-id = <1>;
			mediatek,larbs = <&smi_larb13>;
			interrupts = <GIC_SPI 530 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 536 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB13_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_B_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb13_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_b_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L13_P0_CAMSV_B_CQI_E1>,
					<SMMU_L13_P1_CAMSV_B0_WDMA>,
					<SMMU_L13_P2_CAMSV_B1_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P0_CAMSV_B_CQI_E1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P5_CAMSV_B0_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P1_CAMSV_B0_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P5_CAMSV_B0_STG)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P6_CAMSV_B1_STG)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P2_CAMSV_B1_WDMA)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L13_P6_CAMSV_B1_STG)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l13_cqi_b",
				"l13_imgo0_disp_b",
				"l13_stg0_disp_b",
				"l13_imgo0_mdp_b",
				"l13_stg0_mdp_b",
				"l13_imgo1_disp_b",
				"l13_stg1_disp_b",
				"l13_imgo1_mdp_b",
				"l13_stg1_mdp_b";
		};

		camsv3@3a520000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a520000 0 0x1000>,
				<0 0x3a521000 0 0x1000>,
				<0 0x3a522000 0 0x1000>,
				<0 0x3a528000 0 0x1000>,
				<0 0x3a529000 0 0x1000>,
				<0 0x3a52a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <2>;
			mediatek,cammux-id = <2>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 531 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 537 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_C_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_c_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L29_P0_CAMSV_C_CQI_E1>,
					<SMMU_L29_P4_CAMSV_C_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P0_CAMSV_C_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P4_CAMSV_C_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P10_CAMSV_C_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_c",
				"l29_imgo_c",
				"l29_stg_c";
		};

		camsv4@3a530000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a530000 0 0x1000>,
				<0 0x3a531000 0 0x1000>,
				<0 0x3a532000 0 0x1000>,
				<0 0x3a538000 0 0x1000>,
				<0 0x3a539000 0 0x1000>,
				<0 0x3a53a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <3>;
			mediatek,cammux-id = <3>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 532 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 538 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_D_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_d_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L29_P1_CAMSV_D_CQI_E1>,
					<SMMU_L29_P5_CAMSV_D_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P1_CAMSV_D_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P5_CAMSV_D_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P11_CAMSV_D_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_d",
				"l29_imgo_d",
				"l29_stg_d";
		};

		camsv5@3a540000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a540000 0 0x1000>,
				<0 0x3a541000 0 0x1000>,
				<0 0x3a542000 0 0x1000>,
				<0 0x3a548000 0 0x1000>,
				<0 0x3a549000 0 0x1000>,
				<0 0x3a54a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <4>;
			mediatek,cammux-id = <4>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 533 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 539 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_E_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_e_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L29_P2_CAMSV_E_CQI_E1>,
					<SMMU_L29_P6_CAMSV_E_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P2_CAMSV_E_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P6_CAMSV_E_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P12_CAMSV_E_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_e",
				"l29_imgo_e",
				"l29_stg_e";
		};

		camsv6@3a550000 {
			compatible = "mediatek,camsv";
			reg = <0 0x3a550000 0 0x1000>,
				<0 0x3a551000 0 0x1000>,
				<0 0x3a552000 0 0x1000>,
				<0 0x3a558000 0 0x1000>,
				<0 0x3a559000 0 0x1000>,
				<0 0x3a55a000 0 0x1000>;
			reg-names = "base", "base_DMA", "base_SCQ", "inner_base",
						"inner_base_DMA", "inner_base_SCQ";
			mediatek,camsv-id = <5>;
			mediatek,cammux-id = <5>;
			mediatek,larbs = <&smi_larb29>;
			interrupts = <GIC_SPI 534 IRQ_TYPE_LEVEL_HIGH 0>,
						<GIC_SPI 540 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MAIN>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_LARB29_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_TOP_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS_CAMSV>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAMSV_CON_1_CAMSV>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_larb29_con",
					"cam_main_camsv_top_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"cam_main_camsv_f_con",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L29_P3_CAMSV_F_CQI_E1>,
					<SMMU_L29_P7_CAMSV_F_WDMA>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P3_CAMSV_F_CQI_E1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P7_CAMSV_F_WDMA)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L29_P13_CAMSV_F_STG)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l29_cqi_f",
				"l29_imgo_f",
				"l29_stg_f";
		};

		mraw1@3a700000 {
			compatible = "mediatek,mraw";
			reg = <0 0x3a700000 0 0x8000>,
					<0 0x3a708000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <0>;
			mediatek,cammux-id = <9>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 514 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW0_PDAF>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw0",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L25_P0_CQI_M1>,
					<SMMU_L25_P1_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P0_CQI_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P1_IMGO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P11_STG_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_0",
				"l25_imgbo_m1_0",
				"l25_stg_m1_0";
		};

		mraw2@3a710000 {
			compatible = "mediatek,mraw";
			reg = <0 0x3a710000 0 0x8000>,
					<0 0x3a718000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <1>;
			mediatek,cammux-id = <10>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 515 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW1_PDAF>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw1",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L26_P0_CQI_M1>,
					<SMMU_L26_P1_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P0_CQI_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P1_IMGO_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P11_STG_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_1",
				"l26_imgbo_m1_1",
				"l26_stg_m1_1";
		};

		mraw3@3a720000 {
			compatible = "mediatek,mraw";
			reg = <0 0x3a720000 0 0x8000>,
					<0 0x3a728000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <2>;
			mediatek,cammux-id = <11>;
			mediatek,larbs = <&smi_larb25>;
			interrupts = <GIC_SPI 516 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW2_PDAF>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw2",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L25_P2_CQI_M1>,
					<SMMU_L25_P3_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P2_CQI_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P3_IMGO_M1)
					&mmqos SLAVE_COMMON(0)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L25_P12_STG_M1)
					&mmqos SLAVE_COMMON(0)>;
			interconnect-names =
				"l25_cqi_m1_2",
				"l25_imgbo_m1_2",
				"l25_stg_m1_2";
		};

		mraw4@3a730000 {
			compatible = "mediatek,mraw";
			reg = <0 0x3a730000 0 0x8000>,
					<0 0x3a738000 0 0x8000>;
			reg-names = "base", "inner_base";
			mediatek,mraw-id = <3>;
			mediatek,cammux-id = <12>;
			mediatek,larbs = <&smi_larb26>;
			interrupts = <GIC_SPI 517 IRQ_TYPE_LEVEL_HIGH 0>;
			power-domains = <&hfrpsys MT6991_POWER_DOMAIN_CAM_MRAW>;
			clocks = <&cam_main_r1a_clk CLK_CAM_MAIN_CAM>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM_MRAW>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM0_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM1_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2SYS_GALS>,
					<&cam_main_r1a_clk CLK_CAM_MAIN_CAM2MM2_GALS>,
					<&camsys_mraw_clk CLK_CAM_MR_LARBX_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_GALS_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_CAMTG_PDAF>,
					<&camsys_mraw_clk CLK_CAM_MR_MRAW3_PDAF>,
					<&cksys_gp2_clk CLK_CK2_CAM_SEL>,
					<&cksys_gp2_clk CLK_CK2_CAMTM_SEL>;
			clock-names = "cam_main_cam_cgpdn",
					"cam_main_mraw_cg_con",
					"cam_main_cam2mm0_gals_con",
					"cam_main_cam2mm1_gals_con",
					"cam_main_cam2sys_gals_con",
					"cam_main_cam2mm2_gals_con",
					"camsys_mraw_larbx",
					"camsys_mraw_gals",
					"camsys_mraw_camtg",
					"camsys_main_mraw3",
					"topckgen_top_cam_sel",
					"topckgen_top_camtm_sel";
			mediatek,smmu-dma-axid =
					<SMMU_L26_P2_CQI_M1>,
					<SMMU_L26_P3_IMGO_M1>;
			interconnects =
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P2_CQI_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P3_IMGO_M1)
					&mmqos SLAVE_COMMON(1)>,
				<&mmqos MASTER_LARB_PORT(SMMU_L26_P12_STG_M1)
					&mmqos SLAVE_COMMON(1)>;
			interconnect-names =
				"l26_cqi_m1_3",
				"l26_imgbo_m1_3",
				"l26_stg_m1_3";
		};
	};

	mml-test {
		compatible = "mediatek,mml-test";
		mediatek,mml = <&mmlsys1_config>;
		mmlsys-config-supply = <&mmlsys1_config>;
	};

	connscp: connscp {
		compatible = "mediatek,mt6991-conn_scp";
		scp-shm-size = <0x96000>;

		/* offset from connsys pa */
		scp-remap-offset = <0x445000>; /* oft from consys pa */
		scp-remap-size = <0x520000>;
		scp-remap-addr = <0>;

		batching-buf-size = <0x4b000>; /* no-need */

		/* batching */
		report-region-idx = <3>;
		report-buf-addr = <0>; /* */
		report-buf-size = <0>;
		batch-region-idx = <9>;

		ipi-mbox-size = <64>;

		/* dfd */
		dfd-region-idx = <4>;
		dfd-cmd-addr = <0>;
		dfd-cmd-size = <0>;
		dfd-value-addr = <0>;
		dfd-value-size = <0>;
		dfd-value-region-size = <0x3000>;

	};

	connsys_emi_config: connsys-emi-config {
		/* emi layout settings */
		emi-alignment = <0x1000000>;
		emi-min-addr = <0x80000000>;
		emi-max-addr = <0xf0000000>;

		/* EMI Layout */
		/* idx - region size */
		emi-layout-region =
			<0 0x00c00000>, /* 6639 WiFi MCU */
			<1 0x003c0000>, /* Connsys RO */
			<2 0x00085000>, /* Connsys RW */
			<3 0x0004b000>, /* SCP batching data */
			<4 0x00012000>, /* SCP DFD dump */
			<5 0x0000e000>, /* Reserved for alignment */
			<6 0x00040000>, /* Connsys shared data */
			<7 0x00140000>, /* GPS_EMI */
			<8 0x002fa000>, /* MNL/MPE BIN data */
			<9 0x000d6000>, /* Connsys/SCP shared */
			<10 0x000a0000>, /* WF MISC */
			<11 0x05000000>; /* WFDMA1 */

		/* block_name start_idx end_idx mapping */
		emi-alloc-block =
			<0 0 0>,
			<1 9 0>,
			<10 10 0>,
			<11 11 0>;

		emi-alloc-block-name =
			"consys_wifi_emi",
			"consys_emi",
			"shared-dma-pool_wifi-misc-reserve-memory_dma",
			"shared-dma-pool_wifi-reserve-memory_dma";

		/* mpu region */
		/* start_idx end_idx MPU_id */
		emi-mpu-region =
			<0 0 62>,
			<1 1 44>,
			<2 5 45>,
			<6 11 47>,
			<8 9 46>;

		/* emi region to atf: start_idx end_idx */
		emi-region-to-atf = <1 7>;
		gps-emi-to-atf = <7 7>;
	};

	u3fpgaphy: usb-phy {
		compatible = "mediatek,fpga-u3phy";
		mediatek,ippc = <0x16703e00>;
		fpga_i2c_physical_base = <0x139b0000>;
		status = "disabled";

		u3fpgaport0: usb-phy@0 {
			chip-id= <0xa60931a>;
			port = <0>;
			pclk_phase = <23>;
			#phy-cells = <1>;
		};
	};

	sap: sap@1cb20000 {
			compatible = "mediatek,sap";
			status = "okay";
			core-id = <0x02>;
			l2tcm-offset = <0x320000>;
			secure-dump-size = <0x24000>;
			reg = <0 0x1cf3a000 0 0x1000>,
				<0 0x1cf00000 0 0x20000>,
				<0 0x1cff0000 0 0x100>, /* mbox0 base, using mbox5's hw */
				<0 0x1cff0100 0 0x4>, /* mbox0 set, using mbox5's hw */
				<0 0x1cff010c 0 0x4>, /* mbox0 clr, using mbox5's hw */
				<0 0x1cf2a034 0 0x4>; /* mbox0 init, using mbox5's hw */
			reg-names = "sap_cfg_reg",
				"sap_l1cache",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr",
				"mbox0_init";
			interrupts = <GIC_SPI 688 IRQ_TYPE_LEVEL_HIGH 0>; /* using mbox5's hw */
			interrupt-names = "mbox0";
			mbox-count = <1>;
			/* id, mbox, send_size */
			send-table =
				<1 0 17>; /* IPI_OUT_SENSOR_SAP_NOTIFY */
			#recv-cells-mode = <1>;
			/* mode 0 or no defined
			 * mode = 4 elements : id, mbox, recv_size, recv_opt
			 * mode 1 => 7 elements : id, mbox, recv_size, recv_opt,
			 * lock, buf_full_opt, *cb_ctx_opt
			 */
			recv-table =
				<0 0 17 0 0 0 0>; /* IPI_IN_SENSOR_SAP_NOTIFY */
			memorydump = <0x020000>, /* l1c */
				<0x003f00>, /* regdump */
				<0x000100>; /* trace buffer */
		};

		hcp: hcp@15001000 {
			compatible = "mediatek,hcp8";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15001000 0 0x4000>;
			mtk,smmu-shared = <&mm_smmu_cam>;
		};

		imgsys_cmdq: imgsys-cmdq@15002000 {
			compatible = "mediatek,imgsys-cmdq-8";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x15002000 0 0x4000>;
		};

		imgsys_fw: imgsys-fw@15000000 {
			compatible = "mediatek,imgsys-isp8-mt6991";
			//dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			reg = <0 0x34000000 0 0x4000>,	/* 0 IMGSYS_TOP */
					<0 0x34700000 0 0x10000>,	/* 1 IMGSYS_TRAW */
					<0 0x34040000 0 0x10000>,	/* 2 IMGSYS_LTRAW */
					<0 0x34100000 0 0x10000>,	/* 3 IMGSYS_DIP */
					<0 0x34150000 0 0x10000>,	/* 4 IMGSYS_DIP_NR */
					<0 0x34160000 0 0x10000>,	/* 5 IMGSYS_DIP_NR2 */
					<0 0x34210000 0 0x10000>,	/* 6 IMGSYS_PQDIP_A */
					<0 0x34510000 0 0x10000>,	/* 7 IMGSYS_PQDIP_B */
					<0 0x34200000 0 0x10000>,	/* 8 IMGSYS_WPE_EIS */
					<0 0x34500000 0 0x10000>,	/* 9 IMGSYS_WPE_TNR */
					<0 0x34600000 0 0x10000>,	/* 10 IMGSYS_WPE_LITE */
					<0 0x34220000 0 0x00100>,	/* 11 IMGSYS_WPE1_DIP1 */
					<0 0x34540000 0 0x10000>,	/* 12 IMGSYS_OMC_TNR */
					<0 0x34640000 0 0x10000>,	/* 13 IMGSYS_OMC_LITE */
					<0 0x34070000 0 0x10000>,	/* 14 IMGSYS_ME */
					<0 0x00000000 0 0x01500>,	/* 15 IMGSYS_ADL_A */
					<0 0x00000000 0 0x01500>,	/* 16 IMGSYS_ADL_B */
					<0 0x34520000 0 0x00100>,	/* 17 IMGSYS_WPE2_DIP1 */
					<0 0x34620000 0 0x00100>,	/* 18 IMGSYS_WPE3_DIP1 */
					<0 0x34110000 0 0x00100>,	/* 19 IMGSYS_DIP_TOP */
					<0 0x34130000 0 0x00100>,	/* 20 IMGSYS_DIP_TOP_NR */
					<0 0x34170000 0 0x00100>,	/* 21 IMGSYS_DIP_TOP_NR2 */
					<0 0x34710000 0 0x00100>,	/* 22 IMGSYS_TRAW_DIP1 */
					<0 0x34080000 0 0x10000>,	/* 23 IMGSYS_ME_MMG */
					<0 0x34780000 0 0x00100>;	/* 24 IMGSYS_VCORE */
			mediatek,hcp = <&hcp>;
			mediatek,larbs = <&smi_larb15>,
					<&smi_larb9>,
					<&smi_larb39>,
					<&smi_larb11>,
					<&smi_larb28>,
					<&smi_larb40>,
					<&smi_larb38>,
					<&smi_larb10>,
					<&smi_larb22>,
					<&smi_larb23>;
			mediatek,imgsys-cmdq = <&imgsys_cmdq>;
			mediatek,imgsys-ddr-en = <4>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			#if 0
			imgsys-supply = <&gce_m_sec>;
			#endif
			mboxes =
					/* normal thread */
					<&gce_m 0 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 1 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 2 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 3 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 4 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 5 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 16 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 17 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 18 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 19 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 22 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 23 3000 CMDQ_THR_PRIO_2>,
					<&gce_m 28 3000 CMDQ_THR_PRIO_1>,
					<&gce_m 29 3000 CMDQ_THR_PRIO_1>,
					/* power thread */
					<&gce_m 26 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 27 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 30 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					<&gce_m 31 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>,
					/* qos thread */
					<&gce_m 6 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_1>;
					/* secure thread */
					//<&gce_m_sec 10 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>,
					//<&gce_m_sec 12 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
					/* thread list end */
				traw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_0>;
				traw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_1>;
				traw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_2>;
				traw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_3>;
				traw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_4>;
				traw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW0_CQ_THR_DONE_TRAW0_5>;
				ltraw-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_0>;
				ltraw-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_1>;
				ltraw-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_2>;
				ltraw-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_3>;
				ltraw-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_4>;
				ltraw-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_TRAW1_CQ_THR_DONE_TRAW0_5>;
				dip-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_0>;
				dip-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_1>;
				dip-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_2>;
				dip-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_3>;
				dip-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_4>;
				dip-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_DIP_CQ_THR_DONE_P2_5>;
				pqa-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_0>;
				pqa-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_1>;
				pqa-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_2>;
				pqa-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_3>;
				pqa-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_4>;
				pqa-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_A_CQ_THR_DONE_P2_5>;
				pqb-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_0>;
				pqb-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_1>;
				pqb-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_2>;
				pqb-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_3>;
				pqb-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_4>;
				pqb-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_PQDIP_B_CQ_THR_DONE_P2_5>;
				wpe-eis-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_0>;
				wpe-eis-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_1>;
				wpe-eis-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_2>;
				wpe-eis-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_3>;
				wpe-eis-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_4>;
				wpe-eis-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_EIS_CQ_THR_DONE_P2_5>;
				omc-tnr-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_0>;
				omc-tnr-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_1>;
				omc-tnr-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_2>;
				omc-tnr-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_3>;
				omc-tnr-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_4>;
				omc-tnr-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_TNR_CQ_THR_DONE_P2_5>;
				wpe-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_0>;
				wpe-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_1>;
				wpe-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_2>;
				wpe-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_3>;
				wpe-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_4>;
				wpe-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_WPE_LITE_CQ_THR_DONE_P2_5>;
				omc-lite-cq-thread0-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_0>;
				omc-lite-cq-thread1-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_1>;
				omc-lite-cq-thread2-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_2>;
				omc-lite-cq-thread3-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_3>;
				omc-lite-cq-thread4-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_4>;
				omc-lite-cq-thread5-frame-done =
					/bits/ 16 <CMDQ_EVENT_IMG_OMC_LITE_CQ_THR_DONE_P2_5>;
				me-done =
					/bits/ 16 <CMDQ_EVENT_IMG_IMGSYS_IPE_ME_DONE>;
				adl-tile-done =
					/bits/ 16 <CMDQ_EVENT_IMG_ADL_TILE_DONE_EVENT>;
				wpe-eis-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_EIS>;
				omc-tnr-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_OMC_TNR>;
				wpe-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_WPE_LITE>;
				traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_TRAW>;
				ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_LTRAW>;
				dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_DIP>;
				pqdip-a-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_A>;
				pqdip-b-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_PQDIP_B>;
				me-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IPESYS_ME>;
				apu-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_APUSYS_APU>;
				vss-traw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_TRAW>;
				vss-ltraw-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_LTRAW>;
				vss-dip-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_VSS_DIP>;
				omc-lite-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_OMC_LITE>;
				sw-sync-token-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_1>;
				sw-sync-token-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_2>;
				sw-sync-token-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_3>;
				sw-sync-token-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_4>;
				sw-sync-token-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_5>;
				sw-sync-token-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_6>;
				sw-sync-token-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_7>;
				sw-sync-token-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_8>;
				sw-sync-token-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_9>;
				sw-sync-token-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_10>;
				sw-sync-token-pool-11 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_11>;
				sw-sync-token-pool-12 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_12>;
				sw-sync-token-pool-13 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_13>;
				sw-sync-token-pool-14 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_14>;
				sw-sync-token-pool-15 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_15>;
				sw-sync-token-pool-16 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_16>;
				sw-sync-token-pool-17 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_17>;
				sw-sync-token-pool-18 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_18>;
				sw-sync-token-pool-19 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_19>;
				sw-sync-token-pool-20 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_20>;
				sw-sync-token-pool-21 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_21>;
				sw-sync-token-pool-22 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_22>;
				sw-sync-token-pool-23 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_23>;
				sw-sync-token-pool-24 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_24>;
				sw-sync-token-pool-25 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_25>;
				sw-sync-token-pool-26 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_26>;
				sw-sync-token-pool-27 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_27>;
				sw-sync-token-pool-28 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_28>;
				sw-sync-token-pool-29 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_29>;
				sw-sync-token-pool-30 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_30>;
				sw-sync-token-pool-31 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_31>;
				sw-sync-token-pool-32 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_32>;
				sw-sync-token-pool-33 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_33>;
				sw-sync-token-pool-34 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_34>;
				sw-sync-token-pool-35 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_35>;
				sw-sync-token-pool-36 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_36>;
				sw-sync-token-pool-37 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_37>;
				sw-sync-token-pool-38 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_38>;
				sw-sync-token-pool-39 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_39>;
				sw-sync-token-pool-40 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_40>;
				sw-sync-token-pool-41 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_41>;
				sw-sync-token-pool-42 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_42>;
				sw-sync-token-pool-43 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_43>;
				sw-sync-token-pool-44 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_44>;
				sw-sync-token-pool-45 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_45>;
				sw-sync-token-pool-46 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_46>;
				sw-sync-token-pool-47 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_47>;
				sw-sync-token-pool-48 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_48>;
				sw-sync-token-pool-49 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_49>;
				sw-sync-token-pool-50 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_50>;
				sw-sync-token-pool-51 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_51>;
				sw-sync-token-pool-52 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_52>;
				sw-sync-token-pool-53 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_53>;
				sw-sync-token-pool-54 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_54>;
				sw-sync-token-pool-55 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_55>;
				sw-sync-token-pool-56 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_56>;
				sw-sync-token-pool-57 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_57>;
				sw-sync-token-pool-58 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_58>;
				sw-sync-token-pool-59 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_59>;
				sw-sync-token-pool-60 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_60>;
				sw-sync-token-pool-61 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_61>;
				sw-sync-token-pool-62 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_62>;
				sw-sync-token-pool-63 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_63>;
				sw-sync-token-pool-64 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_64>;
				sw-sync-token-pool-65 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_65>;
				sw-sync-token-pool-66 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_66>;
				sw-sync-token-pool-67 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_67>;
				sw-sync-token-pool-68 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_68>;
				sw-sync-token-pool-69 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_69>;
				sw-sync-token-pool-70 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_70>;
				sw-sync-token-pool-71 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_71>;
				sw-sync-token-pool-72 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_72>;
				sw-sync-token-pool-73 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_73>;
				sw-sync-token-pool-74 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_74>;
				sw-sync-token-pool-75 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_75>;
				sw-sync-token-pool-76 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_76>;
				sw-sync-token-pool-77 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_77>;
				sw-sync-token-pool-78 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_78>;
				sw-sync-token-pool-79 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_79>;
				sw-sync-token-pool-80 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_80>;
				sw-sync-token-pool-81 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_81>;
				sw-sync-token-pool-82 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_82>;
				sw-sync-token-pool-83 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_83>;
				sw-sync-token-pool-84 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_84>;
				sw-sync-token-pool-85 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_85>;
				sw-sync-token-pool-86 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_86>;
				sw-sync-token-pool-87 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_87>;
				sw-sync-token-pool-88 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_88>;
				sw-sync-token-pool-89 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_89>;
				sw-sync-token-pool-90 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_90>;
				sw-sync-token-pool-91 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_91>;
				sw-sync-token-pool-92 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_92>;
				sw-sync-token-pool-93 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_93>;
				sw-sync-token-pool-94 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_94>;
				sw-sync-token-pool-95 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_95>;
				sw-sync-token-pool-96 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_96>;
				sw-sync-token-pool-97 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_97>;
				sw-sync-token-pool-98 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_98>;
				sw-sync-token-pool-99 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_99>;
				sw-sync-token-pool-100 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_100>;
				sw-sync-token-pool-101 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_101>;
				sw-sync-token-pool-102 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_102>;
				sw-sync-token-pool-103 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_103>;
				sw-sync-token-pool-104 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_104>;
				sw-sync-token-pool-105 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_105>;
				sw-sync-token-pool-106 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_106>;
				sw-sync-token-pool-107 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_107>;
				sw-sync-token-pool-108 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_108>;
				sw-sync-token-pool-109 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_109>;
				sw-sync-token-pool-110 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_110>;
				sw-sync-token-pool-111 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_111>;
				sw-sync-token-pool-112 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_112>;
				sw-sync-token-pool-113 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_113>;
				sw-sync-token-pool-114 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_114>;
				sw-sync-token-pool-115 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_115>;
				sw-sync-token-pool-116 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_116>;
				sw-sync-token-pool-117 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_117>;
				sw-sync-token-pool-118 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_118>;
				sw-sync-token-pool-119 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_119>;
				sw-sync-token-pool-120 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_120>;
				sw-sync-token-pool-121 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_121>;
				sw-sync-token-pool-122 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_122>;
				sw-sync-token-pool-123 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_123>;
				sw-sync-token-pool-124 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_124>;
				sw-sync-token-pool-125 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_125>;
				sw-sync-token-pool-126 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_126>;
				sw-sync-token-pool-127 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_127>;
				sw-sync-token-pool-128 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_128>;
				sw-sync-token-pool-129 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_129>;
				sw-sync-token-pool-130 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_130>;
				sw-sync-token-pool-131 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_131>;
				sw-sync-token-pool-132 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_132>;
				sw-sync-token-pool-133 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_133>;
				sw-sync-token-pool-134 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_134>;
				sw-sync-token-pool-135 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_135>;
				sw-sync-token-pool-136 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_136>;
				sw-sync-token-pool-137 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_137>;
				sw-sync-token-pool-138 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_138>;
				sw-sync-token-pool-139 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_139>;
				sw-sync-token-pool-140 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_140>;
				sw-sync-token-pool-141 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_141>;
				sw-sync-token-pool-142 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_142>;
				sw-sync-token-pool-143 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_143>;
				sw-sync-token-pool-144 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_144>;
				sw-sync-token-pool-145 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_145>;
				sw-sync-token-pool-146 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_146>;
				sw-sync-token-pool-147 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_147>;
				sw-sync-token-pool-148 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_148>;
				sw-sync-token-pool-149 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_149>;
				sw-sync-token-pool-150 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_150>;
				sw-sync-token-pool-151 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_151>;
				sw-sync-token-pool-152 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_152>;
				sw-sync-token-pool-153 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_153>;
				sw-sync-token-pool-154 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_154>;
				sw-sync-token-pool-155 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_155>;
				sw-sync-token-pool-156 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_156>;
				sw-sync-token-pool-157 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_157>;
				sw-sync-token-pool-158 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_158>;
				sw-sync-token-pool-159 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_159>;
				sw-sync-token-pool-160 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_160>;
				sw-sync-token-pool-161 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_161>;
				sw-sync-token-pool-162 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_162>;
				sw-sync-token-pool-163 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_163>;
				sw-sync-token-pool-164 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_164>;
				sw-sync-token-pool-165 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_165>;
				sw-sync-token-pool-166 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_166>;
				sw-sync-token-pool-167 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_167>;
				sw-sync-token-pool-168 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_168>;
				sw-sync-token-pool-169 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_169>;
				sw-sync-token-pool-170 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_170>;
				sw-sync-token-pool-171 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_171>;
				sw-sync-token-pool-172 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_172>;
				sw-sync-token-pool-173 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_173>;
				sw-sync-token-pool-174 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_174>;
				sw-sync-token-pool-175 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_175>;
				sw-sync-token-pool-176 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_176>;
				sw-sync-token-pool-177 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_177>;
				sw-sync-token-pool-178 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_178>;
				sw-sync-token-pool-179 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_179>;
				sw-sync-token-pool-180 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_180>;
				sw-sync-token-pool-181 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_181>;
				sw-sync-token-pool-182 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_182>;
				sw-sync-token-pool-183 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_183>;
				sw-sync-token-pool-184 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_184>;
				sw-sync-token-pool-185 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_185>;
				sw-sync-token-pool-186 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_186>;
				sw-sync-token-pool-187 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_187>;
				sw-sync-token-pool-188 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_188>;
				sw-sync-token-pool-189 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_189>;
				sw-sync-token-pool-190 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_190>;
				sw-sync-token-pool-191 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_191>;
				sw-sync-token-pool-192 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_192>;
				sw-sync-token-pool-193 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_193>;
				sw-sync-token-pool-194 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_194>;
				sw-sync-token-pool-195 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_195>;
				sw-sync-token-pool-196 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_196>;
				sw-sync-token-pool-197 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_197>;
				sw-sync-token-pool-198 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_198>;
				sw-sync-token-pool-199 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_199>;
				sw-sync-token-pool-200 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_200>;
				sw-sync-token-pool-201 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_201>;
				sw-sync-token-pool-202 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_202>;
				sw-sync-token-pool-203 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_203>;
				sw-sync-token-pool-204 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_204>;
				sw-sync-token-pool-205 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_205>;
				sw-sync-token-pool-206 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_206>;
				sw-sync-token-pool-207 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_207>;
				sw-sync-token-pool-208 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_208>;
				sw-sync-token-pool-209 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_209>;
				sw-sync-token-pool-210 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_210>;
				sw-sync-token-pool-211 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_211>;
				sw-sync-token-pool-212 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_212>;
				sw-sync-token-pool-213 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_213>;
				sw-sync-token-pool-214 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_214>;
				sw-sync-token-pool-215 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_215>;
				sw-sync-token-pool-216 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_216>;
				sw-sync-token-pool-217 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_217>;
				sw-sync-token-pool-218 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_218>;
				sw-sync-token-pool-219 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_219>;
				sw-sync-token-pool-220 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_220>;
				sw-sync-token-pool-221 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_221>;
				sw-sync-token-pool-222 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_222>;
				sw-sync-token-pool-223 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_223>;
				sw-sync-token-pool-224 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_224>;
				sw-sync-token-pool-225 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_225>;
				sw-sync-token-pool-226 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_226>;
				sw-sync-token-pool-227 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_227>;
				sw-sync-token-pool-228 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_228>;
				sw-sync-token-pool-229 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_229>;
				sw-sync-token-pool-230 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_230>;
				sw-sync-token-pool-231 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_231>;
				sw-sync-token-pool-232 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_232>;
				sw-sync-token-pool-233 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_233>;
				sw-sync-token-pool-234 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_234>;
				sw-sync-token-pool-235 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_235>;
				sw-sync-token-pool-236 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_236>;
				sw-sync-token-pool-237 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_237>;
				sw-sync-token-pool-238 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_238>;
				sw-sync-token-pool-239 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_239>;
				sw-sync-token-pool-240 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_240>;
				sw-sync-token-pool-241 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_241>;
				sw-sync-token-pool-242 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_242>;
				sw-sync-token-pool-243 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_243>;
				sw-sync-token-pool-244 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_244>;
				sw-sync-token-pool-245 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_245>;
				sw-sync-token-pool-246 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_246>;
				sw-sync-token-pool-247 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_247>;
				sw-sync-token-pool-248 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_248>;
				sw-sync-token-pool-249 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_249>;
				sw-sync-token-pool-250 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_250>;
				sw-sync-token-pool-251 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_251>;
				sw-sync-token-pool-252 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_252>;
				sw-sync-token-pool-253 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_253>;
				sw-sync-token-pool-254 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_254>;
				sw-sync-token-pool-255 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_255>;
				sw-sync-token-pool-256 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_256>;
				sw-sync-token-pool-257 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_257>;
				sw-sync-token-pool-258 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_258>;
				sw-sync-token-pool-259 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_259>;
				sw-sync-token-pool-260 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_260>;
				sw-sync-token-pool-261 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_261>;
				sw-sync-token-pool-262 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_262>;
				sw-sync-token-pool-263 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_263>;
				sw-sync-token-pool-264 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_264>;
				sw-sync-token-pool-265 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_265>;
				sw-sync-token-pool-266 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_266>;
				sw-sync-token-pool-267 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_267>;
				sw-sync-token-pool-268 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_268>;
				sw-sync-token-pool-269 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_269>;
				sw-sync-token-pool-270 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_270>;
				sw-sync-token-pool-271 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_271>;
				sw-sync-token-pool-272 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_272>;
				sw-sync-token-pool-273 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_273>;
				sw-sync-token-pool-274 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_274>;
				sw-sync-token-pool-275 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_275>;
				sw-sync-token-pool-276 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_276>;
				sw-sync-token-pool-277 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_277>;
				sw-sync-token-pool-278 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_278>;
				sw-sync-token-pool-279 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_279>;
				sw-sync-token-pool-280 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_280>;
				sw-sync-token-pool-281 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_281>;
				sw-sync-token-pool-282 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_282>;
				sw-sync-token-pool-283 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_283>;
				sw-sync-token-pool-284 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_284>;
				sw-sync-token-pool-285 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_285>;
				sw-sync-token-pool-286 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_286>;
				sw-sync-token-pool-287 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_287>;
				sw-sync-token-pool-288 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_288>;
				sw-sync-token-pool-289 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_289>;
				sw-sync-token-pool-290 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_290>;
				sw-sync-token-pool-291 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_291>;
				sw-sync-token-pool-292 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_292>;
				sw-sync-token-pool-293 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_293>;
				sw-sync-token-pool-294 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_294>;
				sw-sync-token-pool-295 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_295>;
				sw-sync-token-pool-296 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_296>;
				sw-sync-token-pool-297 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_297>;
				sw-sync-token-pool-298 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_298>;
				sw-sync-token-pool-299 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_299>;
				sw-sync-token-pool-300 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_POOL_300>;
				sw-sync-token-tzmp-isp-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_WAIT>;
				sw-sync-token-tzmp-isp-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ISP_SET>;
				sw-sync-token-tzmp-adl-wait =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_WAIT>;
				sw-sync-token-tzmp-adl-set =
					/bits/ 16 <CMDQ_SYNC_TOKEN_TZMP_ADL_SET>;
#if 0
				sw-sync-token-camsys-pool-1 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_1>;
				sw-sync-token-camsys-pool-2 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_2>;
				sw-sync-token-camsys-pool-3 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_3>;
				sw-sync-token-camsys-pool-4 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_4>;
				sw-sync-token-camsys-pool-5 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_5>;
				sw-sync-token-camsys-pool-6 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_6>;
				sw-sync-token-camsys-pool-7 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_7>;
				sw-sync-token-camsys-pool-8 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_8>;
				sw-sync-token-camsys-pool-9 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_9>;
				sw-sync-token-camsys-pool-10 =
					/bits/ 16 <CMDQ_SYNC_TOKEN_CAMSYS_POOL_10>;
#endif
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0_CAMERA_P2>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_LARB9_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_TRAW0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_TRAW1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_DIP0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_IPE_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_WPE2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADL_LARB_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLRD_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLWR0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_AVS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_IPS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ADLWR1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ROOTCQ_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_BLS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON4_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_DIP1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_TRAW0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_WPE2_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE0_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_TRX_IPE1_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG26_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_BWR_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_GALS_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_ME_CAMERA_P2>,
				<&imgsys_main_clk CLK_IMG_MMG_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS0_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS1_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS2_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_DIP_TOP_GALS3_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB10_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB15_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB38_CAMERA_P2>,
				<&dip_top_dip1_clk CLK_DIP_TOP_DIP1_LARB39_CAMERA_P2>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_LARB_CAMERA_P2>,
				<&dip_nr1_dip1_clk CLK_DIP_NR1_DIP1_DIP_NR1_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_DIP_NR_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB15_CAMERA_P2>,
				<&dip_nr2_dip1_clk CLK_DIP_NR2_DIP1_LARB39_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_LARB11_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_WPE_CAMERA_P2>,
				<&wpe1_dip1_clk CLK_WPE1_DIP1_GALS0_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_LARB11_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_WPE_CAMERA_P2>,
				<&wpe2_dip1_clk CLK_WPE2_DIP1_GALS0_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_LARB11_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_WPE_CAMERA_P2>,
				<&wpe3_dip1_clk CLK_WPE3_DIP1_GALS0_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB28_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_LARB40_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_TRAW_CAMERA_P2>,
				<&traw_dip1_clk CLK_TRAW_DIP1_GALS_CAMERA_P2>,
				<&traw_cap_dip1_clk CLK_TRAW_CAP_DIP1_TRAW_CAP_CAMERA_P2>;
			clock-names = "VCORE_GALS",
				"VCORE_MAIN",
				"VCORE_SUB0",
				"VCORE_SUB1",
				"IMG_LARB9",
				"IMG_TRAW0",
				"IMG_TRAW1",
				"IMG_DIP0",
				"IMG_WPE0",
				"IMG_IPE",
				"IMG_WPE1",
				"IMG_WPE2",
				"IMG_ADL_LARB",
				"IMG_ADLRD",
				"IMG_ADLWR0",
				"IMG_AVS",
				"IMG_IPS",
				"IMG_ADLWR1",
				"IMG_ROOTCQ",
				"IMG_BLS",
				"IMG_SUB_COMMON0",
				"IMG_SUB_COMMON1",
				"IMG_SUB_COMMON2",
				"IMG_SUB_COMMON3",
				"IMG_SUB_COMMON4",
				"IMG_GALS_RX_DIP0",
				"IMG_GALS_RX_DIP1",
				"IMG_GALS_RX_TRAW0",
				"IMG_GALS_RX_WPE0",
				"IMG_GALS_RX_WPE1",
				"IMG_GALS_RX_WPE2",
				"IMG_GALS_TRX_IPE0",
				"IMG_GALS_TRX_IPE1",
				"IMG26",
				"IMG_BWR",
				"IMG_GALS",
				"IMG_ME",
				"IMG_MMG",
				"DIP_TOP_DIP1_DIP_TOP",
				"DIP_TOP_DIP1_DIP_TOP_GALS0",
				"DIP_TOP_DIP1_DIP_TOP_GALS1",
				"DIP_TOP_DIP1_DIP_TOP_GALS2",
				"DIP_TOP_DIP1_DIP_TOP_GALS3",
				"DIP_TOP_DIP1_LARB10",
				"DIP_TOP_DIP1_LARB15",
				"DIP_TOP_DIP1_LARB38",
				"DIP_TOP_DIP1_LARB39",
				"DIP_NR1_DIP1_LARB",
				"DIP_NR1_DIP1_DIP_NR1",
				"DIP_NR2_DIP1_DIP_NR",
				"DIP_NR2_DIP1_LARB15",
				"DIP_NR2_DIP1_LARB39",
				"WPE1_DIP1_LARB11",
				"WPE1_DIP1_WPE",
				"WPE1_DIP1_GALS0",
				"WPE2_DIP1_LARB11",
				"WPE2_DIP1_WPE",
				"WPE2_DIP1_GALS0",
				"WPE3_DIP1_LARB11",
				"WPE3_DIP1_WPE",
				"WPE3_DIP1_GALS0",
				"TRAW_DIP1_LARB28",
				"TRAW_DIP1_LARB40",
				"TRAW_DIP1_TRAW",
				"TRAW_DIP1_GALS",
				"TRAW_CAP_DIP1_TRAW_CAP";
			hwqos-sync-token =
					/bits/ 16 <CMDQ_SYNC_TOKEN_IMGSYS_QOS_LOCK>;
			mmqos-supply = <&mmqos>;
		#if 0
			operating-points-v2 = <&opp_table_img>;
			mediatek,imgsys-dvfs-pix-mode = <4>;
			mediatek,imgsys-qof-ver = <1>;
		#endif
		};

		mae: mae@34310000 {
			compatible = "mediatek,mtk-mae";
			reg = <0 0x34310000 0 0x9000>;
			// dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			// cmdqsec-supply = <&gce_m_sec>;
			mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>;
			// mboxes = <&gce_m 20 0 CMDQ_THR_PRIO_1>,
			//		<&gce_m_sec 11 CMDQ_NO_TIMEOUT CMDQ_THR_PRIO_2>;
			// mediatek,larb = <&smi_larb12>;
			// mediatek,aov = <&aov>;
			fdvt-frame-done = <CMDQ_EVENT_IMG_IMGSYS_IPE_FDVT0_DONE>;
			// sw-sync-token-tzmp-aie-wait = <CMDQ_SYNC_TOKEN_TZMP_AIE_WAIT>;
			// sw-sync-token-tzmp-aie-set = <CMDQ_SYNC_TOKEN_TZMP_AIE_SET>;

			mtk,smmu-shared = <&mm_smmu_cam>;

#if 0
			power-domains = <&scpsys MT6989_POWER_DOMAIN_ISP_MAIN>;
			clocks = <&img_vcore_d1a_clk CLK_IMG_VCORE_SUB1>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_SUB0>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_MAIN>,
				<&img_vcore_d1a_clk CLK_IMG_VCORE_GALS_DISP>,
				<&imgsys_main_clk CLK_IMG_IPE>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON2>,
				<&imgsys_main_clk CLK_IMG_SUB_COMMON3>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE0>,
				<&imgsys_main_clk CLK_IMG_GALS_RX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS_TX_IPE1>,
				<&imgsys_main_clk CLK_IMG_GALS>,
				<&imgsys_main_clk CLK_IMG_FDVT>,
				<&imgsys_main_clk CLK_IMG_LARB12>;
			clock-names = "VCORE_SUB1",
				"VCORE_SUB0",
				"VCORE_MAIN",
				"VCORE_GALS_DISP",
				"IPE",
				"SUB_COMMON2",
				"SUB_COMMON3",
				"GALS_RX_IPE0",
				"GALS_TX_IPE0",
				"GALS_RX_IPE1",
				"GALS_TX_IPE1",
				"GALS",
				"FDVT",
				"LARB12";
#endif
		};

		mtk-mae-plat@34319000 {
			compatible = "mediatek,mtk-mae-plat";
			reg = <0 0x34319000 0 0x1000>;
		};

		dvs: dvs@3a770000 {
			compatible = "mediatek,dvs";
			reg = <0 0x3a770000 0 0x1000>,
				<0 0x3a000000 0 0x1000>,
				<0 0x3a7a0000 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			#if 0
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			#endif
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvsdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVS_CMQ_EVENT>;
			#if 0
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_GALS";
			#endif
		};

		dvp: dvp@3a770800 {
			compatible = "mediatek,dvp";
			reg = <0 0x3a770800 0 0x1000>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			#if 0
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			#endif
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvpdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVP_CMQ_EVENT>;
			#if 0
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_GALS";
			#endif
		};

		dvgf: dvgf@3a770c00 {
			compatible = "mediatek,dvgf";
			reg = <0 0x3a770c00 0 0x1000>;
			#size-cells = <2>;
			dma-ranges = <0x0 0x0 0x0 0x0 0x4 0x0>;
			#if 0
			power-domains = <&scpsys MT6989_POWER_DOMAIN_CAM_MRAW>;
			#endif
			//mediatek-larb-supply = <&smi_larb19>;
			mtk,smmu-shared = <&mm_smmu_cam>;
			mboxes = <&gce_m 21 1000 CMDQ_THR_PRIO_1>;
			dvgfdoneasyncshot = <CMDQ_EVENT_CAM_DPE_DVFG_CMQ_EVENT>;
			#if 0
			clocks = <&topckgen_clk CLK_TOP_DPE_SEL>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_MRAW>,
			<&camsys_main_clk CLK_CAM_MAIN_CAM_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_LARB19>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DPE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_FUS>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_DHZE>,
			<&camsys_ipe_clk CLK_CAMSYS_IPE_GALS>;
			clock-names = "CLK_TOP_DPE_SEL",
			"CLK_CAM_MAIN_CON_0",
			"CLK_CAM_MRAW_CON_0",
			"CLK_CAM_DPE_CON_0",
			"IPE_LARB19",
			"CLK_CAMSYS_DPE",
			"CLK_CAMSYS_FUS",
			"CLK_CAMSYS_DHZE",
			"CLK_CAMSYS_GALS";
			#endif
		};

		dvfsrc: dvfsrc@1c013000 {
			compatible = "mediatek,mt6991-dvfsrc";
			reg = <0 0x1c013000 0 0x1000>,
				<0 0x1c004000 0 0x1000>;
			reg-names = "dvfsrc", "spm";
			#interconnect-cells = <1>;

			dvfsrc-bringup = <1>;
			dvfsrc-flag = <0x3>;

			dvfsrc_vcore: dvfsrc-vcore {
				regulator-name = "dvfsrc-vcore";
				regulator-min-microvolt = <575000>;
				regulator-max-microvolt = <875000>;
				regulator-always-on;
			};

			dvfsrc_freq_opp9: opp9 {
				opp-peak-KBps = <0>;
			};
			dvfsrc_freq_opp8: opp8 {
				opp-peak-KBps = <4800000>;
			};
			dvfsrc_freq_opp7: opp7 {
				opp-peak-KBps = <9800000>;
			};
			dvfsrc_freq_opp6: opp6 {
				opp-peak-KBps = <13200000>;
			};
			dvfsrc_freq_opp5: opp5 {
				opp-peak-KBps = <19700000>;
			};
			dvfsrc_freq_opp4: opp4 {
				opp-peak-KBps = <24900000>;
			};
			dvfsrc_freq_opp3: opp3 {
				opp-peak-KBps = <32400000>;
			};
			dvfsrc_freq_opp2: opp2 {
				opp-peak-KBps = <37600000>;
			};
			dvfsrc_freq_opp1: opp1 {
				opp-peak-KBps = <44300000>;
			};
			dvfsrc_freq_opp0: opp0 {
				opp-peak-KBps = <50400000>;
			};

			dvfsrc_helper: dvfsrc-helper {
				compatible = "mediatek,dvfsrc-helper";
				vcore-supply = <&mt6316_8_vbuck1>;
				rc-vcore-supply = <&dvfsrc_vcore>;
				interconnects = <&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_DBGIF
							&dvfsrc MT6873_SLAVE_DDR_EMI>,
						<&dvfsrc MT6873_MASTER_HRT_DBGIF
							&dvfsrc MT6873_SLAVE_HRT_DDR_EMI>;
				interconnect-names = "icc-bw", "icc-perf-bw", "icc-hrt-bw";
				required-opps = <&dvfsrc_freq_opp0>,
						<&dvfsrc_freq_opp1>,
						<&dvfsrc_freq_opp2>,
						<&dvfsrc_freq_opp3>,
						<&dvfsrc_freq_opp4>,
						<&dvfsrc_freq_opp5>,
						<&dvfsrc_freq_opp6>,
						<&dvfsrc_freq_opp7>,
						<&dvfsrc_freq_opp8>;
				ceil-ddr-support;
			};
		};
	scp: scp@1c800000 {
		compatible = "mediatek,scp";
		status = "okay";
		reg = <0 0x1c800000 0 0x360000>, /* tcm */
			  <0 0x1cf21000 0 0x1000>, /* clk*/
			  <0 0x1cf24000 0 0x1000>, /* cfg */
			  <0 0x1cf30000 0 0x1000>, /* cfg core0 */
			  <0 0x1cf40000 0 0x1000>, /* cfg core1 */
			  <0 0x1cf80000 0 0x1000>, /* bus tracker,check?? */
			  <0 0x1cf60000 0 0x20000>, /* l1c */
			  <0 0x1cf2a000 0 0x4>, /* cfg_sec */
			  <0 0x1cfa0000 0 0x100>, /* mbox0 base */
			  <0 0x1cfa0100 0 0x4>, /* mbox0 set */
			  <0 0x1cfa010c 0 0x4>, /* mbox0 clr */
			  <0 0x1cf2a020 0 0x4>, /* mbox0 init */
			  <0 0x1cfb0000 0 0x100>, /* mbox1 base */
			  <0 0x1cfb0100 0 0x4>, /* mbox1 set */
			  <0 0x1cfb010c 0 0x4>, /* mbox1 clr */
			  <0 0x1cf2a024 0 0x4>, /* mbox1 init */
			  <0 0x1cfc0000 0 0x100>, /* mbox2 base */
			  <0 0x1cfc0100 0 0x4>, /* mbox2 set */
			  <0 0x1cfc010c 0 0x4>, /* mbox2 clr */
			  <0 0x1cf2a028 0 0x4>, /* mbox2 init */
			  <0 0x1cfd0000 0 0x100>, /* mbox3 base */
			  <0 0x1cfd0100 0 0x4>, /* mbox3 set */
			  <0 0x1cfd010c 0 0x4>, /* mbox3 clr */
			  <0 0x1cf2a02c 0 0x4>, /* mbox3 init */
			  <0 0x1cfe0000 0 0x100>, /* mbox4 base */
			  <0 0x1cfe0100 0 0x4>, /* mbox4 set */
			  <0 0x1cfe010c 0 0x4>, /* mbox4 clr */
			  <0 0x1cf2a030 0 0x4>, /* mbox4 init */
			  <0 0x1cf50000 0 0x1000>, /* cfg ap */
			  <0 0x1cff0000 0 0x100>, /* mbox5 base */
			  <0 0x1cff0100 0 0x4>, /* mbox5 set */
			  <0 0x1cff010c 0 0x4>, /* mbox5 clr */
			  <0 0x1cf2a034 0 0x4>; /* mbox5 init */

		reg-names = "scp_sram_base", /* 0 */
				"scp_cfgreg",
				"scp_clkreg",
				"scp_cfgreg_core0",
				"scp_cfgreg_core1",
				"scp_bus_tracker", /* 5 */
				"scp_l1creg",
				"scp_cfgreg_sec",
				"mbox0_base",
				"mbox0_set",
				"mbox0_clr", /* 10 */
				"mbox0_init",
				"mbox1_base",
				"mbox1_set",
				"mbox1_clr",
				"mbox1_init", /* 15 */
				"mbox2_base",
				"mbox2_set",
				"mbox2_clr",
				"mbox2_init",
				"mbox3_base", /* 20 */
				"mbox3_set",
				"mbox3_clr",
				"mbox3_init",
				"mbox4_base",
				"mbox4_set", /* 25 */
				"mbox4_clr",
				"mbox4_init",
				"scp_cfgreg_ap", /* 28, kernel code align*/
				"mbox5_base",
				"mbox5_set",
				"mbox5_clr",
				"mbox5_init";

		interrupts = <GIC_SPI 424 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 425 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 436 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 684 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 685 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 687 IRQ_TYPE_LEVEL_HIGH 0>,
				 <GIC_SPI 688 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "ipc0",
				  "ipc1",
				  "mbox0",
				  "mbox1",
				  "mbox2",
				  "mbox3",
				  "mbox4",
				  "mbox5";

		core-0 = "enable";
		scp-hwvoter = "disable";
		scp-sram-size = <0x00360000>;
		core-nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		mbox-count = <5>;
		/* id, mbox, send_size*/
		send-table =
		< 0 0  11>,/* IPI_OUT_AUDIO_VOW_1 */
		<14 0  1>,/* IPI_OUT_DVFS_SET_FREQ_1 */
		<15 0  2>,/* IPI_OUT_C_SLEEP_1 */
		<16 0  1>,/* IPI_OUT_TEST_1 */
		<18 0  2>,/* IPI_OUT_SCPCTL_1 */
		<46 0  1>,/* IPI_OUT_SCP_PM_NOTIFY_1 */
		//<24 0  6>,/* IPI_OUT_SCP_MPOOL_1 */
		<17 1  6>,/* IPI_OUT_LOGGER_CTRL */
		<29 1 16>,/* IPI_OUT_SENSOR_CTRL */
		<31 1  7>,/* IPI_OUT_SENSOR_NOTIFY */
		< 4 2  1>,/* IPI_OUT_DVFS_SET_FREQ_0 */
		< 5 2  2>,/* IPI_OUT_C_SLEEP_0 */
		< 6 2  1>,/* IPI_OUT_TEST_0 */
		//<11 2  6>,/* IPI_OUT_SCP_MPOOL_0 */
		<33 2  16>,/* IPI_OUT_SCP_CONNSYS */
		< 3 3  4>,/* IPI_OUT_APCCCI_0 */
		<37 3  1>,/* IPI_OUT_SCP_AOD */
		<26 3  9>,/* IPI_OUT_AUDIO_ULTRA_SND_0 */
		<35 3  2>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<45 3  1>,/* IPI_OUT_SCP_PM_NOTIFY_0 */
		<39 4  4>,/* IPI_OUT_AOV_SCP */
		<43 4  4>;/* IPI_OUT_NPU_SCP */

		#recv-cells-mode = <1>;
		/* mode 0 or no defined #recv-cells-mode => 4 elements : id, mbox,
		 * recv_size, recv_opt
		 */
		/* mode 1 => 7 elements : id, mbox, recv_size, recv_opt, lock, buf_full_opt,
		 * cb_ctx_opt
		 */
		recv-table =
		< 1 0  2 0 0 0 0>,/* IPI_IN_AUDIO_VOW_ACK_1 */
		< 2 0 26 0 0 0 0>,/* IPI_IN_AUDIO_VOW_1 */
		<36 0  1 0 0 0 0>,/* IPI_IN_AUDIO_ACDDET_1 */
		<15 0  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_1 */
		<22 0  1 0 0 0 0>,/* IPI_IN_SCP_READY_1 */
		//<25 0 6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_1 */
		<21 1  6 0 0 0 0>,/* IPI_IN_LOGGER_CTRL */
		<30 1  2 0 0 0 0>,/* IPI_IN_SENSOR_CTRL */
		<32 1  7 0 0 0 0>,/* IPI_IN_SENSOR_NOTIFY */
		< 5 2  1 1 0 0 0>,/* IPI_OUT_C_SLEEP_0 */
		< 8 2 10 0 0 0 0>,/* IPI_IN_SCP_ERROR_INFO_0 */
		//<12 2  6 0 0 0 0>,/* IPI_IN_SCP_MPOOL_0 */
		<34 2 16 0 0 0 0>,/* IPI_IN_SCP_CONNSYS */
		< 7 3  2 0 0 0 0>,/* IPI_IN_APCCCI_0 */
		<38 3  1 0 0 0 0>,/* IPI_IN_SCP_AOD */
		<28 3  5 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_0 */
		<27 3  2 0 0 0 0>,/* IPI_IN_AUDIO_ULTRA_SND_ACK_0 */
		<35 3  4 1 0 0 0>,/* IPI_OUT_C_SCP_HWVOTER_DEBUG */
		<40 4  4 0 0 0 0>,/* IPI_IN_SCP_AOV */
		<44 4  4 0 0 0 0>;/* IPI_IN_SCP_NPU */

		//legacy_table =	<11>, /* out_id_0 IPI_OUT_SCP_MPOOL_0 */
		//		<24>, /* out_id_1 IPI_OUT_SCP_MPOOL_1 */
		//		<12>, /* in_id_0 IPI_IN_SCP_MPOOL_0 */
		//		<12>, /* in_id_1 IPI_IN_SCP_MPOOL_0 */
		//		<6>, /* out_size */
		//		<6>; /* in_size */

		/* feature, frequecy, coreid */
		scp-feature-tbl = < 0 40 1>,	/* vow */
				  < 1   0 0>,	/* sensor */
				  < 2  26 0>,	/* flp */
				  < 3   0 0>,	/* rtos */
				  < 4 200 1>,	/* speaker */
				  < 5   0 0>,	/* vcore */
				  < 6 135 1>,	/* barge in */
				  < 7  10 1>,	/* vow dump */
				  < 8  80 1>,	/* vow vendor M */
				  < 9  43 1>,	/* vow vendor A */
				  <10  22 1>,	/* vow vendor G */
				  <11  20 1>,	/* vow dual mic */
				  <12 100 1>,	/* vow dual mic barge in */
				  <13 200 0>;	/* ultrasound */

		scp-dram-region = "enable";   /* enable scp dram region manage */
		scp-protect = "disable";   /* enable scp protections */
		secure-dump = "enable";   /* enable dump via secure world*/
		secure-dump-size = <0x608000>;
		scp-pm-notify = "disable";
		scp-thermal-wq = "disable";
		scp-low-pwr-dbg = "disable";
		scp-cfgreg-ap-en = "enable";
		scp-read-infra-irq-status = "enable";
		scp-scpsys-regmap = "enable";

		//scp_aovmem_key = "mediatek,scp_aov_reserved";
		scp-mem-key = "mediatek,reserve-memory-scp_share";

		/* feature ID, size, alignment */
		scp-mem-tbl = <0 0x0 0x0>, /* secure dump, its size is in secure-dump-size */
				  <1 0xca700 0x0>, /* vow */
				  <2 0x100000 0x0>, /* sensor main*/
				  <3 0x180000 0x0>, /* logger */
				  <4 0x19000 0x0>, /* audio */
				  <5 0xa000 0x0>, /* vow bargein */
				  <7 0x1a000 0x0>, /* ultrasound*/
				  <8 0x10000 0x0>, /* sensor supper*/
				  <9 0x1000 0x0>, /* sensor list */
				  <10 0x2000 0x0>, /* sensor debug */
				  <11 0x100 0x0>, /* sensor custom writer */
				  <12 0x100 0x0>, /* sensor custom reader */
				  <13 0x780000 0x0>; /* aov */

		memorydump = <0x360000>, /* l2tcm, sync with ,<reg> tcm, scp-sram-size*/
				 <0x0c4000>, /* l1c */
				 <0x003c00>, /* regdump */
				 <0x000400>, /* trace buffer */
				 <0x200000>; /* dram */
#if 0
		scp-resource-dump = "disable";   /* enable dump scp related resource */
		/* regulator */
		scp-supply-num = <3>;	/* total number of scp related regulator */
		vscp0-supply = <&mt6363_vbuck4>;
		vscp1-supply = <&mt6363_vsram_apu>;
		vscp2-supply = <&mt6363_vs3>;
#endif
		/* dump register */
		/* cell means register info (address,size), not total reg num */
		scp-resource-reg-dump-cell = <2>;
		scp-resource-reg-dump = <0x1c013008 0x4>,
			<0x1c001908 0x4>,
			<0x1c001818 0x4>;

		scp-infracfg = <&infracfg_ao_clk>;
	};

	scp_clk_ctrl_vlp: scp-clk-ctrl-vlp@1c00192c {
		compatible = "mediatek,scp-clk-ctrl-vlp", "syscon";
		reg = <0 0x1c00192c 0 0x14>;
	};

	scp_clk_ctrl: scp-clk-ctrl@1cf21000 {
		compatible = "mediatek,scp-clk-ctrl", "syscon";
		reg = <0 0x1cf21000 0 0x1000>;
	};

	scp_dvfs: scp-dvfs {
		compatible = "mediatek,scp-dvfs";
		scp-dvfs-disable = <0>; /* 0: enable, 1: disable */

		clocks = <&vlp_cksys_clk CLK_VLP_CK_SCP_SEL>,
		 <&cksys_clk CLK_CK_TCK_26M_MX9>; /* 26M */

		clock-names = "clk_mux",
		"clk_pll_0";

		scp-core-online-mask = <0x7>;
		vlp-support;
		ips-support;

		dvfs-opp =
		/* vscp		vsram	dvfsrc_opp	spm_vcore	freq mux resource */
		< 575000	750000	0xff		0xfff		400  0	0x0>,
		< 650000	750000	0xff		0xfff		650  0	0x0>,
		< 750000	750000	0xff		0xfff		850  0	0x0>;

		do-ulposc-cali;
		fmeter-clksys = <&vlp_cksys_clk>;
		ulposc-clksys = <&vlp_cksys_clk>;
		scp-clk-ctrl = <&scp_clk_ctrl>;
		scp-clk-ctrl-vlp = <&scp_clk_ctrl_vlp>;
		scp-clk-hw-ver = "v1";
		ulposc-cali-ver = "v3";
		ulposc-cali-alg-ver = <2>;
		ulposc-cali-ext-phase;
		ulposc-cali-num = <3>;
		ulposc-cali-target = <400 650 850>;
		ulposc-cali-config =
			/* con0		con1		con2 */
			<0x04eaa340	0x10000a00	0x484a>,
			<0x0416a540	0x10000a00	0x484a>,
			<0x055ea540	0x10000a00	0x484a>;
		clk-dbg-ver = "v4";
		ccf-fmeter-support;
		fmeter-args-u2-cali =
		/* fm_id	fm_type */
		 < 49		0>; /* OSC2_SYNC_CK (i.e. D2) */
		fmeter-args-u2-result =
		/* fm_id	fm_type */
		 < 60		0>; /* OSC2_CK */
		// ildo-freq-target = <7812>; /* 7812khz*128 = 1G */
		// fmeter-args-ildo =
		// /* fm_id	fm_type */
		//  < 58		0>; /* ildo_d128 clk */
		scp-dvfs-flag = "enable"; /* enable/disable */
	};

	watchdog: watchdog@1c010000 {
		compatible = "mediatek,mt6991-wdt",
			      "mediatek,mt6589-wdt",
			      "syscon", "simple-mfd";
		reg = <0 0x1c010000 0 0x1000>;
		reboot-mode {
			compatible = "syscon-reboot-mode";
			offset = <0x24>;
			mask = <0xf>;
			mode-charger = <BOOT_CHARGER>;
			mode-recovery = <BOOT_RECOVERY>;
			mode-bootloader = <BOOT_BOOTLOADER>;
			mode-dm-verity-dev-corrupt = <BOOT_DM_VERITY>;
			mode-kpoc = <BOOT_KPOC>;
			mode-ddr-reserve = <BOOT_DDR_RSVD>;
			mode-meta = <BOOT_META>;
			mode-rpmbpk = <BOOT_RPMBPK>;
		};
	};

	smart_pa: smart-pa {
	};

	audio-sram@1a119000 {
		compatible = "mediatek,audio_sram";
		reg = <0 0x1a119000 0 0x1c000>;
		prefer-mode = <0>;
		mode-size = <0x1c000 0x25555>;
		block-size = <0x1000>;
	};

	md_auxadc:md-auxadc {
		compatible = "mediatek,md_auxadc";
		/* io-channels = <&auxadc 2>; */
		io-channel-names = "md-channel";
	};

	gpio_usage_mapping:gpio {
		compatible = "mediatek,gpio_usage_mapping";
	};

	md1_sim1_hot_plug_eint:MD1-SIM1-HOT-PLUG-EINT {
	};

	md1_sim2_hot_plug_eint:MD1-SIM2-HOT-PLUG-EINT {
	};

	sound: sound {
		compatible = "mediatek,mt6991-mt6681-sound";
		mediatek,platform = <&afe>;
		mediatek,ipm = <1>; /* 0: old version; 1: IPM2.0 */
	};

	/* feature : $enable $dl_mem $ul_mem $ref_mem $size */
	snd_audio_dsp: snd-audio-dsp {
		compatible = "mediatek,snd-audio-dsp";
		mtk-dsp-voip = <0x1f 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-primary = <0x5 0xffffffff 0xffffffff \
				   0xffffffff 0x30000>;
		mtk-dsp-offload = <0x1d 0xffffffff 0xffffffff \
				   0xffffffff 0x400000>;
		mtk-dsp-deep = <0x5 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-playback = <0x1 0xe 0xffffffff 0x12 0x30000>;
		mtk-dsp-music = <0x1 0xffffffff 0xffffffff 0xffffffff 0x0>;
		mtk-dsp-capture1 = <0x1 0xffffffff 0x18 0x10 0x20000>;
		mtk-dsp-a2dp = <0x1 0xffffffff 0xffffffff 0xffffffff 0x40000>;
		mtk-dsp-bledl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-dataprovider = <0x0 0xffffffff 0x16 0xffffffff 0x30000>;
		mtk-dsp-call-final = <0x5 0xe 0x13 0x12 0x18000>;
		mtk-dsp-fast = <0x5 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-spatializer = <0x1 0xffffffff 0xffffffff 0xffffffff 0x5000>;
		mtk-dsp-ktv = <0x1 0x5 0x14 0xffffffff 0x10000>;
		mtk-dsp-capture-raw = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-fm = <0x0 0xffffffff 0x13 0xffffffff 0x10000>;
		mtk-dsp-bleul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-ulproc = <0x1 0xffffffff 0xffffffff 0xffffffff 0x20000>;
		mtk-dsp-echoref = <0x1 0xffffffff 0x10 0xffffffff 0x20000>;
		mtk-dsp-echodl = <0x1 0x6 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbdl = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-usbul = <0x1 0xffffffff 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-mddl = <0x1 0xffffffff 0x10 0xffffffff 0x30000>;
		mtk-dsp-mdul = <0x1 0x2 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-a2dp-irq = <0x1>;
		mtk-dsp-ver = <0x1>;
		swdsp-smartpa-process-enable = <0x5>;
		mtk-dsp-mem-afe = <0x1 0x40000>;
		mtk-dsp-btdl = <0x1 0x9 0xffffffff 0xffffffff 0x30000>;
		mtk-dsp-btul = <0x1 0xffffffff 0x1b 0x10 0x20000>;
		adsp-dynamic-buffer = <0x1>;
		adsp-slc = <0x51ca11ca 0x0 0x0 0x0 0x0 0x0 0x2 0x32 0x0>;
	};

	mt-soc-offload-common {
		compatible = "mediatek,mt-soc-offload-common";
	};

	speech_usip_mem: speech-usip-mem {
		compatible = "mediatek,speech-usip-mem";
		adsp-phone-call-enh-enable = <0x0>;
		adsp-ble-phone-call-enable = <0x1>;
	};

	afe: mt6991-afe-pcm@1a110000 {
		compatible = "mediatek,mt6991-sound";
		reg = <0 0x1a110000 0 0x9000>;
		interrupts = <GIC_SPI 351 IRQ_TYPE_LEVEL_HIGH 0>;
		cksys = <&cksys_clk>;
		vlpcksys = <&vlp_cksys_clk>;
		power-domains = <&scpsys MT6991_POWER_DOMAIN_AUDIO>;
		clocks = <&afe_clk CLK_AFE_AUDIO_HOPPING_AFE>,
			<&afe_clk CLK_AFE_AUDIO_F26M_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_AFE>,
			<&afe_clk CLK_AFE_UL0_ADC_HIRES_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_AFE>,
			<&afe_clk CLK_AFE_UL1_ADC_HIRES_AFE>,
			<&afe_clk CLK_AFE_APLL1_AFE>,
			<&afe_clk CLK_AFE_APLL2_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER1_AFE>,
			<&afe_clk CLK_AFE_APLL_TUNER2_AFE>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_INTBUS_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_ENGEN1_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUD_ENGEN2_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_AUDIO_H_SEL>,
			<&vlp_cksys_clk CLK_VLP_CK_CLKSQ>,
			<&cksys_clk CLK_CK_MAINPLL_D4_D4>,
			<&cksys_clk CLK_CK_AUD_1_SEL>,
			<&cksys_clk CLK_CK_APLL1>,
			<&cksys_clk CLK_CK_AUD_2_SEL>,
			<&cksys_clk CLK_CK_APLL2>,
			<&cksys_clk CLK_CK_APLL1_D4>,
			<&cksys_clk CLK_CK_APLL2_D4>,
			<&cksys_clk CLK_CK_APLL_I2SIN0_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_I2SIN1_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_FMI2S_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL_TDMOUT_MCK_SEL>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN0>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_I2SIN1>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_FMI2S>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_TDMOUT_M>,
			<&cksys_clk CLK_CK_APLL12_CK_DIV_TDMOUT_B>,
			<&cksys_clk CLK_CK_ADSP_SEL>,
			<&cksys_clk CLK_CK_TCK_26M_MX9>;

		clock-names = "aud_hopping_clk",
			"aud_f26m_clk",
			"aud_ul0_adc_clk",
			"aud_ul0_adc_hires_clk",
			"aud_ul1_adc_clk",
			"aud_ul1_adc_hires_clk",
			"aud_apll1_clk",
			"aud_apll2_clk",
			"aud_apll_tuner1_clk",
			"aud_apll_tuner2_clk",
			"vlp_mux_audio_int",
			"vlp_mux_aud_eng1",
			"vlp_mux_aud_eng2",
			"vlp_mux_audio_h",
			"vlp_clk26m_clk",
			"ck_mainpll_d4_d4",
			"ck_mux_aud_1",
			"ck_apll1_ck",
			"ck_mux_aud_2",
			"ck_apll2_ck",
			"ck_apll1_d4",
			"ck_apll2_d4",
			"ck_i2sin0_m_sel",
			"ck_i2sin1_m_sel",
			"ck_fmi2s_m_sel",
			"ck_tdmout_m_sel",
			"ck_apll12_div_i2sin0",
			"ck_apll12_div_i2sin1",
			"ck_apll12_div_fmi2s",
			"ck_apll12_div_tdmout_m",
			"ck_apll12_div_tdmout_b",
			"ck_adsp_sel",
			"ck_clk26m_clk";
		pinctrl-names = "aud-clk-mosi-off",
			"aud-clk-mosi-on",
			"aud-dat-mosi-off",
			"aud-dat-mosi-on",
			"aud-dat-mosi-ch34-off",
			"aud-dat-mosi-ch34-on",
			"aud-dat-miso0-off",
			"aud-dat-miso0-on",
			"aud-dat-miso1-off",
			"aud-dat-miso1-on",
			"aud-gpio-i2sin0-off",
			"aud-gpio-i2sin0-on",
			"aud-gpio-i2sout0-off",
			"aud-gpio-i2sout0-on",
			"aud-gpio-i2sin4-off",
			"aud-gpio-i2sin4-on",
			"aud-gpio-i2sout4-off",
			"aud-gpio-i2sout4-on",
			"aud-dat-miso-only-off",
			"aud-dat-miso-only-on",
			"aud-gpio-ap-dmic-off",
			"aud-gpio-ap-dmic-on",
			"vow-scp-dmic-dat-off",
			"vow-scp-dmic-dat-on",
			"vow-scp-dmic-clk-off",
			"vow-scp-dmic-clk-on";
		pinctrl-0 = <&aud_clk_mosi_off>;
		pinctrl-1 = <&aud_clk_mosi_on>;
		pinctrl-2 = <&aud_dat_mosi_off>;
		pinctrl-3 = <&aud_dat_mosi_on>;
		pinctrl-4 = <&aud_dat_mosi_ch34_off>;
		pinctrl-5 = <&aud_dat_mosi_ch34_on>;
		pinctrl-6 = <&aud_dat_miso0_off>;
		pinctrl-7 = <&aud_dat_miso0_on>;
		pinctrl-8 = <&aud_dat_miso1_off>;
		pinctrl-9 = <&aud_dat_miso1_on>;
		pinctrl-10 = <&aud_gpio_i2sin0_off>;
		pinctrl-11 = <&aud_gpio_i2sin0_on>;
		pinctrl-12 = <&aud_gpio_i2sout0_off>;
		pinctrl-13 = <&aud_gpio_i2sout0_on>;
		pinctrl-14 = <&aud_gpio_i2sin4_off>;
		pinctrl-15 = <&aud_gpio_i2sin4_on>;
		pinctrl-16 = <&aud_gpio_i2sout4_off>;
		pinctrl-17 = <&aud_gpio_i2sout4_on>;
		pinctrl-18 = <&aud_dat_miso_only_off>;
		pinctrl-19 = <&aud_dat_miso_only_on>;
		pinctrl-20 = <&aud_gpio_ap_dmic_off>;
		pinctrl-21 = <&aud_gpio_ap_dmic_on>;
		pinctrl-22 = <&vow_scp_dmic_dat_off>;
		pinctrl-23 = <&vow_scp_dmic_dat_on>;
		pinctrl-24 = <&vow_scp_dmic_clk_off>;
		pinctrl-25 = <&vow_scp_dmic_clk_on>;

		/* Only for ETDM in/out 4 */
		etdm-out-ch = <2>;
		etdm-in-ch = <2>;
		etdm-out-sync = <0>; /* 0: disable; 1: enable */
		etdm-in-sync = <1>; /* 0: disable; 1: enable */
		etdm-ip-mode = <0>; /* 0: One IP multi-channel 1: Multi-IP 2-channel */
	};

	clkbuf_ctrl: clkbuf-ctrl {
			pmic-supply = <&mt6685_clkbuf>;

			compatible = "mediatek,mt6991-clkbuf";
			pmic = <&mt6685_clkbuf>;
			srclken-rc = <&srclken_rc>;
			pmif = <&spmi 0 2>;
	};

	srclken_rc: srclken-rc@1c011000 {
			compatible = "mediatek,srclken-rc-v2";
			reg = <0 0x1c011000 0 0x100>,
			      <0 0x1c011100 0 0x900>;

			suspend-1 {
				xo-buf = "BB1";
				perms = <0x0>;
				sub-id = <0>;
			};
			md1 {
				sub-id = <1>;
			};
			md2 {
				sub-id = <2>;
			};
			md3 {
				sub-id = <3>;
			};
			md4 {
				xo-buf = "RF2A";
				sub-id = <4>;
			};
			rsv {
				sub-id = <5>;
			};
			gps {
				xo-buf = "RF2B";
				sub-id = <6>;
			};
			pcie {
				xo-buf = "BB2";
				sub-id = <7>;
			};
			vcore {
				sub-id = <8>;
			};
			conn {
				xo-buf = "BB2";
				sub-id = <9>;
			};
			co-ant {
				sub-id = <10>;
			};
			nfc {
				xo-buf = "BB4";
				sub-id = <11>;
			};
			ufs {
				xo-buf = "RF1B";
				sub-id = <13>;
		};
	};

	keypad: kp@1c012000 {
		compatible = "mediatek,kp";
		reg = <0 0x1c012000 0 0x1000>;
		interrupts = <GIC_SPI 130 IRQ_TYPE_EDGE_RISING 0>;
		mediatek,key-debounce-ms = <1024>;
		mediatek,hw-map-num = <72>;
		mediatek,hw-init-map = <114 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0 0 0 0 0 0 0 0 0 0 0 0
					0 0 0>;
		//clocks = <&clk26m>;
		//clock-names = "kpd";
	};

	regulator_vibrator: regulator-vibrator {
		compatible = "regulator-vibrator";
		label = "vibrator";
		min-volt = <2800000>;
		max-volt = <3500000>;
		vib-supply = <&mt6373_vibr>;
	};

	gps: gps@40c00000 {
		compatible = "mediatek,mt6991-gps";
		reg = <0 0x40c00000 0 0x100000>,
			<0 0x40000000 0 0x100000>,
			<0 0x40d00000 0 0x100000>,
			<0 0x1c000000 0 0x4>,
			<0 0x1c01d058 0 0x4>,
			<0 0x1c01d060 0 0x4>,
			<0 0x1c01d0f8 0 0x28>;
		reg-names = "conn_infra_base", "conn_gps_base", "conn_dyn_base",
			"status_dummy_cr", "tia2_gps_on", "tia2_gps_rc_sel",
			"tia2_gps_debug";
		interrupts = <GIC_SPI 619 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 620 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 621 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 622 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 623 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 624 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 625 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 627 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 626 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 132 IRQ_TYPE_EDGE_RISING 0>; /* gps mcu wdt irq */
			/* MT6989 remove conn2ap irq(the last irq).
			 * gps driver code can cover this situation.
			 * should care if remove middle irq.
			 */
		emi-connac-ver = <2>;
		emi-addr = <0>;
		emi-size = <0x100000>;
		emi-alignment = <0x100000>;
		emi-max-addr = <0xc0000000>;
		b13b14-status-addr = <0x1c000008>;
	};

	systimer: systimer@1c400000 {
		compatible = "mediatek,mt6991-timer",
				"mediatek,mt6765-timer";
		reg = <0 0x1c400000 0 0x1000>;
		interrupts = <GIC_SPI 813 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 814 IRQ_TYPE_LEVEL_HIGH 0>,
				<GIC_SPI 815 IRQ_TYPE_LEVEL_HIGH 0>;
		clocks = <&clk13m>;
	};

	vcp: vcp@31800000 {
		compatible = "mediatek,vcp";
		vcp-support = <1>;
		status = "okay";
		reg = <0 0x31800000 0 0x60000>, /* tcm */
			<0 0x31900000 0 0x1000>, /* bus tracker */
			<0 0x31a04000 0 0x1000>, /* cfg */
			<0 0x31a0a000 0 0x1000>, /* cfg core0 */
			<0 0x31a0b000 0 0x1000>, /* intc core0 */
			<0 0x31a0d000 0 0x1000>, /* cfg core1 */
			<0 0x31a0e000 0 0x1000>, /* intc core1 */
			<0 0x31a22000 0 0x1000>, /* bus dbg */
			<0 0x31a70450 0 0x40>, /* bus prot */
			<0 0x31aa0000 0 0x1000>, /* pwr ctrl */
			<0 0x31b80000 0 0x100>, /* mbox0 base */
			<0 0x31b80100 0 0x4>, /* mbox0 set */
			<0 0x31b8010c 0 0x4>, /* mbox0 clr */
			<0 0x31a70020 0 0x4>, /* mbox0 init */
			<0 0x31b90000 0 0x100>, /* mbox1 base */
			<0 0x31b90100 0 0x4>, /* mbox1 set */
			<0 0x31b9010c 0 0x4>, /* mbox1 clr */
			<0 0x31a70024 0 0x4>, /* mbox1 init */
			<0 0x31ba0000 0 0x100>, /* mbox2 base */
			<0 0x31ba0100 0 0x4>, /* mbox2 set */
			<0 0x31ba010c 0 0x4>, /* mbox2 clr */
			<0 0x31a70028 0 0x4>, /* mbox2 init */
			<0 0x31bd0000 0 0x1000>; /* cfg ap*/

		reg-names = "vcp_sram_base",
			"vcp_bus_tracker",
			"vcp_cfgreg",
			"vcp_cfgreg_core0",
			"vcp_intc_core0",
			"vcp_cfgreg_core1",
			"vcp_intc_core1",
			"vcp_bus_debug",
			"vcp_bus_prot",
			"vcp_pwr_ctl",
			"mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_init",
			"mbox2_base",
			"mbox2_set",
			"mbox2_clr",
			"mbox2_init",
			"vcp_cfgreg_ap";

		interrupts = <GIC_SPI 787 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 788 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 789 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 790 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 791 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "wdt",
			"reserved",
			"mbox0",
			"mbox1",
			"mbox2";

		mtk,smmu-shared = <&mm_smmu_hfrp>;
		/*mediatek,smi = <&smi_mdp_common &mmsram_smi_2x1_sub_comm4>;*/

		vcp-sram-size = <0x00060000>;
		vcp-dram-size = <0x00e00000>;
		core-nums = <2>;	/* core number */
		twohart = <1>;		/* two hart arch */
		fmeter-ck = <24>;	/* clk table fmeter f_fmmup_ck */
		fmeter-type = <5>;	/* fmeter type */
		mbox-count = <3>;
		vcp-ee-enable = <0>;
		bus-debug-num-ports = <25>;
		/*res-req-status = <0x1c00186c>;*/
		/* id, mbox, send_size*/
		send-table =
			< 0 0 18>,/* IPI_OUT_VDEC_1 */
			<11 1  2>,/* IPI_OUT_MMQOS */
			<15 1  4>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
			<16 1 18>,/* IPI_OUT_VENC_0 */
			<33 1  2>,/* IPI_OUT_MMDVFS_VCP */
			<22 2  6>,/* IPI_OUT_LOGGER_CTRL_0 */
			< 2 2  2>,/* IPI_OUT_C_SLEEP_0 */
			< 3 2  3>,/* IPI_OUT_TEST_0 */
			<32 2  2>;/* IPI_OUT_VCPCTL_0 */


		/* id, mbox, recv_size, recv_opt */
		recv-table =
			< 1 0 18 0>,/* IPI_IN_VDEC_1 */
			<12 1  2 0>,/* IPI_IN_MMQOS */
			<15 1  4 1>,/* IPI_OUT_C_VCP_HWVOTER_DEBUG */
			<17 1 18 0>,/* IPI_IN_VENC_0 */
			<34 1  2 0>,/* IPI_IN_MMDVFS_VCP */
			< 5 2  1 0>,/* IPI_IN_VCP_READY_0 */
			<25 2  6 0>,/* IPI_IN_LOGGER_CTRL_0 */
			< 2 2  1 1>;/* IPI_OUT_C_SLEEP_0 */

		vcp-secure-dump = <0>;   /* enable dump via secure world*/
		vcp-secure-dump-size = <0x400000>;
		vcp-secure-dump-offset = <0xa00000>;
		vcp-sec-dump-key = "mediatek,me_vcp_reserved";

		memorydump = <0x60000>, /* l2tcm */
			<0x020000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000400>, /* trace buffer */
			<0x160000>; /* dram */

		vcp-mem-tbl = <0 0x78000>, /* VDEC_MEM_ID 480KB */
			<1 0x12000>, /* VENC_MEM_ID 72KB */
			<2 0x180000>, /* LOGGER 1MB 512KB*/
			<3 0x400>, /* VDEC_SET_PROP_MEM_ID 1KB */
			<4 0x400>, /* VENC_SET_PROP_MEM_ID 1KB */
			<5 0x400>, /* VDEC_VCP_LOG_INFO_ID 1KB */
			<6 0x400>, /* VENC_VCP_LOG_INFO_ID 1KB */
			<8 0x1000>, /* MMDVFS_MEM_ID 4KB */
			<9 0x1000>, /* MMQOS_MEM_ID 4KB */
			<10 0x0>; /* secure dump, its size is in secure_dump_size */

	};

	vcp_io2: vcp-iommu-vdec {
		compatible =  "mediatek,vcp-io-vdec";
		vcp-support = <2>;
		mtk,smmu-shared = <&mm_smmu_hfrp>;
	};

	vcp_io3: vcp-iommu-venc {
		compatible =  "mediatek,vcp-io-venc";
		vcp-support = <3>;
		mtk,smmu-shared = <&mm_smmu_hfrp>;
	};

	vcp_io4: vcp-iommu-work {
		compatible = "mediatek,vcp-io-work";
		vcp-support = <4>;
		mtk,smmu-shared = <&mm_smmu_hfrp>;
	};

	vcp_io5: vcp-iommu-sec {
		compatible =  "mediatek,vcp-io-sec";
		vcp-support = <7>;
		mtk,smmu-shared = <&mm_smmu_hfrp_protected>;
	};

	mmup: mmup@31a00000 {
		compatible = "mediatek,mmup";
		status = "okay";
		l2tcm-offset = <0x030000>;
		twohart = <0>;		/* two hart arch */
		reg = <0 0x31bb0000 0 0x100>, /* mbox0 base, is actully mbox3 hw */
			<0 0x31bb0100 0 0x4>, /* mbox0 set, is actully mbox3 hw*/
			<0 0x31bb010c 0 0x4>, /* mbox0 clr, is actully mbox3 hw */
			<0 0x31a7002c 0 0x4>, /* mbox0 init, is actully mbox3 hw */
			<0 0x31bc0000 0 0x100>, /* mbox1 base, is actully mbox4 hw */
			<0 0x31bc0100 0 0x4>, /* mbox1 set, is actully mbox4 hw */
			<0 0x31bc010c 0 0x4>, /* mbox1 clr, is actully mbox4 hw*/
			<0 0x31a70030 0 0x4>; /* mbox1 init, is actully mbox4 hw */

		reg-names = "mbox0_base",
			"mbox0_set",
			"mbox0_clr",
			"mbox0_init",
			"mbox1_base",
			"mbox1_set",
			"mbox1_clr",
			"mbox1_init";

		mbox-count = <2>;
		/* id, mbox, send_size*/
		send-table =
			< 9 0  2>,/* IPI_OUT_MMDVFS_MMUP */
			<13 0  2>,/* IPI_OUT_MMDEBUG */
			<30 1  6>,/* IPI_OUT_LOGGER_CTRL_1 */
			<20 1  2>,/* IPI_OUT_C_SLEEP_1 */
			<21 1  3>,/* IPI_OUT_TEST_1 */
			<23 1  2>;/* IPI_OUT_VCPCTL_1 */

		/* id, mbox, recv_size, recv_opt */
		recv-table =
			<10 0  2 0>,/* IPI_IN_MMDVFS_MMUP */
			<14 0  2 0>,/* IPI_IN_MMDEBUG */
			<26 1  1 0>,/* IPI_IN_VCP_READY_1 */
			<31 1  6 0>,/* IPI_IN_LOGGER_CTRL_1 */
			<20 1  1 1>;/* IPI_OUT_C_SLEEP_1 */

		interrupts = <GIC_SPI 792 IRQ_TYPE_LEVEL_HIGH 0>,
			<GIC_SPI 793 IRQ_TYPE_LEVEL_HIGH 0>;

		interrupt-names = "mbox0",
			"mbox1";

		mmup-secure-dump = <0>;   /* enable dump via secure world*/
		mmup-secure-dump-size = <0x200000>;
		mmup-secure-dump-offset = <0xc00000>;

		memorydump = <0x020000>, /* l1c */
			<0x003f00>, /* regdump */
			<0x000100>, /* trace buffer */
			<0x160000>; /* dram */
	};

	opp_table_mminfra: opp-table-mminfra {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <130000000>;
			opp-microvolt = <000000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <242000000>;
			opp-microvolt = <575000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <728000000>;
			opp-microvolt = <825000>;
		};
		opp-6 {
			opp-hz = /bits/ 64 <832000000>;
			opp-microvolt = <875000>;
		};
	};

	opp_table_venc: opp-table-venc {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <250000000>;
			opp-microvolt = <000000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <250000001>;
			opp-microvolt = <575000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <600000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <725000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <832000000>;
			opp-microvolt = <825000>;
		};
		opp-6 {
			opp-hz = /bits/ 64 <832000001>;
			opp-microvolt = <875000>;
		};
	};

	opp_table_vdec: opp-table-vdec {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <218000000>;
			opp-microvolt = <000000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <218000001>;
			opp-microvolt = <575000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <600000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <436000000>;
			opp-microvolt = <650000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <546000000>;
			opp-microvolt = <700000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <1050000000>;
			opp-microvolt = <900000>;
		};
	};

	opp_table_cam: opp-table-cam {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <173000000>;
			opp-microvolt = <000000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <564000000>;
			opp-microvolt = <650000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <700000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <660000001>;
			opp-microvolt = <900000>;
		};
	};

	opp_table_img: opp-table-img {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <173000000>;
			opp-microvolt = <000000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <312000000>;
			opp-microvolt = <575000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <416000000>;
			opp-microvolt = <600000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <550000000>;
			opp-microvolt = <650000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <660000000>;
			opp-microvolt = <700000>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <660000001>;
			opp-microvolt = <900000>;
		};
	};

	opp_table_disp: opp-table-disp {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <273000000>;
			opp-microvolt = <575000>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <364000000>;
			opp-microvolt = <600000>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <458000000>;
			opp-microvolt = <650000>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <624000000>;
			opp-microvolt = <700000>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <728000000>;
			opp-microvolt = <750000>;
		};
	};

	opp_table_vote: opp-table-vote {
		compatible = "operating-points-v2";
		opp-0 {
			opp-hz = /bits/ 64 <1>;
			opp-microvolt = <1>;
		};
		opp-1 {
			opp-hz = /bits/ 64 <2>;
			opp-microvolt = <2>;
		};
		opp-2 {
			opp-hz = /bits/ 64 <3>;
			opp-microvolt = <3>;
		};
		opp-3 {
			opp-hz = /bits/ 64 <4>;
			opp-microvolt = <4>;
		};
		opp-4 {
			opp-hz = /bits/ 64 <5>;
			opp-microvolt = <5>;
		};
		opp-5 {
			opp-hz = /bits/ 64 <6>;
			opp-microvolt = <6>;
		};
		opp-6 {
			opp-hz = /bits/ 64 <7>;
			opp-microvolt = <7>;
		};
	};

	mmdvfs_mux: mmdvfs-mux {
#if 0
		compatible = "mediatek,mtk-mmdvfs-mux";
		clocks = <&topckgen_clk CLK_TOP_DISP_SEL>, <&topckgen_clk CLK_TOP_MDP_SEL>,
			 <&topckgen_clk CLK_TOP_MDP_SEL>, <&topckgen_clk CLK_TOP_MMINFRA_SEL>,
			 <&topckgen_clk CLK_TOP_VENC_SEL>, <&topckgen_clk CLK_TOP_VDEC_SEL>,
			 <&topckgen_clk CLK_TOP_IMG1_SEL>, <&topckgen_clk CLK_TOP_CAM_SEL>;
		clock-names = "mux-dis", "mux-mdp", "mux-mml", "mux-smi", "mux-ven",
				"mux-vde", "mux-img", "mux-cam";
#endif
		mediatek,mmdvfs-opp-table =
			<&opp_table_disp>, <&opp_table_disp>, <&opp_table_disp>,
			<&opp_table_mminfra>, <&opp_table_venc>, <&opp_table_vdec>,
			<&opp_table_img>, <&opp_table_cam>;
		mediatek,mmdvfs-vcp-mux-id = <8>, <9>, <9>, <0>, <2>, <7>, <4>, <3>;
		#clock-cells = <1>;
		mediatek,mmdvfs-user-target =
			<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>,
			<MMDVFS_MUX_SMI>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>, <MMDVFS_MUX_VEN>,
			<MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_CAM>, <MMDVFS_MUX_MDP>,
			<MMDVFS_MUX_VDE>,
			<MMDVFS_MUX_DIS>, <MMDVFS_MUX_MDP>, <MMDVFS_MUX_MML>, <MMDVFS_MUX_SMI>,
			<MMDVFS_MUX_VEN>, <MMDVFS_MUX_VDE>, <MMDVFS_MUX_IMG>, <MMDVFS_MUX_CAM>,
			<MMDVFS_MUX_SMI>;
		mediatek,mmdvfs-user-names = "user-disp", "user-mdp", "user-mml",
			"user-smi", "user-jpegdec", "user-jpegenc", "user-venc",
			"user-vfmt", "user-img", "user-cam",
			"user-vcore", "user-vmm", "user-vdisp", "user-vdec",
			"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
			"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam", "user-img-smi";
		mediatek,free-run;
		mediatek,dpsw-thres = <1>;
		//mediatek,vdec-larb = <&smi_larb5>;
		mediatek,restore-step;
	};

	mmdvfs-user {
		//compatible = "mediatek,mtk-mmdvfs-user";
		clocks = <&mmdvfs_mux MMDVFS_USER_VCORE>, <&mmdvfs_mux MMDVFS_USER_VMM>,
			 <&mmdvfs_mux MMDVFS_USER_VDISP>, <&mmdvfs_mux MMDVFS_USER_VDEC>,
			 <&mmdvfs_mux DUMMY_USER_DIS>, <&mmdvfs_mux DUMMY_USER_MDP>,
			 <&mmdvfs_mux DUMMY_USER_MML>, <&mmdvfs_mux DUMMY_USER_SMI>,
			 <&mmdvfs_mux DUMMY_USER_VEN>, <&mmdvfs_mux DUMMY_USER_VDE>,
			 <&mmdvfs_mux DUMMY_USER_IMG>, <&mmdvfs_mux DUMMY_USER_CAM>;
		clock-names = "user-vcore", "user-vmm", "user-vdisp", "user-vdec",
			"dummy-dis", "dummy-mdp", "dummy-mml", "dummy-smi",
			"dummy-ven", "dummy-vde", "dummy-img", "dummy-cam";
	};

	mmdvfs_debug: mmdvfs-debug {
		//compatible = "mediatek,mmdvfs-debug";
		debug-version = <2>; /* OR operation of (1 << MMDVFS_DBG_VERx) */
		fmeter-id =	/bits/ 8 <22 23 15  9  7  8 11 12 20 21>;
		fmeter-type =	/bits/ 8 < 5  5  5  5  5  5  5  5  5  5>;
		clk-base = <0x1000c000>;
		clk-offsets = <0x0020>, <0x0030>, <0x0040>, <0x0050>, <0x0060>;
	};

	pmic-oc-debug {
		compatible = "mediatek,mt6983-oc-debug";
		status = "okay";
	};

	extcon_usb: extcon-usb {
		compatible = "mediatek,extcon-usb";
		vbus-supply = <&mt6379_otg_vbus>;
		vbus-voltage = <5000000>;
		vbus-current = <1800000>;
		charger = <&mt6379_chg>;
		tcpc = "type_c_port0";
		mediatek,bypss-typec-sink = <1>;
		port {
			usb_role: endpoint {
				remote-endpoint = <&mtu3_drd_switch>;
			};
		};
	};

	usb_meta: usb-meta {
		compatible = "mediatek,usb-meta";
		udc = <&ssusb>;
	};

	usb_boost: usb-boost-manager {
		compatible = "mediatek,usb-boost", "mediatek,mt6991-usb-boost";
	};

	usb_offload: usb-offload {
		compatible = "mediatek,usb-offload";
		xhci-host = <&usb_host>;
		sram-version = <3>;
		adv-lowpower;
		smc-ctrl;
	};

	/* ATF logger */
	atf_logger: atf-logger {
		compatible = "mediatek,tfa_debug";
	};

	flashlight_core: flashlight-core {
		compatible = "mediatek,flashlight_core";
		low-battery-level = <2>;
		battery-percent-level = <1>;
		battery-oc-level = <2>;
	};

	mtk_composite_v4l2_1: mtk-composite-v4l2-1 {
		compatible = "mediatek,mtk_composite_v4l2_1";
		port@0 {
			flashlight_0: endpoint {
				remote-endpoint = <&fl_core_0>;
			};
		};
		port@1 {
			flashlight_1: endpoint {
				remote-endpoint = <&fl_core_1>;
			};
		};
		port@2 {
			flashlight_2: endpoint {
				remote-endpoint = <&fl_core_2>;
			};
		};
	};

	mtk_composite_v4l2_2: mtk-composite-v4l2-2 {
		compatible = "mediatek,mtk_composite_v4l2_2";
	};

	qos:qos@11bb00 {
		compatible = "mediatek,mt6893-qos";
		reg = <0 0x0011bb00 0 0x100>,
			<0 0x0011b9c0 0 0x140>;
		reg-names = "sram", "share_sram";
		mediatek,enable = <0>;
	};

	soc-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&soc_smmu>;
	};

	apu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&apu_smmu>;
	};

	mm-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&mm_smmu>;
	};

	gpu-smmu-lmu {
		compatible = "mtk,smmu-v3-lmu";
		mtk,smmu = <&gpu_smmu>;
	};

	soc-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&soc_smmu>;
	};

	apu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&apu_smmu>;
	};

	mm-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&mm_smmu>;
	};

	gpu-smmu-mpam-mon {
		compatible = "mtk,smmu-v3-mpam-mon";
		mtk,smmu = <&gpu_smmu>;
	};

	mtkheap-slc {
		compatible = "mediatek,dmaheap-mtk-slc";
		heap-name = "mtk_slc";
	};

	mtkheap-page-prot {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_prot_page-uncached";
		trusted-mem-type = <10>;
	};

	mtkheap-region-prot {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_prot_region";
		trusted-mem-type = <1>;
		region-heap-align-name = "mtk_prot_region-aligned";
		mtk,smmu-shared = <&mm_smmu_cam_protected>;
	};

	mtkheap-page-sapu {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_sapu_page-uncached";
		trusted-mem-type = <16>;
		status = "disabled";
	};

	mtkheap_page_svp: mtkheap-page-svp {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_svp_page-uncached";
		trusted-mem-type = <9>;
		status = "disabled";
	};

	mtkheap_page_wfd: mtkheap-page-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-page";
		heap-name = "mtk_wfd_page-uncached";
		trusted-mem-type = <11>;
		status = "disabled";
	};

	mtkheap_region_svp: mtkheap-region-svp {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_svp_region";
		trusted-mem-type = <0>;
		region-heap-align-name = "mtk_svp_region-aligned";
		mtk,smmu-shared = <&mm_smmu_codec_protected>;
		status = "disabled";
	};

	mtkheap_region_wfd: mtkheap-region-wfd {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_wfd_region";
		trusted-mem-type = <2>;
		region-heap-align-name = "mtk_wfd_region-aligned";
		mtk,smmu-shared = <&mm_smmu_codec_protected>;
		status = "disabled";
	};

	mtkheap_region_tui: mtkheap-region-tui {
		compatible = "mediatek,dmaheap-mtk-sec-region";
		heap-name = "mtk_tui_region";
		trusted-mem-type = <8>;
		region-heap-align-name = "mtk_tui_region-aligned";
		mtk,smmu-shared = <&mm_smmu_svp_disp>;
		status = "disabled";
	};

	mtk-iommu-debug {
		compatible = "mediatek,mt6991-smmu-debug";
	};

	mtk_dmabufheap_debug0: dmaheap-test0 {
		compatible = "mediatek, mtk_dmabufheap, iommu0";
		mtk,smmu-shared = <&mm_smmu_disp>;
	};

	mtk_dmabufheap_debug1: dmaheap-test1 {
		compatible = "mediatek, mtk_dmabufheap, iommu1";
		mtk,smmu-shared = <&mm_smmu_svp_disp>;
	};

	mtee_svp: mtee-svp {
		compatible = "medaitek,svp";
	};

	drm_wv: drm-wv {
		compatible = "mediatek,drm_wv";
		status = "okay";
	};

	/* smmu test devices */
	smmu-test-ktf1 {
		compatible = "mediatek,soc-smmu-test-ktf1";
		dma-mmap-reg = <0x14200000 0x40000>;
		dma-reg-off = <0x10000>;
		mtk,iommu-group = <&soc_iommu_group_0>;
		iommus = <&soc_smmu 0x51>;
		status = "disabled";
	};

	smmu-test-ktf2 {
		compatible = "mediatek,soc-smmu-test-ktf2";
		mtk,iommu-group = <&soc_iommu_group_0>;
		iommus = <&soc_smmu 0x53>;
		status = "disabled";
	};

	smmu-test-ktf3 {
		#address-cells = <1>;
		#size-cells = <1>;
		compatible = "mediatek,soc-smmu-test-ktf3";
		iommus = <&soc_smmu 0x55>;
		mtk,iommu-dma-range = <0x40000000 0x10000000>;
		mtk,smmu-dma-mode = "bypass";
		status = "disabled";
	};

	smmu-test-ktf4 {
		compatible = "mediatek,soc-smmu-test-ktf4";
		mtk,smmu-dma-mode = "disable";
		iommus = <&soc_smmu 0x57>;
		status = "disabled";
	};

	smmu-test-ktf5 {
		compatible = "mediatek,mm-smmu-test-ktf1";
		dma-mmap-reg = <0x32800000 0x1000>;
		mtk,smmu-shared = <&mm_smmu_disp>;
		mediatek,larbs-port = <SMMU_L0_P12_DISP_FAKE0>;
	};

	smmu-test-ktf6 {
		compatible = "mediatek,mm-smmu-test-ktf2";
		mtk,smmu-shared = <&mm_smmu_svp_disp>;
	};

	smmu-test-ktf7 {
		compatible = "mediatek,mm-coherent-test-ktf";
		mtk,smmu-shared = <&mm_smmu_acp_disp>;
	};

	mm_smmu_cam: mm-smmu-cam {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_cam";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 128>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_img: mm-smmu-img {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_img";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 130>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_inst: mm-smmu-ccu-inst {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_inst";
		//dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		mtk,iommu-dma-range = <0x1 0x8000000 0x0 0x4000000>;
		iommus = <&mm_smmu 131>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_aov_normal: mm-smmu-aov-normal {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_aov_normal";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 132>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_cam_protected: mm-smmu-cam-protected {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_cam_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 137>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_img_protected: mm-smmu-img-protected {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_img_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 138>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_ccu_data_protected: mm-smmu-ccu-data-protected {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_ccu_data_protected";
		//dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		mtk,iommu-dma-range = <0x1 0xc000000 0x0 0x4000000>;
		iommus = <&mm_smmu 139>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_aov_protected: mm-smmu-aov-protected {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_aov_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 140>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_disp: mm-smmu-disp {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_disp";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 144>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_svp_disp: mm-smmu-svp-disp {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_svp_disp";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 145>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_hdcp_disp: mm-smmu-hdcp-disp {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hdcp_disp";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 147>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_hfrp: mm-smmu-hfrp {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hfrp";
		iommus = <&mm_smmu 160>;
		mtk,iommu-group = <&mm_iommu_group_1>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_hfrp_protected: mm-smmu-hfrp-protected {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_hfrp_protected";
		mtk,iommu-dma-range = <0x1 0x0 0x0 0x40000000>;
		iommus = <&mm_smmu 161>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_codec: mm-smmu-codec {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_codec";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 176>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_codec_protected: mm-smmu-codec-protected {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_codec_protected";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 177>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_gce_m: mm-smmu-gce-m {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_gce_m";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 183>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_gce_d: mm-smmu-gce-d {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_gce_d";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 199>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
	};
	mm_smmu_acp_cam: mm-smmu-acp-cam {
		compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_acp_cam";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 219>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
		dma-coherent;
	};
	mm_smmu_acp_disp: mm-smmu-acp-disp {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_acp_disp";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 221>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
		dma-coherent;
	};
	mm_smmu_acp_hfrp: mm-smmu-acp-hfrp {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_acp_hfrp";
		iommus = <&mm_smmu 222>;
		mtk,iommu-group = <&mm_iommu_group_1>;
		smmu-supply = <&mm_smmu>;
		dma-coherent;
	};
	mm_smmu_acp_codec: mm-smmu-acp-codec {
		//compatible = "mediatek,smmu-share-group";
		label = "mm_smmu_acp_codec";
		dma-range = <0x0 0x0 0x0 0x0 0x4 0x0>;
		iommus = <&mm_smmu 223>;
		mtk,iommu-group = <&mm_iommu_group_0>;
		dma-mask-bit = <35>;
		smmu-supply = <&mm_smmu>;
		dma-coherent;
	};

	mtk_apu_mem_code: mtk-apu-mem-code {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_code";
		status = "okay";
		type = <1>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xb>;
	};

	mtk_apu_mem_data: mtk-apu-mem-data {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, apu_mem_data";
		status = "okay";
		type = <2>;
		mask = /bits/ 64 <0x00000003ffffffff>;
		mtk,iommu-group = <&apu_iommu_group_1>;
		iommus = <&apu_smmu 0xa>;
	};

	mdla: mdla {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek, mdla-rv";
		core-num = <4>;
		version = <0x69910505>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xe>;
	};

	apu_top_3: apu-top-3@19020000 {
		compatible = "mt6991,apu_top_3";
		reg = <0 0x19020000 0 0x1000>,          // apu_rcx
			<0 0x19040000 0 0x1000>,        // apu_rcx_dla
			<0 0x190a0000 0 0x11000>,       // apu_are
			<0 0x190e0000 0 0x4000>,        // apu_vcore
			<0 0x4c2b0000 0 0x20000>,        // apu_md32_mbox
			<0 0x190f0000 0 0x1000>,        // apu_rpc
			<0 0x190f1000 0 0x1000>,        // apu_pcu
			<0 0x190f2000 0 0x1000>,        // apu_ao_ctl
			<0 0x190f3000 0 0x3000>,        // apu_acc
			<0 0x190f6000 0 0x3000>,        // apu_pll
			<0 0x190f7400 0 0x500>,         // apu_rpctop_mdla
			<0 0x19100000 0 0x40000>,       // apu_acx0
			<0 0x19140000 0 0x1000>,        // apu_acx0_rpc_lite
			<0 0x19200000 0 0x40000>,       // apu_acx1
			<0 0x19240000 0 0x1000>,        // apu_acx1_rpc_lite
			<0 0x19300000 0 0x40000>,       // apu_acx2
			<0 0x19340000 0 0x1000>,        // apu_acx3_rpc_lite
			<0 0x1c000000 0 0x1000>,        // sys_vlp
			<0 0x1c004000 0 0x1000>;        // sys_spm
		reg-names =
			"apu_rcx",
			"apu_rcx_dla",
			"apu_are",
			"apu_vcore",
			"apu_md32_mbox",
			"apu_rpc",
			"apu_pcu",
			"apu_ao_ctl",
			"apu_acc",
			"apu_pll",
			"apu_rpctop_mdla",
			"apu_acx0",
			"apu_acx0_rpc_lite",
			"apu_acx1",
			"apu_acx1_rpc_lite",
			"apu_acx2",
			"apu_acx2_rpc_lite",
			"sys_vlp",
			"sys_spm";
	};

	peak_power_budget:peak-power-budget@117780 {
		compatible = "mediatek,peak_power_budget";
		bootmode = <&chosen>;
		reg = <0 0x00117780 0 0x30>;
		reg-names = "ppb_sram";
		battery0-path-rdc-t0 = <95>;
		battery0-path-rac-t0 = <65>;
		battery0-path-rdc-t1 = <110>;
		battery0-path-rac-t1 = <80>;
		battery0-path-rdc-t2 = <200>;
		battery0-path-rac-t2 = <120>;
		battery1-path-rdc-t0 = <95>;
		battery1-path-rac-t0 = <65>;
		battery1-path-rdc-t1 = <110>;
		battery1-path-rac-t1 = <80>;
		battery1-path-rdc-t2 = <200>;
		battery1-path-rac-t2 = <120>;
		battery2-path-rdc-t0 = <95>;
		battery2-path-rac-t0 = <65>;
		battery2-path-rdc-t1 = <110>;
		battery2-path-rac-t1 = <80>;
		battery2-path-rdc-t2 = <200>;
		battery2-path-rac-t2 = <120>;
		max-temperature-stage = <2>;
		temperature-threshold = <10 0>;
		system-ocp = <13000>;
		system-uvlo = <2600>;

		bat-ocv-table-num = <0>;

		bat0-ocv-table-t0-temperature = <25>;
		bat0-ocv-table-t0-qmax = <3025>;
		bat0-ocv-table-t0-size = <100>;
		bat0-ocv-table-t0 = <
			0       43220    0
			305     43058    0
			611     42936    0
			916     42814    0
			1221    42702    0
			1526    42589    0
			1832    42467    0
			2137    42347    0
			2442    42233    0
			2747    42113    0
			3053    42001    0
			3358    41891    0
			3663    41789    0
			3968    41683    0
			4274    41565    0
			4579    41463    0
			4884    41359    0
			5189    41254    0
			5495    41145    0
			5800    41040    0
			6105    40932    0
			6410    40834    0
			6716    40747    0
			7021    40678    0
			7326    40605    0
			7631    40489    0
			7937    40352    0
			8242    40214    0
			8547    40103    0
			8852    40011    0
			9158    39942    0
			9463    39880    0
			9768    39820    0
			10073   39763    0
			10379   39683    0
			10684   39611    0
			10989   39530    0
			11294   39452    0
			11600   39353    0
			11905   39227    0
			12210   39087    0
			12515   38967    0
			12821   38871    0
			13126   38787    0
			13431   38706    0
			13736   38641    0
			14042   38588    0
			14347   38536    0
			14652   38476    0
			14957   38433    0
			15263   38383    0
			15568   38332    0
			15873   38291    0
			16178   38250    0
			16484   38210    0
			16789   38169    0
			17094   38139    0
			17399   38108    0
			17705   38076    0
			18010   38027    0
			18315   37998    0
			18620   37977    0
			18926   37957    0
			19231   37935    0
			19536   37906    0
			19841   37884    0
			20147   37856    0
			20452   37833    0
			20757   37800    0
			21062   37759    0
			21368   37718    0
			21673   37684    0
			21978   37657    0
			22283   37613    0
			22589   37566    0
			22894   37529    0
			23199   37494    0
			23504   37457    0
			23810   37431    0
			24115   37396    0
			24420   37345    0
			24725   37284    0
			25031   37223    0
			25336   37172    0
			25641   37116    0
			25946   37037    0
			26252   36964    0
			26557   36934    0
			26862   36924    0
			27167   36913    0
			27473   36903    0
			27778   36879    0
			28083   36827    0
			28388   36628    0
			28694   36224    0
			28999   35690    0
			29304   34959    0
			29609   33864    0
			29915   31672    0
			30220   28030    0>;

		bat0-ocv-table-t1-temperature = <10>;
		bat0-ocv-table-t1-qmax = <3010>;
		bat0-ocv-table-t1-size = <100>;
		bat0-ocv-table-t1 = <
			0       43030    0
			305     42868    0
			611     42746    0
			916     42623    0
			1221    42492    0
			1526    42371    0
			1832    42268    0
			2137    42155    0
			2442    42036    0
			2747    41933    0
			3053    41822    0
			3358    41719    0
			3663    41607    0
			3968    41497    0
			4274    41393    0
			4579    41283    0
			4884    41172    0
			5189    41060    0
			5495    40969    0
			5800    40884    0
			6105    40817    0
			6410    40752    0
			6716    40660    0
			7021    40520    0
			7326    40348    0
			7631    40184    0
			7937    40051    0
			8242    39939    0
			8547    39848    0
			8852    39778    0
			9158    39700    0
			9463    39625    0
			9768    39535    0
			10073   39423    0
			10379   39305    0
			10684   39195    0
			10989   39100    0
			11294   39016    0
			11600   38941    0
			11905   38863    0
			12210   38789    0
			12515   38732    0
			12821   38682    0
			13126   38615    0
			13431   38560    0
			13736   38517    0
			14042   38460    0
			14347   38406    0
			14652   38364    0
			14957   38323    0
			15263   38273    0
			15568   38232    0
			15873   38201    0
			16178   38170    0
			16484   38120    0
			16789   38079    0
			17094   38058    0
			17399   38019    0
			17705   37998    0
			18010   37966    0
			18315   37928    0
			18620   37907    0
			18926   37885    0
			19231   37853    0
			19536   37813    0
			19841   37774    0
			20147   37741    0
			20452   37703    0
			20757   37670    0
			21062   37629    0
			21368   37588    0
			21673   37548    0
			21978   37507    0
			22283   37456    0
			22589   37392    0
			22894   37345    0
			23199   37296    0
			23504   37226    0
			23810   37147    0
			24115   37086    0
			24420   37050    0
			24725   37024    0
			25031   36994    0
			25336   36980    0
			25641   36963    0
			25946   36921    0
			26252   36767    0
			26557   36424    0
			26862   35898    0
			27167   35196    0
			27473   34163    0
			27778   31846    0
			28083   28210    0
			28388   28210    0
			28694   28210    0
			28999   28210    0
			29304   28210    0
			29609   28210    0
			29915   28210    0
			30220   28210    0>;

		bat0-ocv-table-t2-temperature = <0>;
		bat0-ocv-table-t2-qmax = <3000>;
		bat0-ocv-table-t2-size = <100>;
		bat0-ocv-table-t2 = <
			0       42710    0
			305     42507    0
			611     42356    0
			916     42234    0
			1221    42112    0
			1526    41991    0
			1832    41887    0
			2137    41769    0
			2442    41675    0
			2747    41563    0
			3053    41451    0
			3358    41341    0
			3663    41239    0
			3968    41135    0
			4274    41028    0
			4579    40941    0
			4884    40874    0
			5189    40814    0
			5495    40718    0
			5800    40585    0
			6105    40425    0
			6410    40244    0
			6716    40080    0
			7021    39958    0
			7326    39840    0
			7631    39747    0
			7937    39671    0
			8242    39590    0
			8547    39503    0
			8852    39400    0
			9158    39300    0
			9463    39208    0
			9768    39111    0
			10073   39021    0
			10379   38940    0
			10684   38871    0
			10989   38810    0
			11294   38749    0
			11600   38681    0
			11905   38617    0
			12210   38563    0
			12515   38520    0
			12821   38472    0
			13126   38413    0
			13431   38376    0
			13736   38337    0
			14042   38296    0
			14347   38255    0
			14652   38196    0
			14957   38172    0
			15263   38123    0
			15568   38101    0
			15873   38071    0
			16178   38030    0
			16484   38000    0
			16789   37959    0
			17094   37938    0
			17399   37899    0
			17705   37888    0
			18010   37867    0
			18315   37835    0
			18620   37797    0
			18926   37775    0
			19231   37747    0
			19536   37724    0
			19841   37692    0
			20147   37649    0
			20452   37605    0
			20757   37577    0
			21062   37526    0
			21368   37470    0
			21673   37408    0
			21978   37364    0
			22283   37299    0
			22589   37215    0
			22894   37143    0
			23199   37092    0
			23504   37071    0
			23810   37046    0
			24115   37025    0
			24420   37010    0
			24725   36969    0
			25031   36870    0
			25336   36583    0
			25641   36098    0
			25946   35452    0
			26252   34524    0
			26557   32795    0
			26862   31040    0
			27167   31040    0
			27473   31040    0
			27778   31040    0
			28083   31040    0
			28388   31040    0
			28694   31040    0
			28999   31040    0
			29304   31040    0
			29609   31040    0
			29915   31040    0
			30220   31040    0>;

		bat0-ocv-table-t3-temperature = <(-10)>;
		bat0-ocv-table-t3-qmax = <2990>;
		bat0-ocv-table-t3-size = <100>;
		bat0-ocv-table-t3 = <
			0       42150    0
			305     41905    0
			611     41641    0
			916     41368    0
			1221    41150    0
			1526    41010    0
			1832    40901    0
			2137    40805    0
			2442    40679    0
			2747    40522    0
			3053    40338    0
			3358    40157    0
			3663    39995    0
			3968    39875    0
			4274    39765    0
			4579    39668    0
			4884    39588    0
			5189    39514    0
			5495    39429    0
			5800    39337    0
			6105    39242    0
			6410    39144    0
			6716    39048    0
			7021    38955    0
			7326    38874    0
			7631    38792    0
			7937    38721    0
			8242    38665    0
			8547    38609    0
			8852    38548    0
			9158    38492    0
			9463    38441    0
			9768    38390    0
			10073   38339    0
			10379   38295    0
			10684   38254    0
			10989   38213    0
			11294   38166    0
			11600   38129    0
			11905   38091    0
			12210   38058    0
			12515   38035    0
			12821   37999    0
			13126   37974    0
			13431   37962    0
			13736   37935    0
			14042   37922    0
			14347   37902    0
			14652   37873    0
			14957   37852    0
			15263   37831    0
			15568   37820    0
			15873   37800    0
			16178   37760    0
			16484   37730    0
			16789   37699    0
			17094   37659    0
			17399   37627    0
			17705   37576    0
			18010   37526    0
			18315   37484    0
			18620   37433    0
			18926   37379    0
			19231   37306    0
			19536   37231    0
			19841   37178    0
			20147   37119    0
			20452   37070    0
			20757   37032    0
			21062   36994    0
			21368   36930    0
			21673   36846    0
			21978   36708    0
			22283   36456    0
			22589   36042    0
			22894   35445    0
			23199   34552    0
			23504   33138    0
			23810   30850    0
			24115   30850    0
			24420   30850    0
			24725   30850    0
			25031   30850    0
			25336   30850    0
			25641   30850    0
			25946   30850    0
			26252   30850    0
			26557   30850    0
			26862   30850    0
			27167   30850    0
			27473   30850    0
			27778   30850    0
			28083   30850    0
			28388   30850    0
			28694   30850    0
			28999   30850    0
			29304   30850    0
			29609   30850    0
			29915   30850    0
			30220   30850    0>;
	};

	low-battery-throttling {
		compatible = "mediatek,low_battery_throttling";
		lvsys-thd-enable = <1>;
		vbat-thd-enable = <1>;
		thd-volts-l = <
			3400 3100 2900
			3400 3100 2900
			4400 3400 3100
			4900 4800 4400>;
		thd-volts-h = <
			3500 3400 3100
			3500 3400 3100
			4500 4400 3400
			5000 4900 4800>;
		thd-volts-l-2s = <
			3400 3100 2900
			3400 3100 2900
			4400 3400 3100
			4900 4800 4400>;
		thd-volts-h-2s = <
			3500 3400 3100
			3500 3400 3100
			4500 4400 3400
			5000 4900 4800>;
		lvsys-thd-volt-l = <2900>;
		lvsys-thd-volt-h = <3100>;
		temperature-max-stage = <3>;
		temperature-stage-threshold = <25 10 0>;
		lbat1-max-throttle-level = <3>;
		lbat1-throttle-level = <0 1 2 3>,
					<0 1 2 3>,
					<0 1 2 3>,
					<0 1 2 3>;
	};

	cpu_power_throttling: cpu-power-throttling {
		compatible = "mediatek,cpu-power-throttling";

		lbat-max-level = <5>;
		lbat-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		lbat-limit-freq-lv2 = < 1200000  1700000 1900000>;
		lbat-limit-freq-lv3 = < 900000  900000 900000>;
		lbat-limit-freq-lv4 = < 900000  900000 900000>;
		lbat-limit-freq-lv5 = < 900000  900000 900000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
		oc-limit-freq-lv2 = < 1200000  1700000 1900000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = < 2147483647  2147483647 2147483647>;
	};

	gpu_power_throttling: gpu-power-throttling {
		compatible = "mediatek,gpu-power-throttling";

		lbat-max-level = <5>;
		lbat-limit-freq-lv1 = <981000>;
		lbat-limit-freq-lv2 = <550000>;
		lbat-limit-freq-lv3 = <224000>;
		lbat-limit-freq-lv4 = <224000>;
		lbat-limit-freq-lv5 = <224000>;

		oc-max-level = <2>;
		oc-limit-freq-lv1 = <981000>;
		oc-limit-freq-lv2 = <550000>;

		soc-max-level = <1>;
		soc-limit-freq-lv1 = <2147483647>;
	};

	md_power_throttling: md-power-throttling {
		compatible = "mediatek,md-power-throttling";

		lbat-max-level = <5>;
		lbat-reduce-tx-lv1 = <0>;
		lbat-reduce-tx-lv2 = <6>;
		lbat-reduce-tx-lv3 = <6>;
		lbat-reduce-tx-lv4 = <6>;
		lbat-reduce-tx-lv5 = <6>;

		oc-max-level = <2>;
		oc-reduce-tx-lv1 = <0>;
		oc-reduce-tx-lv2 = <6>;

		soc-max-level = <1>;
		soc-reduce-tx-lv1 = <0>;
	};

	bp_thl: bp-thl {
		compatible = "mediatek,mtk-bp-thl";

		max-throttle-level = <2>;
		soc-throttle-level = < 0 1>;

		soc-max-stage = <1>;
		soc-limit-threshold = <15>;

		md-soc-throttle-l = <20>;
		md-soc-throttle-h = <25>;
	};

	apusys-apummu {
		#address-cells = <2>;
		#size-cells = <2>;
		compatible = "mediatek,rv-apummu-mt6991";
		// dma-ranges = <0x0 0x0 0x0 0x0 0x1 0x0>;
		mtk,iommu-group = <&apu_iommu_group_0>;
		iommus = <&apu_smmu 0xd>;
	};

	battery_manager: battery-manager {
		compatible = "mediatek,battery manager";
		gauge1 = <&mtk_gauge>;
		charger = <&mt6379_chg>;
		bootmode = <&chosen>;
	};

	lk_charger: lk-charger {
		compatible = "mediatek,lk_charger";
		enable-anime;
		/* enable-pe-plus; */
		enable-pd20-reset;
		power-path-support;
		max-charger-voltage = <6500000>;
		fast-charge-voltage = <3000000>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3000000>;
		non-std-ac-charger-current = <500000>;
		charging-host-charger-current = <1500000>;
		ta-ac-charger-current = <3000000>;
		pd-charger-current = <500000>;

		/* battery temperature protection */
		temp-t4-threshold = <50>;
		temp-t3-threshold = <45>;
		temp-t1-threshold = <0>;

		/* enable check vsys voltage */
		enable-check-vsys;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;
	};

	pe: pe {
		compatible = "mediatek,charger,pe";
		gauge = <&mtk_gauge>;

		ta-12v-support;
		ta-9v-support;

		pe-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		ta-ac-12v-input-current = <3000000>;
		ta-ac-9v-input-current = <3000000>;
		ta-ac-7v-input-current = <3000000>;
		pe-charger-current = <3000000>;
		vbat-threshold = <4150>;
	};

	pe2: pe2 {
		compatible = "mediatek,charger,pe2";
		gauge = <&mtk_gauge>;

		/* PE 2.0 */
		pe20-ichg-level-threshold = <1000000>; /* uA */
		ta-start-battery-soc = <0>;
		ta-stop-battery-soc = <85>;
		min-charger-voltage = <4600000>;

		/* cable measurement impedance */
		cable-imp-threshold = <699>;
		vbat-cable-imp-threshold = <3900000>; /* uV */

		/* single charger */
		sc-input-current = <3000000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3000000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pdc: pdc {
		compatible = "mediatek,charger,pd";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pd-vbus-low-bound = <5000000>;
		pd-vbus-upper-bound = <5000000>;
		vsys-watt = <5000000>;
		ibus-err = <14>;

		pd-stop-battery-soc = <80>;

		/* single charger */
		sc-input-current = <3000000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3000000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		/* dual charger */
		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;

		/* rcable */
		enable-inductor-protect = <1>;
	};

	pe4: pe4 {
		compatible = "mediatek,charger,pe4";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe40-stop-battery-soc = <80>;

		high-temp-to-leave-pe40 = <46>;
		high-temp-to-enter-pe40 = <39>;
		low-temp-to-leave-pe40 = <10>;
		low-temp-to-enter-pe40 = <16>;
		ibus-err = <14>;

		/* PE 4.0 cable impedance (mohm) */
		pe40-r-cable-1a-lower = <500>;
		pe40-r-cable-2a-lower = <351>;
		pe40-r-cable-3a-lower = <240>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe45: pe45 {
		compatible = "mediatek,charger,pe45";
		gauge = <&mtk_gauge>;

		min-charger-voltage = <4600000>;
		pe45-stop-battery-soc = <80>;

		high-temp-to-leave-pe45 = <46>;
		high-temp-to-enter-pe45 = <39>;
		low-temp-to-leave-pe45 = <10>;
		low-temp-to-enter-pe45 = <16>;
		ibus-err = <14>;

		/* PE 4.5 cable impedance (mohm) */
		pe45-r-cable-1a-lower = <500>;
		pe45-r-cable-2a-lower = <351>;
		pe45-r-cable-3a-lower = <240>;
		pe45-r-cable-level = <200 300 400 500 500>;
		pe45-r-cable-voltage = <5000 5500 6000 6500 7000>;
		pe45-r-cable-current-limit = <3000 3000 3000 2500 2200>;

		/* single charger */
		sc-input-current = <3200000>;
		sc-charger-current = <3000000>;

		/* dual charger in series*/
		dcs-input-current = <3200000>;
		dcs-chg1-charger-current = <1500000>;
		dcs-chg2-charger-current = <1500000>;

		dual-polling-ieoc = <450000>;
		slave-mivr-diff = <100000>;
		vbat-threshold = <4150>;
	};

	pe5: pe5 {
		compatible = "mediatek,charger,pe5";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <4350>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-max = <4300>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <3000 2500 2000 1500>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 3700 3400 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <1000>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <4000>;
		idvchg-ss-step2-vbat = <4200>;
		ta-blanking = <400>;
		swchg-aicr = <0>;
		swchg-ichg = <1200>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <4250>;
		force-ta-cv-vbat = <4250>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 50 60 70 80>;
		tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <6800>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <4150>;
	};

	pe5p: pe5p {
		compatible = "mediatek,charger,pe5p";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <0>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <250>;
		idvchg-step = <50>;
		ita-level = <5000 4500 3750 3000>;
		rcable-level = <250 300 375 500>;
		ita-level-dual = <5000 4500 3750 3000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <14000>;
		vta-cap-max = <20000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	hvbp: hvbp {
		compatible = "mediatek,charger,hvbp";
		gauge = <&mtk_gauge>;
		polling-interval = <10000>;
		ta-cv-ss-repeat-tmin = <25>;
		vbat-cv = <8900>;
		start-soc-min = <1>;
		start-soc-max = <80>;
		start-vbat-min = <7100>;
		start-vbat-max = <8750>;
		idvchg-term = <500>;
		idvchg-step = <50>;
		ita-level = <2500 2300 2150 2000>;
		rcable-level = <250 300 375 500>;
		/* ita-level-dual = <5000 4500 3750 3000>; */
		ita-level-dual = <3000 2500 1750 1000>;
		rcable-level-dual = <230 350 450 550>;
		idvchg-ss-init = <500>;
		idvchg-ss-step = <250>;
		idvchg-ss-step1 = <100>;
		idvchg-ss-step2 = <50>;
		idvchg-ss-step1-vbat = <8000>;
		idvchg-ss-step2-vbat = <8100>;
		ta-blanking = <500>;
		swchg-aicr = <0>;
		swchg-ichg = <0>;
		swchg-aicr-ss-init = <400>;
		swchg-aicr-ss-step = <200>;
		swchg-off-vbat = <8200>;
		force-ta-cv-vbat = <8200>;
		chg-time-max = <5400>;
		tta-level-def = <0 0 0 0 25 40 50 60 70>;
		/* tta-curlmt = <0 0 0 0 0 300 600 900 (-1)>; */
		tta-curlmt = <0 0 0 0 0 0 600 900 (-1)>;
		tta-recovery-area = <3>;
		tbat-level-def = <0 0 0 5 25 40 43 46 50>;
		tbat-curlmt = <(-1) (-1) (-1) 300 0 600 900 1050 (-1)>;
		tbat-recovery-area = <3>;
		tdvchg-level-def = <0 0 0 5 25 55 60 65 70>;
		tdvchg-curlmt = <(-1) (-1) (-1) 300 0 300 600 900 (-1)>;
		tdvchg-recovery-area = <3>;
		tswchg-level-def = <0 0 0 5 25 65 70 75 80>;
		tswchg-curlmt = <(-1) (-1) (-1) 200 0 200 300 400 (-1)>;
		tswchg-recovery-area = <3>;
		ifod-threshold = <200>;
		rsw-min = <20>;
		ircmp-rbat = <40>;
		ircmp-vclamp = <0>;
		vta-cap-min = <50000>;
		vta-cap-max = <11000>;
		ita-cap-min = <1000>;
		support-ta = "pca_ta_pps", "pd_adapter";
		allow-not-check-ta-status;
		vbat-threshold = <8200>;
	};

	charger: charger {
		compatible = "mediatek,charger";
		gauge = <&mtk_gauge>;
		charger = <&mt6379_chg>;
		bc12-psy = <&mt6379_chg>;
		bootmode = <&chosen>;

		algorithm-name = "Basic";
		charger-configuration= <0>;
		alg-new-arbitration;

		/* common */
		battery-cv = <4350000>;
		max-charger-voltage = <6500000>;
		vbus-sw-ovp-voltage = <15000000>;
		min-charger-voltage = <4600000>;

		/* sw jeita */
		enable-vbat-mon = <0>;
		/* enable-sw-jeita; */
		jeita-temp-above-t4-cv = <4240000>;
		jeita-temp-t3-to-t4-cv = <4240000>;
		jeita-temp-t2-to-t3-cv = <4340000>;
		jeita-temp-t1-to-t2-cv = <4240000>;
		jeita-temp-t0-to-t1-cv = <4040000>;
		jeita-temp-below-t0-cv = <4040000>;
		temp-t4-thres = <50>;
		temp-t4-thres-minus-x-degree = <47>;
		temp-t3-thres = <45>;
		temp-t3-thres-minus-x-degree = <39>;
		temp-t2-thres = <10>;
		temp-t2-thres-plus-x-degree = <16>;
		temp-t1-thres = <0>;
		temp-t1-thres-plus-x-degree = <6>;
		temp-t0-thres = <0>;
		temp-t0-thres-plus-x-degree = <0>;
		temp-neg-10-thres = <0>;

		/* battery temperature protection */
		enable-min-charge-temp;
		min-charge-temp = <0>;
		min-charge-temp-plus-x-degree = <6>;
		max-charge-temp = <50>;
		max-charge-temp-minus-x-degree = <47>;

		/* charging current */
		usb-charger-current = <500000>;
		ac-charger-current = <2050000>;
		ac-charger-input-current = <3000000>;
		charging-host-charger-current = <1500000>;

		/* dynamic mivr */
		enable-dynamic-mivr;
		min-charger-voltage-1 = <4400000>;
		min-charger-voltage-2 = <4200000>;
		max-dmivr-charger-current = <1800000>;

		/* fast charging algo support indicator */
		enable-fast-charging-indicator;

		/* enable LK boot volt*/
		enable-boot-volt = <1>;

		/* adapter priority */
		adapter-priority = <1>;

	};

	wifi: wifi@40000000 {
		compatible = "mediatek,wifi";
		reg = <0 0x40000000 0 0x700000>;
		interrupts = <GIC_SPI 617 IRQ_TYPE_LEVEL_HIGH 0>;
		emi-addr = <0>;
		emi-size = <0x5000000>;
		emi-alignment = <0x1000000>;
		emi-max-addr = <0xc0000000>;
		pinctrl-names = "wf_rst_off",
				"wf_rst_on",
				"wf_rst_pta_uart_init",
				"wf_rst_pta_uart_on",
				"wf_rst_pta_uart_off";
		pinctrl-0 = <&wf_rst_off>;
		pinctrl-1 = <&wf_rst_on>;
		pinctrl-2 = <&wf_rst_pta_uart_init>;
		pinctrl-3 = <&wf_rst_pta_uart_on>;
		pinctrl-4 = <&wf_rst_pta_uart_off>;
		conninfra-emi-addr = <0>;
		conninfra-emi-size = <0xc00000>;
		#thermal-sensor-cells = <1>;
		interconnect-names = "wifi-perf-bw";
		required-opps = <&dvfsrc_freq_opp0>,
				<&dvfsrc_freq_opp1>;
	};

	wifi_page_pool: wifi-page-pool {
		compatible = "mediatek,wifi_page_pool";
		emi-size = <0x8000000>;
		mpu-protect = <0>;
		dynamic-alloc = <0>;
		cma-mem = <0>;
	};

	wifi_tx_cma: wifi-tx-cma {
		compatible = "mediatek,wifi_tx_cma";
		emi-size = <0x5400000>;
	};

	wifi_misc: wifi-misc {
		compatible = "mediatek,wifi_misc";
		emi-size = <0xa0000>;
	};

	pmsr: pmsr {
		compatible = "mediatek,mtk-pmsr";
		dpmsr-count = <4>;
	};

	connfem: connfem {
		compatible = "mediatek,connfem";
	};

	bt: bt {
		compatible = "mediatek,bt";
		sleep-en = <1>;
		hub-en = <1>;
		baudrate = <24000000>;
		flavor-bin = "1";
		bk-rs-en = <1>;
		uart-irq-en = <1>;
		interrupts = <GIC_SPI 824 IRQ_TYPE_LEVEL_HIGH 0>;
		pinctrl-names = "bt_combo_gpio_init",
				"bt_combo_gpio_pre_on",
				"bt_combo_uart_tx_aux",
				"bt_combo_uart_rx_aux",
				"bt_rst_on",
				"bt_rst_off",
				"bt-find-my-phone-high",
				"bt-find-my-phone-low";
		pinctrl-0 = <&bt_combo_gpio_init>;
		pinctrl-1 = <&bt_combo_gpio_pre_on>;
		pinctrl-2 = <&bt_combo_uart_tx_aux>;
		pinctrl-3 = <&bt_combo_uart_rx_aux>;
		pinctrl-4 = <&bt_rst_on>;
		pinctrl-5 = <&bt_rst_off>;
		pinctrl-6 = <&bt_find_my_phone_high>;
		pinctrl-7 = <&bt_find_my_phone_low>;
	};

	tboard_thermistor1: thermal-ntc1@1c01d128 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c01d128 0 0x4>; /* TIA DATA T0 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor2: thermal-ntc2@1c01d12c {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c01d12c 0 0x4>; /* TIA DATA T1 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor3: thermal-ntc3@1c01d130 {
		compatible = "mediatek,mt6685-tia-ntc";
		#thermal-sensor-cells = <0>;
		reg = <0 0x1c01d130 0 0x4>; /* TIA DATA T2 */
		temperature-lookup-table =
			<(-40000) 4397119>,
			<(-39000) 4092874>,
			<(-38000) 3811717>,
			<(-37000) 3551749>,
			<(-36000) 3311236>,
			<(-35000) 3088599>,
			<(-34000) 2882396>,
			<(-33000) 2691310>,
			<(-32000) 2514137>,
			<(-31000) 2349778>,
			<(-30000) 2197225>,
			<(-29000) 2055558>,
			<(-28000) 1923932>,
			<(-27000) 1801573>,
			<(-26000) 1687773>,
			<(-25000) 1581881>,
			<(-24000) 1483100>,
			<(-23000) 1391113>,
			<(-22000) 1305413>,
			<(-21000) 1225531>,
			<(-20000) 1151037>,
			<(-19000) 1081535>,
			<(-18000) 1016661>,
			<(-17000) 956080>,
			<(-16000) 899481>,
			<(-15000) 846579>,
			<(-14000) 797111>,
			<(-13000) 750834>,
			<(-12000) 707524>,
			<(-11000) 666972>,
			<(-10000) 628988>,
			<(-9000) 593342>,
			<(-8000) 559931>,
			<(-7000) 528602>,
			<(-6000) 499212>,
			<(-5000) 471632>,
			<(-4000) 445772>,
			<(-3000) 421480>,
			<(-2000) 398652>,
			<(-1000) 377193>,
			<0 357012>,
			<1000 338006>,
			<2000 320122>,
			<3000 303287>,
			<4000 287434>,
			<5000 272500>,
			<6000 258426>,
			<7000 245160>,
			<8000 232649>,
			<9000 220847>,
			<10000 209710>,
			<11000 199196>,
			<12000 189268>,
			<13000 179890>,
			<14000 171027>,
			<15000 162651>,
			<16000 154726>,
			<17000 147232>,
			<18000 140142>,
			<19000 133432>,
			<20000 127080>,
			<21000 121066>,
			<22000 115368>,
			<23000 109970>,
			<24000 104852>,
			<25000 100000>,
			<26000 95398>,
			<27000 91032>,
			<28000 86889>,
			<29000 82956>,
			<30000 79222>,
			<31000 75675>,
			<32000 72306>,
			<33000 69104>,
			<34000 66061>,
			<35000 63167>,
			<36000 60415>,
			<37000 57797>,
			<38000 55306>,
			<39000 52934>,
			<40000 50677>,
			<41000 48528>,
			<42000 46482>,
			<43000 44533>,
			<44000 42675>,
			<45000 40904>,
			<46000 39213>,
			<47000 37601>,
			<48000 36063>,
			<49000 34595>,
			<50000 33195>,
			<51000 31859>,
			<52000 30584>,
			<53000 29366>,
			<54000 28203>,
			<55000 27091>,
			<56000 26028>,
			<57000 25013>,
			<58000 24042>,
			<59000 23113>,
			<60000 22224>,
			<61000 21374>,
			<62000 20560>,
			<63000 19782>,
			<64000 19036>,
			<65000 18322>,
			<66000 17640>,
			<67000 16986>,
			<68000 16360>,
			<69000 15759>,
			<70000 15184>,
			<71000 14631>,
			<72000 14100>,
			<73000 13591>,
			<74000 13103>,
			<75000 12635>,
			<76000 12187>,
			<77000 11756>,
			<78000 11343>,
			<79000 10946>,
			<80000 10565>,
			<81000 10199>,
			<82000 9847>,
			<83000 9509>,
			<84000 9184>,
			<85000 8872>,
			<86000 8572>,
			<87000 8283>,
			<88000 8005>,
			<89000 7738>,
			<90000 7481>,
			<91000 7234>,
			<92000 6997>,
			<93000 6769>,
			<94000 6548>,
			<95000 6337>,
			<96000 6132>,
			<97000 5934>,
			<98000 5744>,
			<99000 5561>,
			<100000 5384>,
			<101000 5214>,
			<102000 5051>,
			<103000 4893>,
			<104000 4741>,
			<105000 4594>,
			<106000 4453>,
			<107000 4316>,
			<108000 4184>,
			<109000 4057>,
			<110000 3934>,
			<111000 3816>,
			<112000 3701>,
			<113000 3591>,
			<114000 3484>,
			<115000 3380>,
			<116000 3281>,
			<117000 3185>,
			<118000 3093>,
			<119000 3003>,
			<120000 2916>,
			<121000 2832>,
			<122000 2751>,
			<123000 2672>,
			<124000 2596>,
			<125000 2522>;
	};

	tboard_thermistor4: thermal-ntc4 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K_MASK | AUXADC_VIN2)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor5: thermal-ntc5 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K_MASK | AUXADC_VIN3)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor6: thermal-ntc6 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K_MASK | AUXADC_VIN4)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};

	tboard_thermistor7: thermal-ntc7 {
		compatible = "generic-adc-thermal";
		#thermal-sensor-cells = <0>;
		io-channels = <&pmic_adc (ADC_PURES_100K_MASK | AUXADC_VIN5)>;
		io-channel-names = "sensor-channel";
		temperature-lookup-table =
			<(-40000) 1799>,
			<(-39000) 1796>,
			<(-38000) 1792>,
			<(-37000) 1789>,
			<(-36000) 1786>,
			<(-35000) 1782>,
			<(-34000) 1778>,
			<(-33000) 1774>,
			<(-32000) 1769>,
			<(-31000) 1764>,
			<(-30000) 1759>,
			<(-29000) 1754>,
			<(-28000) 1749>,
			<(-27000) 1743>,
			<(-26000) 1737>,
			<(-25000) 1730>,
			<(-24000) 1723>,
			<(-23000) 1716>,
			<(-22000) 1709>,
			<(-21000) 1701>,
			<(-20000) 1692>,
			<(-19000) 1684>,
			<(-18000) 1675>,
			<(-17000) 1665>,
			<(-16000) 1655>,
			<(-15000) 1645>,
			<(-14000) 1634>,
			<(-13000) 1623>,
			<(-12000) 1612>,
			<(-11000) 1600>,
			<(-10000) 1587>,
			<(-9000) 1574>,
			<(-8000) 1561>,
			<(-7000) 1547>,
			<(-6000) 1532>,
			<(-5000) 1518>,
			<(-4000) 1502>,
			<(-3000) 1487>,
			<(-2000) 1471>,
			<(-1000) 1454>,
			<0 1437>,
			<1000 1419>,
			<2000 1402>,
			<3000 1383>,
			<4000 1365>,
			<5000 1346>,
			<6000 1326>,
			<7000 1306>,
			<8000 1286>,
			<9000 1266>,
			<10000 1245>,
			<11000 1225>,
			<12000 1203>,
			<13000 1182>,
			<14000 1161>,
			<15000 1139>,
			<16000 1117>,
			<17000 1095>,
			<18000 1073>,
			<19000 1051>,
			<20000 1029>,
			<21000 1007>,
			<22000 985>,
			<23000 963>,
			<24000 941>,
			<25000 920>,
			<26000 898>,
			<27000 876>,
			<28000 855>,
			<29000 834>,
			<30000 813>,
			<31000 792>,
			<32000 772>,
			<33000 751>,
			<34000 731>,
			<35000 712>,
			<36000 692>,
			<37000 673>,
			<38000 655>,
			<39000 636>,
			<40000 618>,
			<41000 601>,
			<42000 583>,
			<43000 566>,
			<44000 550>,
			<45000 534>,
			<46000 518>,
			<47000 502>,
			<48000 487>,
			<49000 472>,
			<50000 458>,
			<51000 444>,
			<52000 430>,
			<53000 417>,
			<54000 404>,
			<55000 392>,
			<56000 380>,
			<57000 368>,
			<58000 356>,
			<59000 345>,
			<60000 334>,
			<61000 324>,
			<62000 313>,
			<63000 303>,
			<64000 294>,
			<65000 284>,
			<66000 275>,
			<67000 267>,
			<68000 258>,
			<69000 250>,
			<70000 242>,
			<71000 234>,
			<72000 227>,
			<73000 220>,
			<74000 213>,
			<75000 206>,
			<76000 199>,
			<77000 193>,
			<78000 187>,
			<79000 181>,
			<80000 175>,
			<81000 170>,
			<82000 164>,
			<83000 159>,
			<84000 154>,
			<85000 149>,
			<86000 145>,
			<87000 140>,
			<88000 136>,
			<89000 132>,
			<90000 128>,
			<91000 124>,
			<92000 120>,
			<93000 116>,
			<94000 113>,
			<95000 109>,
			<96000 106>,
			<97000 103>,
			<98000 99>,
			<99000 96>,
			<100000 94>,
			<101000 91>,
			<102000 88>,
			<103000 85>,
			<104000 83>,
			<105000 80>,
			<106000 78>,
			<107000 76>,
			<108000 73>,
			<109000 71>,
			<110000 69>,
			<111000 67>,
			<112000 65>,
			<113000 63>,
			<114000 61>,
			<115000 60>,
			<116000 58>,
			<117000 56>,
			<118000 55>,
			<119000 53>,
			<120000 52>,
			<121000 50>,
			<122000 49>,
			<123000 47>,
			<124000 46>,
			<125000 45>;
	};


	mt6363_temp: mt6363-temp {
		compatible = "mediatek,mt6363-pmic-temp";
		io-channels =
			<&pmic_adc AUXADC_CHIP_TEMP>,
			<&pmic_adc AUXADC_VCORE_TEMP>,
			<&pmic_adc AUXADC_VPROC_TEMP>,
			<&pmic_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6363_ts1",
			"pmic6363_ts2",
			"pmic6363_ts3",
			"pmic6363_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6363_thermal_efuse>;
		nvmem-cell-names = "mt6363_e_data";
	};

	mt6373_temp: mt6373-temp {
		compatible = "mediatek,mt6373-pmic-temp";
		io-channels =
			<&mt6373_adc AUXADC_CHIP_TEMP>,
			<&mt6373_adc AUXADC_VCORE_TEMP>,
			<&mt6373_adc AUXADC_VPROC_TEMP>,
			<&mt6373_adc AUXADC_VGPU_TEMP>;
		io-channel-names =
			"pmic6373_ts1",
			"pmic6373_ts2",
			"pmic6373_ts3",
			"pmic6373_ts4";

		#thermal-sensor-cells = <1>;
		nvmem-cells = <&mt6373_thermal_efuse>;
		nvmem-cell-names = "mt6373_e_data";
	};

    thermal_zones: thermal-zones {
		ap_ntc: ap_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor1>;

			trips {
				ap_ntc_crit: ap-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		ltepa_ntc: ltepa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor2>;

			trips {
				ltepa_ntc_crit: ltepa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		nrpa_ntc: nrpa_ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor3>;

			trips {
				nrpa_ntc_crit: nrpa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_rf_top_ntc: quiet-rf-top-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor4>;

			trips {
				quiet_ntc_crit: quiet-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_pa_ntc: quiet-pa-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor5>;

			trips {
				quiet_mdpa_ntc_crit: quiet-mdpa-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_rf_bottom_ntc: quiet-rf-bottom-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor6>;

			trips {
				quiet_pmic_ntc_crit: quiet-pmic-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		quiet_rf_ntc: quiet-rf-ntc {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&tboard_thermistor7>;

			trips {
				wifi_ntc_crit: wifi-ntc-crit {
					temperature = <119000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};

		pmic6363-vio18 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 0>;

			trips {
				pmic6363_vio18_crit: pmic6363-vio18-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs1-vs3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 1>;

			trips {
				pmic6363_vs1_vs3_crit: pmic6363-vs1-vs3-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 2>;

			trips {
				pmic6363_bk3_bk7_crit: pmic6363-bk3-bk7-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6363-vs2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6363_temp 3>;

			trips {
				pmic6363_vs2_crit: pmic6363-vs2-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6373-bk0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 0>;
			trips {
				pmic6373_bk0_crit: pmic6373-bk0-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6373-ldo {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 1>;
			trips {
				pmic6373_ldo_crit: pmic6373-ldo-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6373-bk3-bk7 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 2>;
			trips {
				pmic6373_bk3_bk7_crit: pmic6373-bk3-bk7-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		pmic6373-bk4-bk8 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&mt6373_temp 3>;
			trips {
				pmic6373_bk4_bk8_crit: pmic6373-bk4-bk8-crit {
					temperature = <125000>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-adie-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 0>;
			trips {
				wifi_adie_0_crit: wifi-adie-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-ddie-0 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 1>;
			trips {
				wifi_ddie_0_crit: wifi-ddie-0-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-ddie-1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 2>;
			trips {
				wifi_ddie_1_crit: wifi-ddie-1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-ddie-2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 3>;
			trips {
				wifi_ddie_2_crit: wifi-ddie-2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		wifi-ddie-3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&wifi 4>;
			trips {
				wifi_ddie_3_crit: wifi-ddie-3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin-max {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 0>;
			trips {
				vtskin_max_crit: vtskin-max-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin1 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 1>;
			trips {
				vtskin1_crit: vtskin1-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin2 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 2>;
			trips {
				vtskin2_crit: vtskin2-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin3 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 3>;
			trips {
				vtskin3_crit: vtskin3-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin4 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 4>;
			trips {
				vtskin4_crit: vtskin4-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin5 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 5>;
			trips {
				vtskin5_crit: vtskin5-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
		vtskin6 {
			polling-delay = <0>; /* milliseconds */
			polling-delay-passive = <0>; /* milliseconds */
			thermal-sensors = <&vtskin 6>;
			trips {
				vtskin6_crit: vtskin6-crit {
					temperature = <118400>;
					hysteresis = <2000>;
					type = "passive";
				};
			};
		};
	};

	vtskin: vtskin {
		compatible = "mediatek,mt6991-virtual-tskin";
		#thermal-sensor-cells = <1>;
	};

	touch_tui0: touch-tui0 {
		compatible = "mediatek,tui_common";
	};
};

/* WF GPIO start */
&pio {
	wf_rst_off: wf-rst-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO249__FUNC_GPIO249>;
			output-low;
		};
	};
	wf_rst_on: wf-rst-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO249__FUNC_GPIO249>;
			output-high;
		};
	};
	wf_rst_pta_uart_init: wf-rst-pta-uart-init {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO246__FUNC_GPIO246>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO247__FUNC_GPIO247>;
			input-enable;
			bias-pull-down;
		};
	};
	wf_rst_pta_uart_on: wf-rst-pta-uart-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO246__FUNC_CONN_PTA_TXD0>;
			output-low;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO247__FUNC_CONN_PTA_RXD0>;
			input-enable;
			bias-pull-down;
		};
	};
	wf_rst_pta_uart_off: wf-rst-pta-uart-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO246__FUNC_GPIO246>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO247__FUNC_GPIO247>;
			input-enable;
			bias-pull-down;
		};
	};
};
/* WF GPIO end */

/* BT combo GPIO start */
&pio {
	bt_combo_gpio_init: bt-combo-gpio-init {
		/* BT_UTXD, GPIO237 */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO237__FUNC_GPIO237>;
			input-enable;
			bias-pull-down;
		};
		/* BT_URXD, GPIO238 */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO238__FUNC_GPIO238>;
			input-enable;
			bias-pull-down;
		};
	};
	bt_combo_gpio_pre_on: bt-combo-gpio-pre-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO237__FUNC_GPIO237>;
			input-enable;
			bias-pull-up;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO238__FUNC_GPIO238>;
			input-enable;
			bias-pull-up;
		};
	};
	bt_combo_uart_tx_aux: bt-combo-uart-tx-aux {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO237__FUNC_CONN_UARTHUB_UART_TX>;
		};
	};
	bt_combo_uart_rx_aux: bt-combo-uart-rx-aux {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO238__FUNC_CONN_UARTHUB_UART_RX>;
		};
	};
	bt_rst_on: bt-rst-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO248__FUNC_GPIO248>;
			output-high;
		};
	};
	bt_rst_off: bt-rst-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO248__FUNC_GPIO248>;
			output-low;
		};
	};
	bt_find_my_phone_high: bt-find-my-phone-high {
		pins-cmd1-dat {
			/* COANT PIN */
			pinmux = <PINMUX_GPIO244__FUNC_GPIO244>;
			output-high;
		};
	};
	bt_find_my_phone_low: bt-find-my-phone-low {
		pins-cmd1-dat {
			/* COANT PIN */
			pinmux = <PINMUX_GPIO244__FUNC_GPIO244>;
			output-low;
		};
	};
};
/* BT combo GPIO end */

&spmi {
	pmic: pmic@4 {
		mt6363_dynamic_loading_throttling: mtk-dynamic-loading-throttling {
			compatible = "mediatek,mt6363-dynamic_loading_throttling";
			/* charger: mtk_charger_thread */
			mediatek,charger = <&lk_charger>;
			/* 2000~2900mV, one gear per 100mV */
			uvlo-level = <2400>;
			vbb-uvlo-level = <2500>;
			io-channels = <&mt6379_auxadc_1 MT6379_AUXADC_IMP>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_IMIX_R>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_BATSNS>;
			io-channel-names = "pmic_ptim",
					"pmic_imix_r",
					"pmic_batadc";
			bootmode = <&chosen>;
		};
	};

	mt6316_6: mt6316@6 {
		compatible = "mediatek,mt6316";
		reg = <0x6 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_6_regulator: mt6316-6-regulator {
			compatible = "mediatek,mt6316-6-regulator";
			buck-size = <3>;

			mt6316_6_vbuck1: 6-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "6_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_6_vbuck3: 6-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "6_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_7: mt6316@7 {
		compatible = "mediatek,mt6316";
		reg = <0x7 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_7_regulator: mt6316-7-regulator {
			compatible = "mediatek,mt6316-7-regulator";
			buck-size = <1>;

			mt6316_7_vbuck1: 7-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "7_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_8: mt6316@8 {
		compatible = "mediatek,mt6316";
		reg = <0x8 SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_8_regulator: mt6316-8-regulator {
			compatible = "mediatek,mt6316-8-regulator";
			buck-size = <3>;

			mt6316_8_vbuck1: 8-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "8_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_8_vbuck3: 8-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "8_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6316_15: mt6316@15 {
		compatible = "mediatek,mt6316";
		reg = <0xf SPMI_USID>;

		extbuck-debug {
			compatible = "mediatek,spmi-pmic-debug";
		};
		mt6316_15_regulator: mt6316-15-regulator {
			compatible = "mediatek,mt6316-15-regulator";
			buck-size = <3>;

			mt6316_15_vbuck1: 15-vbuck1 {
				regulator-compatible = "vbuck1";
				regulator-name = "15_vbuck1";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
			mt6316_15_vbuck3: 15-vbuck3 {
				regulator-compatible = "vbuck3";
				regulator-name = "15_vbuck3";
				regulator-min-microvolt = <400000>;
				regulator-max-microvolt = <1275000>;
				regulator-enable-ramp-delay = <256>;
				regulator-allowed-modes = <0 1 2>;
				regulator-always-on;
			};
		};
	};

	mt6379: mt6379@e {
		compatible = "mediatek,mt6379";
		reg = <0xe SPMI_USID>;
		wakeup-source;
		/* interrupts = <14>; */
		/* interrupts-extended = <&pio 71 IRQ_TYPE_LEVEL_LOW>; */
		interrupt-parent = <&pio>;
		interrupts = <71 IRQ_TYPE_LEVEL_LOW>;
		interrupt-controller;
		#interrupt-cells = <1>;
		#address-cells = <1>;

		dbg {
			compatible = "mediatek,mt6379-dbg";
		};

		mt6379_adc: adc {
			compatible = "mediatek,mt6379-adc";
			#io-channel-cells = <1>;
			/* replace-chgvin; */
		};

		mt6379_chg: chg {
			compatible = "mediatek,mt6379-charger";
			interrupts = <MT6379_EVT_FL_PWR_RDY>, <MT6379_EVT_FL_DETACH>,
				     <MT6379_EVT_FL_VBUS_OV>, <MT6379_EVT_FL_CHG_TOUT>,
				     <MT6379_EVT_FL_AICC_DONE>, <MT6379_EVT_FL_PE_DONE>,
				     <MT6379_EVT_FL_WDT>, <MT6379_EVT_FL_BATPRO_DONE>,
				     <MT6379_EVT_FL_BC12_DN>, <MT6379_EVT_ADC_VBAT_MON_OV>,
				     <MT6379_EVT_USBID>;
			interrupt-names = "fl_pwr_rdy", "fl_detach",
					  "fl_vbus_ov", "fl_chg_tout",
					  "fl_aicc_done", "fl_pe_done",
					  "fl_wdt", "fl_batpro_done",
					  "fl_bc12_dn", "adc_vbat_mon_ov",
					  "usbid_evt";
			io-channels = <&mt6379_adc MT6379_ADC_CHGVIN>,
				      <&mt6379_adc MT6379_ADC_VSYS>,
				      <&mt6379_adc MT6379_ADC_VBAT>,
				      <&mt6379_adc MT6379_ADC_IBUS>,
				      <&mt6379_adc MT6379_ADC_IBAT>,
				      <&mt6379_adc MT6379_ADC_TEMPJC>,
				      <&mt6379_adc MT6379_ADC_USBDP>,
				      <&mt6379_adc MT6379_ADC_USBDM>,
				      <&mt6379_adc MT6379_ADC_SBU2>,
				      <&mt6379_adc MT6379_ADC_ZCV>;
			chgdev-name = "primary_chg";
			chg-tmr = <10>;
			chg-tmr-en;
			ircmp-v = <30>;
			ircmp-r = <5>;
			wdt-time = <40000>;
			//wdt-en;
			te-en;
			mivr = <4400000>;	/* uV */
			aicr = <500000>;	/* uA */
			ichg = <2000000>;	/* uA */
			ieoc = <200000>;	/* uA */
			cv = <4200000>;		/* uV */
			vrec = <100000>;	/* uV */
			/* 0~7, 4.7V, 5.8V, 6.5V, 11V, 14.5V, 18V, 22.5V */
			chgin-ov = <6>;
			bc12-sel = <MTK_CTD_BY_SUBPMIC>;
			nr-port = <1>;
			boot-mode = <&chosen>;
			phys = <&u2port0 PHY_TYPE_USB2>;
			phy-names = "usb2-phy";
			usb = <&ssusb>;
			//usb-killer-detect;
			pmic-uvlo = <&mt6363_dynamic_loading_throttling>;
			otg-supply = <&mt6379_otg_vbus>;
			mt6379_otg_vbus: usb-otg-vbus-regulator {
				regulator-name = "mt6379-usb-otg-vbus";
				regulator-min-microvolt = <4850000>;
				regulator-max-microvolt = <5500000>;
				regulator-min-microamp = <500000>;
				regulator-max-microamp = <2600000>;
			};
		};

		regulator {
			compatible = "mediatek,mt6379-regulator";
			regulator-name = "mt6379-buckboost";
			regulator-min-microvolt = <2025000>;
			regulator-max-microvolt = <5200000>;
			regulator-allowed-modes = <0 1>;
			regulator-allow-bypass;
			regulator-always-on;
		};

		led-controller {
			compatible = "mediatek,mt6379-flash";
			#address-cells = <1>;
			#size-cells = <0>;
			interrupts = <MT6379_EVT_FLED_LVF> , <MT6379_EVT_FL_BUBO_VIN_THRO>,
				     <MT6379_EVT_FL_THERMAL_THRO>, <MT6379_EVT_FL_BUBO_IL_THRO>,
				     <MT6379_EVT_FLED3_SHORT>, <MT6379_EVT_FLED2_SHORT>,
				     <MT6379_EVT_FLED1_SHORT>;
			interrupt-names = "fled_lvf", "fled_bubo_vin_thro",
					  "fled_thermal_thro", "fled_bubo_il_thro",
					  "fled3_short", "fled2_short",
					  "fled1_short";

			led@0 {
				reg = <0>;
				function = LED_FUNCTION_FLASH;
				color = <LED_COLOR_ID_WHITE>;
				function-enumerator = <1>;
				led-max-microamp = <400000>;
				flash-max-microamp = <1500000>;
				type = <0>;
				ct = <0>;
				part = <0>;
				port@0 {
					fl_core_0: endpoint {
						remote-endpoint = <&flashlight_0>;
					};
				};
			};
			led@1 {
				reg = <1>;
				function = LED_FUNCTION_FLASH;
				color = <LED_COLOR_ID_WHITE>;
				function-enumerator = <2>;
				led-max-microamp = <400000>;
				flash-max-microamp = <1500000>;
				type = <0>;
				ct = <1>;
				part = <0>;
				port@1 {
					fl_core_1: endpoint {
						remote-endpoint = <&flashlight_1>;
					};
				};
			};
			led@2 {
				reg = <2>;
				function = LED_FUNCTION_FLASH;
				color = <LED_COLOR_ID_WHITE>;
				function-enumerator = <3>;
				led-max-microamp = <400000>;
				flash-max-microamp = <1500000>;
				type = <0>;
				ct = <2>;
				part = <0>;
				port@2 {
					fl_core_2: endpoint {
						remote-endpoint = <&flashlight_2>;
					};
				};
			};
		};

		ufcs {
			compatible = "mediatek,mt6379-ufcs";
			interrupts = <MT6379_DUMMY_EVT_UFCS>;
		};

		mt6379_typec: tcpc {
			compatible = "mediatek,mt6379-tcpc";
			interrupts = <MT6379_EVT_USBPD>;
			interrupt-names = "pd_evt";
			/* tcpc_device's name */
			tcpc,name = "type_c_port0";
			/* 0: Unknown, 1: SNK, 2: SRC, 3: DRP, 4: Try.SRC, 5: Try.SNK */
			tcpc,role-def = <5>;
			/* 0: Default, 1: 1.5, 2: 3.0 */
			tcpc,rp-level = <1>;
			/* 0: Never, 1: Always, 2: EMarkOnly, 3: StartOnly */
			tcpc,vconn-supply = <1>;
			io-channels = <&mt6379_adc MT6379_ADC_SBU1>,
				      <&mt6379_adc MT6379_ADC_SBU2>;
			charger = <&mt6379_chg>;
			tcpc,en-wd;
			//tcpc,en-wd-dual-port;
			tcpc,en-ctd;
			tcpc,en-fod;
			tcpc,en-typec-otp;
			//tcpc,en-floatgnd;
			wd,sbu-calib-init = <1200>;	/* mV */
			wd,sbu-pl-bound = <200>;	/* mV */
			wd,sbu-pl-lbound-c2c = <1100>;	/* mV */
			wd,sbu-pl-ubound-c2c = <2600>;	/* mV */
			wd,sbu-ph-auddev = <100>;	/* mV */
			wd,sbu-ph-lbound = <888>;	/* mV */
			wd,sbu-ph-lbound1-c2c = <2850>;	/* mV */
			wd,sbu-ph-ubound1-c2c = <3150>;	/* mV */
			wd,sbu-ph-ubound2-c2c = <3800>;	/* mV */
			wd,sbu-aud-ubound = <1600>;	/* mV */
			/* 0:16x, 1:128x, 2:512x, 3:1024x */
			wd,wd0-tsleep = <1>;
			/* 0:400us, 1:1ms, 2:2ms, 3:4ms, 4:10ms, 5:40ms, 6:100ms, 7:400ms */
			wd,wd0-tdet = <3>;
			/* example wd0-tsleep = 512x, wd0-tdet = 4ms, wd0 polling time = 512*4ms */
			pd-data {
				pd,vid = <0x29cf>;
				pd,pid = <0x6379>;
				pd,source-cap-ext = /bits/ 8 <0xcf 0x29 0x79 0x63
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x00 0x00
							      0x00 0x00 0x01 0x07
							      0x00>;
				pd,sink-cap-ext = /bits/ 8 <0xcf 0x29 0x79 0x63
							    0x00 0x00 0x00 0x00
							    0x00 0x00 0x01 0x00
							    0x00 0x00 0x00 0x00
							    0x01 0x0b 0x01 0x0a
							    0x0a 0x00 0x00 0x00>;
				pd,mfrs = "RichtekTCPC";

				/*
				 *	VSAFE5V = 0, MAX_POWER = 1, CUSTOM = 2,
				 *	MAX_POWER_LV = 0x21, MAX_POWER_LVIC = 0x31
				 *	MAX_POWER_HV = 0x41, MAX_POWER_HVIC = 0x51
				 */
				pd,charging-policy = <0x31>;

				pd,source-pdo-size = <1>;
				pd,source-pdo-data = <0x00019096>; /* 5V, 1500 mA */
				pd,sink-pdo-size = <1>;
				pd,sink-pdo-data = <0x000190c8>;

				/*
				 * No DP, host + device
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd14029cf 0x0 0x63790000
							  0x61000000 0x0 0x41000000>;
				 * With DP
				 *	pd,id-vdo-size = <6>;
				 *	pd,id-vdo-data = <0xd54029cf 0x0 0x63790000
							  0x61000000 0x0 0x41000000>;
				 */

				pd,id-vdo-size = <6>;
				pd,id-vdo-data = <0xd54029cf 0x0 0x63790000
						  0x61000000 0x0 0x41000000>;

				bat,nr = <1>;
				bat-info0 {
					bat,vid = <0x29cf>;
					bat,pid = <0x6379>;
					bat,mfrs = "bat1";
					bat,design-cap = <3000>;
				};
			};
			dpm-caps {
				local-dr-power;
				local-dr-data;
				// local-ext-power;
				local-usb-comm;
				// local-usb-suspend;
				// local-high-cap;
				// local-give-back;
				local-no-suspend;
				local-vconn-supply;

				// attempt-discover-cable-dfp;
				attempt-enter-dp-mode;
				attempt-discover-cable;
				//attempt-discover-id;
				// attempt-discover-svid;

				/* 0: disable, 1: prefer-snk, 2: prefer-src */
				pr-check = <0>;
				// pr-reject-as-source;
				// pr-reject-as-sink;
				// pr-check-gp-source;
				// pr-check-gp-sink;

				/* 0: disable, 1: prefer-ufp, 2: prefer-dfp */
				dr-check = <0>;
				// dr-reject-as-dfp;
				// dr-reject-as-ufp;
			};
			displayport {
				/* connection type = "both", "ufp_d", "dfp_d" */
				1st_connection = "dfp_d";
				2nd_connection = "dfp_d";
				signal,dp-v13;
				//signal,dp-gen2;
				//usbr20-not-used;
				typec,receptacle;
				ufp-d {
					//pin-assignment,mode-c;
					//pin-assignment,mode-d;
					//pin-assignment,mode-e;
				};
				dfp-d {
					pin-assignment,mode-c;
					pin-assignment,mode-d;
					pin-assignment,mode-e;
				};
			};
		};

		mt6379_auxadc_1: auxadc {
			compatible = "mediatek,pmic-auxadc-1",
				     "mediatek,mt6379-auxadc-1";
			interrupts = <MT6379_EVT_GM30_HK1>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#address-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6379_adc MT6379_ADC_VBAT>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6379_chg>;
			isink-load-supply = <&mt6363_isink_load>;
			gauge = <&mtk_gauge>;
			imix_r {
				val = <90>;
			};
		};

		mtk_gauge: mtk-gauge {
			compatible = "mediatek,mt6379-gauge-1";
			interrupt-controller;
			#interrupt-cells = <1>;
			#address-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6379_chg>;
			io-channels = <&mt6379_auxadc_1 MT6379_AUXADC_BATSNS>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_BATON>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_IMP>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_IMIX_R>,
				      <&mt6379_auxadc_1 MT6379_AUXADC_VREF>,
				      <&mt6379_adc MT6379_ADC_VBATMON>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref", "adc_vbatmon";
			interrupts-extended = <&mt6379 MT6379_EVT_GM30_BM1>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_BAT_L>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_BAT2_H>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_BAT2_L>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_IN>,
					      <&mtk_gauge RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_IN", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			//nvmem-cells = <&fg_init>, <&fg_soc>;
			//nvmem-cell-names = "initialization", "state-of-charge";
		};

		mt6379_lbat_service_1: lbat-service-1 {
			compatible = "mediatek,mt6379-lbat-service-1";
			interrupts-extended = <&mt6379_auxadc_1 RG_INT_STATUS_BAT_H>,
					      <&mt6379_auxadc_1 RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			io-channels = <&mt6379_adc MT6379_ADC_VBAT>;
			io-channel-names = "chg_vbat";
			resistance-ratio = <4 1>;
		};

		mt6379_batoc_throttle_1: mtk-battery-oc-throttling {
			compatible = "mediatek,mt6379-battery-oc-throttling-1";
			interrupts-extended = <&mtk_gauge RG_INT_STATUS_FG_CUR_H>,
					      <&mtk_gauge RG_INT_STATUS_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};

		mt6379_auxadc_2: auxadc2 {
			compatible = "mediatek,pmic-auxadc-2",
				     "mediatek,mt6379-auxadc-2";
			interrupts = <MT6379_EVT_GM30_HK2>;
			interrupt-controller;
			#interrupt-cells = <1>;
			#address-cells = <1>;
			#io-channel-cells = <1>;
			io-channels = <&mt6379_adc MT6379_ADC_VBAT>,
				      <&mt6379_auxadc_2 MT6379_AUXADC_BATSNS_DBG>;
			io-channel-names = "chg_vbat", "auxadc_vbat";
			charger = <&mt6379_chg>;
			gauge = <&mtk_gauge2>;
			isink-load-supply = <&mt6363_isink_load>;
			shared-supply-cnt = <2>;
			imix_r {
				val = <90>;
			};
		};

		mtk_gauge2: mtk-gauge2 {
			compatible = "mediatek,mt6379-gauge-2";
			interrupt-controller;
			#interrupt-cells = <1>;
			#address-cells = <1>;
			bootmode = <&chosen>;
			charger = <&mt6379_chg>;
			io-channels = <&mt6379_auxadc_2 MT6379_AUXADC_BATSNS>,
				      <&mt6379_auxadc_2 MT6379_AUXADC_BATON>,
				      <&mt6379_auxadc_2 MT6379_AUXADC_IMP>,
				      <&mt6379_auxadc_2 MT6379_AUXADC_IMIX_R>,
				      <&mt6379_auxadc_2 MT6379_AUXADC_VREF>,
				      <&mt6379_adc MT6379_ADC_VBATMON2>;
			io-channel-names = "bat_volt", "bat_temp", "ptim_bat_volt",
					   "ptim_r", "vref", "adc_vbatmon";
			interrupts-extended = <&mt6379 MT6379_EVT_GM30_BM2>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_BAT_H>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_BAT_L>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_BAT2_H>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_BAT2_L>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_NAG_C_DLTV>,
					      <&mtk_gauge2 RG_INT_STATUS_BATON_BAT_IN>,
					      <&mtk_gauge2 RG_INT_STATUS_BATON_BAT_OUT>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_ZCV>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_N_CHARGE_L>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_IAVG_H>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_IAVG_L>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_BAT_TEMP_H>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_BAT_TEMP_L>;
			interrupt-names = "GM30_EVT", "COULOMB_H", "COULOMB_L",
					  "VBAT2_H", "VBAT2_L", "NAFG", "BAT_IN", "BAT_OUT", "ZCV",
					  "FG_N_CHARGE_L", "FG_IAVG_H", "FG_IAVG_L", "BAT_TMP_H",
					  "BAT_TMP_L";
			//nvmem-cells = <&fg_init>, <&fg_soc>;
			//nvmem-cell-names = "initialization", "state-of-charge";
		};

		mt6379_lbat_service_2: lbat-service-2 {
			status = "disabled";
			compatible = "mediatek,mt6379-lbat-service-2";
			interrupts-extended = <&mt6379_auxadc_2 RG_INT_STATUS_BAT_H>,
					      <&mt6379_auxadc_2 RG_INT_STATUS_BAT_L>;
			interrupt-names = "bat_h", "bat_l";
			io-channels = <&mt6379_adc MT6379_ADC_VBAT>;
			io-channel-names = "chg_vbat";
			resistance-ratio = <4 1>;
		};

		mt6379_batoc_throttle_2: mtk-battery-oc-throttling2 {
			compatible = "mediatek,mt6379-battery-oc-throttling-2";
			interrupts-extended = <&mtk_gauge2 RG_INT_STATUS_FG_CUR_H>,
					      <&mtk_gauge2 RG_INT_STATUS_FG_CUR_L>;
			interrupt-names = "fg_cur_h", "fg_cur_l";
			oc-thd = <6000 7000 8000>;
		};

			mt6379_eusb2_repeater: mt6379-eusb2-repeater@d00 {
			compatible = "mtk,mt6379-eusb2-repeater";
			reg = <0xd00>;
			#phy-cells = <0>;
			status = "okay";
		};
	};

};


&mtk_gauge {
	disable-mtkbattery = <1>;
};

#include "mediatek/bat_setting/mt6991_battery_prop.dtsi"
#include "mediatek/mt6685.dtsi"

&mt6685_rtc {
	status = "okay";
};

/* KEY GPIO standardization start */
&pio{
	key_gpio_default:key-default {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO60__FUNC_GPIO60>;
			input-enable;
			bias-pull-up = <MTK_PUPD_SET_R1R0_01>;
		};
	};
};
/* KEY GPIO standardization end */

/* AUDIO GPIO standardization start */
&pio {
	aud_clk_mosi_off: aud-clk-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO54__FUNC_GPIO54>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_clk_mosi_on: aud-clk-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO54__FUNC_AUD_CLK_MOSI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_off: aud-dat-mosi-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO56__FUNC_GPIO56>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_on: aud-dat-mosi-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO56__FUNC_AUD_DAT_MOSI0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_mosi_ch34_off: aud-dat-mosi-ch34-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO57__FUNC_GPIO57>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_mosi_ch34_on: aud-dat-mosi-ch34-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO57__FUNC_AUD_DAT_MOSI1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso_only_off: aud-dat-miso-only-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO56__FUNC_GPIO56>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO57__FUNC_GPIO57>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso_only_on: aud-dat-miso-only-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO56__FUNC_GPIO56>;
			output-low;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO57__FUNC_GPIO57>;
			output-low;
		};
	};
	aud_dat_miso0_off: aud-dat-miso0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO58__FUNC_GPIO58>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_dat_miso0_on: aud-dat-miso0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO58__FUNC_AUD_DAT_MISO0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_off: aud-dat-miso1-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO59__FUNC_GPIO59>;
			input-enable;
			bias-disable;
		};
	};
	aud_dat_miso1_on: aud-dat-miso1-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO59__FUNC_AUD_DAT_MISO1>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	// i2s gpio
	aud_gpio_i2sin0_off: aud-gpio-i2sin0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO233__FUNC_GPIO233>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO234__FUNC_GPIO234>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO235__FUNC_GPIO235>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin0_on: aud-gpio-i2sin0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO233__FUNC_I2SIN0_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO234__FUNC_I2SIN0_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO235__FUNC_I2SIN0_DI>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout0_off: aud-gpio-i2sout0-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO236__FUNC_GPIO236>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout0_on: aud-gpio-i2sout0-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO236__FUNC_I2SOUT0_DO>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sin4_off: aud-gpio-i2sin4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO95__FUNC_GPIO95>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO96__FUNC_GPIO96>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO97__FUNC_GPIO97>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sin4_on: aud-gpio-i2sin4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO95__FUNC_I2SIN4_BCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO96__FUNC_I2SIN4_LRCK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd3-dat {
			pinmux = <PINMUX_GPIO97__FUNC_I2SIN4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	aud_gpio_i2sout4_off: aud-gpio-i2sout4-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO98__FUNC_GPIO98>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_i2sout4_on: aud-gpio-i2sout4-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO98__FUNC_I2SOUT4_DATA0>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	// ap dmic gpio
	aud_gpio_ap_dmic_off: aud-gpio-ap-dmic-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO178__FUNC_GPIO178>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO179__FUNC_GPIO179>;
			input-enable;
			bias-pull-down;
		};
	};
	aud_gpio_ap_dmic_on: aud-gpio-ap-dmic-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO178__FUNC_DMIC_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO179__FUNC_DMIC_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_dat_off: vow-scp-dmic-dat-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO22__FUNC_GPIO22>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO24__FUNC_GPIO24>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_dat_on: vow-scp-dmic-dat-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO22__FUNC_SCP_DMIC_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO24__FUNC_SCP_DMIC1_DAT>;
			input-schmitt-enable;
			bias-disable;
		};
	};
	vow_scp_dmic_clk_off: vow-scp-dmic-clk-off {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO21__FUNC_GPIO21>;
			input-enable;
			bias-pull-down;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO23__FUNC_GPIO23>;
			input-enable;
			bias-pull-down;
		};
	};
	vow_scp_dmic_clk_on: vow-scp-dmic-clk-on {
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO21__FUNC_SCP_DMIC_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO23__FUNC_SCP_DMIC1_CLK>;
			input-schmitt-enable;
			bias-disable;
		};
	};

};

&pio {
	codec_en_off: codec-en-off {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO9__FUNC_GPIO9>;
			input-enable;
			bias-pull-down;
		};
	};
	codec_en_on: codec-en-on {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO9__FUNC_GPIO9>;
			output-high;
		};
	};
};
/* AUDIO GPIO standardization end */

/* CONNV3 GPIO start */
&pio {
	connsys_pin_pmic_en_default: connsys-pin-pmic-en-default {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO250__FUNC_GPIO250>;
			output-low;
		};
	};
	connsys_pin_pmic_en_set: connsys-pin-pmic-en-set {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO250__FUNC_GPIO250>;
			output-high;
		};
	};
	connsys_pin_pmic_en_clr: connsys-pin-pmic-en-clr {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO250__FUNC_GPIO250>;
			output-low;
		};
	};
	connsys_pin_pmic_faultb_default: connsys-pin-pmic-faultb-default {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO245__FUNC_GPIO245>;
			input-enable;
			bias-pull-down;
		};
	};
	connsys_pin_pmic_faultb_enable: connsys-pin-pmic-faultb-enable {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO245__FUNC_GPIO245>;
			input-enable;
			bias-pull-up;
		};
	};
	connsys_combo_gpio_init: connsys-combo-gpio-init {
		/* 239 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO239__FUNC_GPIO239>;
			slew-rate = <0>;
			bias-pull-down;
		};
		/* 240 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO240__FUNC_GPIO240>;
			slew-rate = <0>;
			bias-pull-down;
		};
	};
	connsys_combo_gpio_pre_on: connsys-combo-gpio-pre-on {
		/* 239 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO239__FUNC_GPIO239>;
			slew-rate = <0>;
			bias-pull-up;
		};
		/* 240 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO240__FUNC_GPIO240>;
			slew-rate = <0>;
			bias-pull-up;
		};
	};
	connsys_combo_gpio_on: connsys-combo-gpio-on {
		/* 239 SCP_WB_UTXD */
		pins-cmd1-dat {
			pinmux = <PINMUX_GPIO239__FUNC_TP_UTXD_CONSYS_VLP>;
		};
		/* 240 SCP_WB_URXD */
		pins-cmd2-dat {
			pinmux = <PINMUX_GPIO240__FUNC_TP_URXD_CONSYS_VLP>;
		};
	};
	connsys_pin_dfd_init: connsys-pin-dfd-init {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO242__FUNC_GPIO242>;
			slew-rate = <0>;
		};
	};
	connsys_pin_dfd_trigger: connsys-pin-dfd-trigger {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO242__FUNC_GPIO242>;
			output-high;
		};
	};
	connsys_pin_dfd_release: connsys-pin-dfd-release {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO242__FUNC_GPIO242>;
			output-low;
		};
	};
	connsys_pin_por_reset_trigger: connsys-pin-por-reset-trigger {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO244__FUNC_GPIO244>;
			output-high;
		};
	};
	connsys_pin_por_reset_done: connsys-pin-por-reset-done {
		pins-cmd-dat {
			pinmux = <PINMUX_GPIO244__FUNC_GPIO244>;
			output-low;
		};
	};
};
/* CONNV3 GPIO end */

&scp_i2c1 {
	clock-frequency = <1000000>;
	#address-cells = <1>;
	#size-cells = <0>;
	mt6681_pmic: mt6681-pmic@6b {
		status = "okay";
		compatible = "mediatek,mt6681_pmic";
		reg = <0x6b>;
		pinctrl-names = "codec-en-off",
		"codec-en-on";
		pinctrl-0 = <&codec_en_off>;
		pinctrl-1 = <&codec_en_on>;
		mt6681_sound: mt6681-sound {
			compatible = "mediatek,mt6681-sound";
			mediatek,dmic-mode = <0>;
			mediatek,mic-type-0 = <3>;
			mediatek,mic-type-1 = <3>;
			mediatek,mic-type-2 = <3>;
			io-channels = <&mt6681_auxadc AUXADC_HPOFS_CAL>;
			io-channel-names = "pmic_hpofs_cal";
			nvmem = <&mt6681_efuse>;
			nvmem-names = "pmic-hp-efuse";
			reg-vaud18-supply = <&mt6681_vaud18>;
			audio-r-miso1-enable = <1>;
		};
		regulators {
			compatible = "mediatek,mt6681-regulator";
			mt6681_vaud18: vaud18 {
				regulator-compatible = "VAUD18";
				regulator-name = "mt6681_vaud18";
			};
		};
		mt6681_efuse: mt6681-efuse {
			compatible = "mediatek,mt6681-efuse";
			#address-cells = <1>;
			#size-cells = <1>;
		};
		mt6681_auxadc: mt6681-auxadc {
			compatible = "mediatek,mt6681-auxadc";
			#io-channel-cells = <1>;
			reg-vaud18-supply = <&mt6681_vaud18>;
			chip-temp {
				channel = <AUXADC_CHIP_TEMP>;
			};
			accdet {
				channel = <AUXADC_ACCDET>;
			};
			hpofs-cal {
				channel = <AUXADC_HPOFS_CAL>;
				avg-num = <256>;
			};
		};
		mt6681_accdet: mt6681-accdet {
			compatible = "mediatek,mt6681-accdet";
			accdet-name = "mt6681-accdet";
			accdet-mic-vol = <8>;
			accdet-plugout-debounce = <1>;
			accdet-mic-mode = <2>;
			eint-use-ext-res = <0>;
			headset-mode-setting = <0x500 0x500 1 0x1f0
						0x800 0x800 0x20 0x44
						0x4 0x1
						0x5 0x3 0x3 0x5 0xe>;
			headset-use-ap-eint = <0>;
			headset-eint-num = <0>;
			headset-eint-trig-mode = <1>;
			headset-key-mode = <0>;
			headset-three-key-threshold = <0 80 220 400>;
			headset-three-key-threshold-CDD = <0 121 192 600>;
			headset-four-key-threshold = <0 58 121 192 400>;
			io-channels = <&mt6681_auxadc AUXADC_ACCDET>;
			io-channel-names = "pmic_accdet";
			nvmem = <&mt6681_efuse>;
			nvmem-names = "mt63xx-accdet-efuse";
			interrupt-parent = <&pio>;
			interrupts = <20 IRQ_TYPE_LEVEL_LOW>;
			interrupt-names = "ap_eint";
#if 0
			pinctrl-names = "state_eint_as_int";
			pinctrl-0 = <&accdet_pins_eint_as_int>;
#endif
			status = "okay";
		};
	};
};

#include "mediatek/mt6363.dtsi"
#include "mediatek/mt6373.dtsi"
#include "mediatek/mt6991-clkitg.dtsi"
#include "mediatek/mt6991-disable-unused.dtsi"
#include "mediatek/cust_mt6991_connfem.dtsi"
#include "mediatek/cust_mt6991_msdc.dtsi"

&mt6363_vbuck1 {
	regulator-always-on;
};

&mt6363_vbuck2 {
	regulator-always-on;
};

&mt6363_vbuck4 {
	regulator-always-on;
};

&mt6363_vbuck5 {
	regulator-always-on;
};

&mt6363_vbuck6 {
	regulator-always-on;
};

&mt6363_vsram_digrf {
	regulator-always-on;
};

&mt6363_vsram_modem {
	regulator-always-on;
};

&mt6363_vsram_cpub {
	regulator-always-on;
};

&mt6363_vsram_cpul {
	regulator-always-on;
};

&mt6363_vsram_apu {
	regulator-always-on;
};

&mt6363_vcn15 {
	regulator-always-on;
};

&mt6363_vemc {
	regulator-always-on;
};

&mt6363_vufs12 {
	regulator-always-on;
};

&mt6363_vufs18 {
	regulator-always-on;
};

&mt6363_vm18 {
	regulator-always-on;
};

&mt6363_vrf12 {
	regulator-always-on;
};

&mt6373_vbuck4 {
	regulator-always-on;
};

&mt6373_vbuck5 {
	regulator-always-on;
};

&mt6373_vbuck6 {
	regulator-always-on;
};

&mt6373_vbuck7 {
	regulator-always-on;
};

&mt6373_vbuck0 {
	/delete-property/ regulator-always-on;
};

&mt6373_vbuck8 {
	/delete-property/ regulator-always-on;
};

&mt6373_vbuck4_ufs {
	regulator-min-microvolt = <0>;
};

&mt6373_vrfio18_aif {
	regulator-always-on;
};

/delete-node/ &mt6363_vbuck1_sshub;
/delete-node/ &mt6363_vbuck2_sshub;
/delete-node/ &mt6363_vbuck4_sshub;
/delete-node/ &mt6373_vmch_eint_low;
/delete-node/ &mt6373_vmch;
/delete-node/ &mt6373_vbuck2;

&md_auxadc {
	io-channels = <&pmic_adc (ADC_PURES_OPEN_MASK | AUXADC_VIN1)>;
};

&mddriver {
	/* for md pmic voltage setting*/
	md-vmodem-supply = <&mt6363_vbuck6>;
	md-vmodem = <800000 800000>;
	md-vsram-supply = <&mt6363_vsram_mdfe>;
	md-vsram = <800000 800000>;
	md-vdigrf-supply = <&mt6363_vbuck5>;
	md-vdigrf = <700000 700000>;
};

&i2c14 {
	rt6160@75 {
		/* richtek,rt6160-vbb compatbile is for is-existed property */
		compatible = "richtek,rt6160",
			     "richtek,rt6160-vbb";
		reg = <0x75>;
		//enable-gpios = <&gpio26 2 0>;
		regulator-name = "rt6160-buckboost-2";
		regulator-min-microvolt = <3250000>;
		regulator-max-microvolt = <3250000>;
		regulator-always-on;

		dbg {
			compatible = "richtek,rt6160-dbg";
		};
	};
};

&i2c14 {
	rt5133: rt5133@18 {
		status = "ok";
		compatible = "richtek,rt5133";
		reg = <0x18>;
		wakeup-source;
		interrupts-extended = <&pio 208 IRQ_TYPE_EDGE_FALLING>;
		enable-gpio = <&pio 1 0x0>;
		gpio-supply = <&rt5133_ldo1>;
		gpio-controller;
		#gpio-cells = <2>;
		regulators {
			rt5133_base: BASE {
				regulator-name = "rt5133,base";
				oc-shutdown-all = <0>;
				pgb-shutdown-all = <0>;
			};
			rt5133_ldo1: LDO1 {
				regulator-name = "rt5133-ldo1";
				regulator-min-microvolt = <2800000>;
				regulator-max-microvolt = <2800000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo2: LDO2 {
				regulator-name = "rt5133-ldo2";
				regulator-min-microvolt = <1800000>;
				regulator-max-microvolt = <3200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo3: LDO3 {
				regulator-name = "rt5133-ldo3";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo4: LDO4 {
				regulator-name = "rt5133-ldo4";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo5: LDO5 {
				regulator-name = "rt5133-ldo5";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo6: LDO6 {
				regulator-name = "rt5133-ldo6";
				regulator-min-microvolt = <1700000>;
				regulator-max-microvolt = <3000000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo7: LDO7 {
				regulator-name = "rt5133-ldo7";
				regulator-min-microvolt = <900000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
			rt5133_ldo8: LDO8 {
				regulator-name = "rt5133-ldo8";
				regulator-min-microvolt = <855000>;
				regulator-max-microvolt = <1200000>;
				regulator-active-discharge;
				oc-ptsel = <1>;
				pgb-ptsel = <1>;
				soft-start-time-sel = <1>;
			};
		};
	};
};

&i2c6 {

	nxp_eusb2_repeater: nxp-eusb2-repeater@4f {
		compatible = "mtk,nxp-eusb2-repeater";
		reg = <0x4f>;
		#phy-cells = <0>;
		status = "okay";
	};

	ps5170: ps5170@28 {
		compatible = "parade,ps5170";
		reg = <0x28>;
		// mediatek,vs-voter = <&pmic 0x189a 0x20 1>;
		status = "okay";
	};

	gate_ic: gate-ic@11 {
		compatible = "mediatek,gate-ic-i2c";
		gate-power-gpios = <&pio 174 0>;
		reg = <0x11>;
		id = <6>;
		status = "okay";
	};

};

&i2c9 {
	afz: test-af-z@e {
		compatible = "mediatek,test-af-z";
		reg = <0x0e>;
		status = "okay";
	};
};

&main_pmic {
	pmic-lvsys-notify {
		compatible = "mediatek,mt6363-lvsys-notify";
		thd-volts-l = <2900>;
		thd-volts-h = <3100>;
		lv-deb-sel = <0>;
		hv-deb-sel = <2>;
		vio18-switch-reg = <0x53 0x58>;
	};
};

#include "mediatek/trusty.dtsi"

&hypervisor {
	status = "okay";
};

