(export (version D)
  (design
    (source E:\SISSA\I2E\Kicad\Basic_components\Basic_components.sch)
    (date "04/08/2021 15:50:05")
    (tool "Eeschema (5.1.10)-1")
    (sheet (number 1) (name /) (tstamps /)
      (title_block
        (title "I2E - Basic components")
        (company SISSA)
        (rev 1.0)
        (date 2021-08-03)
        (source Basic_components.sch)
        (comment (number 1) (value "Erik ZORZIN"))
        (comment (number 2) (value ""))
        (comment (number 3) (value ""))
        (comment (number 4) (value "")))))
  (components
    (comp (ref R1_DC1)
      (value 1k)
      (footprint Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R_US) (description "Resistor, US symbol"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61093210))
    (comp (ref V1_DC1)
      (value VDC)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "dc 5 sin(5 0 0)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VDC) (description "Voltage source, DC"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61095999))
    (comp (ref V2_DC1)
      (value VDC)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "dc 5 sin(5 0 0)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VDC) (description "Voltage source, DC"))
      (sheetpath (names /) (tstamps /))
      (tstamp 61099CA3))
    (comp (ref C1_DC1)
      (value 100n)
      (footprint Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm)
      (datasheet ~)
      (libsource (lib Device) (part C) (description "Unpolarized capacitor"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6109C5D2))
    (comp (ref V3_DC1)
      (value VDC)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "dc 5 sin(5 0 0)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VDC) (description "Voltage source, DC"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6109EB02))
    (comp (ref L1_DC1)
      (value 1u)
      (footprint Inductor_THT:L_Axial_L5.3mm_D2.2mm_P7.62mm_Horizontal_Vishay_IM-1)
      (datasheet ~)
      (libsource (lib Device) (part L) (description Inductor))
      (sheetpath (names /) (tstamps /))
      (tstamp 6109EE80))
    (comp (ref RS_DC_small1)
      (value 100m)
      (footprint Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R_Small_US) (description "Resistor, small US symbol"))
      (sheetpath (names /) (tstamps /))
      (tstamp 6109F806))
    (comp (ref R1_AC1)
      (value 1k)
      (footprint Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R_US) (description "Resistor, US symbol"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A69F0))
    (comp (ref C1_AC1)
      (value 100n)
      (footprint Capacitor_THT:C_Rect_L7.0mm_W2.0mm_P5.00mm)
      (datasheet ~)
      (libsource (lib Device) (part C) (description "Unpolarized capacitor"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A6A1D))
    (comp (ref L1_AC1)
      (value 1u)
      (footprint Inductor_THT:L_Axial_L5.3mm_D2.2mm_P7.62mm_Horizontal_Vishay_IM-1)
      (datasheet ~)
      (libsource (lib Device) (part L) (description Inductor))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A6A3A))
    (comp (ref V1_AC1)
      (value VSIN)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "sin(0 5 1k)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VSIN) (description "Voltage source, sinusoidal"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A7EDA))
    (comp (ref V2_AC1)
      (value VSIN)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "sin(0 5 1k)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VSIN) (description "Voltage source, sinusoidal"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A8AA7))
    (comp (ref V3_AC1)
      (value VSIN)
      (footprint TerminalBlock:TerminalBlock_bornier-2_P5.08mm)
      (datasheet ~)
      (fields
        (field (name Spice_Model) "sin(0 5 1k)")
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V))
      (libsource (lib Simulation_SPICE) (part VSIN) (description "Voltage source, sinusoidal"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A9098))
    (comp (ref RS_AC_small1)
      (value 1u)
      (footprint Resistor_THT:R_Axial_DIN0204_L3.6mm_D1.6mm_P7.62mm_Horizontal)
      (datasheet ~)
      (libsource (lib Device) (part R_Small_US) (description "Resistor, small US symbol"))
      (sheetpath (names /) (tstamps /))
      (tstamp 610A6A40)))
  (libparts
    (libpart (lib Device) (part C)
      (description "Unpolarized capacitor")
      (docs ~)
      (footprints
        (fp C_*))
      (fields
        (field (name Reference) C)
        (field (name Value) C))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Device) (part L)
      (description Inductor)
      (docs ~)
      (footprints
        (fp Choke_*)
        (fp *Coil*)
        (fp Inductor_*)
        (fp L_*))
      (fields
        (field (name Reference) L)
        (field (name Value) L))
      (pins
        (pin (num 1) (name 1) (type passive))
        (pin (num 2) (name 2) (type passive))))
    (libpart (lib Device) (part R_Small_US)
      (description "Resistor, small US symbol")
      (docs ~)
      (footprints
        (fp R_*))
      (fields
        (field (name Reference) R)
        (field (name Value) R_Small_US))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Device) (part R_US)
      (description "Resistor, US symbol")
      (docs ~)
      (footprints
        (fp R_*))
      (fields
        (field (name Reference) R)
        (field (name Value) R_US))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Simulation_SPICE) (part VDC)
      (description "Voltage source, DC")
      (docs ~)
      (fields
        (field (name Reference) V)
        (field (name Value) VDC)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V)
        (field (name Spice_Model) "dc(1)"))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive))))
    (libpart (lib Simulation_SPICE) (part VSIN)
      (description "Voltage source, sinusoidal")
      (docs ~)
      (fields
        (field (name Reference) V)
        (field (name Value) VSIN)
        (field (name Spice_Netlist_Enabled) Y)
        (field (name Spice_Primitive) V)
        (field (name Spice_Model) "sin(0 1 1k)"))
      (pins
        (pin (num 1) (name ~) (type passive))
        (pin (num 2) (name ~) (type passive)))))
  (libraries
    (library (logical Device)
      (uri "C:\\Program Files\\KiCad\\share\\kicad\\library/Device.lib"))
    (library (logical Simulation_SPICE)
      (uri "C:\\Program Files\\KiCad\\share\\kicad\\library/Simulation_SPICE.lib")))
  (nets
    (net (code 1) (name "Net-(C1_AC1-Pad1)")
      (node (ref C1_AC1) (pin 1))
      (node (ref V2_AC1) (pin 1)))
    (net (code 2) (name GND)
      (node (ref C1_DC1) (pin 2))
      (node (ref V2_DC1) (pin 2))
      (node (ref V1_DC1) (pin 2))
      (node (ref L1_DC1) (pin 2))
      (node (ref R1_DC1) (pin 1))
      (node (ref V3_DC1) (pin 2))
      (node (ref C1_AC1) (pin 2))
      (node (ref V3_AC1) (pin 2))
      (node (ref V2_AC1) (pin 2))
      (node (ref V1_AC1) (pin 2))
      (node (ref R1_AC1) (pin 1))
      (node (ref L1_AC1) (pin 2)))
    (net (code 3) (name "Net-(R1_AC1-Pad2)")
      (node (ref R1_AC1) (pin 2))
      (node (ref V1_AC1) (pin 1)))
    (net (code 4) (name "Net-(RS_AC_small1-Pad2)")
      (node (ref RS_AC_small1) (pin 2))
      (node (ref V3_AC1) (pin 1)))
    (net (code 5) (name "Net-(L1_AC1-Pad1)")
      (node (ref RS_AC_small1) (pin 1))
      (node (ref L1_AC1) (pin 1)))
    (net (code 6) (name "Net-(C1_DC1-Pad1)")
      (node (ref V2_DC1) (pin 1))
      (node (ref C1_DC1) (pin 1)))
    (net (code 7) (name "Net-(R1_DC1-Pad2)")
      (node (ref R1_DC1) (pin 2))
      (node (ref V1_DC1) (pin 1)))
    (net (code 8) (name "Net-(RS_DC_small1-Pad2)")
      (node (ref RS_DC_small1) (pin 2))
      (node (ref V3_DC1) (pin 1)))
    (net (code 9) (name "Net-(L1_DC1-Pad1)")
      (node (ref L1_DC1) (pin 1))
      (node (ref RS_DC_small1) (pin 1)))))